Analysis & Synthesis report for Minimig
Fri Dec 24 22:22:00 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state
 12. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state
 13. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state
 14. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state
 15. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dskstate
 16. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state
 17. State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state
 18. State Machine - |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state
 19. State Machine - |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state
 20. State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|write_state
 21. State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state
 22. State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state
 23. State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|slot_type
 24. State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|write_state
 25. State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state
 26. State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state
 27. State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state
 28. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 29. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 30. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 31. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 32. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 33. State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 34. State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase
 35. State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST
 36. State Machine - |sys_top|alsa:alsa|state
 37. State Machine - |sys_top|ascal:ascal|o_copy
 38. State Machine - |sys_top|ascal:ascal|o_state
 39. State Machine - |sys_top|ascal:ascal|avl_state
 40. State Machine - |sys_top|mcp23009:mcp23009|state
 41. State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState
 42. State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase
 43. State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
 44. Registers Protected by Synthesis
 45. Logic Cells Representing Combinational Loops
 46. Registers Removed During Synthesis
 47. Removed Registers Triggering Further Register Optimizations
 48. General Register Statistics
 49. Inverted Register Statistics
 50. Registers Packed Into Inferred Megafunctions
 51. Registers Added for RAM Pass-Through Logic
 52. Multiplexer Restructuring Statistics (Restructuring Performed)
 53. Source assignments for sysmem_lite:sysmem
 54. Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated
 55. Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated
 56. Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated
 57. Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated
 58. Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated
 59. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 60. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 61. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 62. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 63. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 64. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 65. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 66. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 67. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 68. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 69. Source assignments for osd:hdmi_osd
 70. Source assignments for altddio_out:hdmiclk_ddr
 71. Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated
 72. Source assignments for osd:vga_osd
 73. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated
 74. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 75. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 76. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 77. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 78. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated
 79. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 80. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 81. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 82. Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 83. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated
 84. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 85. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 86. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 87. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 88. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated
 89. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 90. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 91. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 92. Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated
 93. Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
 94. Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
 95. Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
 96. Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
 97. Source assignments for emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
 98. Source assignments for emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
 99. Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
100. Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
101. Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
102. Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated
103. Source assignments for emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated
104. Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated
105. Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4
106. Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
107. Source assignments for emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated
108. Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated
109. Source assignments for emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated
110. Source assignments for emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated
111. Source assignments for ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated
112. Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated
113. Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated
114. Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated
115. Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated
116. Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated
117. Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated
118. Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated
119. Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4
120. Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4
121. Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated
122. Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated
123. Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated
124. Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated
125. Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated
126. Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated
127. Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
128. Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c
129. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1
130. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2
131. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf
132. Parameter Settings for User Entity Instance: ascal:ascal
133. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1
134. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2
135. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3
136. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4
137. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5
138. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv
139. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul
140. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv
141. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
142. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg
143. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
144. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
145. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
146. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
147. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
148. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
149. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
150. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
151. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
152. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
153. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
154. Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av
155. Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines
156. Parameter Settings for User Entity Instance: osd:hdmi_osd
157. Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr
158. Parameter Settings for User Entity Instance: scanlines:VGA_scanlines
159. Parameter Settings for User Entity Instance: osd:vga_osd
160. Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i
161. Parameter Settings for User Entity Instance: audio_out:audio_out
162. Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s
163. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l
164. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r
165. Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter
166. Parameter Settings for User Entity Instance: alsa:alsa
167. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io
168. Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
169. Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p
170. Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU
171. Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren
172. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram
173. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram
174. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component
175. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l
176. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram
177. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
178. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u
179. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram
180. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l
182. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram
183. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
184. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u
185. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram
186. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
187. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram
188. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram
189. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l
191. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram
192. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
193. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u
194. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram
195. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l
197. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram
198. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u
200. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram
201. Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram
203. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram
204. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l
206. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram
207. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u
209. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram
210. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l
212. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram
213. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u
215. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram
216. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram
218. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram
219. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l
221. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram
222. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
223. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u
224. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram
225. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l
227. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram
228. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component
229. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u
230. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram
231. Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0
233. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram
234. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component
235. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1
236. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram
237. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component
238. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0
239. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram
240. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component
241. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1
242. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram
243. Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component
244. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig
245. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1
246. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1
247. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1
248. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1
249. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1
250. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1
251. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1
252. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1
253. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1
254. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1
255. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1
256. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1
257. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0
258. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1
259. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2
260. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3
261. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|userio:USERIO1
262. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1
263. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0
264. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0
265. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0
266. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1
267. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2
268. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3
269. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4
270. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5
271. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6
272. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7
273. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0
274. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
275. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0
276. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
277. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0
278. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0
279. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram
280. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component
281. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1
282. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram
283. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component
284. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0
285. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram
286. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component
287. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1
288. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram
289. Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component
290. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer
291. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock
292. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock
293. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd
294. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x
295. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in
296. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
297. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
298. Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out
299. Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|sys_umul:mul
300. Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div
301. Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul
302. Parameter Settings for User Entity Instance: emu:emu|IIR_filter:lpf4400
303. Parameter Settings for User Entity Instance: emu:emu|IIR_filter:lpf3275
304. Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0
305. Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1
306. Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0
307. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0
308. Parameter Settings for Inferred Entity Instance: emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0
309. Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0
310. Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0
311. Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0
312. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal2_mem_rtl_0
313. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0
314. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0
315. Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0
316. Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0
317. Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0
318. Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0
319. Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0
320. Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0
321. Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0
322. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0
323. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0
324. Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0
325. Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0
326. Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0
327. Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0
328. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0
329. altsyncram Parameter Settings by Entity Instance
330. altshift_taps Parameter Settings by Entity Instance
331. Port Connectivity Checks: "emu:emu|IIR_filter:lpf3275"
332. Port Connectivity Checks: "emu:emu|IIR_filter:lpf4400"
333. Port Connectivity Checks: "emu:emu|mt32pi:mt32pi"
334. Port Connectivity Checks: "emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div"
335. Port Connectivity Checks: "emu:emu|video_freak:video_freak"
336. Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"
337. Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock"
338. Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock"
339. Port Connectivity Checks: "emu:emu|video_mixer:video_mixer"
340. Port Connectivity Checks: "emu:emu|minimig:minimig|gayle:GAYLE1"
341. Port Connectivity Checks: "emu:emu|minimig:minimig|gary:GARY1"
342. Port Connectivity Checks: "emu:emu|minimig:minimig|minimig_sram_bridge:RAM1"
343. Port Connectivity Checks: "emu:emu|minimig:minimig|minimig_bankmapper:BMAP1"
344. Port Connectivity Checks: "emu:emu|minimig:minimig|rtg:rtg"
345. Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra"
346. Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt"
347. Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1"
348. Port Connectivity Checks: "emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt"
349. Port Connectivity Checks: "emu:emu|minimig:minimig|ciaa:CIAA1"
350. Port Connectivity Checks: "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut"
351. Port Connectivity Checks: "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut"
352. Port Connectivity Checks: "emu:emu|minimig:minimig|userio:USERIO1"
353. Port Connectivity Checks: "emu:emu|minimig:minimig|paula:PAULA1"
354. Port Connectivity Checks: "emu:emu|minimig:minimig|agnus:AGNUS1"
355. Port Connectivity Checks: "emu:emu|minimig:minimig"
356. Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1"
357. Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1"
358. Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0"
359. Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0"
360. Port Connectivity Checks: "emu:emu|fastchip:fastchip"
361. Port Connectivity Checks: "emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache"
362. Port Connectivity Checks: "emu:emu|ddram_ctrl:ram2"
363. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1"
364. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0"
365. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram"
366. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1"
367. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u"
368. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l"
369. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0"
370. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram"
371. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache"
372. Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1"
373. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode|onehotEncoder4:irdLines"
374. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit"
375. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer"
376. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode"
377. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o"
378. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU"
379. Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p"
380. Port Connectivity Checks: "emu:emu|pll:pll"
381. Port Connectivity Checks: "emu:emu|hps_io:hps_io"
382. Port Connectivity Checks: "emu:emu"
383. Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2"
384. Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"
385. Port Connectivity Checks: "pll_audio:pll_audio"
386. Port Connectivity Checks: "vga_out:vga_out"
387. Port Connectivity Checks: "vga_out:vga_scaler_out"
388. Port Connectivity Checks: "osd:vga_osd"
389. Port Connectivity Checks: "osd:hdmi_osd"
390. Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"
391. Port Connectivity Checks: "pll_cfg:pll_cfg"
392. Port Connectivity Checks: "sys_umuldiv:ar_muldiv"
393. Port Connectivity Checks: "ascal:ascal"
394. Port Connectivity Checks: "ddr_svc:ddr_svc"
395. Port Connectivity Checks: "sysmem_lite:sysmem"
396. Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"
397. Post-Synthesis Netlist Statistics for Top Partition
398. Elapsed Time Per Partition
399. Analysis & Synthesis Messages
400. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 24 22:21:56 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Minimig                                         ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 25218                                           ;
; Total pins                      ; 145                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,612,874                                       ;
; Total DSP Blocks                ; 64                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; sys_top            ; Minimig            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
;     Processor 3            ;   5.1%      ;
;     Processor 4            ;   4.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ; Library   ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+
; rtl/pll.v                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll.v                                         ; pll       ;
; rtl/pll/pll_0002.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll/pll_0002.v                                ; pll       ;
; sys/pll_hdmi.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi.v                                    ; pll_hdmi  ;
; sys/pll_hdmi/pll_hdmi_0002.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi/pll_hdmi_0002.v                      ; pll_hdmi  ;
; sys/pll_audio.v                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio.v                                   ; pll_audio ;
; sys/pll_audio/pll_audio_0002.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio/pll_audio_0002.v                    ; pll_audio ;
; sys/pll_cfg.v                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg.v                                     ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_top.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v             ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_core.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v            ; pll_cfg   ;
; sys/sys_top.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v                                     ;           ;
; sys/ascal.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ascal.vhd                                     ;           ;
; sys/pll_hdmi_adj.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi_adj.vhd                              ;           ;
; sys/math.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv                                       ;           ;
; sys/hq2x.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv                                       ;           ;
; sys/scandoubler.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/scandoubler.v                                 ;           ;
; sys/scanlines.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/scanlines.v                                   ;           ;
; sys/gamma_corr.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/gamma_corr.sv                                 ;           ;
; sys/video_mixer.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_mixer.sv                                ;           ;
; sys/video_freak.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freak.sv                                ;           ;
; sys/video_freezer.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freezer.sv                              ;           ;
; sys/osd.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/osd.v                                         ;           ;
; sys/vga_out.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/vga_out.sv                                    ;           ;
; sys/i2c.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/i2c.v                                         ;           ;
; sys/alsa.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/alsa.sv                                       ;           ;
; sys/i2s.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/i2s.v                                         ;           ;
; sys/spdif.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/spdif.v                                       ;           ;
; sys/audio_out.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v                                   ;           ;
; sys/iir_filter.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/iir_filter.v                                  ;           ;
; sys/sigma_delta_dac.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sigma_delta_dac.v                             ;           ;
; sys/mt32pi.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/mt32pi.sv                                     ;           ;
; sys/hdmi_config.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hdmi_config.sv                                ;           ;
; sys/mcp23009.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/mcp23009.sv                                   ;           ;
; sys/f2sdram_safe_terminator.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/f2sdram_safe_terminator.sv                    ;           ;
; sys/ddr_svc.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ddr_svc.sv                                    ;           ;
; sys/sysmem.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv                                     ;           ;
; sys/hps_io.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv                                     ;           ;
; rtl/tg68k/TG68K_ALU.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K_ALU.vhd                           ;           ;
; rtl/tg68k/TG68K_Pack.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K_Pack.vhd                          ;           ;
; rtl/tg68k/TG68KdotC_Kernel.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68KdotC_Kernel.vhd                    ;           ;
; rtl/fx68k/fx68k.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv                                ;           ;
; rtl/fx68k/fx68kAlu.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv                             ;           ;
; rtl/fx68k/uaddrPla.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/uaddrPla.sv                             ;           ;
; rtl/sdram_ctrl.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/sdram_ctrl.v                                  ;           ;
; rtl/ddram_ctrl.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ddram_ctrl.v                                  ;           ;
; rtl/cpu_cache_new.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v                               ;           ;
; rtl/bram.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd                                      ;           ;
; rtl/agnus.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v                                       ;           ;
; rtl/agnus_spritedma.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_spritedma.v                             ;           ;
; rtl/agnus_refresh.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_refresh.v                               ;           ;
; rtl/agnus_diskdma.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_diskdma.v                               ;           ;
; rtl/agnus_copper.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_copper.v                                ;           ;
; rtl/agnus_blitter.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v                               ;           ;
; rtl/agnus_blitter_minterm.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_minterm.v                       ;           ;
; rtl/agnus_blitter_fill.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_fill.v                          ;           ;
; rtl/agnus_blitter_barrelshifter.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_barrelshifter.v                 ;           ;
; rtl/agnus_blitter_adrgen.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_adrgen.v                        ;           ;
; rtl/agnus_bitplanedma.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_bitplanedma.v                           ;           ;
; rtl/agnus_beamcounter.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_beamcounter.v                           ;           ;
; rtl/agnus_audiodma.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_audiodma.v                              ;           ;
; rtl/ciaa.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v                                        ;           ;
; rtl/ciab.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciab.v                                        ;           ;
; rtl/cia_timerd.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timerd.v                                  ;           ;
; rtl/cia_timerb.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timerb.v                                  ;           ;
; rtl/cia_timera.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timera.v                                  ;           ;
; rtl/cia_int.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_int.v                                     ;           ;
; rtl/gayle.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/gayle.v                                       ;           ;
; rtl/ide.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ide.v                                         ;           ;
; rtl/paula.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v                                       ;           ;
; rtl/paula_uart.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_uart.v                                  ;           ;
; rtl/paula_intcontroller.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_intcontroller.v                         ;           ;
; rtl/paula_floppy.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_floppy.v                                ;           ;
; rtl/paula_floppy_fifo.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_floppy_fifo.v                           ;           ;
; rtl/paula_audio.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio.v                                 ;           ;
; rtl/paula_audio_volume.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_volume.v                          ;           ;
; rtl/paula_audio_mixer.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_mixer.v                           ;           ;
; rtl/paula_audio_channel.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_channel.v                         ;           ;
; rtl/denise.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v                                      ;           ;
; rtl/denise_sprites.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_sprites.v                              ;           ;
; rtl/denise_sprites_shifter.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_sprites_shifter.v                      ;           ;
; rtl/denise_spritepriority.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_spritepriority.v                       ;           ;
; rtl/denise_playfields.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_playfields.v                           ;           ;
; rtl/denise_hamgenerator.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_hamgenerator.v                         ;           ;
; rtl/denise_colortable.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable.v                           ;           ;
; rtl/denise_colortable_ram_mf.v                    ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable_ram_mf.v                    ;           ;
; rtl/denise_collision.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_collision.v                            ;           ;
; rtl/denise_bitplanes.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_bitplanes.v                            ;           ;
; rtl/denise_bitplane_shifter.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_bitplane_shifter.v                     ;           ;
; rtl/gary.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/gary.v                                        ;           ;
; rtl/rtg.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/rtg.v                                         ;           ;
; rtl/akiko.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/akiko.v                                       ;           ;
; rtl/fastchip.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fastchip.v                                    ;           ;
; rtl/userio.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/userio.v                                      ;           ;
; rtl/cart.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cart.v                                        ;           ;
; rtl/amiga_clk.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/amiga_clk.v                                   ;           ;
; rtl/minimig_syscontrol.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_syscontrol.v                          ;           ;
; rtl/minimig_sram_bridge.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_sram_bridge.v                         ;           ;
; rtl/minimig_m68k_bridge.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_m68k_bridge.v                         ;           ;
; rtl/minimig_bankmapper.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_bankmapper.v                          ;           ;
; rtl/minimig.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v                                     ;           ;
; rtl/cpu_wrapper.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_wrapper.v                                 ;           ;
; hps_ext.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/hps_ext.v                                         ;           ;
; Minimig.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv                                        ;           ;
; rtl/fx68k/microrom.mem                            ; yes             ; Auto-Found Unspecified File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/microrom.mem                            ;           ;
; rtl/fx68k/nanorom.mem                             ; yes             ; Auto-Found Unspecified File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/nanorom.mem                             ;           ;
; build_id.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/build_id.v                                        ;           ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;           ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;           ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;           ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;           ;
; aglobal170.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                     ;           ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;           ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                         ;           ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                         ;           ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                       ;           ;
; db/altsyncram_89q1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_89q1.tdf                            ;           ;
; db/altsyncram_ccn1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_ccn1.tdf                            ;           ;
; altera_pll.v                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                       ;           ;
; altera_pll_dps_lcell_comb.v                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                        ;           ;
; altera_cyclonev_pll.v                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v                              ;           ;
; altera_std_synchronizer.v                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;           ;
; altddio_out.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                    ;           ;
; stratix_ddio.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                   ;           ;
; cyclone_ddio.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                   ;           ;
; stratix_lcell.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                  ;           ;
; db/ddio_out_b2j.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/ddio_out_b2j.tdf                               ;           ;
; db/altsyncram_m834.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf                            ;           ;
; db/altsyncram_4b34.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_4b34.tdf                            ;           ;
; db/altsyncram_ue34.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_ue34.tdf                            ;           ;
; db/altsyncram_h612.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf                            ;           ;
; db/altsyncram_a9q1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_a9q1.tdf                            ;           ;
; db/altsyncram_1ep1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_1ep1.tdf                            ;           ;
; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ;           ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;           ;
; lpm_counter.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                    ;           ;
; lpm_compare.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                    ;           ;
; lpm_constant.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                   ;           ;
; db/shift_taps_tuu.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_tuu.tdf                             ;           ;
; db/altsyncram_jr91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_jr91.tdf                            ;           ;
; db/cntr_phf.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_phf.tdf                                   ;           ;
; db/altsyncram_i6k1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_i6k1.tdf                            ;           ;
; db/altsyncram_mrk1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_mrk1.tdf                            ;           ;
; db/altsyncram_dcn1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_dcn1.tdf                            ;           ;
; db/altsyncram_2aj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_2aj1.tdf                            ;           ;
; db/altsyncram_o6n1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_o6n1.tdf                            ;           ;
; db/altsyncram_jrs1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_jrs1.tdf                            ;           ;
; db/altsyncram_msm1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_msm1.tdf                            ;           ;
; db/Minimig.ram0_ascal_ce844c68.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/Minimig.ram0_ascal_ce844c68.hdl.mif            ;           ;
; db/altsyncram_bjn1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_bjn1.tdf                            ;           ;
; db/Minimig.ram1_ascal_ce844c68.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/Minimig.ram1_ascal_ce844c68.hdl.mif            ;           ;
; db/altsyncram_hvj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_hvj1.tdf                            ;           ;
; db/altsyncram_lsj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_lsj1.tdf                            ;           ;
; db/altsyncram_bvj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_bvj1.tdf                            ;           ;
; db/altsyncram_tqc1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_tqc1.tdf                            ;           ;
; db/Minimig.ram0_uRom_41e27d.hdl.mif               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/Minimig.ram0_uRom_41e27d.hdl.mif               ;           ;
; db/altsyncram_b7d1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_b7d1.tdf                            ;           ;
; db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif          ;           ;
; db/shift_taps_uuu.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_uuu.tdf                             ;           ;
; db/altsyncram_lr91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_lr91.tdf                            ;           ;
; db/cntr_uhf.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_uhf.tdf                                   ;           ;
; db/shift_taps_puu.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_puu.tdf                             ;           ;
; db/altsyncram_br91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_br91.tdf                            ;           ;
; db/cntr_ohf.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_ohf.tdf                                   ;           ;
; db/cmpr_a9c.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cmpr_a9c.tdf                                   ;           ;
; db/altsyncram_g9j1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_g9j1.tdf                            ;           ;
; db/altsyncram_3aj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_3aj1.tdf                            ;           ;
; db/altsyncram_32k1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_32k1.tdf                            ;           ;
; db/altsyncram_kbn1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_kbn1.tdf                            ;           ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 20850                                                                    ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 29626                                                                    ;
;     -- 7 input functions                    ; 500                                                                      ;
;     -- 6 input functions                    ; 6376                                                                     ;
;     -- 5 input functions                    ; 5252                                                                     ;
;     -- 4 input functions                    ; 4976                                                                     ;
;     -- <=3 input functions                  ; 12522                                                                    ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 25216                                                                    ;
;                                             ;                                                                          ;
; I/O pins                                    ; 145                                                                      ;
; I/O registers                               ; 2                                                                        ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 1612874                                                                  ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 64                                                                       ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 4                                                                        ;
;     -- PLLs                                 ; 3                                                                        ;
;     -- Fractional PLLs                      ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 13684                                                                    ;
; Total fan-out                               ; 236734                                                                   ;
; Average fan-out                             ; 4.18                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                 ; Library Name ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |sys_top                                                                                       ; 29626 (1105)        ; 25216 (1269)              ; 1612874           ; 64         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                     ; work         ;
;    |alsa:alsa|                                                                                 ; 400 (400)           ; 524 (524)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                        ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                 ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j                ; work         ;
;    |ascal:ascal|                                                                               ; 2385 (2377)         ; 3103 (3097)               ; 267480            ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                       ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 8 (0)               ; 6 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps               ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 8 (5)               ; 6 (3)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                            ; shift_taps_uuu              ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91             ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                    ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                  ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1             ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                  ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1             ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                  ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1             ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_msm1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated                                                                                                                                             ; altsyncram_msm1             ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1             ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_bjn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated                                                                                                                                             ; altsyncram_bjn1             ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_3aj1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated                                                                                                                                             ; altsyncram_3aj1             ; work         ;
;       |altsyncram:pal2_mem_rtl_0|                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0                                                                                                                                                                            ; altsyncram                  ; work         ;
;          |altsyncram_jrs1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated                                                                                                                                             ; altsyncram_jrs1             ; work         ;
;    |audio_out:audio_out|                                                                       ; 1465 (140)          ; 1007 (180)                ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                   ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                  ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                  ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 699 (58)            ; 353 (113)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 188 (188)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 228 (228)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 225 (225)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap              ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 131 (131)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                 ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 129 (129)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                 ; work         ;
;       |i2s:i2s|                                                                                ; 34 (34)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                         ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac             ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac             ; work         ;
;       |spdif:toslink|                                                                          ; 38 (38)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                       ; work         ;
;    |csync:csync_hdmi|                                                                          ; 45 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                       ; work         ;
;    |csync:csync_vga|                                                                           ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                       ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 26 (26)             ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                     ; work         ;
;    |emu:emu|                                                                                   ; 18699 (724)         ; 15553 (602)               ; 1279672           ; 30         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                         ; work         ;
;       |IIR_filter:lpf3275|                                                                     ; 329 (60)            ; 353 (113)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275                                                                                                                                                                                       ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 82 (82)             ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_0                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 74 (74)             ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_1                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 113 (113)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf3275|iir_filter_tap:iir_tap_2                                                                                                                                                              ; iir_filter_tap              ; work         ;
;       |IIR_filter:lpf4400|                                                                     ; 289 (60)            ; 351 (111)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400                                                                                                                                                                                       ; IIR_filter                  ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 82 (82)             ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_0                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 74 (74)             ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_1                                                                                                                                                              ; iir_filter_tap              ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 73 (73)             ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|IIR_filter:lpf4400|iir_filter_tap:iir_tap_2                                                                                                                                                              ; iir_filter_tap              ; work         ;
;       |amiga_clk:amiga_clk|                                                                    ; 11 (11)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|amiga_clk:amiga_clk                                                                                                                                                                                      ; amiga_clk                   ; work         ;
;       |cpu_wrapper:cpu_wrapper|                                                                ; 7978 (325)          ; 2625 (82)                 ; 40608             ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper                                                                                                                                                                                  ; cpu_wrapper                 ; work         ;
;          |TG68KdotC_Kernel:cpu_inst_p|                                                         ; 4689 (2530)         ; 1147 (958)                ; 1024              ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p                                                                                                                                                      ; TG68KdotC_Kernel            ; work         ;
;             |TG68K_ALU:ALU|                                                                    ; 2159 (2159)         ; 189 (189)                 ; 0                 ; 6          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU                                                                                                                                        ; TG68K_ALU                   ; work         ;
;             |altsyncram:regfile_rtl_0|                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0                                                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_1ep1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated                                                                                              ; altsyncram_1ep1             ; work         ;
;             |altsyncram:regfile_rtl_1|                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1                                                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_1ep1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated                                                                                              ; altsyncram_1ep1             ; work         ;
;          |fx68k:cpu_inst_o|                                                                    ; 2964 (195)          ; 1396 (207)                ; 39584             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o                                                                                                                                                                 ; fx68k                       ; work         ;
;             |busControl:busControl|                                                            ; 34 (34)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl                                                                                                                                           ; busControl                  ; work         ;
;             |excUnit:excUnit|                                                                  ; 1969 (1562)         ; 1105 (971)                ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit                                                                                                                                                 ; excUnit                     ; work         ;
;                |dataIo:dataIo|                                                                 ; 12 (12)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo                                                                                                                                   ; dataIo                      ; work         ;
;                |fx68kAlu:alu|                                                                  ; 365 (248)           ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu                                                                                                                                    ; fx68kAlu                    ; work         ;
;                   |aluCorf:aluCorf|                                                            ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf                                                                                                                    ; aluCorf                     ; work         ;
;                   |aluGetOp:aluGetOp|                                                          ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp                                                                                                                  ; aluGetOp                    ; work         ;
;                   |aluShifter:shifter|                                                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter                                                                                                                 ; aluShifter                  ; work         ;
;                   |ccrTable:ccrTable|                                                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable                                                                                                                  ; ccrTable                    ; work         ;
;                   |rowDecoder:rowDecoder|                                                      ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder                                                                                                              ; rowDecoder                  ; work         ;
;                |onehotEncoder4:dcrDecoder|                                                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|onehotEncoder4:dcrDecoder                                                                                                                       ; onehotEncoder4              ; work         ;
;                |pren:rmPren|                                                                   ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren                                                                                                                                     ; pren                        ; work         ;
;             |irdDecode:irdDecode|                                                              ; 30 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode                                                                                                                                             ; irdDecode                   ; work         ;
;                |onehotEncoder4:irdLines|                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode|onehotEncoder4:irdLines                                                                                                                     ; onehotEncoder4              ; work         ;
;             |microToNanoAddr:microToNanoAddr|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microToNanoAddr:microToNanoAddr                                                                                                                                 ; microToNanoAddr             ; work         ;
;             |nDecoder3:nDecoder|                                                               ; 47 (47)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder                                                                                                                                              ; nDecoder3                   ; work         ;
;             |nanoRom:nanoRom|                                                                  ; 0 (0)               ; 0 (0)                     ; 22176             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom                                                                                                                                                 ; nanoRom                     ; work         ;
;                |altsyncram:nRam_rtl_0|                                                         ; 0 (0)               ; 0 (0)                     ; 22176             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                                                                                                           ; altsyncram                  ; work         ;
;                   |altsyncram_b7d1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 22176             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated                                                                                            ; altsyncram_b7d1             ; work         ;
;             |sequencer:sequencer|                                                              ; 68 (68)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer                                                                                                                                             ; sequencer                   ; work         ;
;             |uRom:uRom|                                                                        ; 0 (0)               ; 0 (0)                     ; 17408             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom                                                                                                                                                       ; uRom                        ; work         ;
;                |altsyncram:uRam_rtl_0|                                                         ; 0 (0)               ; 0 (0)                     ; 17408             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0                                                                                                                                 ; altsyncram                  ; work         ;
;                   |altsyncram_tqc1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 17408             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated                                                                                                  ; altsyncram_tqc1             ; work         ;
;             |uaddrDecode:uaddrDecode|                                                          ; 614 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode                                                                                                                                         ; uaddrDecode                 ; work         ;
;                |onehotEncoder4:irLineDecod|                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod                                                                                                              ; onehotEncoder4              ; work         ;
;                |pla_lined:pla_lined|                                                           ; 599 (599)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|pla_lined:pla_lined                                                                                                                     ; pla_lined                   ; work         ;
;       |ddram_ctrl:ram2|                                                                        ; 424 (136)           ; 315 (191)                 ; 85504             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2                                                                                                                                                                                          ; ddram_ctrl                  ; work         ;
;          |cpu_cache_new:cpu_cache|                                                             ; 288 (280)           ; 124 (124)                 ; 85504             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache                                                                                                                                                                  ; cpu_cache_new               ; work         ;
;             |dpram:dtram|                                                                      ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram:itram|                                                                      ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram_be_1024x16:ddram0|                                                          ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:ddram1|                                                          ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram0|                                                          ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram1|                                                          ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;       |fastchip:fastchip|                                                                      ; 811 (71)            ; 698 (1)                   ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip                                                                                                                                                                                        ; fastchip                    ; work         ;
;          |akiko:akiko|                                                                         ; 102 (102)           ; 264 (264)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|akiko:akiko                                                                                                                                                                            ; akiko                       ; work         ;
;          |gayle:gayle|                                                                         ; 638 (35)            ; 433 (19)                  ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle                                                                                                                                                                            ; gayle                       ; work         ;
;             |ide:ide0|                                                                         ; 290 (290)           ; 207 (207)                 ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0                                                                                                                                                                   ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;             |ide:ide1|                                                                         ; 313 (313)           ; 207 (207)                 ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1                                                                                                                                                                   ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1                                                                                                                                                     ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram                                                                                                                                       ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                        ; altsyncram_ue34             ; work         ;
;       |hps_ext:hps_ext|                                                                        ; 167 (167)           ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_ext:hps_ext                                                                                                                                                                                          ; hps_ext                     ; work         ;
;       |hps_io:hps_io|                                                                          ; 531 (184)           ; 625 (199)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                      ; work         ;
;          |video_calc:video_calc|                                                               ; 347 (347)           ; 426 (426)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                  ; work         ;
;       |minimig:minimig|                                                                        ; 5381 (396)          ; 7583 (4)                  ; 311576            ; 8          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig                                                                                                                                                                                          ; minimig                     ; work         ;
;          |agnus:AGNUS1|                                                                        ; 1508 (112)          ; 1299 (15)                 ; 280               ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1                                                                                                                                                                             ; agnus                       ; work         ;
;             |agnus_audiodma:aud1|                                                              ; 83 (83)             ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1                                                                                                                                                         ; agnus_audiodma              ; work         ;
;             |agnus_beamcounter:bc1|                                                            ; 197 (197)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1                                                                                                                                                       ; agnus_beamcounter           ; work         ;
;             |agnus_bitplanedma:bpd1|                                                           ; 280 (280)           ; 337 (337)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1                                                                                                                                                      ; agnus_bitplanedma           ; work         ;
;             |agnus_blitter:bl1|                                                                ; 562 (229)           ; 404 (264)                 ; 0                 ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1                                                                                                                                                           ; agnus_blitter               ; work         ;
;                |agnus_blitter_adrgen:address_generator_1|                                      ; 201 (201)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1                                                                                                                  ; agnus_blitter_adrgen        ; work         ;
;                |agnus_blitter_barrelshifter:barrel_shifter_A|                                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A                                                                                                              ; agnus_blitter_barrelshifter ; work         ;
;                |agnus_blitter_barrelshifter:barrel_shifter_B|                                  ; 18 (18)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B                                                                                                              ; agnus_blitter_barrelshifter ; work         ;
;                |agnus_blitter_fill:bltfl1|                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1                                                                                                                                 ; agnus_blitter_fill          ; work         ;
;                |agnus_blitter_minterm:bltmt1|                                                  ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1                                                                                                                              ; agnus_blitter_minterm       ; work         ;
;             |agnus_copper:cp1|                                                                 ; 111 (111)           ; 107 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1                                                                                                                                                            ; agnus_copper                ; work         ;
;             |agnus_diskdma:dsk1|                                                               ; 26 (26)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1                                                                                                                                                          ; agnus_diskdma               ; work         ;
;             |agnus_refresh:ref1|                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1                                                                                                                                                          ; agnus_refresh               ; work         ;
;             |agnus_spritedma:spr1|                                                             ; 135 (135)           ; 124 (124)                 ; 280               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1                                                                                                                                                        ; agnus_spritedma             ; work         ;
;                |altsyncram:sprctl_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_bvj1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated                                                                                                 ; altsyncram_bvj1             ; work         ;
;                |altsyncram:sprpos_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_lsj1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated                                                                                                 ; altsyncram_lsj1             ; work         ;
;                |altsyncram:sprptl_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0                                                                                                                                ; altsyncram                  ; work         ;
;                   |altsyncram_hvj1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated                                                                                                 ; altsyncram_hvj1             ; work         ;
;          |cart:CART1|                                                                          ; 30 (30)             ; 29 (29)                   ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1                                                                                                                                                                               ; cart                        ; work         ;
;             |altsyncram:custom_mirror_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0                                                                                                                                                ; altsyncram                  ; work         ;
;                |altsyncram_o6n1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated                                                                                                                 ; altsyncram_o6n1             ; work         ;
;          |ciaa:CIAA1|                                                                          ; 197 (25)            ; 207 (43)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1                                                                                                                                                                               ; ciaa                        ; work         ;
;             |cia_int:cnt|                                                                      ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt                                                                                                                                                                   ; cia_int                     ; work         ;
;             |cia_timera:tmra|                                                                  ; 59 (59)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra                                                                                                                                                               ; cia_timera                  ; work         ;
;             |cia_timerb:tmrb|                                                                  ; 49 (49)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb                                                                                                                                                               ; cia_timerb                  ; work         ;
;             |cia_timerd:tmrd|                                                                  ; 53 (53)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd                                                                                                                                                               ; cia_timerd                  ; work         ;
;          |ciab:CIAB1|                                                                          ; 199 (24)            ; 203 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1                                                                                                                                                                               ; ciab                        ; work         ;
;             |cia_int:cnt|                                                                      ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt                                                                                                                                                                   ; cia_int                     ; work         ;
;             |cia_timera:tmra|                                                                  ; 52 (52)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra                                                                                                                                                               ; cia_timera                  ; work         ;
;             |cia_timerb:tmrb|                                                                  ; 58 (58)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb                                                                                                                                                               ; cia_timerb                  ; work         ;
;             |cia_timerd:tmrd|                                                                  ; 54 (54)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd                                                                                                                                                               ; cia_timerd                  ; work         ;
;          |denise:DENISE1|                                                                      ; 822 (106)           ; 4144 (97)                 ; 12288             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1                                                                                                                                                                           ; denise                      ; work         ;
;             |denise_bitplanes:bplm0|                                                           ; 294 (83)            ; 1679 (591)                ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0                                                                                                                                                    ; denise_bitplanes            ; work         ;
;                |denise_bitplane_shifter:bplshft1|                                              ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft2|                                              ; 25 (25)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft3|                                              ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft4|                                              ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft5|                                              ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft6|                                              ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft7|                                              ; 32 (32)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;                |denise_bitplane_shifter:bplshft8|                                              ; 34 (34)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8                                                                                                                   ; denise_bitplane_shifter     ; work         ;
;             |denise_collision:col0|                                                            ; 52 (52)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0                                                                                                                                                     ; denise_collision            ; work         ;
;             |denise_colortable:clut0|                                                          ; 61 (61)             ; 1 (1)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0                                                                                                                                                   ; denise_colortable           ; work         ;
;                |denise_colortable_ram_mf:clut|                                                 ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut                                                                                                                     ; denise_colortable_ram_mf    ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                     ; altsyncram                  ; work         ;
;                      |altsyncram_h612:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                      ; altsyncram_h612             ; work         ;
;             |denise_hamgenerator:ham0|                                                         ; 55 (55)             ; 32 (32)                   ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0                                                                                                                                                  ; denise_hamgenerator         ; work         ;
;                |denise_colortable_ram_mf:clut|                                                 ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut                                                                                                                    ; denise_colortable_ram_mf    ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                    ; altsyncram                  ; work         ;
;                      |altsyncram_h612:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                     ; altsyncram_h612             ; work         ;
;             |denise_playfields:plfm0|                                                          ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_playfields:plfm0                                                                                                                                                   ; denise_playfields           ; work         ;
;             |denise_spritepriority:spm0|                                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0                                                                                                                                                ; denise_spritepriority       ; work         ;
;             |denise_sprites:sprm0|                                                             ; 216 (33)            ; 2299 (3)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0                                                                                                                                                      ; denise_sprites              ; work         ;
;                |denise_sprites_shifter:sps0|                                                   ; 19 (19)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps1|                                                   ; 17 (17)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps2|                                                   ; 16 (16)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps3|                                                   ; 17 (17)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps4|                                                   ; 16 (16)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps5|                                                   ; 17 (17)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps6|                                                   ; 16 (16)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6                                                                                                                          ; denise_sprites_shifter      ; work         ;
;                |denise_sprites_shifter:sps7|                                                   ; 65 (65)             ; 287 (287)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7                                                                                                                          ; denise_sprites_shifter      ; work         ;
;          |gary:GARY1|                                                                          ; 141 (141)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gary:GARY1                                                                                                                                                                               ; gary                        ; work         ;
;          |gayle:GAYLE1|                                                                        ; 550 (24)            ; 398 (18)                  ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1                                                                                                                                                                             ; gayle                       ; work         ;
;             |ide:ide0|                                                                         ; 263 (263)           ; 190 (190)                 ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0                                                                                                                                                                    ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;             |ide:ide1|                                                                         ; 263 (263)           ; 190 (190)                 ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1                                                                                                                                                                    ; ide                         ; work         ;
;                |dpram:io_buf0|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;                |dpram:io_buf1|                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1                                                                                                                                                      ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                         |altsyncram_ue34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated                                                                         ; altsyncram_ue34             ; work         ;
;          |minimig_m68k_bridge:CPU1|                                                            ; 54 (54)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1                                                                                                                                                                 ; minimig_m68k_bridge         ; work         ;
;          |minimig_sram_bridge:RAM1|                                                            ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_sram_bridge:RAM1                                                                                                                                                                 ; minimig_sram_bridge         ; work         ;
;          |minimig_syscontrol:CONTROL1|                                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1                                                                                                                                                              ; minimig_syscontrol          ; work         ;
;          |paula:PAULA1|                                                                        ; 1007 (28)           ; 867 (21)                  ; 32768             ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1                                                                                                                                                                             ; paula                       ; work         ;
;             |paula_audio:ad1|                                                                  ; 526 (26)            ; 522 (8)                   ; 0                 ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1                                                                                                                                                             ; paula_audio                 ; work         ;
;                |paula_audio_channel:ach0|                                                      ; 110 (110)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach1|                                                      ; 111 (111)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach2|                                                      ; 107 (107)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_channel:ach3|                                                      ; 118 (118)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3                                                                                                                                    ; paula_audio_channel         ; work         ;
;                |paula_audio_mixer:mix|                                                         ; 54 (54)             ; 30 (30)                   ; 0                 ; 4          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix                                                                                                                                       ; paula_audio_mixer           ; work         ;
;                   |paula_audio_volume:sv0|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv1|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv1                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv2|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv2                                                                                                                ; paula_audio_volume          ; work         ;
;                   |paula_audio_volume:sv3|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv3                                                                                                                ; paula_audio_volume          ; work         ;
;             |paula_floppy:pf1|                                                                 ; 263 (215)           ; 177 (152)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1                                                                                                                                                            ; paula_floppy                ; work         ;
;                |paula_floppy_fifo:db1|                                                         ; 48 (48)             ; 25 (25)                   ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1                                                                                                                                      ; paula_floppy_fifo           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0                                                                                                                 ; altsyncram                  ; work         ;
;                      |altsyncram_a9q1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated                                                                                  ; altsyncram_a9q1             ; work         ;
;             |paula_intcontroller:pi1|                                                          ; 58 (58)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1                                                                                                                                                     ; paula_intcontroller         ; work         ;
;             |paula_uart:pu1|                                                                   ; 132 (132)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1                                                                                                                                                              ; paula_uart                  ; work         ;
;          |rtg:rtg|                                                                             ; 106 (106)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|rtg:rtg                                                                                                                                                                                  ; rtg                         ; work         ;
;          |userio:USERIO1|                                                                      ; 334 (334)           ; 247 (247)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1                                                                                                                                                                           ; userio                      ; work         ;
;       |mt32pi:mt32pi|                                                                          ; 215 (215)           ; 174 (174)                 ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi                                                                                                                                                                                            ; mt32pi                      ; work         ;
;          |altsyncram:lcd_data_rtl_0|                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0                                                                                                                                                                  ; altsyncram                  ; work         ;
;             |altsyncram_mrk1:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated                                                                                                                                   ; altsyncram_mrk1             ; work         ;
;       |pll:pll|                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                         ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                    ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                  ; work         ;
;       |sdram_ctrl:ram1|                                                                        ; 510 (175)           ; 381 (234)                 ; 85504             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1                                                                                                                                                                                          ; sdram_ctrl                  ; work         ;
;          |cpu_cache_new:cpu_cache|                                                             ; 335 (319)           ; 147 (147)                 ; 85504             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache                                                                                                                                                                  ; cpu_cache_new               ; work         ;
;             |dpram:dtram|                                                                      ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram:itram|                                                                      ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram                                                                                                                                                      ; dpram                       ; work         ;
;                |dpram_dif:ram|                                                                 ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram                                                                                                                                        ; dpram_dif                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                                                                                                        ; altsyncram                  ; work         ;
;                      |altsyncram_m834:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 9984              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated                                                                         ; altsyncram_m834             ; work         ;
;             |dpram_be_1024x16:ddram0|                                                          ; 4 (4)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:ddram1|                                                          ; 4 (4)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram0|                                                          ; 4 (4)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;             |dpram_be_1024x16:idram1|                                                          ; 4 (4)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1                                                                                                                                          ; dpram_be_1024x16            ; work         ;
;                |dpram:ram_l|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;                |dpram:ram_u|                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u                                                                                                                              ; dpram                       ; work         ;
;                   |dpram_dif:ram|                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram                                                                                                                ; dpram_dif                   ; work         ;
;                      |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                         |altsyncram_4b34:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated                                                 ; altsyncram_4b34             ; work         ;
;       |video_freak:video_freak|                                                                ; 258 (31)            ; 339 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                  ; video_freak                 ; work         ;
;          |video_scale_int:scale|                                                               ; 227 (170)           ; 271 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                            ; video_scale_int             ; work         ;
;             |sys_udiv:div|                                                                     ; 26 (26)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                               ; sys_udiv                    ; work         ;
;             |sys_umul:mul|                                                                     ; 31 (31)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                               ; sys_umul                    ; work         ;
;       |video_mixer:video_mixer|                                                                ; 1071 (33)           ; 1365 (61)                 ; 486144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                  ; video_mixer                 ; work         ;
;          |gamma_corr:gamma|                                                                    ; 19 (19)             ; 93 (93)                   ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                 ; gamma_corr                  ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                    ; altsyncram                  ; work         ;
;                |altsyncram_2aj1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated                                                                                                     ; altsyncram_2aj1             ; work         ;
;          |scandoubler:sd|                                                                      ; 1019 (216)          ; 1211 (273)                ; 480000            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                   ; scandoubler                 ; work         ;
;             |Hq2x:Hq2x|                                                                        ; 803 (183)           ; 938 (612)                 ; 480000            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                         ; Hq2x                        ; work         ;
;                |Blend:blender|                                                                 ; 484 (409)           ; 326 (326)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                           ; Blend                       ; work         ;
;                   |DiffCheck:diff_checker|                                                     ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                    ; DiffCheck                   ; work         ;
;                |DiffCheck:diffcheck0|                                                          ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                    ; DiffCheck                   ; work         ;
;                |DiffCheck:diffcheck1|                                                          ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                    ; DiffCheck                   ; work         ;
;                |hq2x_buf:hq2x_out|                                                             ; 0 (0)               ; 0 (0)                     ; 384000            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                       ; hq2x_buf                    ; work         ;
;                   |altsyncram:ram_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 384000            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                  ; altsyncram                  ; work         ;
;                      |altsyncram_dcn1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 384000            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated                                                                                   ; altsyncram_dcn1             ; work         ;
;                |hq2x_in:hq2x_in|                                                               ; 2 (2)               ; 0 (0)                     ; 96000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                         ; hq2x_in                     ; work         ;
;                   |hq2x_buf:buf0|                                                              ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                           ; hq2x_buf                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                  ; work         ;
;                         |altsyncram_kbn1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated                                                                       ; altsyncram_kbn1             ; work         ;
;                   |hq2x_buf:buf1|                                                              ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                           ; hq2x_buf                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                  ; work         ;
;                         |altsyncram_kbn1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 48000             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated                                                                       ; altsyncram_kbn1             ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 221 (127)           ; 71 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                 ; work         ;
;       |i2c:i2c_av|                                                                             ; 94 (94)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                         ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 170 (59)            ; 101 (40)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                    ; work         ;
;       |i2c:i2c|                                                                                ; 111 (111)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                         ; work         ;
;    |osd:hdmi_osd|                                                                              ; 902 (902)           ; 553 (553)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                         ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                  ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1             ; work         ;
;    |osd:vga_osd|                                                                               ; 866 (866)           ; 649 (649)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                         ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                  ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1             ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                   ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002              ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                  ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1547 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                     ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1547 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top     ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1547 (1347)         ; 633 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core    ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer     ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                   ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 74 (69)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift             ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb          ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb          ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init             ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb          ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb          ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                  ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                    ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002               ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                  ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll         ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base    ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick              ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 789 (789)           ; 502 (502)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj                ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 58 (52)             ; 15 (11)                   ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                   ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 6 (0)               ; 4 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps               ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 6 (4)               ; 4 (2)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                 ; shift_taps_tuu              ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91             ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                    ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 51 (51)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 68 (68)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                    ; work         ;
;    |sync_fix:sync_v|                                                                           ; 70 (70)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                    ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 57 (1)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                 ; work         ;
;       |sys_udiv:udiv|                                                                          ; 26 (26)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                    ; work         ;
;       |sys_umul:umul|                                                                          ; 30 (30)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                    ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 239 (43)            ; 232 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                 ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|                                   ; 83 (83)             ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 37 (37)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 74 (74)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator     ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces  ; work         ;
;    |vga_out:vga_out|                                                                           ; 197 (197)           ; 177 (177)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                     ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 213 (206)           ; 164 (160)                 ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                     ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 7 (0)               ; 4 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps               ; work         ;
;          |shift_taps_puu:auto_generated|                                                       ; 7 (2)               ; 4 (2)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                    ; shift_taps_puu              ; work         ;
;             |altsyncram_br91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                        ; altsyncram_br91             ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                    ; work         ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 8            ; 11           ; 8            ; 11           ; 88     ; None                                              ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                              ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                              ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                              ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576    ; db/Minimig.ram0_ascal_ce844c68.hdl.mif            ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                              ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                              ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                              ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                              ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576    ; db/Minimig.ram1_ascal_ce844c68.hdl.mif            ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                                              ;
; ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144   ; None                                              ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; 336          ; 68           ; --           ; --           ; 22848  ; db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif          ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 1024         ; 17           ; --           ; --           ; 17408  ; db/Minimig.ram0_uRom_41e27d.hdl.mif               ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 256          ; 40           ; 256          ; 40           ; 10240  ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 256          ; 40           ; 256          ; 40           ; 10240  ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96     ; None                                              ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                              ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 8            ; 15           ; 8            ; 15           ; 120    ; None                                              ;
; emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                              ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                              ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                              ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                              ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None                                              ;
; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 8192         ; 1            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 256          ; 40           ; 256          ; 40           ; 10240  ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 256          ; 40           ; 256          ; 40           ; 10240  ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                              ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 768          ; 8            ; 768          ; 8            ; 6144   ; None                                              ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 4000         ; 96           ; 4000         ; 96           ; 384000 ; None                                              ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 2000         ; 24           ; 2000         ; 24           ; 48000  ; None                                              ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 2000         ; 24           ; 2000         ; 24           ; 48000  ; None                                              ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                              ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                              ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96     ; None                                              ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90     ; None                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 10          ;
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 27          ;
; Total number of DSP blocks        ; 64          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 6           ;
; Fixed Point Unsigned Multiplier   ; 44          ;
; Fixed Point Mixed Sign Multiplier ; 38          ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll:pll     ; rtl/pll.v       ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_audio:pll_audio ; sys/pll_audio.v ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_cfg:pll_cfg     ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_hdmi:pll_hdmi   ; sys/pll_hdmi.v  ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state                                                    ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state                                                    ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state                                                    ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state                                                    ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dskstate          ;
+-------------------------+-------------------------+-----------------------+----------------------+
; Name                    ; dskstate.DISKDMA_ACTIVE ; dskstate.DISKDMA_IDLE ; dskstate.DISKDMA_INT ;
+-------------------------+-------------------------+-----------------------+----------------------+
; dskstate.DISKDMA_IDLE   ; 0                       ; 0                     ; 0                    ;
; dskstate.DISKDMA_ACTIVE ; 1                       ; 1                     ; 0                    ;
; dskstate.DISKDMA_INT    ; 0                       ; 1                     ; 1                    ;
+-------------------------+-------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state ;
+-------------------+------------------+-------------------+----------------------------+
; Name              ; rx_state.RX_IDLE ; rx_state.RX_SHIFT ; rx_state.RX_START          ;
+-------------------+------------------+-------------------+----------------------------+
; rx_state.RX_IDLE  ; 0                ; 0                 ; 0                          ;
; rx_state.RX_START ; 1                ; 0                 ; 1                          ;
; rx_state.RX_SHIFT ; 1                ; 1                 ; 0                          ;
+-------------------+------------------+-------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state ;
+-------------------+-------------------------------------------------------------------+
; Name              ; tx_state.TX_SHIFT                                                 ;
+-------------------+-------------------------------------------------------------------+
; tx_state.TX_IDLE  ; 0                                                                 ;
; tx_state.TX_SHIFT ; 1                                                                 ;
+-------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state                                                                                                                                                            ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; Name               ; blt_state.BLT_L2 ; blt_state.BLT_L3 ; blt_state.BLT_L1 ; blt_state.BLT_L4 ; blt_state.BLT_E ; blt_state.BLT_B ; blt_state.BLT_C ; blt_state.BLT_A ; blt_state.BLT_D ; blt_state.BLT_F ; blt_state.BLT_INIT ; blt_state.BLT_IDLE ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; blt_state.BLT_IDLE ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                  ;
; blt_state.BLT_INIT ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 1                  ;
; blt_state.BLT_F    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 1                  ;
; blt_state.BLT_D    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_A    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_C    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_B    ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_E    ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L4   ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L1   ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L3   ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L2   ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state                                               ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; Name                   ; copper_state.WAITSKIP1 ; copper_state.WAITSKIP2 ; copper_state.FETCH2 ; copper_state.FETCH1 ; copper_state.RESET ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; copper_state.RESET     ; 0                      ; 0                      ; 0                   ; 0                   ; 0                  ;
; copper_state.FETCH1    ; 0                      ; 0                      ; 0                   ; 1                   ; 1                  ;
; copper_state.FETCH2    ; 0                      ; 0                      ; 1                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP2 ; 0                      ; 1                      ; 0                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP1 ; 1                      ; 0                      ; 0                   ; 0                   ; 1                  ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|write_state      ;
+----------------+----------------+----------------+----------------+
; Name           ; write_state.00 ; write_state.10 ; write_state.01 ;
+----------------+----------------+----------------+----------------+
; write_state.00 ; 0              ; 0              ; 0              ;
; write_state.01 ; 1              ; 0              ; 1              ;
; write_state.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state                                                                               ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+
; Name                      ; sdr_sm_state.SDR_SM_SNOOP ; sdr_sm_state.SDR_SM_IDLE ; sdr_sm_state.SDR_SM_INIT1 ; sdr_sm_state.SDR_SM_INIT0 ; sdr_sm_state.SDR_SM_WAIT ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+
; sdr_sm_state.SDR_SM_INIT0 ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ;
; sdr_sm_state.SDR_SM_INIT1 ; 0                         ; 0                        ; 1                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_IDLE  ; 0                         ; 1                        ; 0                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_SNOOP ; 1                         ; 0                        ; 0                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_WAIT  ; 0                         ; 0                        ; 0                         ; 1                         ; 1                        ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state                                                                                                                                                                                                                                                  ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; Name                      ; cpu_sm_state.CPU_SM_FILLW ; cpu_sm_state.CPU_SM_FILL4 ; cpu_sm_state.CPU_SM_FILL3 ; cpu_sm_state.CPU_SM_FILL2 ; cpu_sm_state.CPU_SM_FILL1 ; cpu_sm_state.CPU_SM_WAIT ; cpu_sm_state.CPU_SM_READ ; cpu_sm_state.CPU_SM_WB ; cpu_sm_state.CPU_SM_WRITE ; cpu_sm_state.CPU_SM_IDLE ; cpu_sm_state.CPU_SM_INIT ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; cpu_sm_state.CPU_SM_INIT  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 0                        ;
; cpu_sm_state.CPU_SM_IDLE  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 1                        ; 1                        ;
; cpu_sm_state.CPU_SM_WRITE ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 1                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_WB    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 1                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_READ  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_WAIT  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL1 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL2 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL3 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL4 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILLW ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|slot_type                                                      ;
+--------------------------+--------------------------+-------------------------+----------------+----------------+
; Name                     ; slot_type.CPU_WRITECACHE ; slot_type.CPU_READCACHE ; slot_type.CHIP ; slot_type.IDLE ;
+--------------------------+--------------------------+-------------------------+----------------+----------------+
; slot_type.IDLE           ; 0                        ; 0                       ; 0              ; 0              ;
; slot_type.CHIP           ; 0                        ; 0                       ; 1              ; 1              ;
; slot_type.CPU_READCACHE  ; 0                        ; 1                       ; 0              ; 1              ;
; slot_type.CPU_WRITECACHE ; 1                        ; 0                       ; 0              ; 1              ;
+--------------------------+--------------------------+-------------------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|write_state      ;
+----------------+----------------+----------------+----------------+
; Name           ; write_state.00 ; write_state.10 ; write_state.01 ;
+----------------+----------------+----------------+----------------+
; write_state.00 ; 0              ; 0              ; 0              ;
; write_state.01 ; 1              ; 0              ; 1              ;
; write_state.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state                                                                               ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+
; Name                      ; sdr_sm_state.SDR_SM_SNOOP ; sdr_sm_state.SDR_SM_IDLE ; sdr_sm_state.SDR_SM_INIT1 ; sdr_sm_state.SDR_SM_INIT0 ; sdr_sm_state.SDR_SM_WAIT ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+
; sdr_sm_state.SDR_SM_INIT0 ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ;
; sdr_sm_state.SDR_SM_INIT1 ; 0                         ; 0                        ; 1                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_IDLE  ; 0                         ; 1                        ; 0                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_SNOOP ; 1                         ; 0                        ; 0                         ; 1                         ; 0                        ;
; sdr_sm_state.SDR_SM_WAIT  ; 0                         ; 0                        ; 0                         ; 1                         ; 1                        ;
+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state                                                                                                                                                                                                                                                  ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; Name                      ; cpu_sm_state.CPU_SM_FILLW ; cpu_sm_state.CPU_SM_FILL4 ; cpu_sm_state.CPU_SM_FILL3 ; cpu_sm_state.CPU_SM_FILL2 ; cpu_sm_state.CPU_SM_FILL1 ; cpu_sm_state.CPU_SM_WAIT ; cpu_sm_state.CPU_SM_READ ; cpu_sm_state.CPU_SM_WB ; cpu_sm_state.CPU_SM_WRITE ; cpu_sm_state.CPU_SM_IDLE ; cpu_sm_state.CPU_SM_INIT ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; cpu_sm_state.CPU_SM_INIT  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 0                        ;
; cpu_sm_state.CPU_SM_IDLE  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 1                        ; 1                        ;
; cpu_sm_state.CPU_SM_WRITE ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 1                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_WB    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 1                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_READ  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_WAIT  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL1 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL2 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL3 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILL4 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
; cpu_sm_state.CPU_SM_FILLW ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                         ; 0                        ; 1                        ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+---------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap6 ; micro_state.trap5 ; micro_state.trap4 ; micro_state.chk24 ; micro_state.chk23 ; micro_state.chk22 ; micro_state.chk21 ; micro_state.chk20 ; micro_state.cas28 ; micro_state.cas27 ; micro_state.cas26 ; micro_state.cas25 ; micro_state.cas24 ; micro_state.cas23 ; micro_state.cas22 ; micro_state.cas21 ; micro_state.cas2 ; micro_state.cas1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.trap00 ; micro_state.rtd2 ; micro_state.rtd1 ; micro_state.rte5 ; micro_state.rte4 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.pack3 ; micro_state.pack2 ; micro_state.pack1 ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 1                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte5       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rtd1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rtd2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap00     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas21      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas22      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas23      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas24      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas25      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas26      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas27      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas28      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk20      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk21      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk22      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk23      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk24      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap4      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap5      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap6      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                             ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                      ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                                     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase                                      ;
+-----------------+-------------+-------------+----------------+---------------+---------------+-------------+----------------+-----------------+
; Name            ; dmaPhase.D2 ; dmaPhase.D3 ; dmaPhase.D_BRA ; dmaPhase.D_BA ; dmaPhase.D_BR ; dmaPhase.D1 ; dmaPhase.DIDLE ; dmaPhase.DRESET ;
+-----------------+-------------+-------------+----------------+---------------+---------------+-------------+----------------+-----------------+
; dmaPhase.DRESET ; 0           ; 0           ; 0              ; 0             ; 0             ; 0           ; 0              ; 0               ;
; dmaPhase.DIDLE  ; 0           ; 0           ; 0              ; 0             ; 0             ; 0           ; 1              ; 1               ;
; dmaPhase.D1     ; 0           ; 0           ; 0              ; 0             ; 0             ; 1           ; 0              ; 1               ;
; dmaPhase.D_BR   ; 0           ; 0           ; 0              ; 0             ; 1             ; 0           ; 0              ; 1               ;
; dmaPhase.D_BA   ; 0           ; 0           ; 0              ; 1             ; 0             ; 0           ; 0              ; 1               ;
; dmaPhase.D_BRA  ; 0           ; 0           ; 1              ; 0             ; 0             ; 0           ; 0              ; 1               ;
; dmaPhase.D3     ; 0           ; 1           ; 0              ; 0             ; 0             ; 0           ; 0              ; 1               ;
; dmaPhase.D2     ; 1           ; 0           ; 0              ; 0             ; 0             ; 0           ; 0              ; 1               ;
+-----------------+-------------+-------------+----------------+---------------+---------------+-------------+----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST ;
+--------------+--------------+--------------+---------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01  ;
+--------------+--------------+--------------+---------------+
; mSetup_ST.00 ; 0            ; 0            ; 0             ;
; mSetup_ST.01 ; 1            ; 0            ; 1             ;
; mSetup_ST.10 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |sys_top|alsa:alsa|state ;
+----------+-------------------------------+
; Name     ; state.01                      ;
+----------+-------------------------------+
; state.00 ; 0                             ;
; state.01 ; 1                             ;
+----------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_copy                 ;
+---------------+--------------+---------------+--------------+
; Name          ; o_copy.sCOPY ; o_copy.sSHIFT ; o_copy.sWAIT ;
+---------------+--------------+---------------+--------------+
; o_copy.sWAIT  ; 0            ; 0             ; 0            ;
; o_copy.sSHIFT ; 0            ; 1             ; 1            ;
; o_copy.sCOPY  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_state                                           ;
+-------------------+-------------------+---------------+----------------+---------------+
; Name              ; o_state.sWAITREAD ; o_state.sREAD ; o_state.sHSYNC ; o_state.sDISP ;
+-------------------+-------------------+---------------+----------------+---------------+
; o_state.sDISP     ; 0                 ; 0             ; 0              ; 0             ;
; o_state.sHSYNC    ; 0                 ; 0             ; 1              ; 1             ;
; o_state.sREAD     ; 0                 ; 1             ; 0              ; 1             ;
; o_state.sWAITREAD ; 1                 ; 0             ; 0              ; 1             ;
+-------------------+-------------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|avl_state                          ;
+------------------+-----------------+------------------+-----------------+
; Name             ; avl_state.sREAD ; avl_state.sWRITE ; avl_state.sIDLE ;
+------------------+-----------------+------------------+-----------------+
; avl_state.sIDLE  ; 0               ; 0                ; 0               ;
; avl_state.sWRITE ; 0               ; 1                ; 1               ;
; avl_state.sREAD  ; 1               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|mcp23009:mcp23009|state ;
+----------+----------+----------+-----------------+
; Name     ; state.00 ; state.10 ; state.01        ;
+----------+----------+----------+-----------------+
; state.00 ; 0        ; 0        ; 0               ;
; state.01 ; 1        ; 0        ; 1               ;
; state.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState ;
+-----------+-----------+-----------+-----------+-----------+----------------------+
; Name      ; tState.T3 ; tState.T2 ; tState.T1 ; tState.T0 ; tState.T4            ;
+-----------+-----------+-----------+-----------+-----------+----------------------+
; tState.T0 ; 0         ; 0         ; 0         ; 0         ; 0                    ;
; tState.T1 ; 0         ; 0         ; 1         ; 1         ; 0                    ;
; tState.T2 ; 0         ; 1         ; 0         ; 1         ; 0                    ;
; tState.T3 ; 1         ; 0         ; 0         ; 1         ; 0                    ;
; tState.T4 ; 0         ; 0         ; 0         ; 1         ; 1                    ;
+-----------+-----------+-----------+-----------+-----------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase                         ;
+-------------------+-------------------+-------------+-------------+-------------+-------------+----------------+-----------------+
; Name              ; busPhase.SRMC_RES ; busPhase.S6 ; busPhase.S4 ; busPhase.S2 ; busPhase.S0 ; busPhase.SIDLE ; busPhase.SRESET ;
+-------------------+-------------------+-------------+-------------+-------------+-------------+----------------+-----------------+
; busPhase.SRESET   ; 0                 ; 0           ; 0           ; 0           ; 0           ; 0              ; 0               ;
; busPhase.SIDLE    ; 0                 ; 0           ; 0           ; 0           ; 0           ; 1              ; 1               ;
; busPhase.S0       ; 0                 ; 0           ; 0           ; 0           ; 1           ; 0              ; 1               ;
; busPhase.S2       ; 0                 ; 0           ; 0           ; 1           ; 0           ; 0              ; 1               ;
; busPhase.S4       ; 0                 ; 0           ; 1           ; 0           ; 0           ; 0              ; 1               ;
; busPhase.S6       ; 0                 ; 1           ; 0           ; 0           ; 0           ; 0              ; 1               ;
; busPhase.SRMC_RES ; 1                 ; 0           ; 0           ; 0           ; 0           ; 0              ; 1               ;
+-------------------+-------------------+-------------+-------------+-------------+-------------+----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state                                          ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; state.sW6 ; state.sW5 ; state.sW4 ; state.sW3 ; state.sW2 ; state.sW1 ; state.sIDLE ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; state.sIDLE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ;
; state.sW1   ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1           ;
; state.sW2   ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1           ;
; state.sW3   ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1           ;
; state.sW4   ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1           ;
; state.sW5   ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1           ;
; state.sW6   ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; osd:vga_osd|ce_pix                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 10                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; vga_out:vga_out|Add6~0                                 ;   ;
; vga_out:vga_scaler_out|Add6~0                          ;   ;
; vga_out:vga_out|Add16~0                                ;   ;
; vga_out:vga_scaler_out|Add16~0                         ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; dis                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; dis_output                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|add[3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|ary[2..11]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_mixer:video_mixer|frz1                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciab:CIAB1|porta_in2[1]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_dram1_we                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_dram0_we                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_iram1_we                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_iram0_we                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|casaddr[9]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|row[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[9]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[10..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[23]                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Flags[5..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|uio_block.old_status_set                                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.status_req[0..63]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.stflg[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                   ;
; alsa:alsa|spi_out[0..7,27..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|spdif:toslink|preamble_q[3,7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1b[0..2,13..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1b[0..5,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1b[0,1,14..18]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1g[0..2,18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1g[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1g[0,1,8,15..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[0..5,17,18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1r[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1r[0..2,16..18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1b[0..2,13..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1b[0..5,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1b[0,1,14..18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1g[0..2,18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1g[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1g[0,1,8,15..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[0..5,17,18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1r[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1r[0..2,16..18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|ordout1[21]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; osd:vga_osd|ordout1[5,13]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_4[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_2[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_4[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_3[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_2[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_1[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_osd_start_h[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_t[0..6,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|ordout1[21]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                        ;
; osd:hdmi_osd|ordout1[5,13]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_4[0,1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_2[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_4[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_3[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_2[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_1[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_osd_start_h[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|osd_t[0..6,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[19,28,30,31]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                        ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[1,2,6,7,9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; hdmi_config:hdmi_config|i2c:i2c_av|len                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; hdmi_config:hdmi_config|i2c:i2c_av|rd                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_freeze                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_iauto                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[121..127]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[120]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[105..111,114..119]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[104]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[12..15,28..39,45..47,60..63,76..79,88..103]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset0[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|avl_i_offset1[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_run                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|o_freeze                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_div[3,4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0..3,5..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1..7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|SD[28,30,31]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|SD[1,2,4..8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|len                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|video_mixer:video_mixer|frz                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|longword_r                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[23]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[23]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[22]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[22]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[21]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[21]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[20]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[20]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[19]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[19]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[18]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[18]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[17]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[17]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[16]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[16]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[31]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[31]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[30]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[30]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[29]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[29]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[28]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[28]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[27]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[27]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[26]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[26]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[25]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[25]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[24]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[24]                                                                                                                                     ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|r_32                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|r_32                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_hmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_vmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_v_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac3[8..11]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; ascal:ascal|o_hfrac2[8..10]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_sbil_t.f[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_h_sbil_t.s[0..3]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_sbil_t.f[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; ascal:ascal|o_v_sbil_t.s[0..3]                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|old_sync                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[0,1]                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[1..20]                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnto[0..20]                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|sync_o                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_o                                                                                                                      ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[0]                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[2..20]                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|old_de                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|s_len[0..20]                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|sync_valid                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|f_valid                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|f_len[0..20]                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[0..20]                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|old_sync                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[0..4]                                                                                                            ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[1..32]                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnto[0..32]                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|sync_o                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_o                                                                                                                      ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[0]                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[5..32]                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|old_de                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|s_len[0..32]                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|sync_valid                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|f_valid                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|f_len[0..32]                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[0..32]                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_tag_dat_w[36]                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[36]                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_tag_dat_w[36]                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[36]                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|asl_VFlag                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|sd_rrb[0..3]                                                                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|sdn_ack[0]                                                                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|uio_block.sdn_r[0]                                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|IIR_filter:lpf4400|inp_m[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|vcrop[0..11]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[6,7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[7]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|disable_irq                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sw_reset                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob_pre                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|disable_irq                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sw_reset                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob_pre                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|extra_delay_r[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|wr_fifo_status[12..14]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|disable_irq                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sw_reset                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|disable_irq                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sw_reset                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_tag_dat_w[0..17]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_mem_dat_w[0..15]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_tag_dat_w[18..35,37..39]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|Halti                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|BRi                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|BgackI                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|IPL_vec[3,4]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|IPL_vec[5..7]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|fp_dout[0..15]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|old_vmode                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infoh[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infow[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infoy[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|infox[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infoh[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infow[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infoy[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|infox[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_hdmi_adj:pll_hdmi_adj|paddress[3..5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_hmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_vmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_format[1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_format[0]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|i_div[1,2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_wadrs[23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_adrs[25..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0..3,5..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|IIR_filter:lpf4400|inp[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|ARXG[0..23]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|video_freak:video_freak|ARYG[0..23]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|video_freak:video_freak|aryo[2..11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|mul_start                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob_ena[0,1]                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob_ena[0,1]                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob_ena[0,1]                                                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob_ena[0,1]                                                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_4[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_2[13..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_1[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_h[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_4[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_2[13..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_1[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_h[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[113]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_head[112]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                        ;
; ascal:ascal|avl_radrs[25..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|mul_arg2[0..11]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                   ;
; emu:emu|video_freak:video_freak|mul_arg1[0..11]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                   ;
; vga_out:vga_out|y_2[18]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_5[15..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|v_info_start_3[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_5[15..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|v_info_start_3[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|o_ihsize_temp[14]                                                                                                                                                                     ; Lost fanout                                                                                                   ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_2[17]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1b[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1b[13]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1g[15..17]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pb_1g[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[16]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_1r[15]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[17]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1b[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1b[13]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1g[15..17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pb_1g[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[16]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_1r[15]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|pr_1r[15]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1r[15]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[3]                                                                   ;
; mcp23009:mcp23009|i2c:i2c|SD[3]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[10]                                                                  ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[0]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                          ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                          ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                          ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                          ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                         ;
; old_hs                                                                                                                                                                                            ; Merged with hss[0]                                                                                            ;
; emu:emu|old_hbl                                                                                                                                                                                   ; Merged with emu:emu|hde                                                                                       ;
; emu:emu|old_vblank                                                                                                                                                                                ; Merged with emu:emu|old_vblank~reg1                                                                           ;
; emu:emu|old_hs                                                                                                                                                                                    ; Merged with emu:emu|old_hs~reg1                                                                               ;
; emu:emu|video_freak:video_freak|ary[1]                                                                                                                                                            ; Merged with emu:emu|video_freak:video_freak|ary[0]                                                            ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[0]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[11]                                              ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hs~reg1                                                                                                                                            ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|hs                                                 ;
; emu:emu|minimig:minimig|ciab:CIAB1|porta_in2[5]                                                                                                                                                   ; Merged with emu:emu|minimig:minimig|ciab:CIAB1|porta_in2[3]                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_itag_we                                                                                                                                    ; Merged with emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_dtag_we                                    ;
; emu:emu|hps_io:hps_io|uio_block.info_n[5..7]                                                                                                                                                      ; Merged with emu:emu|hps_io:hps_io|uio_block.info_n[4]                                                         ;
; audio_out:audio_out|cnt[1..13]                                                                                                                                                                    ; Merged with audio_out:audio_out|cnt[0]                                                                        ;
; audio_out:audio_out|aud_mix_top:audmix_r|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_r|a1[15]                                                   ;
; audio_out:audio_out|aud_mix_top:audmix_l|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_l|a1[15]                                                   ;
; vga_out:vga_out|y_1r[7]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[22]                                                                          ;
; vga_out:vga_out|y_1r[6]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[21]                                                                          ;
; vga_out:vga_out|y_1r[5]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[20]                                                                          ;
; vga_out:vga_out|y_1r[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[19]                                                                          ;
; vga_out:vga_out|pr_1r[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[18]                                                                          ;
; vga_out:vga_out|y_1r[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[18]                                                                          ;
; vga_out:vga_out|y_1g[7,14]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[15]                                                                          ;
; vga_out:vga_out|y_1g[6,13]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[14]                                                                          ;
; vga_out:vga_out|y_1g[5,12]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[13]                                                                          ;
; vga_out:vga_out|y_1g[4,11]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[12]                                                                          ;
; vga_out:vga_out|pb_1g[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[11]                                                                          ;
; vga_out:vga_out|y_1g[3,10]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[11]                                                                          ;
; vga_out:vga_out|pr_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|pb_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|y_1g[2,9]                                                                                                                                                                         ; Merged with vga_out:vga_out|din1[10]                                                                          ;
; vga_out:vga_out|pr_1b[5]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[4]                                                                           ;
; vga_out:vga_out|y_1b[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[4]                                                                           ;
; vga_out:vga_out|pr_1b[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[3]                                                                           ;
; vga_out:vga_out|y_1b[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[3]                                                                           ;
; vga_out:vga_out|pr_1b[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_out|pb_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_out|y_1b[2]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[2]                                                                           ;
; vga_out:vga_scaler_out|y_1r[7]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[22]                                                                   ;
; vga_out:vga_scaler_out|y_1r[6]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[21]                                                                   ;
; vga_out:vga_scaler_out|y_1r[5]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[20]                                                                   ;
; vga_out:vga_scaler_out|y_1r[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[19]                                                                   ;
; vga_out:vga_scaler_out|pr_1r[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; vga_out:vga_scaler_out|y_1r[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; vga_out:vga_scaler_out|y_1g[7,14]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[15]                                                                   ;
; vga_out:vga_scaler_out|y_1g[6,13]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[14]                                                                   ;
; vga_out:vga_scaler_out|y_1g[5,12]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[13]                                                                   ;
; vga_out:vga_scaler_out|y_1g[4,11]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[12]                                                                   ;
; vga_out:vga_scaler_out|pb_1g[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[11]                                                                   ;
; vga_out:vga_scaler_out|y_1g[3,10]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[11]                                                                   ;
; vga_out:vga_scaler_out|pr_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|pb_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|y_1g[2,9]                                                                                                                                                                  ; Merged with vga_out:vga_scaler_out|din1[10]                                                                   ;
; vga_out:vga_scaler_out|pr_1b[5]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[4]                                                                    ;
; vga_out:vga_scaler_out|y_1b[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[4]                                                                    ;
; vga_out:vga_scaler_out|pr_1b[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[3]                                                                    ;
; vga_out:vga_scaler_out|y_1b[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[3]                                                                    ;
; vga_out:vga_scaler_out|pr_1b[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; vga_out:vga_scaler_out|pb_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; vga_out:vga_scaler_out|y_1b[2]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[2]                                                                    ;
; osd:vga_osd|ordout1[19]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[22]                                                                           ;
; osd:vga_osd|ordout1[18]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[21]                                                                           ;
; osd:vga_osd|ordout1[17]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[20]                                                                           ;
; osd:vga_osd|ordout1[16]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[19]                                                                           ;
; osd:vga_osd|ordout1[12]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[15]                                                                           ;
; osd:vga_osd|ordout1[11]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[14]                                                                           ;
; osd:vga_osd|ordout1[10]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[13]                                                                           ;
; osd:vga_osd|ordout1[9]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[12]                                                                           ;
; osd:vga_osd|ordout1[8]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[11]                                                                           ;
; osd:vga_osd|ordout1[4]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[7]                                                                            ;
; osd:vga_osd|ordout1[3]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[6]                                                                            ;
; osd:vga_osd|ordout1[2]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[5]                                                                            ;
; osd:vga_osd|ordout1[1]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[4]                                                                            ;
; osd:vga_osd|ordout1[0]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[3]                                                                            ;
; osd:vga_osd|ordout1[6,7,14,15,22]                                                                                                                                                                 ; Merged with osd:vga_osd|ordout1[23]                                                                           ;
; osd:vga_osd|nrdout1[23]                                                                                                                                                                           ; Merged with osd:vga_osd|ordout1[20]                                                                           ;
; scanlines:VGA_scanlines|old_hs                                                                                                                                                                    ; Merged with scanlines:VGA_scanlines|hs1                                                                       ;
; scanlines:VGA_scanlines|old_vs                                                                                                                                                                    ; Merged with scanlines:VGA_scanlines|vs1                                                                       ;
; osd:hdmi_osd|ordout1[19]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[22]                                                                          ;
; osd:hdmi_osd|ordout1[18]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[21]                                                                          ;
; osd:hdmi_osd|ordout1[17]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[20]                                                                          ;
; osd:hdmi_osd|ordout1[16]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[19]                                                                          ;
; osd:hdmi_osd|ordout1[12]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[15]                                                                          ;
; osd:hdmi_osd|ordout1[11]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[14]                                                                          ;
; osd:hdmi_osd|ordout1[10]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[13]                                                                          ;
; osd:hdmi_osd|ordout1[9]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[12]                                                                          ;
; osd:hdmi_osd|ordout1[8]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[11]                                                                          ;
; osd:hdmi_osd|ordout1[4]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[7]                                                                           ;
; osd:hdmi_osd|ordout1[3]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[6]                                                                           ;
; osd:hdmi_osd|ordout1[2]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[5]                                                                           ;
; osd:hdmi_osd|ordout1[1]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[4]                                                                           ;
; osd:hdmi_osd|ordout1[0]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[3]                                                                           ;
; osd:hdmi_osd|ordout1[6,7,14,15,22]                                                                                                                                                                ; Merged with osd:hdmi_osd|ordout1[23]                                                                          ;
; osd:hdmi_osd|nrdout1[23]                                                                                                                                                                          ; Merged with osd:hdmi_osd|ordout1[20]                                                                          ;
; osd:hdmi_osd|deD                                                                                                                                                                                  ; Merged with osd:hdmi_osd|de1                                                                                  ;
; scanlines:HDMI_scanlines|old_hs                                                                                                                                                                   ; Merged with scanlines:HDMI_scanlines|hs1                                                                      ;
; scanlines:HDMI_scanlines|old_vs                                                                                                                                                                   ; Merged with scanlines:HDMI_scanlines|vs1                                                                      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                                                                                                                         ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[29]                                                         ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[1..5]                                                                                                                                                      ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                         ;
; ascal:ascal|i_adrsi[4..6]                                                                                                                                                                         ; Merged with ascal:ascal|i_adrsi[7]                                                                            ;
; ascal:ascal|o_v_frac[0..2]                                                                                                                                                                        ; Merged with ascal:ascal|o_v_frac[3]                                                                           ;
; ascal:ascal|o_h_frac2[1..3]                                                                                                                                                                       ; Merged with ascal:ascal|o_h_frac2[0]                                                                          ;
; mcp23009:mcp23009|din[3]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[4]                                                                          ;
; mcp23009:mcp23009|din[7]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[6]                                                                          ;
; mcp23009:mcp23009|din[13..15]                                                                                                                                                                     ; Merged with mcp23009:mcp23009|din[12]                                                                         ;
; mcp23009:mcp23009|i2c:i2c|rd                                                                                                                                                                      ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|SD[9]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[19]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|cnt[1..5]                                                                                                                                                               ; Merged with mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                  ;
; emu:emu|video_freak:video_freak|aryo[1]                                                                                                                                                           ; Merged with emu:emu|video_freak:video_freak|aryo[0]                                                           ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[1]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[10]                                              ;
; ascal:ascal|i_adrs[4..6]                                                                                                                                                                          ; Merged with ascal:ascal|i_adrs[7]                                                                             ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[2]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[9]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[3]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[8]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[4]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[7]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[5]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[6]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[6]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[5]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[7]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[4]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[8]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[3]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[9]                                                                                                                                               ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[2]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[10]                                                                                                                                              ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[1]                                               ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[11]                                                                                                                                              ; Merged with emu:emu|video_freak:video_freak|sys_umul:mul|map[0]                                               ;
; emu:emu|video_freak:video_freak|vcalc[0,1]                                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[0..11]                                                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[12..23]                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[0..23]                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|video_freak:video_freak|sys_umul:mul|run                                                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0,1]                                                                                                                                                          ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0..2]                                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|fio_block.cmd[2..15]                                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|hps_io:hps_io|fio_block.has_cmd                                                                                                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[28]                                                                                                                                                            ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[27]                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[28]                                                                                                         ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27]         ;
; ddr_svc:ddr_svc|ram_burst[2..6]                                                                                                                                                                   ; Merged with ddr_svc:ddr_svc|ram_burst[1]                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[2..6]                                                                                                    ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]       ;
; ddr_svc:ddr_svc|ram_burst[7]                                                                                                                                                                      ; Merged with ddr_svc:ddr_svc|ch                                                                                ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[16,32,48]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[0]                                                              ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[1,33,49]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[17]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[2,34,50]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[18]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[3,35,51]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[19]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[4,36,52]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[20]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[5,37,53]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[21]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[6,38,54]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[22]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[7,39,55]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[23]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[8,40,56]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[24]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[9,41,57]                                                                                                                                                        ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[25]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[26,42,58]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[10]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[27,43,59]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[11]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[28,44,60]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[12]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[29,45,61]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[13]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[30,46,62]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[14]                                                             ;
; emu:emu|ddram_ctrl:ram2|DDRAM_DIN[31,47,63]                                                                                                                                                       ; Merged with emu:emu|ddram_ctrl:ram2|DDRAM_DIN[15]                                                             ;
; emu:emu|minimig:minimig|userio:USERIO1|host_we                                                                                                                                                    ; Merged with emu:emu|minimig:minimig|userio:USERIO1|host_cs                                                    ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[2..6]                                                                                              ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1] ;
; ascal:ascal|avl_wadrs[5..7]                                                                                                                                                                       ; Merged with ascal:ascal|avl_wadrs[4]                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[28]                                                                                                   ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27]   ;
; ascal:ascal|i_wadrs[5..7]                                                                                                                                                                         ; Merged with ascal:ascal|i_wadrs[4]                                                                            ;
; ascal:ascal|i_wadrs_mem[5..7]                                                                                                                                                                     ; Merged with ascal:ascal|i_wadrs_mem[4]                                                                        ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[5]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[7]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[4]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[6]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[3]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[5]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[2]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[4]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[1]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[3]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz4[0]                                                                                                                                          ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[2]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                                          ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz[1]                                                                                                                                           ; Merged with emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]                                          ;
; mcp23009:mcp23009|i2c:i2c|SD[12..14]                                                                                                                                                              ; Merged with mcp23009:mcp23009|i2c:i2c|SD[11]                                                                  ;
; mcp23009:mcp23009|i2c:i2c|SD[24]                                                                                                                                                                  ; Merged with mcp23009:mcp23009|i2c:i2c|SD[23]                                                                  ;
; emu:emu|video_freak:video_freak|arxo[3..9,11]                                                                                                                                                     ; Merged with emu:emu|video_freak:video_freak|arxo[10]                                                          ;
; emu:emu|video_freak:video_freak|arx[3..9,11]                                                                                                                                                      ; Merged with emu:emu|video_freak:video_freak|arx[10]                                                           ;
; emu:emu|sdram_ctrl:ram1|sd_data[1]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[2]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[3]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[4]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[5]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[6]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[7]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[8]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[9]~en                                                                                                                                                             ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[10]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[11]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[12]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[13]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[14]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|sdram_ctrl:ram1|sd_data[15]~en                                                                                                                                                            ; Merged with emu:emu|sdram_ctrl:ram1|sd_data[0]~en                                                             ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmcr[4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icr[3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icr[4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[27]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|sdram_ctrl:ram1|writeAddr[23,24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_tag_dat_w[0..35,37..39]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_SR[3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|wbmemmask[5]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|make_berr                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|sdram_ctrl:ram1|sd_ba[0,1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_berr                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[3]                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[4]                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[26]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|arx[10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|arxo[10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|arx[2]                                                                                                                                                            ; Merged with emu:emu|video_freak:video_freak|ary[0]                                                            ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrMask[1]                                                                                                          ; Merged with emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrMask[0]          ;
; emu:emu|video_freak:video_freak|arxo[2]                                                                                                                                                           ; Merged with emu:emu|video_freak:video_freak|aryo[0]                                                           ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[1,2,5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[1,2,5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|aryf[12]                                                                                                                                    ; Merged with emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]                                    ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[12]                                                                                                                                   ; Merged with emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]                                   ;
; audio_out:audio_out|spdif:toslink|parity_count_q[1..5]                                                                                                                                            ; Lost fanout                                                                                                   ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_adrs[7]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_wadrs_mem[4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_wadrs[4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|avl_wadrs[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; ascal:ascal|i_adrsi[23..31]                                                                                                                                                                       ; Lost fanout                                                                                                   ;
; osd:vga_osd|v_osd_start[21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_w[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:vga_osd|osd_h[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|hps_io:hps_io|uio_block.info_n[4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; audio_out:audio_out|cnt[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0,7]                                                                                               ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0..28]                                                                                                ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0..7]                                                                                                  ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0..7]                                                                                             ; Lost fanout                                                                                                   ;
; ddr_svc:ddr_svc|ram_burst[0]                                                                                                                                                                      ; Merged with ddr_svc:ddr_svc|ch                                                                                ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[1,2,5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[1,2,5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[0,1,8,9]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_out|y_2[8,9]                                                                                                                                                                          ; Lost fanout                                                                                                   ;
; vga_out:vga_out|pr_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|y_1b[5]                                                                           ;
; vga_out:vga_scaler_out|pb_1r[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[19]                                                                   ;
; vga_out:vga_scaler_out|pb_1r[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                   ;
; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|y_2[8,9]                                                                                                                                                                   ; Lost fanout                                                                                                   ;
; osd:hdmi_osd|osd_w[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; osd:hdmi_osd|osd_h[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vga_out:vga_scaler_out|pr_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|y_1b[5]                                                                    ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; hdmi_config:hdmi_config|LUT_INDEX[7]                                                                                                                                                              ; Lost fanout                                                                                                   ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                             ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                        ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state~7                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state~8                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state~7                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state~8                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state~7                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state~8                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state~7                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state~8                                                                                                       ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state~4                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~14                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~15                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~16                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~17                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~18                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~6                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~7                                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state~7                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state~8                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state~9                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~13                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~14                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~15                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state~16                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|slot_type~5                                                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|slot_type~6                                                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|slot_type~7                                                                                                                                                               ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state~7                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state~8                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state~9                                                                                                                                    ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~13                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~14                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~15                                                                                                                                   ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state~16                                                                                                                                   ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                           ; Lost fanout                                                                                                   ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                           ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~2                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~3                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~4                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~5                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~6                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~7                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~8                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~9                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~10                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~11                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~12                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~13                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~14                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~15                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~16                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~17                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~18                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~19                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~20                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~21                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~22                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~23                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~24                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~25                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~26                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~27                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~28                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~29                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~30                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~31                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~32                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~33                                                                                                                ; Lost fanout                                                                                                   ;
; alsa:alsa|state~5                                                                                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~2                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~3                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~5                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~6                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~7                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~8                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~9                                                                                                                                         ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~10                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~11                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~12                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~13                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~14                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~15                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~16                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~17                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~18                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~19                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~20                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~21                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~22                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~23                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~24                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~25                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~26                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~27                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~28                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~29                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~30                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~31                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~32                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState~33                                                                                                                                        ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~9                                                                                                                 ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~10                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~11                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~12                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~13                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~14                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~15                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~16                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~17                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~18                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~19                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~20                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~21                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~22                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~23                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~24                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~25                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~26                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~27                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~28                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~29                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~30                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~31                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~32                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~33                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~34                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~35                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~36                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~37                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~38                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~39                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase~40                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state.SDR_SM_WAIT                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                             ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state.SDR_SM_SNOOP                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|sdram_ctrl:ram1|slot_type.IDLE                                                                                                                                                            ; Lost fanout                                                                                                   ;
; emu:emu|sdram_ctrl:ram1|slot_type.CPU_WRITECACHE                                                                                                                                                  ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.ld_AnXnbd1                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.ld_AnXnbd2                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.ld_AnXnbd3                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.movem3                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.int2                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.int3                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.int4                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.rota1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.trap4                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.trap5                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.trap6                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul1                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul2                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul_end1                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.DRESET                                                                                                            ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.DIDLE                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D_BR                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D_BA                                                                                                              ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D_BRA                                                                                                             ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D2                                                                                                                ; Lost fanout                                                                                                   ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D3                                                                                                                ; Merged with emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D1                ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D1                                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|rGranted                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                     ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                   ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 2576                                                                                                                                                          ;                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emu:emu|video_freak:video_freak|ary[2]                                                                                                                       ; Stuck at GND                   ; emu:emu|video_freak:video_freak|ARXG[0], emu:emu|video_freak:video_freak|ARXG[1],                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|video_freak:video_freak|ARXG[2], emu:emu|video_freak:video_freak|ARXG[3],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[4], emu:emu|video_freak:video_freak|ARXG[5],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[6], emu:emu|video_freak:video_freak|ARXG[7],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[8], emu:emu|video_freak:video_freak|ARXG[9],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[10], emu:emu|video_freak:video_freak|ARXG[11],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[12], emu:emu|video_freak:video_freak|ARXG[13],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[14], emu:emu|video_freak:video_freak|ARXG[15],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[16], emu:emu|video_freak:video_freak|ARXG[17],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[18], emu:emu|video_freak:video_freak|ARXG[19],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[20], emu:emu|video_freak:video_freak|ARXG[21],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARXG[22], emu:emu|video_freak:video_freak|ARYG[0],                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[1], emu:emu|video_freak:video_freak|ARYG[2],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[3], emu:emu|video_freak:video_freak|ARYG[4],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[5], emu:emu|video_freak:video_freak|ARYG[6],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[7], emu:emu|video_freak:video_freak|ARYG[8],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[9], emu:emu|video_freak:video_freak|ARYG[10],                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[11], emu:emu|video_freak:video_freak|ARYG[12],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[13], emu:emu|video_freak:video_freak|ARYG[14],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[15], emu:emu|video_freak:video_freak|ARYG[16],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[17], emu:emu|video_freak:video_freak|ARYG[18],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[19], emu:emu|video_freak:video_freak|ARYG[20],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|ARYG[21], emu:emu|video_freak:video_freak|aryo[2],                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|aryo[3], emu:emu|video_freak:video_freak|aryo[4],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|aryo[5], emu:emu|video_freak:video_freak|aryo[6],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|aryo[7], emu:emu|video_freak:video_freak|aryo[8],                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|aryo[9], emu:emu|video_freak:video_freak|aryo[10],                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|aryo[11],                                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_start,                                                                                                                                ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[2],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[1],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[0],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[3],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[4],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[5],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[6],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[7],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[8],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[9],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[10],                                                                                                                             ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg2[11],                                                                                                                             ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[0],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[1],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[2],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[3],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[4],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[5],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[6],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[7],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[8],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[9],                                                                                                                              ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[10],                                                                                                                             ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|mul_arg1[11],                                                                                                                             ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|vcalc[0], emu:emu|video_freak:video_freak|vcalc[1],                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[0],                                                                                                                      ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[1],                                                                                                                      ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[2],                                                                                                                      ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[12],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[13],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[14],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[15],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[16],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[17],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[18],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[19],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[20],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[21],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[22],                                                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[0],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[1],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[2],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[3],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[4],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[5],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[6],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[7],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[8],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[9],                                                                                                                   ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[10],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[11],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[12],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[13],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[14],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[15],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[16],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[17],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[18],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[19],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[20],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[21],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[22],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[23],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|sys_umul:mul|run,                                                                                                                         ;
;                                                                                                                                                              ;                                ; emu:emu|video_freak:video_freak|arxo[10]                                                                                                                                  ;
; ascal:ascal|o_mode[1]                                                                                                                                        ; Stuck at GND                   ; ascal:ascal|o_hmode[1], ascal:ascal|o_vmode[1], ascal:ascal|o_v_bic_pix.r[7],                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in      ; ascal:ascal|o_v_bic_pix.r[6], ascal:ascal|o_v_bic_pix.r[5],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.r[4], ascal:ascal|o_v_bic_pix.r[3],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.r[2], ascal:ascal|o_v_bic_pix.r[1],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.r[0], ascal:ascal|o_v_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.r_abxcxx[8], ascal:ascal|o_v_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.r_abxcxx[6], ascal:ascal|o_v_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.r_abxcxx[4], ascal:ascal|o_v_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.r.a[6], ascal:ascal|o_v_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.r.a[4], ascal:ascal|o_v_bic_pix.g[7],                                                                                                           ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.g[6], ascal:ascal|o_v_bic_pix.g[5],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.g[4], ascal:ascal|o_v_bic_pix.g[3],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.g[2], ascal:ascal|o_v_bic_pix.g[1],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.g[0], ascal:ascal|o_v_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.g_abxcxx[8], ascal:ascal|o_v_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.g_abxcxx[6], ascal:ascal|o_v_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.g_abxcxx[4], ascal:ascal|o_v_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.g.a[6], ascal:ascal|o_v_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.g.a[4], ascal:ascal|o_v_bic_pix.b[7],                                                                                                           ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.b[6], ascal:ascal|o_v_bic_pix.b[5],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.b[4], ascal:ascal|o_v_bic_pix.b[3],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.b[2], ascal:ascal|o_v_bic_pix.b[1],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_pix.b[0], ascal:ascal|o_v_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.b_abxcxx[8], ascal:ascal|o_v_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.b_abxcxx[6], ascal:ascal|o_v_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt2.b_abxcxx[4], ascal:ascal|o_v_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.b.a[6], ascal:ascal|o_v_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.b[0],                                                                                                           ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.b[1], ascal:ascal|o_h_bic_pix.b[2],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.b[3], ascal:ascal|o_h_bic_pix.b[4],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.b[5], ascal:ascal|o_h_bic_pix.b[6],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.b[7], ascal:ascal|o_h_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.b_abxcxx[8], ascal:ascal|o_h_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.b_abxcxx[6], ascal:ascal|o_h_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.b_abxcxx[4], ascal:ascal|o_h_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.b.a[6], ascal:ascal|o_h_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.g[0],                                                                                                           ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.g[1], ascal:ascal|o_h_bic_pix.g[2],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.g[3], ascal:ascal|o_h_bic_pix.g[4],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.g[5], ascal:ascal|o_h_bic_pix.g[6],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.g[7], ascal:ascal|o_h_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.g_abxcxx[8], ascal:ascal|o_h_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.g_abxcxx[6], ascal:ascal|o_h_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.g_abxcxx[4], ascal:ascal|o_h_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.g.a[6], ascal:ascal|o_h_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.g.a[4], ascal:ascal|o_h_bic_pix.r[0],                                                                                                           ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.r[1], ascal:ascal|o_h_bic_pix.r[2],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.r[3], ascal:ascal|o_h_bic_pix.r[4],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.r[5], ascal:ascal|o_h_bic_pix.r[6],                                                                                                               ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_pix.r[7], ascal:ascal|o_h_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.r_abxcxx[8], ascal:ascal|o_h_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.r_abxcxx[6], ascal:ascal|o_h_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt2.r_abxcxx[4], ascal:ascal|o_h_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.r.a[6], ascal:ascal|o_h_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_abcd1.r.a[4], ascal:ascal|o_hfrac2[9], ascal:ascal|o_hfrac2[8]                                                                                        ;
; emu:emu|minimig:minimig|gayle:GAYLE1|longword_r                                                                                                              ; Stuck at GND                   ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[23],                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[23],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[22],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[22],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[21],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[21],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[20],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[20],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[19],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[19],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[18],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[18],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[17],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[17],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[16],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[16],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[31],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[31],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[30],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[30],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[29],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[29],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[28],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[28],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[27],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[27],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[26],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[26],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[25],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[25],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[24],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[24],                                                                                                            ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|r_32,                                                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|r_32                                                                                                                        ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                          ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[28],                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in      ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[26],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[25],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[24],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[23],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[22],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[21],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[20],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[19],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[18],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[17],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[16],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[15],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[14],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[13],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[12],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[11],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[10],                                                                          ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[9],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[8],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[7],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[6],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[5],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[4],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[3],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[2],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[1],                                                                           ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0]                                                                            ;
; osd:hdmi_osd|infoy[12]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[14], osd:hdmi_osd|v_info_start_2[13],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[12], osd:hdmi_osd|v_info_start_h[12],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_5[15], osd:hdmi_osd|v_info_start_5[16],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_5[17], osd:hdmi_osd|v_info_start_5[18],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_5[19], osd:hdmi_osd|v_info_start_5[20],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_5[21], osd:hdmi_osd|v_info_start_3[14],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_3[15], osd:hdmi_osd|v_info_start_3[16],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_3[17], osd:hdmi_osd|v_info_start_3[18],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_3[19], osd:hdmi_osd|v_info_start_3[20],                                                                                                         ;
;                                                                                                                                                              ;                                ; osd:hdmi_osd|v_info_start_3[21]                                                                                                                                           ;
; osd:vga_osd|infoy[12]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[14], osd:vga_osd|v_info_start_2[13],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[12], osd:vga_osd|v_info_start_h[12],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_5[15], osd:vga_osd|v_info_start_5[16],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_5[17], osd:vga_osd|v_info_start_5[18],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_5[19], osd:vga_osd|v_info_start_5[20],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_5[21], osd:vga_osd|v_info_start_3[14],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_3[15], osd:vga_osd|v_info_start_3[16],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_3[17], osd:vga_osd|v_info_start_3[18],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_3[19], osd:vga_osd|v_info_start_3[20],                                                                                                           ;
;                                                                                                                                                              ;                                ; osd:vga_osd|v_info_start_3[21]                                                                                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0],                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[27],                                                                                                                                   ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                                ; emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[26], ddr_svc:ddr_svc|ram_burst[1],                                                                                                     ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[7],                                                                        ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[1],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[2],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[3],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[4],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[5],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[6],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[7],                                                                            ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0]                                                                             ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                    ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1],                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in      ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1],                                                                              ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0],                                                                        ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating,                                                                                ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[1],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[2],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[3],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[4],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[5],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[6],                                                                       ;
;                                                                                                                                                              ;                                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[7]                                                                        ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                  ; Stuck at GND                   ; ascal:ascal|o_hfrac2[10], ascal:ascal|o_h_sbil_t.f[2], ascal:ascal|o_h_sbil_t.f[1],                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in      ; ascal:ascal|o_h_sbil_t.f[0], ascal:ascal|o_h_sbil_t.s[3],                                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_sbil_t.s[2], ascal:ascal|o_h_sbil_t.s[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_sbil_t.s[0]                                                                                                                                               ;
; ascal:ascal|i_adrsi[31]                                                                                                                                      ; Lost Fanouts                   ; ascal:ascal|i_adrsi[30], ascal:ascal|i_adrsi[29], ascal:ascal|i_adrsi[28],                                                                                                ;
;                                                                                                                                                              ;                                ; ascal:ascal|i_adrsi[27], ascal:ascal|i_adrsi[26], ascal:ascal|i_adrsi[25],                                                                                                ;
;                                                                                                                                                              ;                                ; ascal:ascal|i_adrsi[24], ascal:ascal|i_adrsi[23]                                                                                                                          ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_h_bic_tt1.b_dxx[10], ascal:ascal|o_h_bic_tt1.b_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt1.b_dxx[8], ascal:ascal|o_h_bic_tt1.b_dxx[7],                                                                                                       ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_hfrac3[11], ascal:ascal|o_hfrac3[10], ascal:ascal|o_hfrac3[9],                                                                                              ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_hfrac3[8]                                                                                                                                                   ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sw_reset                                                                                                      ; Stuck at GND                   ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob_pre,                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob_ena[0],                                                                                                                ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob_ena[1],                                                                                                                ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|hob,                                                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[2],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[5]                                                                                                                  ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sw_reset                                                                                                       ; Stuck at GND                   ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob_pre,                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob_ena[0],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob_ena[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|hob,                                                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[1],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[2],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[5]                                                                                                                   ;
; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sw_reset                                                                                                       ; Stuck at GND                   ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob_pre,                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob_ena[0],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob_ena[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|hob,                                                                                                                        ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[1],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[2],                                                                                                                  ;
;                                                                                                                                                              ;                                ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[5]                                                                                                                   ;
; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sw_reset                                                                                                      ; Stuck at GND                   ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob_pre,                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob_ena[0],                                                                                                                ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob_ena[1],                                                                                                                ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|hob,                                                                                                                       ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[2],                                                                                                                 ;
;                                                                                                                                                              ;                                ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[5]                                                                                                                  ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                  ; Stuck at GND                   ; ascal:ascal|o_v_sbil_t.f[2], ascal:ascal|o_v_sbil_t.f[1],                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ; ascal:ascal|o_v_sbil_t.f[0], ascal:ascal|o_v_sbil_t.s[3],                                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_sbil_t.s[2], ascal:ascal|o_v_sbil_t.s[1],                                                                                                                 ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_sbil_t.s[0]                                                                                                                                               ;
; emu:emu|hps_io:hps_io|fp_dout[15]                                                                                                                            ; Stuck at GND                   ; emu:emu|hps_io:hps_io|ioctl_download, emu:emu|hps_io:hps_io|fio_block.cnt[2],                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|hps_io:hps_io|fio_block.cnt[1], emu:emu|hps_io:hps_io|fio_block.cnt[0],                                                                                           ;
;                                                                                                                                                              ;                                ; emu:emu|hps_io:hps_io|fio_block.has_cmd                                                                                                                                   ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_v_bic_tt1.r_dxx[10], ascal:ascal|o_v_bic_tt1.r_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt1.r_dxx[8], ascal:ascal|o_v_bic_tt1.r_dxx[7]                                                                                                        ;
; osd:hdmi_osd|infoy[18]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[20], osd:hdmi_osd|v_info_start_2[19],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[18], osd:hdmi_osd|v_info_start_h[18]                                                                                                          ;
; osd:hdmi_osd|infoy[19]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[21], osd:hdmi_osd|v_info_start_2[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[19], osd:hdmi_osd|v_info_start_h[19]                                                                                                          ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_v_bic_tt1.g_dxx[10], ascal:ascal|o_v_bic_tt1.g_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt1.g_dxx[8], ascal:ascal|o_v_bic_tt1.g_dxx[7]                                                                                                        ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_v_bic_tt1.b_dxx[10], ascal:ascal|o_v_bic_tt1.b_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_v_bic_tt1.b_dxx[8], ascal:ascal|o_v_bic_tt1.b_dxx[7]                                                                                                        ;
; audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                          ; Lost Fanouts                   ; audio_out:audio_out|spdif:toslink|parity_count_q[4],                                                                                                                      ;
;                                                                                                                                                              ;                                ; audio_out:audio_out|spdif:toslink|parity_count_q[3],                                                                                                                      ;
;                                                                                                                                                              ;                                ; audio_out:audio_out|spdif:toslink|parity_count_q[2],                                                                                                                      ;
;                                                                                                                                                              ;                                ; audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                       ;
; ascal:ascal|i_adrsi[7]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|i_adrs[7], ascal:ascal|i_wadrs_mem[4], ascal:ascal|i_wadrs[4],                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ; ascal:ascal|avl_wadrs[4]                                                                                                                                                  ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_h_bic_tt1.g_dxx[10], ascal:ascal|o_h_bic_tt1.g_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt1.g_dxx[8], ascal:ascal|o_h_bic_tt1.g_dxx[7]                                                                                                        ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[9]                                                                                                                            ; Lost Fanouts                   ; ascal:ascal|o_h_bic_tt1.r_dxx[10], ascal:ascal|o_h_bic_tt1.r_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                                ; ascal:ascal|o_h_bic_tt1.r_dxx[8], ascal:ascal|o_h_bic_tt1.r_dxx[7]                                                                                                        ;
; osd:vga_osd|infoy[13]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[15], osd:vga_osd|v_info_start_2[14],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[13], osd:vga_osd|v_info_start_h[13]                                                                                                            ;
; osd:vga_osd|infoy[14]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[16], osd:vga_osd|v_info_start_2[15],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[14], osd:vga_osd|v_info_start_h[14]                                                                                                            ;
; osd:vga_osd|infoy[15]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[17], osd:vga_osd|v_info_start_2[16],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[15], osd:vga_osd|v_info_start_h[15]                                                                                                            ;
; osd:vga_osd|infoy[16]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[18], osd:vga_osd|v_info_start_2[17],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[16], osd:vga_osd|v_info_start_h[16]                                                                                                            ;
; osd:vga_osd|infoy[17]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[19], osd:vga_osd|v_info_start_2[18],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[17], osd:vga_osd|v_info_start_h[17]                                                                                                            ;
; osd:vga_osd|infoy[18]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[20], osd:vga_osd|v_info_start_2[19],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[18], osd:vga_osd|v_info_start_h[18]                                                                                                            ;
; osd:vga_osd|infoy[19]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_4[21], osd:vga_osd|v_info_start_2[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_1[19], osd:vga_osd|v_info_start_h[19]                                                                                                            ;
; osd:hdmi_osd|infoy[13]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[15], osd:hdmi_osd|v_info_start_2[14],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[13], osd:hdmi_osd|v_info_start_h[13]                                                                                                          ;
; osd:hdmi_osd|infoy[14]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[16], osd:hdmi_osd|v_info_start_2[15],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[14], osd:hdmi_osd|v_info_start_h[14]                                                                                                          ;
; osd:hdmi_osd|infoy[15]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[17], osd:hdmi_osd|v_info_start_2[16],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[15], osd:hdmi_osd|v_info_start_h[15]                                                                                                          ;
; osd:hdmi_osd|infoy[16]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[18], osd:hdmi_osd|v_info_start_2[17],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[16], osd:hdmi_osd|v_info_start_h[16]                                                                                                          ;
; osd:hdmi_osd|infoy[17]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_4[19], osd:hdmi_osd|v_info_start_2[18],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_1[17], osd:hdmi_osd|v_info_start_h[17]                                                                                                          ;
; osd:vga_osd|infoy[20]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_2[21], osd:vga_osd|v_info_start_1[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:vga_osd|v_info_start_h[20]                                                                                                                                            ;
; osd:hdmi_osd|infoy[20]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_2[21], osd:hdmi_osd|v_info_start_1[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ; osd:hdmi_osd|v_info_start_h[20]                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts                   ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                              ;                                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                              ;                                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase~2                                                                            ; Lost Fanouts                   ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D_BR,                                                                                     ;
;                                                                                                                                                              ;                                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D_BRA,                                                                                    ;
;                                                                                                                                                              ;                                ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase.D2                                                                                        ;
; vga_out:vga_out|y_1b[0]                                                                                                                                      ; Stuck at GND                   ; vga_out:vga_out|y_2[18], vga_out:vga_out|y_2[17]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; vga_out:vga_scaler_out|y_1b[0]                                                                                                                               ; Stuck at GND                   ; vga_out:vga_scaler_out|y_2[18], vga_out:vga_scaler_out|y_2[17]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_mode[0]                                                                                                                                        ; Stuck at GND                   ; ascal:ascal|o_hmode[0], ascal:ascal|o_vmode[0]                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul1                                                                                 ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul2,                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in      ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state.mul_end1                                                                                          ;
; osd:hdmi_osd|infoh[1]                                                                                                                                        ; Stuck at GND                   ; osd:hdmi_osd|osd_w[1], osd:hdmi_osd|osd_h[1]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[2]                                                                                                                                        ; Stuck at GND                   ; osd:hdmi_osd|osd_w[2], osd:hdmi_osd|osd_h[2]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[2]                                                                                                                                         ; Stuck at GND                   ; osd:vga_osd|osd_w[2], osd:vga_osd|osd_h[2]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoy[21]                                                                                                                                       ; Stuck at GND                   ; osd:hdmi_osd|v_info_start_1[21], osd:hdmi_osd|v_info_start_h[21]                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:vga_osd|infoy[21]                                                                                                                                        ; Stuck at GND                   ; osd:vga_osd|v_info_start_1[21], osd:vga_osd|v_info_start_h[21]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[0]                                                                                                                                        ; Stuck at GND                   ; osd:hdmi_osd|osd_w[0], osd:hdmi_osd|osd_h[0]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[1]                                                                                                                                         ; Stuck at GND                   ; osd:vga_osd|osd_w[1], osd:vga_osd|osd_h[1]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[0]                                                                                                                                         ; Stuck at GND                   ; osd:vga_osd|osd_w[0], osd:vga_osd|osd_h[0]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts                   ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                              ;                                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[2]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[2]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[4]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[4]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[2]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[2]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[1]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[1]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[0]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[0]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[32]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[32]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[31]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[31]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[30]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[30]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[29]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[29]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[28]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[28]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[27]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[27]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[26]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[26]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[25]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[25]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[24]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[24]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[23]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[23]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[22]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[22]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[21]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[21]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[20]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[20]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[19]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[19]                                                                                          ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[6]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[6]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[17]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[17]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[16]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[16]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[15]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[15]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[14]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[14]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[13]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[13]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[12]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[12]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[11]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[11]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[10]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[10]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[9]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[9]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[8]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[8]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[7]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[7]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[6]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[6]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[5]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[5]                                                                                           ;
; emu:emu|IIR_filter:lpf4400|inp_m[0]                                                                                                                          ; Stuck at GND                   ; emu:emu|IIR_filter:lpf4400|inp[0]                                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; dis                                                                                                                                                          ; Stuck at GND                   ; dis_output                                                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|frz1                                                                                                                         ; Stuck at GND                   ; emu:emu|video_mixer:video_mixer|frz                                                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[9]                                                                                          ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[23]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_end[18]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[18]                                                                                          ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|BgackI                                                                                                      ; Stuck at VCC                   ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|rGranted                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|IPL_vec[6]                                                                                       ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[8]                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|IPL_vec[7]                                                                                       ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[9]                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                ; Stuck at GND                   ; osd:vga_osd|v_osd_start[21]                                                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                               ; Stuck at GND                   ; osd:hdmi_osd|v_osd_start[21]                                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[1]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[1]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[2]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[2]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[3]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[3]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[5]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[5]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[7]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[7]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[2]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[2]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[3]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[3]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[4]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[4]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[5]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[5]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[6]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[6]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[7]                                                            ; Stuck at GND                   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[7]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[1]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[1]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_start[0]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[0]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[20]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[20]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[19]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[19]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[18]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[18]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[17]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[17]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[16]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[16]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[15]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[15]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[14]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[14]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[13]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[13]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[12]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[12]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[11]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[11]                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[10]                                                                           ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[10]                                                                                          ;
; ascal:ascal|o_adrs[31]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[31]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[30]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[30]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[29]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[29]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[28]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[28]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[27]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[27]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[26]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[26]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|de_start[3]                                                                          ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock|cnti[3]                                                                                           ;
; emu:emu|video_freak:video_freak|ARXG[23]                                                                                                                     ; Stuck at GND                   ; emu:emu|video_freak:video_freak|ARYG[22]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                           ;
; emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icr[3]                                                                                                        ; Stuck at GND                   ; emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[3]                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icr[4]                                                                                                        ; Stuck at GND                   ; emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[4]                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|sdram_ctrl:ram1|writeAddr[23]                                                                                                                        ; Stuck at GND                   ; emu:emu|sdram_ctrl:ram1|sd_ba[0]                                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|sdram_ctrl:ram1|writeAddr[24]                                                                                                                        ; Stuck at GND                   ; emu:emu|sdram_ctrl:ram1|sd_ba[1]                                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[3]                                                                                       ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_SR[3]                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|make_berr                                                                                        ; Stuck at GND                   ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_berr                                                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[9]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[9]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[8]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[8]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[7]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[7]                                                                                           ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[6]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[6]                                                                                           ;
; emu:emu|sdram_ctrl:ram1|slot_type~5                                                                                                                          ; Lost Fanouts                   ; emu:emu|sdram_ctrl:ram1|slot_type.CPU_WRITECACHE                                                                                                                          ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[5]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[5]                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts                   ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[4]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[4]                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts                   ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|de_end[3]                                                                            ; Lost Fanouts                   ; emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock|cnti[3]                                                                                           ;
; ascal:ascal|o_adrs[25]                                                                                                                                       ; Stuck at GND                   ; ascal:ascal|avl_radrs[25]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 25216 ;
; Number of registers using Synchronous Clear  ; 4587  ;
; Number of registers using Synchronous Load   ; 5035  ;
; Number of registers using Asynchronous Clear ; 938   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21009 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; ascal:ascal|o_div[18]                                                                ; 15      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SCLK                                              ; 2       ;
; emu:emu|amiga_clk:amiga_clk|clk7_en_reg                                              ; 663     ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                       ; 3       ;
; sysmem_lite:sysmem|vbuf_reset_1                                                      ; 5       ;
; sysmem_lite:sysmem|ram1_reset_1                                                      ; 6       ;
; sysmem_lite:sysmem|ram2_reset_1                                                      ; 5       ;
; emu:emu|amiga_clk:amiga_clk|cck                                                      ; 90      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                     ; 10      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                     ; 5       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                     ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                     ; 13      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                     ; 12      ;
; audio_out:audio_out|sigma_delta_dac:sd_l|DACout                                      ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|DACout                                      ; 1       ;
; emu:emu|amiga_clk:amiga_clk|clk7_cnt[1]                                              ; 5       ;
; emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1|_ta_n                               ; 9       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                              ; 15      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                              ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD[29]                                                     ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                              ; 9       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                              ; 15      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                              ; 16      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                              ; 10      ;
; mcp23009:mcp23009|i2c:i2c|SDO[3]                                                     ; 1       ;
; sysmem_lite:sysmem|vbuf_reset_0                                                      ; 1       ;
; sysmem_lite:sysmem|ram1_reset_0                                                      ; 1       ;
; sysmem_lite:sysmem|ram2_reset_0                                                      ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[16] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[18] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[20] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[22] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[24] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[26] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[28] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[30] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[32] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[34] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[36] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[38] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[40] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[42] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[60] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[72] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[70] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[68] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[66] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[64] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[62] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[58] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[44] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[54] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[56] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[48] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[50] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[52] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[46] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[68] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[52] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[36] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[20] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_uds                                                ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_rw                                                 ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[70] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[54] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[38] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[22] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[72] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[56] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[40] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[24] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[66] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[50] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[34] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[18] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[64] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[48] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[32] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[16] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[58] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[42] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[26] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[10] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[60] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[44] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[28] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[12] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[62] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[46] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[30] ; 2       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[14] ; 3       ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_as                                                 ; 4       ;
; emu:emu|minimig:minimig|userio:USERIO1|t_memory_config[2]                            ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|c_lds                                                ; 1       ;
; emu:emu|minimig:minimig|userio:USERIO1|t_memory_config[0]                            ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[14] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[10] ; 1       ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Reset                    ; 258     ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[12] ; 1       ;
; Total number of inverted registers = 237*                                            ;         ;
+--------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                   ; Megafunction                                                                                     ; Type       ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|q[0..95]             ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0             ; RAM        ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|q[0..23] ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0 ; RAM        ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|q[0..23] ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0 ; RAM        ;
; emu:emu|minimig:minimig|cart:CART1|custom_mirror_q[0..15]                                       ; emu:emu|minimig:minimig|cart:CART1|custom_mirror_rtl_0                                           ; RAM        ;
; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|out[0..15]          ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|mem_rtl_0            ; RAM        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|microOutput[0..16]                   ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|uRam_rtl_0                            ; RAM        ;
; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|nanoOutput[0,1,3..22,24..67]   ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|nRam_rtl_0                      ; RAM        ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|RDindex_B[0..3]                     ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1                        ; RAM        ;
; osd:vga_osd|osd_byte[0..7]                                                                      ; osd:vga_osd|osd_buffer_rtl_0                                                                     ; RAM        ;
; osd:hdmi_osd|osd_byte[0..7]                                                                     ; osd:hdmi_osd|osd_buffer_rtl_0                                                                    ; RAM        ;
; ascal:ascal|avl_dr[0..127]                                                                      ; ascal:ascal|i_dpram_rtl_0                                                                        ; RAM        ;
; ascal:ascal|o_fb_pal_dr_x2[0..47]                                                               ; ascal:ascal|pal1_mem_rtl_0                                                                       ; RAM        ;
; ascal:ascal|pal2_dr[0..23]                                                                      ; ascal:ascal|pal2_mem_rtl_0                                                                       ; RAM        ;
; ascal:ascal|o_fb_pal_dr2[0..23]                                                                 ; ascal:ascal|pal2_mem_rtl_0                                                                       ; RAM        ;
; ascal:ascal|o_dr[0..127]                                                                        ; ascal:ascal|o_dpram_rtl_0                                                                        ; RAM        ;
; ascal:ascal|o_ad3[0..4]                                                                         ; ascal:ascal|o_dpram_rtl_0                                                                        ; RAM        ;
; ascal:ascal|o_h_poly_dr[0..35]                                                                  ; ascal:ascal|o_h_poly_rtl_0                                                                       ; RAM        ;
; ascal:ascal|o_hfrac1[8..10]                                                                     ; ascal:ascal|o_h_poly_rtl_0                                                                       ; RAM        ;
; ascal:ascal|o_v_poly_dr[0..35]                                                                  ; ascal:ascal|o_v_poly_rtl_0                                                                       ; RAM        ;
; ascal:ascal|o_wadl[0..10]                                                                       ; ascal:ascal|o_dcptv_rtl_0                                                                        ; SHIFT_TAPS ;
; ascal:ascal|o_dcptv[2..8][0..10]                                                                ; ascal:ascal|o_dcptv_rtl_0                                                                        ; SHIFT_TAPS ;
; osd:hdmi_osd|nrdout1[0..22]                                                                     ; scanlines:HDMI_scanlines|dout1_rtl_0                                                             ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout[0..23]                                                            ; scanlines:HDMI_scanlines|dout1_rtl_0                                                             ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout2[0..23]                                                           ; scanlines:HDMI_scanlines|dout1_rtl_0                                                             ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout1[0..23]                                                           ; scanlines:HDMI_scanlines|dout1_rtl_0                                                             ; SHIFT_TAPS ;
; osd:hdmi_osd|ordout1[20]                                                                        ; scanlines:HDMI_scanlines|dout1_rtl_0                                                             ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|rgb[5..7,23]                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din2[5..7,23]                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din1[5..7,23]                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync_o                                                                  ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync2                                                                   ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync1                                                                   ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout[0..23]                                                                       ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout3[0..23]                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout2[0..23]                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|de_out                                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|de3                                                                                ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
; osd:hdmi_osd|de2                                                                                ; vga_out:vga_scaler_out|din1_rtl_0                                                                ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                       ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register Name                                                                        ; RAM Name                                                                  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[0]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[1]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[2]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[3]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[4]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[5]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[6]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[7]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[8]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[9]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[10]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[11]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[12]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[13]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[14]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[15]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[16]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[17]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[18]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[19]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[20]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[21]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[0]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[1]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[2]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[3]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[4]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[5]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[6]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[7]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[8]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[9]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[10]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[11]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[12]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[13]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[14]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[0]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[1]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[2]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[3]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[4]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[5]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[6]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[7]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[8]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[9]     ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[10]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[11]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[12]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[13]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[14]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[15]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[16]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[17]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[18]    ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0    ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[0]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[1]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[2]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[3]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[4]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[5]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[6]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[7]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[8]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[9]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[10] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[11] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[12] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[13] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[14] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[15] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[16] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[17] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[18] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[19] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[20] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[21] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[22] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[23] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[24] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[25] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[26] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[27] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[28] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[29] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[30] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[31] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[32] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[33] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[34] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[35] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[36] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[37] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[38] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[39] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[40] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[41] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[42] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[43] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[44] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[45] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[46] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[47] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[48] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[49] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[50] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[51] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[52] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[53] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[54] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[55] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[56] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[57] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[58] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[59] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[60] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[61] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[62] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[63] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[64] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[65] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[66] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[67] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[68] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[69] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[70] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[71] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0_bypass[72] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[0]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[1]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[2]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[3]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[4]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[5]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[6]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[7]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[8]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[9]  ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[10] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[11] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[12] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[13] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[14] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[15] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[16] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[17] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[18] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[19] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[20] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[21] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[22] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[23] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[24] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[25] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[26] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[27] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[28] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[29] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[30] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[31] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[32] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[33] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[34] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[35] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[36] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[37] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[38] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[39] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[40] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[41] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[42] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[43] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[44] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[45] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[46] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[47] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[48] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[49] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[50] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[51] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[52] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[53] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[54] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[55] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[56] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[57] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[58] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[59] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[60] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[61] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[62] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[63] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[64] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[65] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[66] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[67] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[68] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[69] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[70] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[71] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1_bypass[72] ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1 ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_shift[6]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_bs[0]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|potcap[0]                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|cfg[3]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[7]                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|DDRAM_ADDR[8]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|dcache_d                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memread[1]                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|last_opc_read[4]                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|execOPC                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[15]                                                                                                                                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|div_reg[35]                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[1]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|cfg[2]                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmcr[3]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmlh[6]                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[5]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmlh[3]                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[1]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmlh[3]                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[1]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmlh[3]                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|in_ptr[4]                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon[4]                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon[12]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[11]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|ddrporta[2]                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|regporta[2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[11]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[2]                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|btn[2]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|regporta[7]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|ddrporta[7]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[8]                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[7]                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstrt_reg[3]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstrt_reg[5]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstrt_reg[4]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vbstop_reg[3]                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vbstop_reg[9]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstop_reg[2]                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstop_reg[9]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[0]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[4]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[10]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[1]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[3]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstrt_reg[3]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstrt_reg[8]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[6]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[4]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|htotal_reg[6]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|htotal_reg[4]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|beamcon0_reg[7]                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|out_ptr[5]                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|fmode[1]                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[0]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|ddrportb[4]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|regportb[0]                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon0[4]                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon2[2]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon3[11]                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon3[6]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon4[0]                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|bplcon4[6]                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audvol[3]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|auddat[8]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|percnt[4]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|datbuf[9]                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audvol[0]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|auddat[6]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|percnt[13]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|datbuf[9]                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audvol[2]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|auddat[0]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|percnt[10]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|datbuf[5]                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audvol[2]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|auddat[13]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|percnt[2]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|datbuf[10]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|disk_present[2]                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height[14]                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|VBR[29]                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|CACR[1]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|last_data_read[11]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|rot_cnt[1]                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|z3ram_base0[4]                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|z3ram_base1[2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|cs[1]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|gayleid_cnt[1]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|idx[0]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmll[2]                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audper[8]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audlen[11]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|lencnt[3]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audper[1]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audlen[5]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[15]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audper[8]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audlen[7]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|lencnt[9]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audper[3]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audlen[4]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|lencnt[3]                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsksync[7]                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsksync[9]                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lch[16]                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lch[20]                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lcl[12]                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lcl[11]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|sdr_latch[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|ycount[0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|cs[1]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|gayleid_cnt[0]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|ddrportb[6]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|mouse0scr[6]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|xcount[1]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmll[1]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmll[1]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmll[3]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[22]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[9]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[6]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[23]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[15]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[3]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[7]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|potreg[14]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltafwm[11]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltalwm[2]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltadat[3]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[3]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|bls_cnt[0]                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cc_clr                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|volcnt[0]                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|volcnt[3]                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|volcnt[1]                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|volcnt[4]                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[14]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|DDRAM_BE[3]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|DDRAM_BE[5]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|DDRAM_BE[6]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|DDRAM_BE[1]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[7]                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|G_in[6]                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[0]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[0]                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|dmacon[4]                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intreq[2]                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intena[7]                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|adkcon[4]                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsklen[3]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[12]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[5]                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[10]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hpos[2]                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dmaen                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[12]                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmr[9]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|ea_data[6]                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|address_out[9]                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[6]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[12]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[20]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[0]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[15]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[21]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmr[15]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmr[13]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmr[2]                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|ycount[2]                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|xcount[7]                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|cd32pad2_reg[2]                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|cd32pad1_reg[3]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memmask[0]                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memmask[2]                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_trace                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|state[1]                                                                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[10]                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|sdr_latch[1]                                                                                                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|opcode[0]                                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|opcode[1]                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|last_data_read[27]                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|rtg:rtg|data_out[15]                                                                                                                                                          ;
; 32:1               ; 3 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_DOUT[9]                                                                                                                                      ;
; 32:1               ; 3 bits    ; 63 LEs        ; 15 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_DOUT[12]                                                                                                                                     ;
; 32:1               ; 10 bits   ; 210 LEs       ; 30 LEs               ; 180 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|IO_DOUT[6]                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|ba[0]                                                                                                                                                                         ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68_PC[6]                                                                                                                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|ddr_data[9]                                                                                                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_shift[2]                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|rtg:rtg|data_out[12]                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|state[1]                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[59]                                                                                                                                  ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_cnt[4]                                                                                                                                         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_regb[15]                                                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|rtg:rtg|data_out[9]                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|rtg:rtg|data_out[7]                                                                                                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_mem_dat_w[1]                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[0]                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|FlagsSR[4]                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[33]                                                                                                                                  ;
; 8:1                ; 18 bits   ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[11]                                                                                                                                  ;
; 8:1                ; 18 bits   ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[21]                                                                                                                                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_dat_r[13]                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_rega[19]                                                                                                                    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_delta_rega[6]                                                                                                                     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|rtg:rtg|data_out[3]                                                                                                                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|exec[19]                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_dram1_we                                                                                                                                       ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[25]                                                                                                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[7]                                                                                                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[3]                                                                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[15]                                                                                                                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_tmp[8]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_dram0_we                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_bs[1]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cc_clr_r[1]                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cas_dqm[1]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|datawr[15]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|sd_dqm[1]                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|rcnt[3]                                                                                                                                                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|casaddr[0]                                                                                                                                                                    ;
; 8:1                ; 11 bits   ; 55 LEs        ; 33 LEs               ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|sd_addr[7]                                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_dat_r[3]                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_iram1_we                                                                                                                                       ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[4]                                                                                                                                   ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[22]                                                                                                                                  ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[31]                                                                                                                                  ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_tag_dat_w[12]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|data_out                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl.raddr_a[0]                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|Add4                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|Add4                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|gary:GARY1|custom_data_in[14]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|tmp[5]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|addsub_b[31]                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|Mux22                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bs_shift[5]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bs_shift[2]                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|addsub_a[13]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|addsub_a[1]                                                                                                                 ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux1[3]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux3[21]                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux3[30]                                                                                                                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux3[12]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bit_number[4]                                                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ShiftLeft0                                                                                                                  ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bitmaskmux2[12]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bitmaskmux1[3]                                                                                                              ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|shifted_bitmask[35]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux0[32]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|ea_build_now                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|bf_shift[3]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_a[5]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_itag_we                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|sdram_ctrl:ram1|slot_type                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_write_mux[15]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|dividend[32]                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|PC_datab[19]                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|t_newptr[4]                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|pa_out[5]                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|pb_out[4]                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|data_out[4]                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|data_out[12]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|pa_out[5]                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|pb_out[6]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|bf_shift[1]                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|data_out[3]                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|red[4]                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|rgb_out[11]                                                                                                                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|rgb_out[0]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Mux0                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Mux7                                                                                                                                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|briefdata[27]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|next_micro_state                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_a[19]                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltamask[9]                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|sdr_sm_state                                                                                                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptr_in[16]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|data_out[9]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|addsub_b[15]                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|ALU[10]                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|minimig_sram_bridge:RAM1|address[21]                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|minimig_sram_bridge:RAM1|address[20]                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|memaddr_a[3]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[9]                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[16]                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[0]                                                                                                                                ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|notaddsub_b[30]                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|inmux2[30]                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_state                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|data_out[0]                                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|data_out[4]                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|data_out[8]                                                                                                                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|rtc_out[1]                                                                                                                                                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|cpu_din[0]                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[10]                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[13]                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[18]                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[23]                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[3]                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[5]                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP2out[4]                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP2out[0]                                                                                                                                 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP2out[16]                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regin_out[3]                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|data_out[1]                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|dbr                                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP2out[11]                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|mux                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regin_out[10]                                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regin_out[16]                                                                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|notaddsub_b[5]                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|notaddsub_b[10]                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU|bit_nr[5]                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|address_out[20]                                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|chip_din[13]                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|ddram_ctrl:ram2|write_state                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |sys_top|emu:emu|sdram_ctrl:ram1|write_state                                                                                                                                                                   ;
; 9:1                ; 17 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|gary:GARY1|ram_address_out[10]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Selector85                                                                                                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|rf_dest_addr[2]                                                                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|rf_source_addr[0]                                                                                                                         ;
; 18:1               ; 5 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|fastchip:fastchip|akiko:akiko|dout[10]                                                                                                                                                        ;
; 18:1               ; 11 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |sys_top|emu:emu|fastchip:fastchip|akiko:akiko|dout[3]                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regin_out[1]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|Selector88                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|chip_din[7]                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|Selector9                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_state                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_state                                                                                                                                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state                                                                                                                               ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|micro_state                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_read                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                             ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[12][14]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[13][15]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[14][14]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[15][14]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[16][14]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[17][14]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[11][0]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[10][0]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[9][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[8][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[7][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[6][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[5][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[4][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[3][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[2][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[1][0]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68H[0][0]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[17][0]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[16][4]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[15][7]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[14][1]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[13][0]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[12][1]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[11][6]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[10][0]                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[9][5]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[8][3]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[7][5]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[6][0]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[5][3]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[4][5]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[3][6]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[2][3]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[1][1]                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[0][0]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[17][12]                                                                                                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[16][8]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[15][13]                                                                                                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[14][8]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[13][11]                                                                                                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[12][15]                                                                                                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[11][11]                                                                                                                      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[10][8]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[9][12]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[8][8]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[7][9]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[6][8]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[5][8]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[4][15]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[3][8]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[2][12]                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[1][8]                                                                                                                        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|regs68L[0][8]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width[10]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[1]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[8]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|vdiwstrt[9]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|vdiwstop[9]                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[3]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[0]                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[11]                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse0dat[8]                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[3]                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|dmouse1dat[11]                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt[7]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt[14]                                                                                                                                 ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6|sh_scroller[0]                                                                                         ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|sh_scroller[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|sh_select[0]                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shift                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|select[3]                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0|sprcode[0]                                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_playfields:plfm0|plfdata[7]                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_playfields:plfm0|plfdata[1]                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|rd_adr[3]                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|rd_adr[0]                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|rd_adr[6]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Ath[0]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|auReg[0]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Atl[6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|alub[12]                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|alue[8]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrMask[0]                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preAbd[4]                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preDbl[0]                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preDbd[11]                                                                                                                           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 80 LEs               ; -16 LEs                ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preAbl[15]                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|sdr_sm_adr[7]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux0                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux17                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux3                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|subResult[15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|Mux15                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux99                                                                                                                                ;
; 8:1                ; 30 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux80                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|movEa[2]                                                                                                                     ;
; 32:1               ; 16 bits   ; 336 LEs       ; 224 LEs              ; 112 LEs                ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux3                                                                                                                                 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 224 LEs              ; 112 LEs                ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux19                                                                                                                                ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|Mux26                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren|hbit[3]                                                                                                                  ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|Mux18                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|vcnt[11]                                                                                                                                                                                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ary[1]                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|hmini[11]                                                                                                                                                                                             ;
; 9:1                ; 46 bits   ; 276 LEs       ; 0 LEs                ; 276 LEs                ; Yes        ; |sys_top|hmaxi[9]                                                                                                                                                                                              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 63 LEs               ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]                                                                                                                                                   ;
; 16:1               ; 9 bits    ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|rGranted                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbd[13]                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Abd[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|ciaa:CIAA1|ser_tx_cnt[1]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_ph1                                                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon2[1]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbl[4]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Abl[9]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|f1_vsize[10]                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|hbl_l[1]                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1|rst_cnt[2]                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|vcnt[10]                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|best_hdiwstop[8]                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[6]                                                                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Dbh[4]                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Abh[8]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[5]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[7]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|eCntr[3]                                                                                                                                             ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|aob[11]                                                                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|vbl_b[2]                                                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|vbl_t[0]                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hbl_r[4]                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hbl_l[4]                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 64 LEs               ; -16 LEs                ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preDbh[9]                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|preAbh[1]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter|dmaPhase                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|data_read[26]                                                                                                                             ;
; 32:1               ; 16 bits   ; 336 LEs       ; 224 LEs              ; 112 LEs                ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux34                                                                                                                                ;
; 32:1               ; 16 bits   ; 336 LEs       ; 224 LEs              ; 112 LEs                ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Mux63                                                                                                                                ;
; 512:1              ; 2 bits    ; 682 LEs       ; 24 LEs               ; 658 LEs                ; No         ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|Selector0                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cmd[6]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cmd[6]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|error[2]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|features[2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|error[3]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|features[7]                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|mgmt_cnt[9]                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|mgmt_cnt[12]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|last_read                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_cnt[13]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|last_read                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_cnt[13]                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector_count[2]                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector[5]                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[2]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|drv_addr[5]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|blk_size[6]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|blk_size[11]                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector_count[5]                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector[4]                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[2]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|drv_addr[2]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|blk_size[0]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|blk_size[8]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[12]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[11]                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[12]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|request[2]                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[13]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|request[1]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|stage[0]                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector_count[9]                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|sector[11]                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[19]                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector_count[11]                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|sector[8]                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[18]                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|cylinder[29]                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|cylinder[30]                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|cpu_sm_adr[1]                                                                                                                                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|mgmt_readdata[4]                                                                                                                                        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|mgmt_readdata[12]                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|status[3]                                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|mgmt_readdata[5]                                                                                                                                        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|mgmt_readdata[9]                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|status[3]                                                                                                                                               ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[1]                                                                                                                                          ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|io_readdata[0]                                                                                                                                          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[2]                                                                                                                                          ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|io_readdata[3]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|reset_cnt[7]                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|initstate[0]                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|c_rw                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_adr[1]                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|cpu_sm_mem_dat_w[8]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|cpustate[0]                                                                                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[8]                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[2]                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[31]                                                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shifter[38]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|shifter[37]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6|shifter[49]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|shifter[58]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|shifter[11]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|shifter[33]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|shifter[59]                                                                                            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|shifter[10]                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbhold[3]                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[5]                                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[2]                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[34]                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[19]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|cmd[7]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|map[11]                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[6]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[12]                                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|r[3]                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|result[3]                                                                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |sys_top|ar_md_mul1[7]                                                                                                                                                                                         ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |sys_top|ar_md_mul2[11]                                                                                                                                                                                        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |sys_top|emu:emu|y[1]                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:HDMI_scanlines|scanline[1]                                                                                                                                                                  ;
; 16:1               ; 12 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[20]                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[4]                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[8]                                                                                                                                                                                  ;
; 11:1               ; 10 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[4]                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[0]                                                                                                                                      ;
; 11:1               ; 12 bits   ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[5]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |sys_top|hcalc[0]                                                                                                                                                                                              ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|wcalc[10]                                                                                                                                                                                             ;
; 12:1               ; 11 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[3]                                                                                                                                     ;
; 12:1               ; 12 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg1[10]                                                                                                                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|aryf[0]                                                                                                                                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]                                                                                                                                        ;
; 19:1               ; 10 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|aryf[5]                                                                                                                                         ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[1]                                                                                                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|state[2]                                                                                                                                                                                              ;
; 28:1               ; 12 bits   ; 216 LEs       ; 24 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[4]                                                                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|VGA_B                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|hdmi_config:hdmi_config|Mux24                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|alsa:alsa|readdata[19]                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[2]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|mt32_i2s_l[6]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|mt32_i2s_r[9]                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|video_freak:video_freak|vcpt[11]                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[7]                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[22]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[10]                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sys_top|emu:emu|to[23]                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|emu:emu|to[29]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|ready[0]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|i2s:i2s|bit_cnt[1]                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[0]                                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|buf_rptr[3]                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|alsa:alsa|ce_cnt[6]                                                                                                                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|alsa:alsa|len[14]                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|i2c_slave.cnt[0]                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|i2c_slave.cnt[1]                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sys_top|alsa:alsa|hurryup[0]                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|mt32pi:mt32pi|vcnt                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|alsa:alsa|state                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|mt32pi:mt32pi|hcnt                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_acpt[3]                                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc[7]                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vacpt[0]                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vcpt[11]                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_vacc[10]                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lwad[2]                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lrad[6]                                                                                                                                                                                 ;
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[21]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset0[8]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[23]                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_wad[3]                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_off[0][1]                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_lastv[1]                                                                                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ivsize[6]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vdown                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_fload[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_intercnt[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf0[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf0[0]                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrs[18]                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hbcpt[0]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf1[1]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf1[0]                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hacc[9]                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wad[4]                                                                                                                                                                                  ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacpt[8]                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_acpt[0]                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_dw[120]                                                                                                                                                                                 ;
; 6:1                ; 61 bits   ; 244 LEs       ; 122 LEs              ; 122 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[7]                                                                                                                                                                                   ;
; 6:1                ; 64 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[12]                                                                                                                                                                                  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrsi[22]                                                                                                                                                                               ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_dcpt[2]                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_dshi[1]                                                                                                                                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacc[2]                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_adrsi[13]                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Mux281                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector43                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|off_v                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|ascal:ascal|Selector32                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector31                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[8]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[6]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[6]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[21]                                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|pixcnt[5]                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_cnt[9]                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[18]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[2]                                                                                                                                                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt[0]                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_cnt[21]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[2]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_div[1]                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[6]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|multiscan[0]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[2]                                                                                                                                                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[18]                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[4]                                                                                                                                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[16]                                                                                                                                                                           ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[2]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|shiftb[30]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|shiftb[8]                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|shifta[52]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|shifta[35]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|shifta[30]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|shifta[20]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|shifta[16]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|shiftb[0]                                                                                                     ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |sys_top|emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|shiftb[16]                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|host_adr[6]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|host_adr[12]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|host_adr[20]                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|cnt[7]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|cmd[4]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|minimig:minimig|userio:USERIO1|bcnt[0]                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|byte_cnt[0]                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|ide_addr[2]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.cmd[1]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:vga_osd|cmd[0]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|acx_att[4]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.info_n[3]                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[14]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[7]                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|io_dout[12]                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|io_dout[15]                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[24]                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[17]                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[36]                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|mt32_info_disp[0]                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|cnt[0]                                                                                                                                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|byte_cnt[1]                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[5]                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[8]                                                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|io_dout[5]                                                                                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[9]                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[2]                                                                                                                                                                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[0]                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[10]                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[0]                                                                                                                                                                                                ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|hps_ext:hps_ext|io_dout                                                                                                                                                                       ;
; 32:1               ; 6 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; No         ; |sys_top|emu:emu|hps_ext:hps_ext|Mux6                                                                                                                                                                          ;
; 32:1               ; 6 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; No         ; |sys_top|emu:emu|hps_ext:hps_ext|Mux3                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[15]                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[8]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[4]                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[2]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|hps_ext:hps_ext|kbd_mouse_data[0]                                                                                                                                                             ;
; 1:1                ; 2 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|Add2                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0                                                                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|Add2                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|Add2                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|Add2                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|Add2                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|y_clamp[1]                                                                                                                                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|x_mul                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|step_ena_cnt[3]                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|clk_rate[1].cnt[1]                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[2]                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|clk_rate[0].cnt[1]                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[4]                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|Mux2                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|IIR_filter:lpf4400|y_clamp[14]                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|IIR_filter:lpf3275|y_clamp[4]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|sel[1]                                                                                                                                          ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_address[4]                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wdelay[2]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_alt[3]                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[9]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[15]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[3]                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[2]                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ready[1]                                                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[6]                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_bcnt[3]                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[21]                                                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|ascal:ascal|avl_address[4]                                                                                                                                                                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.g[1]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[134]                                                                                                                                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[3]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[20]                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[126]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[115]                                                                                                                                                                              ;
; 10:1               ; 88 bits   ; 528 LEs       ; 352 LEs              ; 176 LEs                ; Yes        ; |sys_top|ascal:ascal|o_shift[32]                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector0                                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux446                                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux296                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux300                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cmd[6]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cmd[2]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|error[0]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|features[5]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|error[0]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|features[1]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_readdata[29]                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_readdata[17]                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|mgmt_cnt[3]                                                                                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|mgmt_cnt[2]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|last_read                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_cnt[9]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|fast_read                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_cnt[1]                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector_count[2]                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector[7]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[2]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|drv_addr[1]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|blk_size[7]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|blk_size[8]                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector_count[4]                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector[5]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[7]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|drv_addr[7]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|blk_size[4]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|blk_size[9]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[13]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[15]                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_readdata[8]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|request[1]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_readdata[14]                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|request[1]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector_count[14]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|sector[10]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[23]                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector_count[11]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|sector[14]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[19]                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|cylinder[24]                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|cylinder[30]                                                                                                                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|mgmt_readdata[3]                                                                                                                                       ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|mgmt_readdata[15]                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|status[0]                                                                                                                                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|mgmt_readdata[1]                                                                                                                                       ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|mgmt_readdata[0]                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|status[0]                                                                                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_readdata[5]                                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|io_readdata[0]                                                                                                                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_readdata[2]                                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|io_readdata[3]                                                                                                                                         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|trap_vector[3]                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|OP1out[6]                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|Pcl2Dbl                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo|xToDbin                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|oReset                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[1]                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|rFC[0]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|inl[0]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|isRmcReg                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|actualRy[2]                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microLatch[9]                                                                                                                                        ;
; 4:1                ; 69 bits   ; 138 LEs       ; 0 LEs                ; 138 LEs                ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoLatch[65]                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswI[0]                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|rLDS                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|PcL[14]                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|PcH[4]                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|actualRx[2]                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|pswT                                                                                                                                                 ;
; 62:1               ; 2 bits    ; 82 LEs        ; 24 LEs               ; 58 LEs                 ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[8]                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[14]                                                                                                                                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[15]                                                                                                                                              ;
; 122:1              ; 4 bits    ; 324 LEs       ; 140 LEs              ; 184 LEs                ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoAddr[3]                                                                                                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|ftu[9]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl|busPhase                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|rxReg[2]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|pla_lined:pla_lined|Mux187                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|eaCol[0]                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer|tvn[2]                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|tState                                                                                                                                               ;
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[9]                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[1]                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pr[2]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pb[2]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|y[2]                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[2]                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[22]                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|a[18]                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[21]                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[15]                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[2]                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]                                                                                                                        ;
; 16:1               ; 24 bits   ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[9]                                                                                                                         ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|comb                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pr[7]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pb[6]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|y[5]                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vdivr[10]                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_g[5]                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[8]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[7]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[7]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[15]                                                                                                                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|pixcnt[1]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_divcpt[5]                                                                                                                                                                               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_cnt[13]                                                                                                                                                                                ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpixq[0].b[7]                                                                                                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt[13]                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[19]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[0]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.r[2]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.g[7]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.b[7]                                                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_cnt[21]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.r[7]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.g[0]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.b[5]                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[6]                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_div[1]                                                                                                                                                                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vpixq[2].g[7]                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[3]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|multiscan[0]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[2]                                                                                                                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[21]                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[8]                                                                                                                                                                              ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[20]                                                                                                                                                                          ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[6]                                                                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|Mux616                                                                                                                                                                                    ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |sys_top|adj_data[17]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.r[0]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.g[0]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.b[4]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_de_delay[1]                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mul[2]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.r[4]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.g[0]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.b[1]                                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ssh[20]                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|logcpt[3]                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|offset[12]                                                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vdivr[2]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_divcpt[2]                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[40]                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[38]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[6]                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[15]                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|pdata[9]                                                                                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|col[1]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                      ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for sysmem_lite:sysmem                                  ;
+-----------------------------+------------------------+------+--------------+
; Assignment                  ; Value                  ; From ; To           ;
+-----------------------------+------------------------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_0 ;
+-----------------------------+------------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                            ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                             ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                    ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for osd:hdmi_osd               ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+---------------------------------------------------+
; Source assignments for osd:vga_osd                ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1|altsyncram_1ep1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:pal2_mem_rtl_0|altsyncram_jrs1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_msm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_bjn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_tqc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0|altsyncram_1ep1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_kbn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 500000   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 128   ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MASK           ; 11111111                         ; Unsigned Binary ;
; rambase        ; 00100000000000000000000000000000 ; Unsigned Binary ;
; RAMSIZE        ; 00000000100000000000000000000000 ; Unsigned Binary ;
; INTER          ; true                             ; Enumerated      ;
; HEADER         ; true                             ; Enumerated      ;
; DOWNSCALE      ; true                             ; Enumerated      ;
; BYTESWAP       ; true                             ; Enumerated      ;
; PALETTE        ; true                             ; Enumerated      ;
; PALETTE2       ; true                             ; Enumerated      ;
; FRAC           ; 4                                ; Signed Integer  ;
; OHRES          ; 2048                             ; Signed Integer  ;
; IHRES          ; 2048                             ; Signed Integer  ;
; n_dw           ; 128                              ; Signed Integer  ;
; n_aw           ; 28                               ; Signed Integer  ;
; N_BURST        ; 256                              ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 24                   ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 24                   ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_89q1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                            ;
; NB_MUL2        ; 12    ; Signed Integer                            ;
; NB_DIV         ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                          ;
; NB_MUL2        ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_NUM         ; 24    ; Signed Integer                                          ;
; NB_DIV         ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; Cyclone V              ; String                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; true                   ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 2                      ; Signed Integer                                     ;
; pll_slf_rst                          ; true                   ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 445.499999 MHz         ; String                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                     ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                                     ;
; pll_fractional_division              ; 3908420153             ; String                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; none                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg ;
+---------------------+-------+--------------------------------+
; Parameter Name      ; Value ; Type                           ;
+---------------------+-------+--------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                 ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                 ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                 ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                 ;
; reconf_width        ; 64    ; Signed Integer                 ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                 ;
+---------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-----------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                      ;
+---------------------+-----------------+-----------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                            ;
; device_family       ; Cyclone V       ; String                                                    ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                            ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                            ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                            ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                            ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                            ;
; ENABLE_MIF          ; 0               ; Signed Integer                                            ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                    ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                            ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                            ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                            ;
+---------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                      ;
; device_family       ; Cyclone V ; String                                                                                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                          ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                  ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                      ;
; I2C_Freq       ; 20000    ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; v2             ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:hdmi_osd ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Signed Integer               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                      ;
; extend_oe_disable      ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:VGA_scanlines ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; v2             ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:vga_osd ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 24.576000 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter ;
+----------------+---------------------+-------------------------------------------------+
; Parameter Name ; Value               ; Type                                            ;
+----------------+---------------------+-------------------------------------------------+
; use_params     ; 0                   ; Signed Integer                                  ;
; stereo         ; 1                   ; Signed Integer                                  ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                                    ;
; coeff_x0       ; 3                   ; Signed Integer                                  ;
; coeff_x1       ; 3                   ; Signed Integer                                  ;
; coeff_x2       ; 1                   ; Signed Integer                                  ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                                    ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                                    ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                                    ;
+----------------+---------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alsa:alsa ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; CONF_STR       ; Minimig;UART115200,MIDI;J,Red(Fire),Blue,Yellow,Green,RT,LT,Pause;jn,A,B,X,Y,R,L,Start;jp,B,A,X,Y,R,L,Start;- ;I,MT32-pi: SoundFont #0,MT32-pi: SoundFont #1,MT32-pi: SoundFont #2,MT32-pi: SoundFont #3,MT32-pi: SoundFont #4,MT32-pi: SoundFont #5,MT32-pi: SoundFont #6,MT32-pi: SoundFont #7,MT32-pi: MT-32 v1,MT32-pi: MT-32 v2,MT32-pi: CM-32L,MT32-pi: Unknown mode;V,v211224 ; String         ;
; CONF_STR_BRAM  ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; PS2DIV         ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; WIDE           ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; VDNUM          ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; BLKSZ          ; 2                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; PS2WE          ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; true                   ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 2                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 113.500640 MHz         ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 28.375160 MHz          ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; sr_read        ; 2     ; Signed Integer                                                                  ;
; vbr_stackframe ; 2     ; Signed Integer                                                                  ;
; extaddr_mode   ; 2     ; Signed Integer                                                                  ;
; mul_mode       ; 2     ; Signed Integer                                                                  ;
; div_mode       ; 2     ; Signed Integer                                                                  ;
; bitfield       ; 2     ; Signed Integer                                                                  ;
; BarrelShifter  ; 1     ; Signed Integer                                                                  ;
; MUL_Hardware   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; mul_mode       ; 2     ; Signed Integer                                                                                ;
; mul_hardware   ; 1     ; Signed Integer                                                                                ;
; div_mode       ; 2     ; Signed Integer                                                                                ;
; barrelshifter  ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
; outbits        ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 40    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 8     ; Signed Integer                                                                                ;
; data_width_a   ; 40    ; Signed Integer                                                                                ;
; addr_width_b   ; 8     ; Signed Integer                                                                                ;
; data_width_b   ; 40    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m834      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 40    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 8     ; Signed Integer                                                                                ;
; data_width_a   ; 40    ; Signed Integer                                                                                ;
; addr_width_b   ; 8     ; Signed Integer                                                                                ;
; data_width_b   ; 40    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m834      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 40    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 8     ; Signed Integer                                                                                ;
; data_width_a   ; 40    ; Signed Integer                                                                                ;
; addr_width_b   ; 8     ; Signed Integer                                                                                ;
; data_width_b   ; 40    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m834      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 40    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 8     ; Signed Integer                                                                                ;
; data_width_a   ; 40    ; Signed Integer                                                                                ;
; addr_width_b   ; 8     ; Signed Integer                                                                                ;
; data_width_b   ; 40    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 40                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m834      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                          ;
; mem_init_file  ;       ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width_a   ; 10    ; Signed Integer                                                                                                        ;
; data_width_a   ; 8     ; Signed Integer                                                                                                        ;
; addr_width_b   ; 10    ; Signed Integer                                                                                                        ;
; data_width_b   ; 8     ; Signed Integer                                                                                                        ;
; mem_init_file  ;       ; String                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ;                      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4b34      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                   ;
; data_width     ; 16    ; Signed Integer                                                                   ;
; mem_init_file  ;       ; String                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                 ;
; data_width_a   ; 16    ; Signed Integer                                                                                 ;
; addr_width_b   ; 12    ; Signed Integer                                                                                 ;
; data_width_b   ; 16    ; Signed Integer                                                                                 ;
; mem_init_file  ;       ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                   ;
; data_width     ; 16    ; Signed Integer                                                                   ;
; mem_init_file  ;       ; String                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                 ;
; data_width_a   ; 16    ; Signed Integer                                                                                 ;
; addr_width_b   ; 12    ; Signed Integer                                                                                 ;
; data_width_b   ; 16    ; Signed Integer                                                                                 ;
; mem_init_file  ;       ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                   ;
; data_width     ; 16    ; Signed Integer                                                                   ;
; mem_init_file  ;       ; String                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                 ;
; data_width_a   ; 16    ; Signed Integer                                                                                 ;
; addr_width_b   ; 12    ; Signed Integer                                                                                 ;
; data_width_b   ; 16    ; Signed Integer                                                                                 ;
; mem_init_file  ;       ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                   ;
; data_width     ; 16    ; Signed Integer                                                                   ;
; mem_init_file  ;       ; String                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                 ;
; data_width_a   ; 16    ; Signed Integer                                                                                 ;
; addr_width_b   ; 12    ; Signed Integer                                                                                 ;
; data_width_b   ; 16    ; Signed Integer                                                                                 ;
; mem_init_file  ;       ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NTSC           ; 0     ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; BLS_CNT_MAX    ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1 ;
+----------------+-----------+-------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------+
; DSKPTH         ; 000100000 ; Unsigned Binary                                                         ;
; DSKPTL         ; 000100010 ; Unsigned Binary                                                         ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                                         ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                                         ;
+----------------+-----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1 ;
+----------------+-----------+--------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                     ;
+----------------+-----------+--------------------------------------------------------------------------+
; AUD0DAT_REG    ; 010101010 ; Unsigned Binary                                                          ;
; AUD1DAT_REG    ; 010111010 ; Unsigned Binary                                                          ;
; AUD2DAT_REG    ; 011001010 ; Unsigned Binary                                                          ;
; AUD3DAT_REG    ; 011011010 ; Unsigned Binary                                                          ;
+----------------+-----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1 ;
+-------------------+-----------+------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                   ;
+-------------------+-----------+------------------------------------------------------------------------+
; SPRPTBASE_REG     ; 100100000 ; Unsigned Binary                                                        ;
; SPRPOSCTLBASE_REG ; 101000000 ; Unsigned Binary                                                        ;
; FMODE_REG         ; 111111100 ; Unsigned Binary                                                        ;
+-------------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1 ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; COP1LCH        ; 010000000 ; Unsigned Binary                                                       ;
; COP1LCL        ; 010000010 ; Unsigned Binary                                                       ;
; COP2LCH        ; 010000100 ; Unsigned Binary                                                       ;
; COP2LCL        ; 010000110 ; Unsigned Binary                                                       ;
; COPCON         ; 000101110 ; Unsigned Binary                                                       ;
; COPINS         ; 010001100 ; Unsigned Binary                                                       ;
; COPJMP1        ; 010001000 ; Unsigned Binary                                                       ;
; COPJMP2        ; 010001010 ; Unsigned Binary                                                       ;
; RESET          ; 000       ; Unsigned Binary                                                       ;
; FETCH1         ; 100       ; Unsigned Binary                                                       ;
; FETCH2         ; 101       ; Unsigned Binary                                                       ;
; WAITSKIP1      ; 111       ; Unsigned Binary                                                       ;
; WAITSKIP2      ; 110       ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1 ;
+----------------+-----------+------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                   ;
+----------------+-----------+------------------------------------------------------------------------+
; BLTCON0        ; 001000000 ; Unsigned Binary                                                        ;
; BLTCON0L       ; 001011010 ; Unsigned Binary                                                        ;
; BLTCON1        ; 001000010 ; Unsigned Binary                                                        ;
; BLTAFWM        ; 001000100 ; Unsigned Binary                                                        ;
; BLTALWM        ; 001000110 ; Unsigned Binary                                                        ;
; BLTADAT        ; 001110100 ; Unsigned Binary                                                        ;
; BLTBDAT        ; 001110010 ; Unsigned Binary                                                        ;
; BLTCDAT        ; 001110000 ; Unsigned Binary                                                        ;
; BLTDDAT        ; 000000000 ; Unsigned Binary                                                        ;
; BLTSIZE        ; 001011000 ; Unsigned Binary                                                        ;
; BLTSIZH        ; 001011110 ; Unsigned Binary                                                        ;
; BLTSIZV        ; 001011100 ; Unsigned Binary                                                        ;
; CHA            ; 10        ; Unsigned Binary                                                        ;
; CHB            ; 01        ; Unsigned Binary                                                        ;
; CHC            ; 00        ; Unsigned Binary                                                        ;
; CHD            ; 11        ; Unsigned Binary                                                        ;
; BLT_IDLE       ; 00000     ; Unsigned Binary                                                        ;
; BLT_INIT       ; 00001     ; Unsigned Binary                                                        ;
; BLT_A          ; 01001     ; Unsigned Binary                                                        ;
; BLT_B          ; 01011     ; Unsigned Binary                                                        ;
; BLT_C          ; 01010     ; Unsigned Binary                                                        ;
; BLT_D          ; 01000     ; Unsigned Binary                                                        ;
; BLT_E          ; 01100     ; Unsigned Binary                                                        ;
; BLT_F          ; 00100     ; Unsigned Binary                                                        ;
; BLT_L1         ; 11001     ; Unsigned Binary                                                        ;
; BLT_L2         ; 11011     ; Unsigned Binary                                                        ;
; BLT_L3         ; 11010     ; Unsigned Binary                                                        ;
; BLT_L4         ; 11000     ; Unsigned Binary                                                        ;
+----------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1 ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                            ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; BLTAMOD        ; 001100100 ; Unsigned Binary                                                                                                 ;
; BLTBMOD        ; 001100010 ; Unsigned Binary                                                                                                 ;
; BLTCMOD        ; 001100000 ; Unsigned Binary                                                                                                 ;
; BLTDMOD        ; 001100110 ; Unsigned Binary                                                                                                 ;
; BLTAPTH        ; 001010000 ; Unsigned Binary                                                                                                 ;
; BLTAPTL        ; 001010010 ; Unsigned Binary                                                                                                 ;
; BLTBPTH        ; 001001100 ; Unsigned Binary                                                                                                 ;
; BLTBPTL        ; 001001110 ; Unsigned Binary                                                                                                 ;
; BLTCPTH        ; 001001000 ; Unsigned Binary                                                                                                 ;
; BLTCPTL        ; 001001010 ; Unsigned Binary                                                                                                 ;
; BLTDPTH        ; 001010100 ; Unsigned Binary                                                                                                 ;
; BLTDPTL        ; 001010110 ; Unsigned Binary                                                                                                 ;
; CHA            ; 10        ; Unsigned Binary                                                                                                 ;
; CHB            ; 01        ; Unsigned Binary                                                                                                 ;
; CHC            ; 00        ; Unsigned Binary                                                                                                 ;
; CHD            ; 11        ; Unsigned Binary                                                                                                 ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1 ;
+-----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                    ;
+-----------------+-------------+-------------------------------------------------------------------------+
; VPOSR           ; 000000100   ; Unsigned Binary                                                         ;
; VPOSW           ; 000101010   ; Unsigned Binary                                                         ;
; VHPOSR          ; 000000110   ; Unsigned Binary                                                         ;
; VHPOSW          ; 000101100   ; Unsigned Binary                                                         ;
; BPLCON0         ; 100000000   ; Unsigned Binary                                                         ;
; HTOTAL          ; 111000000   ; Unsigned Binary                                                         ;
; HSSTOP          ; 111000010   ; Unsigned Binary                                                         ;
; HBSTRT          ; 111000100   ; Unsigned Binary                                                         ;
; HBSTOP          ; 111000110   ; Unsigned Binary                                                         ;
; VTOTAL          ; 111001000   ; Unsigned Binary                                                         ;
; VSSTOP          ; 111001010   ; Unsigned Binary                                                         ;
; VBSTRT          ; 111001100   ; Unsigned Binary                                                         ;
; VBSTOP          ; 111001110   ; Unsigned Binary                                                         ;
; HSSTRT          ; 111011110   ; Unsigned Binary                                                         ;
; BEAMCON0        ; 111011100   ; Unsigned Binary                                                         ;
; VSSTRT          ; 111100000   ; Unsigned Binary                                                         ;
; HCENTER         ; 111100010   ; Unsigned Binary                                                         ;
; HBSTRT_VAL      ; 25          ; Signed Integer                                                          ;
; HSSTRT_VAL      ; 37          ; Signed Integer                                                          ;
; HSSTOP_VAL      ; 70          ; Signed Integer                                                          ;
; HBSTOP_VAL      ; 102         ; Signed Integer                                                          ;
; HCENTER_VAL     ; 264         ; Signed Integer                                                          ;
; VSSTRT_VAL      ; 2           ; Signed Integer                                                          ;
; VSSTOP_VAL      ; 5           ; Signed Integer                                                          ;
; VBSTRT_VAL      ; 0           ; Signed Integer                                                          ;
; HTOTAL_VAL      ; 11100010    ; Unsigned Binary                                                         ;
; VTOTAL_PAL_VAL  ; 00100110111 ; Unsigned Binary                                                         ;
; VTOTAL_NTSC_VAL ; 00100000101 ; Unsigned Binary                                                         ;
; VBSTOP_PAL_VAL  ; 000011001   ; Unsigned Binary                                                         ;
; VBSTOP_NTSC_VAL ; 000010100   ; Unsigned Binary                                                         ;
+-----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1 ;
+----------------+-----------+------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                 ;
+----------------+-----------+------------------------------------------------------+
; DMACON         ; 010010110 ; Unsigned Binary                                      ;
; ADKCON         ; 010011110 ; Unsigned Binary                                      ;
; ADKCONR        ; 000010000 ; Unsigned Binary                                      ;
+----------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1 ;
+----------------+-----------+------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                         ;
+----------------+-----------+------------------------------------------------------------------------------+
; INTENAR        ; 000011100 ; Unsigned Binary                                                              ;
; INTREQR        ; 000011110 ; Unsigned Binary                                                              ;
; INTENA         ; 010011010 ; Unsigned Binary                                                              ;
; INTREQ         ; 010011100 ; Unsigned Binary                                                              ;
+----------------+-----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1 ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; DSKBYTR        ; 000011010 ; Unsigned Binary                                                       ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                                       ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                                       ;
; DSKSYNC        ; 001111110 ; Unsigned Binary                                                       ;
; DSKLEN         ; 000100100 ; Unsigned Binary                                                       ;
; DISKDMA_IDLE   ; 00        ; Unsigned Binary                                                       ;
; DISKDMA_ACTIVE ; 10        ; Unsigned Binary                                                       ;
; DISKDMA_INT    ; 11        ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1 ;
+----------------+-----------+----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                 ;
+----------------+-----------+----------------------------------------------------------------------+
; AUD0BASE       ; 010100000 ; Unsigned Binary                                                      ;
; AUD1BASE       ; 010110000 ; Unsigned Binary                                                      ;
; AUD2BASE       ; 011000000 ; Unsigned Binary                                                      ;
; AUD3BASE       ; 011010000 ; Unsigned Binary                                                      ;
+----------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                                   ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                                   ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                                   ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                                   ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                                   ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                                   ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                                   ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                                   ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                                   ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                                   ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                                   ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                                   ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                                   ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|userio:USERIO1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; JOY0DAT        ; 000001010 ; Unsigned Binary                                        ;
; JOY1DAT        ; 000001100 ; Unsigned Binary                                        ;
; SCRDAT         ; 111110000 ; Unsigned Binary                                        ;
; POTINP         ; 000010110 ; Unsigned Binary                                        ;
; POTGO          ; 000110100 ; Unsigned Binary                                        ;
; JOYTEST        ; 000110110 ; Unsigned Binary                                        ;
; KEY_MENU       ; 01101001  ; Unsigned Binary                                        ;
; KEY_ESC        ; 01000101  ; Unsigned Binary                                        ;
; KEY_ENTER      ; 01000100  ; Unsigned Binary                                        ;
; KEY_UP         ; 01001100  ; Unsigned Binary                                        ;
; KEY_DOWN       ; 01001101  ; Unsigned Binary                                        ;
; KEY_LEFT       ; 01001111  ; Unsigned Binary                                        ;
; KEY_RIGHT      ; 01001110  ; Unsigned Binary                                        ;
; KEY_PGUP       ; 01101100  ; Unsigned Binary                                        ;
; KEY_PGDOWN     ; 01101101  ; Unsigned Binary                                        ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; DIWSTRT        ; 010001110 ; Unsigned Binary                                        ;
; DIWSTOP        ; 010010000 ; Unsigned Binary                                        ;
; DIWHIGH        ; 111100100 ; Unsigned Binary                                        ;
; BPLCON0        ; 100000000 ; Unsigned Binary                                        ;
; BPLCON2        ; 100000100 ; Unsigned Binary                                        ;
; BPLCON3        ; 100000110 ; Unsigned Binary                                        ;
; BPLCON4        ; 100001100 ; Unsigned Binary                                        ;
; DENISEID       ; 001111100 ; Unsigned Binary                                        ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                        ;
; COLORBASE      ; 110000000 ; Unsigned Binary                                        ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0 ;
+----------------+-----------+-------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                          ;
+----------------+-----------+-------------------------------------------------------------------------------+
; BPLCON1        ; 100000010 ; Unsigned Binary                                                               ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                                               ;
; BPL2DAT        ; 100010010 ; Unsigned Binary                                                               ;
; BPL3DAT        ; 100010100 ; Unsigned Binary                                                               ;
; BPL4DAT        ; 100010110 ; Unsigned Binary                                                               ;
; BPL5DAT        ; 100011000 ; Unsigned Binary                                                               ;
; BPL6DAT        ; 100011010 ; Unsigned Binary                                                               ;
; BPL7DAT        ; 100011100 ; Unsigned Binary                                                               ;
; BPL8DAT        ; 100011110 ; Unsigned Binary                                                               ;
; FMODE          ; 111111100 ; Unsigned Binary                                                               ;
+----------------+-----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0 ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; SPRPOSCTLBASE  ; 101000000 ; Unsigned Binary                                                             ;
; FMODE          ; 111111100 ; Unsigned Binary                                                             ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                             ;
; CTL            ; 01    ; Unsigned Binary                                                                                             ;
; DATA           ; 10    ; Unsigned Binary                                                                                             ;
; DATB           ; 11    ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0 ;
+----------------+-----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                           ;
+----------------+-----------+--------------------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                                ;
+----------------+-----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_h612      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0 ;
+----------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                            ;
+----------------+-----------+---------------------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                                 ;
+----------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_h612      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0 ;
+----------------+-----------+------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                         ;
+----------------+-----------+------------------------------------------------------------------------------+
; CLXCON         ; 010011000 ; Unsigned Binary                                                              ;
; CLXCON2        ; 100001110 ; Unsigned Binary                                                              ;
; CLXDAT         ; 000001110 ; Unsigned Binary                                                              ;
+----------------+-----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                  ;
; data_width     ; 16    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                ;
; data_width_a   ; 16    ; Signed Integer                                                                                ;
; addr_width_b   ; 12    ; Signed Integer                                                                                ;
; data_width_b   ; 16    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                  ;
; data_width     ; 16    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                ;
; data_width_a   ; 16    ; Signed Integer                                                                                ;
; addr_width_b   ; 12    ; Signed Integer                                                                                ;
; data_width_b   ; 16    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                  ;
; data_width     ; 16    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                ;
; data_width_a   ; 16    ; Signed Integer                                                                                ;
; addr_width_b   ; 12    ; Signed Integer                                                                                ;
; data_width_b   ; 16    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_width     ; 12    ; Signed Integer                                                                  ;
; data_width     ; 16    ; Signed Integer                                                                  ;
; mem_init_file  ;       ; String                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; addr_width_a   ; 12    ; Signed Integer                                                                                ;
; data_width_a   ; 16    ; Signed Integer                                                                                ;
; addr_width_b   ; 12    ; Signed Integer                                                                                ;
; data_width_b   ; 16    ; Signed Integer                                                                                ;
; mem_init_file  ;       ; String                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ue34      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LINE_LENGTH    ; 2000  ; Signed Integer                                      ;
; HALF_DEPTH     ; 0     ; Signed Integer                                      ;
; GAMMA          ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 33    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 21    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; LENGTH         ; 2000  ; Signed Integer                                                     ;
; HALF_DEPTH     ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; LENGTH         ; 2000  ; Signed Integer                                                               ;
; HALF_DEPTH     ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; LENGTH         ; 2000  ; Signed Integer                                                                               ;
; DWIDTH         ; 23    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 2000  ; Signed Integer                                                                                             ;
; AWIDTH         ; 10    ; Signed Integer                                                                                             ;
; DWIDTH         ; 23    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 2000  ; Signed Integer                                                                                             ;
; AWIDTH         ; 10    ; Signed Integer                                                                                             ;
; DWIDTH         ; 23    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 4000  ; Signed Integer                                                                                 ;
; AWIDTH         ; 11    ; Signed Integer                                                                                 ;
; DWIDTH         ; 95    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|sys_umul:mul ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                                   ;
; NB_MUL2        ; 12    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; NB_NUM         ; 24    ; Signed Integer                                                                         ;
; NB_DIV         ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                                                         ;
; NB_MUL2        ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|IIR_filter:lpf4400 ;
+----------------+---------------------+----------------------------------+
; Parameter Name ; Value               ; Type                             ;
+----------------+---------------------+----------------------------------+
; use_params     ; 0                   ; Signed Integer                   ;
; stereo         ; 1                   ; Signed Integer                   ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                     ;
; coeff_x0       ; 3                   ; Signed Integer                   ;
; coeff_x1       ; 3                   ; Signed Integer                   ;
; coeff_x2       ; 1                   ; Signed Integer                   ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                     ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                     ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                     ;
+----------------+---------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|IIR_filter:lpf3275 ;
+----------------+---------------------+----------------------------------+
; Parameter Name ; Value               ; Type                             ;
+----------------+---------------------+----------------------------------+
; use_params     ; 0                   ; Signed Integer                   ;
; stereo         ; 1                   ; Signed Integer                   ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                     ;
; coeff_x0       ; 3                   ; Signed Integer                   ;
; coeff_x1       ; 3                   ; Signed Integer                   ;
; coeff_x2       ; 1                   ; Signed Integer                   ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                     ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                     ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                     ;
+----------------+---------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_a9q1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1 ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                         ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                                      ;
; WIDTH_A                            ; 32                                                ; Untyped                                      ;
; WIDTHAD_A                          ; 4                                                 ; Untyped                                      ;
; NUMWORDS_A                         ; 16                                                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; WIDTH_B                            ; 32                                                ; Untyped                                      ;
; WIDTHAD_B                          ; 4                                                 ; Untyped                                      ;
; NUMWORDS_B                         ; 16                                                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                      ;
; INIT_FILE                          ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_1ep1                                   ; Untyped                                      ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 4              ; Untyped                                                           ;
; WIDTH          ; 24             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_tuu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 13                   ; Untyped                              ;
; NUMWORDS_B                         ; 8192                 ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_mrk1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 96                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 4000                 ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 96                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 4000                 ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_dcn1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 768                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 768                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2aj1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal2_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jrs1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_h_poly_rtl_0       ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 36                                     ; Untyped        ;
; WIDTHAD_A                          ; 4                                      ; Untyped        ;
; NUMWORDS_A                         ; 16                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 36                                     ; Untyped        ;
; WIDTHAD_B                          ; 4                                      ; Untyped        ;
; NUMWORDS_B                         ; 16                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/Minimig.ram0_ascal_ce844c68.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_msm1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_v_poly_rtl_0       ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 36                                     ; Untyped        ;
; WIDTHAD_A                          ; 4                                      ; Untyped        ;
; NUMWORDS_A                         ; 16                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 36                                     ; Untyped        ;
; WIDTHAD_B                          ; 4                                      ; Untyped        ;
; NUMWORDS_B                         ; 16                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/Minimig.ram1_ascal_ce844c68.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bjn1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 15                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 15                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_hvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 12                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0 ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                   ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                ;
; WIDTH_A                            ; 17                                  ; Untyped                                                ;
; WIDTHAD_A                          ; 10                                  ; Untyped                                                ;
; NUMWORDS_A                         ; 1024                                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WIDTH_B                            ; 1                                   ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; INIT_FILE                          ; db/Minimig.ram0_uRom_41e27d.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_tqc1                     ; Untyped                                                ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 68                                       ; Untyped                                                 ;
; WIDTHAD_A                          ; 9                                        ; Untyped                                                 ;
; NUMWORDS_A                         ; 336                                      ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_b7d1                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 8              ; Untyped                                                ;
; WIDTH          ; 11             ; Untyped                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_uuu ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 30             ; Untyped                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_puu ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:i_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_g9j1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:pal1_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 48                   ; Untyped                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 48                   ; Untyped                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_3aj1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altsyncram:o_dpram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 128                  ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 128                  ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_32k1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0 ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                         ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                                      ;
; WIDTH_A                            ; 32                                                ; Untyped                                      ;
; WIDTHAD_A                          ; 4                                                 ; Untyped                                      ;
; NUMWORDS_A                         ; 16                                                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                      ;
; WIDTH_B                            ; 32                                                ; Untyped                                      ;
; WIDTHAD_B                          ; 4                                                 ; Untyped                                      ;
; NUMWORDS_B                         ; 16                                                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                      ;
; INIT_FILE                          ; db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_1ep1                                   ; Untyped                                      ;
+------------------------------------+---------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 2000                 ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 2000                 ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_kbn1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 2000                 ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 2000                 ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_kbn1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 57                                                                                                                                ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 40                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 40                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 40                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 40                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 40                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 40                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 40                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 40                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1|dpram:ram_u|dpram_dif:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide0|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|gayle:GAYLE1|ide:ide1|dpram:io_buf1|dpram_dif:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 96                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4000                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 96                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4000                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 768                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 768                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; ascal:ascal|altsyncram:pal2_mem_rtl_0                                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 36                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 36                                                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 36                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 36                                                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 15                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 15                                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 12                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 12                                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                               ;
;     -- WIDTH_A                            ; 17                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                               ;
;     -- WIDTH_A                            ; 68                                                                                                                                ;
;     -- NUMWORDS_A                         ; 336                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 128                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 128                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 48                                                                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 48                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 128                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 128                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2000                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2000                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2000                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2000                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 3                                                  ;
; Entity Instance            ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 4                                                  ;
;     -- WIDTH               ; 24                                                 ;
; Entity Instance            ; ascal:ascal|altshift_taps:o_dcptv_rtl_0            ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 8                                                  ;
;     -- WIDTH               ; 11                                                 ;
; Entity Instance            ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 3                                                  ;
;     -- WIDTH               ; 30                                                 ;
+----------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|IIR_filter:lpf3275"                                                                                                                                                                ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sample_ce     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sample_ce[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[5..4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[39..24]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[22..18]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[16..15]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[13..10]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[8..6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[23]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[17]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[14]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[9]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx0           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cx0[7..2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx0[1]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx0[0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx1           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cx1[7..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx1[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cy0[23..22]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[11..9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[6..5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[21..14]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[8..7]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[4..0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[13]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[12]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cy1[20..14]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy1[8..7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy1[5..4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy1[23..21]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1[11..9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1[3..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1[13]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1[12]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy1[6]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy1[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx2           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; cy2           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|IIR_filter:lpf4400"                                                                                                                                                                ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sample_ce     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sample_ce[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[18..17]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[7..6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[4..3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[39..33]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[31..24]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[22..21]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[14..13]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[9..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[2..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[32]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[23]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[20]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[19]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[16]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[15]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[12]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[11]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx[10]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cx[5]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx0           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cx0[7..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx0[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cy0[23..21]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[1..0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[20..14]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[12..5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[3..2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cy0[13]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cy0[4]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; input_l[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; input_r[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cx1           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; cx2           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; cy1           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; cy2           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|mt32pi:mt32pi"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; mt32_sf_req[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; mt32_sf[7..3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div"                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_freak:video_freak" ;
+------------+--------+----------+----------------------------+
; Port       ; Type   ; Severity ; Details                    ;
+------------+--------+----------+----------------------------+
; VGA_DE     ; Output ; Info     ; Explicitly unconnected     ;
; ARY[11..2] ; Input  ; Info     ; Stuck at GND               ;
; CROP_SIZE  ; Input  ; Info     ; Stuck at GND               ;
; CROP_OFF   ; Input  ; Info     ; Stuck at GND               ;
+------------+--------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mono ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock"                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock"                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sync_pt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|video_mixer:video_mixer" ;
+-------------+--------+----------+---------------------------+
; Port        ; Type   ; Severity ; Details                   ;
+-------------+--------+----------+---------------------------+
; freeze_sync ; Output ; Info     ; Explicitly unconnected    ;
; HDMI_FREEZE ; Input  ; Info     ; Stuck at GND              ;
+-------------+--------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|gayle:GAYLE1"                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; longword ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|gary:GARY1"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rom_readonly ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|minimig_sram_bridge:RAM1"                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Output ; Warning  ; Output or bidir port (22 bits) is smaller than the port expression (23 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|minimig_bankmapper:BMAP1"                                                                                                                                        ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_config ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|rtg:rtg" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; rs[0] ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1|cia_timera:tmra"                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; spmode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1|cia_int:cnt" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; ser  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|ciab:CIAB1" ;
+-------------+-------+----------+-------------------------------+
; Port        ; Type  ; Severity ; Details                       ;
+-------------+-------+----------+-------------------------------+
; porta_in[1] ; Input ; Info     ; Stuck at VCC                  ;
+-------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; flag ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|ciaa:CIAA1"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; porta_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data[31..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[15..12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31..28]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[15..12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut"  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data[31..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[15..12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31..28]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[15..12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|userio:USERIO1"                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; chipset_config[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; floppy_config[1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ide_config[4..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cache_config[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_adr[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|paula:PAULA1"                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; trackdisp  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; secdisp    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; floppy_fwr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; floppy_frd ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig|agnus:AGNUS1"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_custom ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sol        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; htotal     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; harddis    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; varbeamen  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|minimig:minimig"                                                                                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_out      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ri           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ri[-1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ldata_okk    ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; rdata_okk    ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; memcfg[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ovr          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; _csync       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ce_pix       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide1"                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; io_address[3]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_writedata[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; use_fast             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; drive_en             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; io_wait              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf1"                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0"                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0"                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; io_address[3]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_writedata[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; use_fast             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; drive_en             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; io_wait              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|fastchip:fastchip" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; addr[0] ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache"                                                                                                   ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; snoop_act   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_adr   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_dat_w ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_bs    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|ddram_ctrl:ram2"                                                                                                                             ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cache_inhibit ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram1"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:ddram0"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_b[39]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; q_b[36]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; enable_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram1"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_u"                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l"                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q_b[39]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; q_b[36]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; enable_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_a     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enable_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cs_b     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache"                                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu_adr   ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "cpu_adr[28..25]" will be connected to GND.   ;
; snoop_adr ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "snoop_adr[28..25]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram_ctrl:ram1"                                                                                                                                     ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                              ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpuAddr       ; Input ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "cpuAddr[24..23]" will be connected to GND.  ;
; chipAddr      ; Input ; Warning  ; Input port expression (23 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "chipAddr[24..24]" will be connected to GND. ;
; cache_inhibit ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.         ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode|onehotEncoder4:irdLines" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; bitMap[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; bitMap[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; alue[15..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer" ;
+-------------+-------+----------+-----------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                         ;
+-------------+-------+----------+-----------------------------------------------------------------+
; psw[12..11] ; Input ; Info     ; Stuck at GND                                                    ;
; psw[14]     ; Input ; Info     ; Stuck at GND                                                    ;
+-------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode" ;
+----------+--------+----------+-----------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------+
; lineBmap ; Output ; Info     ; Explicitly unconnected                                                ;
+----------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o"                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HALTn      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HALTn[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BERRn      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BERRn[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BRn        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BRn[-1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BGACKn     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BGACKn[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; E          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; VMAn       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BGn        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oHALTEDn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; c_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p"                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ipl_autovector     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ipl_autovector[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; regin_out          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; addr_out[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; berr               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; fc                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; clr_berr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; skipfetch          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll:pll"                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hps_io:hps_io"                                                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_BUS[41]            ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[63..51]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[31..0]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status_menumask[15..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; info[7..4]             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; joystick_0[31..16]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_1[31..16]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_2[31..16]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_3[31..16]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; buttons[0]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; RTC[64]                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_4             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_5             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_1      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_2      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_3      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_4      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_5      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_0               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_1               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_2               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_3               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_4               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; paddle_5               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_0              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_1              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_2              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_3              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_4              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spinner_5              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; direct_video           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; status_in              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_set             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; new_vmode              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; img_mounted            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_readonly           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_size               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_blk_cnt             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_addr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_dout           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_din            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_buff_wr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_download         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_index            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_wr               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_addr             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_dout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_upload           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_din              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ioctl_rd               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_file_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_sz               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TIMESTAMP              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_speed             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_data_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_clk_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_status     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_led_use        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_clk_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_mouse_data_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_key                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_ext          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu"                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; HPS_BUS[35] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_BUS[2]  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; z    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_req_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_audio:pll_audio"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_out"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_scaler_out"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:vga_osd"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; de_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:hdmi_osd"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; osd_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_ADDR[5..3] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_ADDR[2..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[6]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_WLEN       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; READ           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_RDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_cfg:pll_cfg"                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_umuldiv:ar_muldiv"                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (12 bits) it drives; bit(s) "result[23..12]" have no fanouts ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascal:ascal"                                                                                                                                                                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                                                             ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; run[-1]      ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; iauto        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iauto[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; himin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; himax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; mode         ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 5 elements in the same dimension                                                                              ;
; mode[1..0]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_border     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal1_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_hdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_vdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; format       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_svc:ddr_svc"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_bcnt[7]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch0_burst[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0_burst[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_burst[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1_burst[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_data[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysmem_lite:sysmem"                                                                                                                                       ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_hps_warm_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_ADDR[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_WLEN        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_RDATA[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_clkselect                           ; 1      ;
; arriav_ddio_out                            ; 1      ;
; arriav_ff                                  ; 25216  ;
;     CLR                                    ; 111    ;
;     ENA                                    ; 12189  ;
;     ENA CLR                                ; 802    ;
;     ENA CLR SCLR                           ; 9      ;
;     ENA CLR SLD                            ; 16     ;
;     ENA SCLR                               ; 3404   ;
;     ENA SCLR SLD                           ; 583    ;
;     ENA SLD                                ; 4006   ;
;     SCLR                                   ; 591    ;
;     SLD                                    ; 430    ;
;     plain                                  ; 3075   ;
; arriav_hps_interface_boot_from_fpga        ; 1      ;
; arriav_hps_interface_clocks_resets         ; 1      ;
; arriav_hps_interface_dbg_apb               ; 1      ;
; arriav_hps_interface_fpga2hps              ; 1      ;
; arriav_hps_interface_fpga2sdram            ; 1      ;
; arriav_hps_interface_hps2fpga              ; 1      ;
; arriav_hps_interface_interrupts            ; 1      ;
; arriav_hps_interface_mpu_general_purpose   ; 1      ;
; arriav_hps_interface_peripheral_i2c        ; 1      ;
; arriav_hps_interface_peripheral_spi_master ; 1      ;
; arriav_hps_interface_peripheral_uart       ; 1      ;
; arriav_hps_interface_tpiu_trace            ; 1      ;
; arriav_io_obuf                             ; 66     ;
; arriav_lcell_comb                          ; 29627  ;
;     arith                                  ; 6334   ;
;         0 data inputs                      ; 98     ;
;         1 data inputs                      ; 2897   ;
;         2 data inputs                      ; 1677   ;
;         3 data inputs                      ; 468    ;
;         4 data inputs                      ; 639    ;
;         5 data inputs                      ; 555    ;
;     extend                                 ; 500    ;
;         7 data inputs                      ; 500    ;
;     normal                                 ; 21381  ;
;         0 data inputs                      ; 4      ;
;         1 data inputs                      ; 186    ;
;         2 data inputs                      ; 1993   ;
;         3 data inputs                      ; 3800   ;
;         4 data inputs                      ; 4325   ;
;         5 data inputs                      ; 4697   ;
;         6 data inputs                      ; 6376   ;
;     shared                                 ; 1412   ;
;         0 data inputs                      ; 96     ;
;         1 data inputs                      ; 289    ;
;         2 data inputs                      ; 690    ;
;         3 data inputs                      ; 325    ;
;         4 data inputs                      ; 12     ;
; arriav_mac                                 ; 64     ;
; boundary_port                              ; 145    ;
; cyclonev_fractional_pll                    ; 1      ;
; cyclonev_pll_output_counter                ; 1      ;
; cyclonev_pll_reconfig                      ; 1      ;
; cyclonev_pll_refclk_select                 ; 1      ;
; generic_pll                                ; 3      ;
; stratixv_ram_block                         ; 1428   ;
;                                            ;        ;
; Max LUT depth                              ; 24.70  ;
; Average LUT depth                          ; 5.00   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:10:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Fri Dec 24 22:03:45 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minimig -c Minimig
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 3 design units, including 3 entities, in source file sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 22
    Info (12023): Found entity 2: sync_fix File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1631
    Info (12023): Found entity 3: csync File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1665
Info (12021): Found 2 design units, including 1 entities, in source file sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ascal.vhd Line: 259
    Info (12023): Found entity 1: ascal File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file sys/math.sv
    Info (12023): Found entity 1: sys_udiv File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv Line: 3
    Info (12023): Found entity 2: sys_umul File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv Line: 46
    Info (12023): Found entity 3: sys_umuldiv File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv Line: 85
Info (12021): Found 5 design units, including 5 entities, in source file sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/scanlines.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/gamma_corr.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_mixer.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freak.sv
    Info (12023): Found entity 1: video_freak File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freak.sv Line: 16
    Info (12023): Found entity 2: video_scale_int File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freak.sv Line: 141
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freezer.sv
    Info (12023): Found entity 1: video_freezer File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freezer.sv Line: 21
    Info (12023): Found entity 2: sync_lock File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freezer.sv Line: 80
Info (12021): Found 2 design units, including 2 entities, in source file sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/arcade_video.v Line: 29
    Info (12023): Found entity 2: screen_rotate File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/arcade_video.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file sys/osd.v
    Info (12023): Found entity 1: osd File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/alsa.sv
    Info (12023): Found entity 1: alsa File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2s.v
    Info (12023): Found entity 1: i2s File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/spdif.v
    Info (12023): Found entity 1: spdif File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sigma_delta_dac.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/mt32pi.sv
    Info (12023): Found entity 1: mt32pi File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/mt32pi.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv
    Info (12023): Found entity 1: f2sdram_safe_terminator File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/f2sdram_safe_terminator.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv Line: 241
Info (12021): Found 1 design units, including 1 entities, in source file sys/sd_card.sv
    Info (12023): Found entity 1: sd_card File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sd_card.sv Line: 28
Info (12021): Found 4 design units, including 4 entities, in source file sys/hps_io.sv
    Info (12023): Found entity 1: hps_io File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 30
    Info (12023): Found entity 2: ps2_device File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 659
    Info (12023): Found entity 3: video_calc File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 802
    Info (12023): Found entity 4: confstr_rom File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 937
Info (12021): Found 2 design units, including 1 entities, in source file rtl/tg68k/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K_ALU.vhd Line: 80
    Info (12023): Found entity 1: TG68K_ALU File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K_ALU.vhd Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file rtl/tg68k/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K_Pack.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file rtl/tg68k/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 145
    Info (12023): Found entity 1: TG68KdotC_Kernel File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file rtl/tg68k/tg68k.vhd
    Info (12022): Found design unit 1: TG68K-logic File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K.vhd Line: 59
    Info (12023): Found entity 1: TG68K File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68K.vhd Line: 29
Info (12021): Found 14 design units, including 14 entities, in source file rtl/fx68k/fx68k.sv
    Info (12023): Found entity 1: fx68k File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 139
    Info (12023): Found entity 2: nDecoder3 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 661
    Info (12023): Found entity 3: irdDecode File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 941
    Info (12023): Found entity 4: excUnit File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1153
    Info (12023): Found entity 5: dataIo File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1707
    Info (12023): Found entity 6: uaddrDecode File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1807
    Info (12023): Found entity 7: onehotEncoder4 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1892
    Info (12023): Found entity 8: pren File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1919
    Info (12023): Found entity 9: sequencer File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1943
    Info (12023): Found entity 10: busArbiter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2184
    Info (12023): Found entity 11: busControl File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2268
    Info (12023): Found entity 12: uRom File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2474
    Info (12023): Found entity 13: nanoRom File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2485
    Info (12023): Found entity 14: microToNanoAddr File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2496
Info (12021): Found 6 design units, including 6 entities, in source file rtl/fx68k/fx68kalu.sv
    Info (12023): Found entity 1: fx68kAlu File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 35
    Info (12023): Found entity 2: aluCorf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 461
    Info (12023): Found entity 3: aluShifter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 496
    Info (12023): Found entity 4: aluGetOp File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 531
    Info (12023): Found entity 5: rowDecoder File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 628
    Info (12023): Found entity 6: ccrTable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 762
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fx68k/uaddrpla.sv
    Info (12023): Found entity 1: pla_lined File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/uaddrPla.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/sdram_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ddram_ctrl.v
    Info (12023): Found entity 1: ddram_ctrl File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ddram_ctrl.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file rtl/cpu_cache_new.v
    Info (12023): Found entity 1: cpu_cache_new File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v Line: 17
    Info (12023): Found entity 2: dpram_be_1024x16 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v Line: 675
Info (12021): Found 10 design units, including 5 entities, in source file rtl/bram.vhd
    Info (12022): Found design unit 1: spram-SYN File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 31
    Info (12022): Found design unit 2: spram_sz-SYN File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 69
    Info (12022): Found design unit 3: dpram-SYN File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 138
    Info (12022): Found design unit 4: dpram_dif-SYN File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 182
    Info (12022): Found design unit 5: dpram_difclk-SYN File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 277
    Info (12023): Found entity 1: spram File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 11
    Info (12023): Found entity 2: spram_sz File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 49
    Info (12023): Found entity 3: dpram File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 111
    Info (12023): Found entity 4: dpram_dif File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 153
    Info (12023): Found entity 5: dpram_difclk File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 247
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus.v
    Info (12023): Found entity 1: agnus File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_spritedma.v
    Info (12023): Found entity 1: agnus_spritedma File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_spritedma.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_refresh.v
    Info (12023): Found entity 1: agnus_refresh File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_refresh.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_diskdma.v
    Info (12023): Found entity 1: agnus_diskdma File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_diskdma.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_copper.v
    Info (12023): Found entity 1: agnus_copper File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_copper.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_blitter.v
    Info (12023): Found entity 1: agnus_blitter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_blitter_minterm.v
    Info (12023): Found entity 1: agnus_blitter_minterm File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_minterm.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_blitter_fill.v
    Info (12023): Found entity 1: agnus_blitter_fill File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_fill.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_blitter_barrelshifter.v
    Info (12023): Found entity 1: agnus_blitter_barrelshifter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_barrelshifter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_blitter_adrgen.v
    Info (12023): Found entity 1: agnus_blitter_adrgen File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_adrgen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_bitplanedma.v
    Info (12023): Found entity 1: agnus_bitplanedma File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_bitplanedma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_beamcounter.v
    Info (12023): Found entity 1: agnus_beamcounter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_beamcounter.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/agnus_audiodma.v
    Info (12023): Found entity 1: agnus_audiodma File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_audiodma.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ciaa.v
    Info (12023): Found entity 1: ciaa File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ciab.v
    Info (12023): Found entity 1: ciab File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciab.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cia_timerd.v
    Info (12023): Found entity 1: cia_timerd File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timerd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cia_timerb.v
    Info (12023): Found entity 1: cia_timerb File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timerb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cia_timera.v
    Info (12023): Found entity 1: cia_timera File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_timera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cia_int.v
    Info (12023): Found entity 1: cia_int File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cia_int.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gayle.v
    Info (12023): Found entity 1: gayle File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/gayle.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ide.v
    Info (12023): Found entity 1: ide File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ide.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula.v
    Info (12023): Found entity 1: paula File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_uart.v
    Info (12023): Found entity 1: paula_uart File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_uart.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_intcontroller.v
    Info (12023): Found entity 1: paula_intcontroller File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_intcontroller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_floppy.v
    Info (12023): Found entity 1: paula_floppy File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_floppy.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_floppy_fifo.v
    Info (12023): Found entity 1: paula_floppy_fifo File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_floppy_fifo.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_audio.v
    Info (12023): Found entity 1: paula_audio File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_audio_volume.v
    Info (12023): Found entity 1: paula_audio_volume File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_volume.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_audio_mixer.v
    Info (12023): Found entity 1: paula_audio_mixer File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_mixer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/paula_audio_channel.v
    Info (12023): Found entity 1: paula_audio_channel File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_channel.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise.v
    Info (12023): Found entity 1: denise File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_sprites.v
    Info (12023): Found entity 1: denise_sprites File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_sprites.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_sprites_shifter.v
    Info (12023): Found entity 1: denise_sprites_shifter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_sprites_shifter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_spritepriority.v
    Info (12023): Found entity 1: denise_spritepriority File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_spritepriority.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_playfields.v
    Info (12023): Found entity 1: denise_playfields File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_playfields.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_hamgenerator.v
    Info (12023): Found entity 1: denise_hamgenerator File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_hamgenerator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_colortable.v
    Info (12023): Found entity 1: denise_colortable File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_colortable_ram_mf.v
    Info (12023): Found entity 1: denise_colortable_ram_mf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable_ram_mf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_collision.v
    Info (12023): Found entity 1: denise_collision File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_collision.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_bitplanes.v
    Info (12023): Found entity 1: denise_bitplanes File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_bitplanes.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rtl/denise_bitplane_shifter.v
    Info (12023): Found entity 1: denise_bitplane_shifter File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_bitplane_shifter.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gary.v
    Info (12023): Found entity 1: gary File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/gary.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtg.v
    Info (12023): Found entity 1: rtg File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/rtg.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file rtl/akiko.v
    Info (12023): Found entity 1: akiko File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/akiko.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fastchip.v
    Info (12023): Found entity 1: fastchip File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fastchip.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file rtl/userio.v
    Info (12023): Found entity 1: userio File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/userio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cart.v
    Info (12023): Found entity 1: cart File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cart.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file rtl/amiga_clk.v
    Info (12023): Found entity 1: amiga_clk File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/amiga_clk.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/minimig_syscontrol.v
    Info (12023): Found entity 1: minimig_syscontrol File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_syscontrol.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/minimig_sram_bridge.v
    Info (12023): Found entity 1: minimig_sram_bridge File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_sram_bridge.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/minimig_m68k_bridge.v
    Info (12023): Found entity 1: minimig_m68k_bridge File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_m68k_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file rtl/minimig_bankmapper.v
    Info (12023): Found entity 1: minimig_bankmapper File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig_bankmapper.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/minimig.v
    Info (12023): Found entity 1: minimig File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu_wrapper.v
    Info (12023): Found entity 1: cpu_wrapper File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_wrapper.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file hps_ext.v
    Info (12023): Found entity 1: hps_ext File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/hps_ext.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file minimig.sv
    Info (12023): Found entity 1: emu File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 7
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 188
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 566
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv Line: 91
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv Line: 183
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sysmem.sv Line: 223
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 605
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 723
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf
    Info (12023): Found entity 1: altsyncram_89q1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_89q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_89q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf
    Info (12023): Found entity 1: altsyncram_ccn1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_ccn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ccn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sys_umuldiv" for hierarchy "sys_umuldiv:ar_muldiv" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 783
Info (12128): Elaborating entity "sys_umul" for hierarchy "sys_umuldiv:ar_muldiv|sys_umul:umul" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv Line: 105
Info (12128): Elaborating entity "sys_udiv" for hierarchy "sys_umuldiv:ar_muldiv|sys_udiv:udiv" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/math.sv Line: 107
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 905
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 939
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 975
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "hdmi_config" for hierarchy "hdmi_config:hdmi_config" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1037
Info (12128): Elaborating entity "i2c" for hierarchy "hdmi_config:hdmi_config|i2c:i2c_av" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hdmi_config.sv Line: 42
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:HDMI_scanlines" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1080
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1103
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1107
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1185
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1185
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1185
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1230
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_scaler_out" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1272
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1344
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1380
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1408
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1458
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 1625
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|hps_io:hps_io" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 241
Info (10264): Verilog HDL Case Statement information at hps_io.sv(385): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 385
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|hps_io:hps_io|video_calc:video_calc" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hps_io.sv Line: 213
Info (12128): Elaborating entity "hps_ext" for hierarchy "emu:emu|hps_ext:hps_ext" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 251
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 268
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "113.500640 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "28.375160 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "amiga_clk" for hierarchy "emu:emu|amiga_clk:amiga_clk" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 303
Info (12128): Elaborating entity "cpu_wrapper" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 414
Info (10264): Verilog HDL Case Statement information at cpu_wrapper.v(298): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_wrapper.v Line: 298
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_wrapper.v Line: 221
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|TG68K_ALU:ALU" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 372
Info (12128): Elaborating entity "fx68k" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_wrapper.v Line: 263
Info (12128): Elaborating entity "microToNanoAddr" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|microToNanoAddr:microToNanoAddr" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 256
Info (12128): Elaborating entity "nanoRom" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 260
Info (12128): Elaborating entity "uRom" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 261
Info (12128): Elaborating entity "uaddrDecode" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 355
Info (10264): Verilog HDL Case Statement information at fx68k.sv(1862): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1862
Info (12128): Elaborating entity "onehotEncoder4" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1816
Info (12128): Elaborating entity "pla_lined" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uaddrDecode:uaddrDecode|pla_lined:pla_lined" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1823
Info (12128): Elaborating entity "sequencer" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|sequencer:sequencer" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 361
Info (12128): Elaborating entity "excUnit" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 366
Info (12128): Elaborating entity "pren" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|pren:rmPren" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1625
Info (12128): Elaborating entity "dataIo" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|dataIo:dataIo" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1684
Info (12128): Elaborating entity "fx68kAlu" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 1694
Info (12128): Elaborating entity "rowDecoder" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 103
Info (12128): Elaborating entity "aluGetOp" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 110
Info (12128): Elaborating entity "ccrTable" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 111
Info (10264): Verilog HDL Case Statement information at fx68kAlu.sv(813): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 813
Info (12128): Elaborating entity "aluShifter" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 171
Info (12128): Elaborating entity "aluCorf" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68kAlu.sv Line: 177
Info (12128): Elaborating entity "nDecoder3" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nDecoder3:nDecoder" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 368
Info (12128): Elaborating entity "irdDecode" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|irdDecode:irdDecode" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 370
Info (12128): Elaborating entity "busControl" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busControl:busControl" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 376
Info (12128): Elaborating entity "busArbiter" for hierarchy "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|busArbiter:busArbiter" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 378
Info (10264): Verilog HDL Case Statement information at fx68k.sv(2238): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fx68k/fx68k.sv Line: 2238
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "emu:emu|sdram_ctrl:ram1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 456
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(161): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/sdram_ctrl.v Line: 161
Info (12128): Elaborating entity "cpu_cache_new" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/sdram_ctrl.v Line: 132
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v Line: 542
Info (12128): Elaborating entity "dpram_dif" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12130): Elaborated megafunction instantiation "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12133): Instantiated megafunction "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m834.tdf
    Info (12023): Found entity 1: altsyncram_m834 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m834" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dpram_be_1024x16" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v Line: 566
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/cpu_cache_new.v Line: 703
Info (12128): Elaborating entity "dpram_dif" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12130): Elaborated megafunction instantiation "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12133): Instantiated megafunction "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b34.tdf
    Info (12023): Found entity 1: altsyncram_4b34 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_4b34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4b34" for hierarchy "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram_be_1024x16:idram0|dpram:ram_l|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_4b34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ddram_ctrl" for hierarchy "emu:emu|ddram_ctrl:ram2" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 490
Info (10264): Verilog HDL Case Statement information at ddram_ctrl.v(101): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ddram_ctrl.v Line: 101
Info (12128): Elaborating entity "fastchip" for hierarchy "emu:emu|fastchip:fastchip" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 537
Info (12128): Elaborating entity "akiko" for hierarchy "emu:emu|fastchip:fastchip|akiko:akiko" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fastchip.v Line: 68
Info (12128): Elaborating entity "gayle" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/fastchip.v Line: 105
Info (12128): Elaborating entity "ide" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/gayle.v Line: 168
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ide.v Line: 295
Info (12128): Elaborating entity "dpram_dif" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12130): Elaborated megafunction instantiation "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
Info (12133): Instantiated megafunction "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/bram.vhd Line: 191
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ue34.tdf
    Info (12023): Found entity 1: altsyncram_ue34 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_ue34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ue34" for hierarchy "emu:emu|fastchip:fastchip|gayle:gayle|ide:ide0|dpram:io_buf0|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_ue34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "minimig" for hierarchy "emu:emu|minimig:minimig" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 702
Info (12128): Elaborating entity "agnus" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 483
Info (12128): Elaborating entity "agnus_refresh" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 273
Info (12128): Elaborating entity "agnus_diskdma" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 295
Info (12128): Elaborating entity "agnus_audiodma" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 316
Info (12128): Elaborating entity "agnus_bitplanedma" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 344
Info (12128): Elaborating entity "agnus_spritedma" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 370
Info (12128): Elaborating entity "agnus_copper" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 396
Info (12128): Elaborating entity "agnus_blitter" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 436
Info (12128): Elaborating entity "agnus_blitter_barrelshifter" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v Line: 348
Info (12128): Elaborating entity "agnus_blitter_minterm" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v Line: 449
Info (12128): Elaborating entity "agnus_blitter_fill" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v Line: 461
Info (12128): Elaborating entity "agnus_blitter_adrgen" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter.v Line: 592
Info (12128): Elaborating entity "agnus_beamcounter" for hierarchy "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus.v Line: 477
Info (12128): Elaborating entity "paula" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 532
Info (12128): Elaborating entity "paula_uart" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_uart:pu1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v Line: 212
Info (12128): Elaborating entity "paula_intcontroller" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v Line: 235
Info (12128): Elaborating entity "paula_floppy" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v Line: 278
Info (12128): Elaborating entity "paula_floppy_fifo" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_floppy.v Line: 510
Info (12128): Elaborating entity "paula_audio" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula.v Line: 299
Info (12128): Elaborating entity "paula_audio_channel" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio.v Line: 201
Info (12128): Elaborating entity "paula_audio_mixer" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio.v Line: 284
Info (12128): Elaborating entity "paula_audio_volume" for hierarchy "emu:emu|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/paula_audio_mixer.v Line: 34
Info (12128): Elaborating entity "userio" for hierarchy "emu:emu|minimig:minimig|userio:USERIO1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 579
Info (12128): Elaborating entity "denise" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 608
Info (12128): Elaborating entity "denise_bitplanes" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 323
Info (12128): Elaborating entity "denise_bitplane_shifter" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_bitplanes.v Line: 275
Info (12128): Elaborating entity "denise_playfields" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_playfields:plfm0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 344
Info (12128): Elaborating entity "denise_sprites" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 369
Info (12128): Elaborating entity "denise_sprites_shifter" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_sprites.v Line: 136
Info (12128): Elaborating entity "denise_spritepriority" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 378
Info (12128): Elaborating entity "denise_colortable" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 399
Info (12128): Elaborating entity "denise_colortable_ram_mf" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable_ram_mf.v Line: 94
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable_ram_mf.v Line: 94
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise_colortable_ram_mf.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h612.tdf
    Info (12023): Found entity 1: altsyncram_h612 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h612" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "denise_hamgenerator" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 417
Info (12128): Elaborating entity "denise_collision" for hierarchy "emu:emu|minimig:minimig|denise:DENISE1|denise_collision:col0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/denise.v Line: 432
Info (12128): Elaborating entity "ciaa" for hierarchy "emu:emu|minimig:minimig|ciaa:CIAA1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 637
Info (12128): Elaborating entity "cia_int" for hierarchy "emu:emu|minimig:minimig|ciaa:CIAA1|cia_int:cnt" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v Line: 326
Info (12128): Elaborating entity "cia_timera" for hierarchy "emu:emu|minimig:minimig|ciaa:CIAA1|cia_timera:tmra" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v Line: 346
Info (12128): Elaborating entity "cia_timerb" for hierarchy "emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v Line: 365
Info (12128): Elaborating entity "cia_timerd" for hierarchy "emu:emu|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/ciaa.v Line: 384
Info (12128): Elaborating entity "ciab" for hierarchy "emu:emu|minimig:minimig|ciab:CIAB1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 658
Info (12128): Elaborating entity "rtg" for hierarchy "emu:emu|minimig:minimig|rtg:rtg" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 683
Info (12128): Elaborating entity "minimig_m68k_bridge" for hierarchy "emu:emu|minimig:minimig|minimig_m68k_bridge:CPU1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 726
Info (12128): Elaborating entity "minimig_bankmapper" for hierarchy "emu:emu|minimig:minimig|minimig_bankmapper:BMAP1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 744
Info (12128): Elaborating entity "minimig_sram_bridge" for hierarchy "emu:emu|minimig:minimig|minimig_sram_bridge:RAM1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 766
Info (12128): Elaborating entity "cart" for hierarchy "emu:emu|minimig:minimig|cart:CART1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 790
Info (12128): Elaborating entity "gary" for hierarchy "emu:emu|minimig:minimig|gary:GARY1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 840
Info (12128): Elaborating entity "minimig_syscontrol" for hierarchy "emu:emu|minimig:minimig|minimig_syscontrol:CONTROL1" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/minimig.v Line: 874
Info (12128): Elaborating entity "video_mixer" for hierarchy "emu:emu|video_mixer:video_mixer" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 764
Info (12128): Elaborating entity "video_freezer" for hierarchy "emu:emu|video_mixer:video_mixer|video_freezer:freezer" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_mixer.sv Line: 81
Info (12128): Elaborating entity "sync_lock" for hierarchy "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:vs_lock" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freezer.sv Line: 47
Info (12128): Elaborating entity "sync_lock" for hierarchy "emu:emu|video_mixer:video_mixer|video_freezer:freezer|sync_lock:hs_lock" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freezer.sv Line: 59
Info (12128): Elaborating entity "gamma_corr" for hierarchy "emu:emu|video_mixer:video_mixer|gamma_corr:gamma" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_mixer.sv Line: 131
Info (12128): Elaborating entity "scandoubler" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_mixer.sv Line: 166
Info (12128): Elaborating entity "Hq2x" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/scandoubler.v Line: 117
Info (12128): Elaborating entity "DiffCheck" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 69
Info (12128): Elaborating entity "Blend" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 76
Info (12128): Elaborating entity "hq2x_in" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 115
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 245
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/hq2x.sv Line: 136
Info (12128): Elaborating entity "video_freak" for hierarchy "emu:emu|video_freak:video_freak" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 785
Info (12128): Elaborating entity "video_scale_int" for hierarchy "emu:emu|video_freak:video_freak|video_scale_int:scale" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/video_freak.sv Line: 136
Info (12128): Elaborating entity "mt32pi" for hierarchy "emu:emu|mt32pi:mt32pi" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 997
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[12]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 412
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[13]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 443
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[14]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 474
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[15]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 505
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[28]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 908
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[29]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 939
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[30]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 970
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[31]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 1001
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[12]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 412
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[13]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 443
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[14]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 474
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[15]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 505
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[28]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 908
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[29]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 939
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[30]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 970
        Warning (14320): Synthesized away node "emu:emu|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[31]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_h612.tdf Line: 1001
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|q_a[36]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf Line: 1304
        Warning (14320): Synthesized away node "emu:emu|ddram_ctrl:ram2|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|q_a[36]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf Line: 1304
        Warning (14320): Synthesized away node "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:dtram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|q_a[36]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf Line: 1304
        Warning (14320): Synthesized away node "emu:emu|sdram_ctrl:ram1|cpu_cache_new:cpu_cache|dpram:itram|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_m834:auto_generated|q_a[36]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_m834.tdf Line: 1304
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 13 instances of uninferred RAM logic
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_adrgen.v Line: 45
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_adrgen.v Line: 47
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_adrgen.v Line: 52
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_barrelshifter.v Line: 21
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_blitter_barrelshifter.v Line: 21
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_spritedma.v Line: 111
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprposh" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_spritedma.v Line: 114
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|dmastate_mem" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_spritedma.v Line: 130
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_bitplanedma.v Line: 82
    Info (276007): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl" is uninferred due to asynchronous read logic File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_bitplanedma.v Line: 83
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_audiodma.v Line: 61
    Info (276004): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_audiodma.v Line: 62
    Info (276007): RAM logic "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt" is uninferred due to asynchronous read logic File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/rtl/agnus_audiodma.v Line: 64
Info (19000): Inferred 25 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|mt32pi:mt32pi|lcd_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4000
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2000
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2000
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|minimig:minimig|cart:CART1|custom_mirror_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|uRam_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram0_uRom_41e27d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|nRam_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 68
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 336
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|i_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal2_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_h_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram0_ascal_ce844c68.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_v_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Minimig.ram1_ascal_ce844c68.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_dcptv_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:HDMI_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_out:vga_scaler_out|din1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9q1.tdf
    Info (12023): Found entity 1: altsyncram_a9q1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_a9q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1"
Info (12133): Instantiated megafunction "emu:emu|cpu_wrapper:cpu_wrapper|TG68KdotC_Kernel:cpu_inst_p|altsyncram:regfile_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Minimig.ram0_TG68KdotC_Kernel_9510782e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ep1.tdf
    Info (12023): Found entity 1: altsyncram_1ep1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_1ep1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf
    Info (12023): Found entity 1: shift_taps_tuu File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_tuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf
    Info (12023): Found entity 1: altsyncram_jr91 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_jr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_phf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_i6k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrk1.tdf
    Info (12023): Found entity 1: altsyncram_mrk1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_mrk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4000"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcn1.tdf
    Info (12023): Found entity 1: altsyncram_dcn1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_dcn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf
    Info (12023): Found entity 1: altsyncram_2aj1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_2aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf
    Info (12023): Found entity 1: altsyncram_o6n1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_o6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal2_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal2_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrs1.tdf
    Info (12023): Found entity 1: altsyncram_jrs1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_jrs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_h_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_h_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Minimig.ram0_ascal_ce844c68.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msm1.tdf
    Info (12023): Found entity 1: altsyncram_msm1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_msm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_v_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_v_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Minimig.ram1_ascal_ce844c68.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjn1.tdf
    Info (12023): Found entity 1: altsyncram_bjn1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_bjn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvj1.tdf
    Info (12023): Found entity 1: altsyncram_hvj1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_hvj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_lsj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bvj1.tdf
    Info (12023): Found entity 1: altsyncram_bvj1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_bvj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|uRom:uRom|altsyncram:uRam_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Minimig.ram0_uRom_41e27d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqc1.tdf
    Info (12023): Found entity 1: altsyncram_tqc1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_tqc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "68"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "336"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Minimig.ram0_nanoRom_eb8e7439.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7d1.tdf
    Info (12023): Found entity 1: altsyncram_b7d1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_b7d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_dcptv_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_dcptv_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf
    Info (12023): Found entity 1: shift_taps_uuu File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_uuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf
    Info (12023): Found entity 1: altsyncram_lr91 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_lr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0"
Info (12133): Instantiated megafunction "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf
    Info (12023): Found entity 1: shift_taps_puu File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/shift_taps_puu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf
    Info (12023): Found entity 1: altsyncram_br91 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_br91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/cmpr_a9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_g9j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal1_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3aj1.tdf
    Info (12023): Found entity 1: altsyncram_3aj1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_3aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf
    Info (12023): Found entity 1: altsyncram_32k1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_32k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2000"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kbn1.tdf
    Info (12023): Found entity 1: altsyncram_kbn1 File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_kbn1.tdf Line: 28
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated|ram_block1a2" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_b7d1.tdf Line: 77
        Warning (14320): Synthesized away node "emu:emu|cpu_wrapper:cpu_wrapper|fx68k:cpu_inst_o|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_b7d1:auto_generated|ram_block1a23" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/db/altsyncram_b7d1.tdf Line: 518
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "hdmi_config:hdmi_config|i2c:i2c_av|I2C_SCL" to the node "hdmi_scl_en" into a wire File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/i2c.v Line: 17
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "emu:emu|SD_CS" to the node "emu:emu|SD_CS" into a wire File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/Minimig.sv Line: 100
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 85
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_nCS" is stuck at GND File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 54
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 55
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 55
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 57
Info (17049): 1118 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/output_files/Minimig.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 32 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SD_SPI_MISO" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 100
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 110
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/sys/sys_top.v Line: 118
Info (21057): Implemented 48313 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 46655 logic cells
    Info (21064): Implemented 1428 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 6399 megabytes
    Info: Processing ended: Fri Dec 24 22:22:01 2021
    Info: Elapsed time: 00:18:16
    Info: Total CPU time (on all processors): 00:09:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Minimig-AGA_MiSTer-MiSTer/output_files/Minimig.map.smsg.


