

================================================================
== Vivado HLS Report for 'yuv_filter'
================================================================
* Date:           Sun Oct  9 14:05:10 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  120035|  7372835|  120036|  7372836|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-------+---------+-------+---------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |  min  |   max   |  min  |   max   |   Type  |
        +----------------------+-----------+-------+---------+-------+---------+---------+
        |grp_rgb2yuv_fu_114    |rgb2yuv    |  40010|  2457610|  40010|  2457610|   none  |
        |grp_yuv2rgb_fu_134    |yuv2rgb    |  40011|  2457611|  40011|  2457611|   none  |
        |grp_yuv_scale_fu_149  |yuv_scale  |  40009|  2457609|  40009|  2457609|   none  |
        +----------------------+-----------+-------+---------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|   2497|   1820|
|Memory           |    12288|      -|     96|      0|
|Multiplexer      |        -|      -|      -|    274|
|Register         |        -|      -|     73|      -|
+-----------------+---------+-------+-------+-------+
|Total            |    12288|      9|   2666|   2094|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    10240|     11|      7|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_rgb2yuv_fu_114    |rgb2yuv    |        0|      4|  942|  720|
    |grp_yuv2rgb_fu_134    |yuv2rgb    |        0|      4|  933|  581|
    |grp_yuv_scale_fu_149  |yuv_scale  |        0|      1|  622|  519|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      9| 2497| 1820|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |p_yuv_channels_ch1_U    |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch2_U    |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch3_U    |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch1_U  |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch2_U  |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch3_U  |yuv_filter_p_yuv_ibs  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |Total                   |                      |    12288|  96|   0| 14745600|   48|     6|    117964800|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  40|          7|    1|          7|
    |p_scale_channels_ch1_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch1_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch1_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch2_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch2_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch2_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch3_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch3_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch3_we0       |   9|          2|    1|          2|
    |p_yuv_channels_ch1_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch1_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch1_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch2_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch2_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch2_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch3_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch3_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch3_we0         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 274|         55|  145|        433|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_reg_grp_rgb2yuv_fu_114_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_yuv2rgb_fu_134_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_yuv_scale_fu_149_ap_start  |   1|   0|    1|          0|
    |p_scale_height_reg_233                |  16|   0|   16|          0|
    |p_scale_width_reg_228                 |  16|   0|   16|          0|
    |p_yuv_height_reg_208                  |  16|   0|   16|          0|
    |p_yuv_width_reg_203                   |  16|   0|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  73|   0|   73|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                   |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                  |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
|Y_scale                    |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                    |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                    |  in |    8|   ap_none  |      V_scale     |    scalar    |
+---------------------------+-----+-----+------------+------------------+--------------+

