#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 12 13:53:54 2021
# Process ID: 73336
# Current directory: C:/Users/LVCS/Desktop/RISCVCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent76892 C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.xpr
# Log file: C:/Users/LVCS/Desktop/RISCVCPU/vivado.log
# Journal file: C:/Users/LVCS/Desktop/RISCVCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_bd_cells ID_memory]
endgroup
startgroup
set_property -dict [list CONFIG.Coe_File {D:/a.coe}] [get_bd_cells ID_memory]
endgroup
startgroup
endgroup
save_bd_design
reset_run TOP_blk_mem_gen_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
endgroup
update_module_reference TOP_CPU_0_0
update_module_reference TOP_CPU_0_0
regenerate_bd_layout
undo
save_bd_design
generate_target all [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
launch_runs TOP_CPU_0_0_synth_1
wait_on_run TOP_CPU_0_0_synth_1
synth_design -rtl -name rtl_1
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference TOP_CPU_0_0
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/LVCS/Desktop/a.coe] -no_script -reset -force -quiet
remove_files  C:/Users/LVCS/Desktop/a.coe
export_ip_user_files -of_objects  [get_files C:/Users/llq/Desktop/a.o.coe] -no_script -reset -force -quiet
remove_files  C:/Users/llq/Desktop/a.o.coe
export_ip_user_files -of_objects  [get_files C:/Users/LVCS/Desktop/a.o.coe] -no_script -reset -force -quiet
remove_files  C:/Users/LVCS/Desktop/a.o.coe
update_module_reference TOP_mem_control_0_0
update_module_reference TOP_CPU_0_0
reset_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/TOP_wrapper.sysdef C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf

launch_sdk -workspace C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk -hwspec C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
