// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MainPipe(
  input          clock,
  input          reset,
  output         io_probe_req_ready,
  input          io_probe_req_valid,
  input  [1:0]   io_probe_req_bits_probe_param,
  input          io_probe_req_bits_probe_need_data,
  input  [49:0]  io_probe_req_bits_vaddr,
  input  [47:0]  io_probe_req_bits_addr,
  input  [5:0]   io_probe_req_bits_id,
  input          io_miss_req_ready,
  output         io_miss_req_valid,
  output [3:0]   io_miss_req_bits_source,
  output [4:0]   io_miss_req_bits_cmd,
  output [47:0]  io_miss_req_bits_addr,
  output [49:0]  io_miss_req_bits_vaddr,
  output         io_miss_req_bits_full_overwrite,
  output [2:0]   io_miss_req_bits_word_idx,
  output [127:0] io_miss_req_bits_amo_data,
  output [15:0]  io_miss_req_bits_amo_mask,
  output [1:0]   io_miss_req_bits_req_coh_state,
  output [5:0]   io_miss_req_bits_id,
  output [511:0] io_miss_req_bits_store_data,
  output [63:0]  io_miss_req_bits_store_mask,
  output         io_refill_req_ready,
  input          io_refill_req_valid,
  input          io_refill_req_bits_miss,
  input  [3:0]   io_refill_req_bits_miss_id,
  input  [3:0]   io_refill_req_bits_source,
  input  [4:0]   io_refill_req_bits_cmd,
  input  [49:0]  io_refill_req_bits_vaddr,
  input  [47:0]  io_refill_req_bits_addr,
  input  [2:0]   io_refill_req_bits_word_idx,
  input  [127:0] io_refill_req_bits_amo_data,
  input  [15:0]  io_refill_req_bits_amo_mask,
  input  [2:0]   io_refill_req_bits_pf_source,
  input          io_refill_req_bits_access,
  input  [5:0]   io_refill_req_bits_id,
  output         io_wbq_conflict_check_valid,
  output [47:0]  io_wbq_conflict_check_bits,
  input          io_wbq_block_miss_req,
  output         io_store_req_ready,
  input          io_store_req_valid,
  input  [49:0]  io_store_req_bits_vaddr,
  input  [47:0]  io_store_req_bits_addr,
  input  [511:0] io_store_req_bits_data,
  input  [63:0]  io_store_req_bits_mask,
  input  [5:0]   io_store_req_bits_id,
  output         io_store_replay_resp_valid,
  output [5:0]   io_store_replay_resp_bits_id,
  output         io_store_hit_resp_valid,
  output [5:0]   io_store_hit_resp_bits_id,
  output         io_atomic_req_ready,
  input          io_atomic_req_valid,
  input  [4:0]   io_atomic_req_bits_cmd,
  input  [49:0]  io_atomic_req_bits_vaddr,
  input  [47:0]  io_atomic_req_bits_addr,
  input  [2:0]   io_atomic_req_bits_word_idx,
  input  [127:0] io_atomic_req_bits_amo_data,
  input  [15:0]  io_atomic_req_bits_amo_mask,
  input  [127:0] io_atomic_req_bits_amo_cmp,
  output         io_atomic_resp_valid,
  output [3:0]   io_atomic_resp_bits_source,
  output [127:0] io_atomic_resp_bits_data,
  output         io_atomic_resp_bits_miss,
  output [3:0]   io_atomic_resp_bits_miss_id,
  output         io_atomic_resp_bits_replay,
  output         io_atomic_resp_bits_error,
  output         io_atomic_resp_bits_ack_miss_queue,
  output         io_mainpipe_info_s2_valid,
  output [3:0]   io_mainpipe_info_s2_miss_id,
  output         io_mainpipe_info_s2_replay_to_mq,
  output         io_mainpipe_info_s3_valid,
  output [3:0]   io_mainpipe_info_s3_miss_id,
  output         io_mainpipe_info_s3_refill_resp,
  input          io_refill_info_valid,
  input  [511:0] io_refill_info_bits_store_data,
  input  [63:0]  io_refill_info_bits_store_mask,
  input  [1:0]   io_refill_info_bits_miss_param,
  input          io_refill_info_bits_error,
  input          io_wb_ready,
  output         io_wb_valid,
  output [2:0]   io_wb_bits_param,
  output         io_wb_bits_voluntary,
  output         io_wb_bits_hasData,
  output         io_wb_bits_corrupt,
  output [47:0]  io_wb_bits_addr,
  output [511:0] io_wb_bits_data,
  input          io_data_readline_ready,
  output         io_data_readline_valid,
  output [3:0]   io_data_readline_bits_way_en,
  output [47:0]  io_data_readline_bits_addr,
  output [7:0]   io_data_readline_bits_rmask,
  input  [63:0]  io_data_resp_0_raw_data,
  input  [63:0]  io_data_resp_1_raw_data,
  input  [63:0]  io_data_resp_2_raw_data,
  input  [63:0]  io_data_resp_3_raw_data,
  input  [63:0]  io_data_resp_4_raw_data,
  input  [63:0]  io_data_resp_5_raw_data,
  input  [63:0]  io_data_resp_6_raw_data,
  input  [63:0]  io_data_resp_7_raw_data,
  input          io_readline_error_delayed,
  output         io_data_write_valid,
  output [7:0]   io_data_write_bits_wmask,
  output [63:0]  io_data_write_bits_data_0,
  output [63:0]  io_data_write_bits_data_1,
  output [63:0]  io_data_write_bits_data_2,
  output [63:0]  io_data_write_bits_data_3,
  output [63:0]  io_data_write_bits_data_4,
  output [63:0]  io_data_write_bits_data_5,
  output [63:0]  io_data_write_bits_data_6,
  output [63:0]  io_data_write_bits_data_7,
  output         io_data_write_dup_0_valid,
  output [3:0]   io_data_write_dup_0_bits_way_en,
  output [47:0]  io_data_write_dup_0_bits_addr,
  output         io_data_write_dup_1_valid,
  output [3:0]   io_data_write_dup_1_bits_way_en,
  output [47:0]  io_data_write_dup_1_bits_addr,
  output         io_data_write_dup_2_valid,
  output [3:0]   io_data_write_dup_2_bits_way_en,
  output [47:0]  io_data_write_dup_2_bits_addr,
  output         io_data_write_dup_3_valid,
  output [3:0]   io_data_write_dup_3_bits_way_en,
  output [47:0]  io_data_write_dup_3_bits_addr,
  output         io_data_write_dup_4_valid,
  output [3:0]   io_data_write_dup_4_bits_way_en,
  output [47:0]  io_data_write_dup_4_bits_addr,
  output         io_data_write_dup_5_valid,
  output [3:0]   io_data_write_dup_5_bits_way_en,
  output [47:0]  io_data_write_dup_5_bits_addr,
  output         io_data_write_dup_6_valid,
  output [3:0]   io_data_write_dup_6_bits_way_en,
  output [47:0]  io_data_write_dup_6_bits_addr,
  output         io_data_write_dup_7_valid,
  output [3:0]   io_data_write_dup_7_bits_way_en,
  output [47:0]  io_data_write_dup_7_bits_addr,
  output         io_meta_read_valid,
  output [7:0]   io_meta_read_bits_idx,
  input  [1:0]   io_meta_resp_0_coh_state,
  input  [1:0]   io_meta_resp_1_coh_state,
  input  [1:0]   io_meta_resp_2_coh_state,
  input  [1:0]   io_meta_resp_3_coh_state,
  output         io_meta_write_valid,
  output [7:0]   io_meta_write_bits_idx,
  output [3:0]   io_meta_write_bits_way_en,
  output [1:0]   io_meta_write_bits_meta_coh_state,
  input          io_extra_meta_resp_0_error,
  input          io_extra_meta_resp_1_error,
  input          io_extra_meta_resp_2_error,
  input          io_extra_meta_resp_3_error,
  output         io_error_flag_write_valid,
  output [7:0]   io_error_flag_write_bits_idx,
  output [3:0]   io_error_flag_write_bits_way_en,
  output         io_error_flag_write_bits_flag,
  output         io_prefetch_flag_write_valid,
  output [7:0]   io_prefetch_flag_write_bits_idx,
  output [3:0]   io_prefetch_flag_write_bits_way_en,
  output [2:0]   io_prefetch_flag_write_bits_source,
  output         io_access_flag_write_valid,
  output [7:0]   io_access_flag_write_bits_idx,
  output [3:0]   io_access_flag_write_bits_way_en,
  output         io_access_flag_write_bits_flag,
  input          io_tag_read_ready,
  output         io_tag_read_valid,
  output [7:0]   io_tag_read_bits_idx,
  input  [42:0]  io_tag_resp_0,
  input  [42:0]  io_tag_resp_1,
  input  [42:0]  io_tag_resp_2,
  input  [42:0]  io_tag_resp_3,
  output         io_tag_write_valid,
  output [7:0]   io_tag_write_bits_idx,
  output [3:0]   io_tag_write_bits_way_en,
  output [35:0]  io_tag_write_bits_tag,
  output         io_tag_write_intend,
  output         io_replace_access_valid,
  output [7:0]   io_replace_access_bits_set,
  output [1:0]   io_replace_access_bits_way,
  output [7:0]   io_replace_way_set_bits,
  input  [1:0]   io_replace_way_way,
  output         io_replace_addr_valid,
  output [47:0]  io_replace_addr_bits,
  input          io_replace_block,
  output         io_sms_agt_evict_req_valid,
  output [49:0]  io_sms_agt_evict_req_bits_vaddr,
  output         io_status_dup_0_s1_valid,
  output [7:0]   io_status_dup_0_s1_bits_set,
  output [3:0]   io_status_dup_0_s1_bits_way_en,
  output         io_status_dup_0_s2_valid,
  output [7:0]   io_status_dup_0_s2_bits_set,
  output [3:0]   io_status_dup_0_s2_bits_way_en,
  output         io_status_dup_0_s3_valid,
  output [7:0]   io_status_dup_0_s3_bits_set,
  output [3:0]   io_status_dup_0_s3_bits_way_en,
  output         io_status_dup_1_s1_valid,
  output [7:0]   io_status_dup_1_s1_bits_set,
  output [3:0]   io_status_dup_1_s1_bits_way_en,
  output         io_status_dup_1_s2_valid,
  output [7:0]   io_status_dup_1_s2_bits_set,
  output [3:0]   io_status_dup_1_s2_bits_way_en,
  output         io_status_dup_1_s3_valid,
  output [7:0]   io_status_dup_1_s3_bits_set,
  output [3:0]   io_status_dup_1_s3_bits_way_en,
  output         io_status_dup_2_s1_valid,
  output [7:0]   io_status_dup_2_s1_bits_set,
  output [3:0]   io_status_dup_2_s1_bits_way_en,
  output         io_status_dup_2_s2_valid,
  output [7:0]   io_status_dup_2_s2_bits_set,
  output [3:0]   io_status_dup_2_s2_bits_way_en,
  output         io_status_dup_2_s3_valid,
  output [7:0]   io_status_dup_2_s3_bits_set,
  output [3:0]   io_status_dup_2_s3_bits_way_en,
  output         io_status_dup_3_s1_valid,
  output [7:0]   io_status_dup_3_s1_bits_set,
  output [3:0]   io_status_dup_3_s1_bits_way_en,
  output         io_status_dup_3_s2_valid,
  output [7:0]   io_status_dup_3_s2_bits_set,
  output [3:0]   io_status_dup_3_s2_bits_way_en,
  output         io_status_dup_3_s3_valid,
  output [7:0]   io_status_dup_3_s3_bits_set,
  output [3:0]   io_status_dup_3_s3_bits_way_en,
  output         io_status_dup_4_s1_valid,
  output [7:0]   io_status_dup_4_s1_bits_set,
  output [3:0]   io_status_dup_4_s1_bits_way_en,
  output         io_status_dup_4_s2_valid,
  output [7:0]   io_status_dup_4_s2_bits_set,
  output [3:0]   io_status_dup_4_s2_bits_way_en,
  output         io_status_dup_4_s3_valid,
  output [7:0]   io_status_dup_4_s3_bits_set,
  output [3:0]   io_status_dup_4_s3_bits_way_en,
  output         io_status_dup_5_s1_valid,
  output [7:0]   io_status_dup_5_s1_bits_set,
  output [3:0]   io_status_dup_5_s1_bits_way_en,
  output         io_status_dup_5_s2_valid,
  output [7:0]   io_status_dup_5_s2_bits_set,
  output [3:0]   io_status_dup_5_s2_bits_way_en,
  output         io_status_dup_5_s3_valid,
  output [7:0]   io_status_dup_5_s3_bits_set,
  output [3:0]   io_status_dup_5_s3_bits_way_en,
  output         io_status_dup_6_s1_valid,
  output [7:0]   io_status_dup_6_s1_bits_set,
  output [3:0]   io_status_dup_6_s1_bits_way_en,
  output         io_status_dup_6_s2_valid,
  output [7:0]   io_status_dup_6_s2_bits_set,
  output [3:0]   io_status_dup_6_s2_bits_way_en,
  output         io_status_dup_6_s3_valid,
  output [7:0]   io_status_dup_6_s3_bits_set,
  output [3:0]   io_status_dup_6_s3_bits_way_en,
  output         io_status_dup_7_s1_valid,
  output [7:0]   io_status_dup_7_s1_bits_set,
  output [3:0]   io_status_dup_7_s1_bits_way_en,
  output         io_status_dup_7_s2_valid,
  output [7:0]   io_status_dup_7_s2_bits_set,
  output [3:0]   io_status_dup_7_s2_bits_way_en,
  output         io_status_dup_7_s3_valid,
  output [7:0]   io_status_dup_7_s3_bits_set,
  output [3:0]   io_status_dup_7_s3_bits_way_en,
  output         io_status_dup_8_s1_valid,
  output [7:0]   io_status_dup_8_s1_bits_set,
  output [3:0]   io_status_dup_8_s1_bits_way_en,
  output         io_status_dup_8_s2_valid,
  output [7:0]   io_status_dup_8_s2_bits_set,
  output [3:0]   io_status_dup_8_s2_bits_way_en,
  output         io_status_dup_8_s3_valid,
  output [7:0]   io_status_dup_8_s3_bits_set,
  output [3:0]   io_status_dup_8_s3_bits_way_en,
  output         io_status_dup_9_s1_valid,
  output [7:0]   io_status_dup_9_s1_bits_set,
  output [3:0]   io_status_dup_9_s1_bits_way_en,
  output         io_status_dup_9_s2_valid,
  output [7:0]   io_status_dup_9_s2_bits_set,
  output [3:0]   io_status_dup_9_s2_bits_way_en,
  output         io_status_dup_9_s3_valid,
  output [7:0]   io_status_dup_9_s3_bits_set,
  output [3:0]   io_status_dup_9_s3_bits_way_en,
  output         io_status_dup_10_s1_valid,
  output [7:0]   io_status_dup_10_s1_bits_set,
  output [3:0]   io_status_dup_10_s1_bits_way_en,
  output         io_status_dup_10_s2_valid,
  output [7:0]   io_status_dup_10_s2_bits_set,
  output [3:0]   io_status_dup_10_s2_bits_way_en,
  output         io_status_dup_10_s3_valid,
  output [7:0]   io_status_dup_10_s3_bits_set,
  output [3:0]   io_status_dup_10_s3_bits_way_en,
  output         io_status_dup_11_s1_valid,
  output [7:0]   io_status_dup_11_s1_bits_set,
  output [3:0]   io_status_dup_11_s1_bits_way_en,
  output         io_status_dup_11_s2_valid,
  output [7:0]   io_status_dup_11_s2_bits_set,
  output [3:0]   io_status_dup_11_s2_bits_way_en,
  output         io_status_dup_11_s3_valid,
  output [7:0]   io_status_dup_11_s3_bits_set,
  output [3:0]   io_status_dup_11_s3_bits_way_en,
  output         io_status_dup_12_s1_valid,
  output [7:0]   io_status_dup_12_s1_bits_set,
  output [3:0]   io_status_dup_12_s1_bits_way_en,
  output         io_status_dup_12_s2_valid,
  output [7:0]   io_status_dup_12_s2_bits_set,
  output [3:0]   io_status_dup_12_s2_bits_way_en,
  output         io_status_dup_12_s3_valid,
  output [7:0]   io_status_dup_12_s3_bits_set,
  output [3:0]   io_status_dup_12_s3_bits_way_en,
  output         io_status_dup_13_s1_valid,
  output [7:0]   io_status_dup_13_s1_bits_set,
  output [3:0]   io_status_dup_13_s1_bits_way_en,
  output         io_status_dup_13_s2_valid,
  output [7:0]   io_status_dup_13_s2_bits_set,
  output [3:0]   io_status_dup_13_s2_bits_way_en,
  output         io_status_dup_13_s3_valid,
  output [7:0]   io_status_dup_13_s3_bits_set,
  output [3:0]   io_status_dup_13_s3_bits_way_en,
  output         io_status_dup_14_s1_valid,
  output [7:0]   io_status_dup_14_s1_bits_set,
  output [3:0]   io_status_dup_14_s1_bits_way_en,
  output         io_status_dup_14_s2_valid,
  output [7:0]   io_status_dup_14_s2_bits_set,
  output [3:0]   io_status_dup_14_s2_bits_way_en,
  output         io_status_dup_14_s3_valid,
  output [7:0]   io_status_dup_14_s3_bits_set,
  output [3:0]   io_status_dup_14_s3_bits_way_en,
  output         io_status_dup_15_s1_valid,
  output [7:0]   io_status_dup_15_s1_bits_set,
  output [3:0]   io_status_dup_15_s1_bits_way_en,
  output         io_status_dup_15_s2_valid,
  output [7:0]   io_status_dup_15_s2_bits_set,
  output [3:0]   io_status_dup_15_s2_bits_way_en,
  output         io_status_dup_15_s3_valid,
  output [7:0]   io_status_dup_15_s3_bits_set,
  output [3:0]   io_status_dup_15_s3_bits_way_en,
  output         io_status_dup_16_s1_valid,
  output [7:0]   io_status_dup_16_s1_bits_set,
  output [3:0]   io_status_dup_16_s1_bits_way_en,
  output         io_status_dup_16_s2_valid,
  output [7:0]   io_status_dup_16_s2_bits_set,
  output [3:0]   io_status_dup_16_s2_bits_way_en,
  output         io_status_dup_16_s3_valid,
  output [7:0]   io_status_dup_16_s3_bits_set,
  output [3:0]   io_status_dup_16_s3_bits_way_en,
  output         io_status_dup_17_s1_valid,
  output [7:0]   io_status_dup_17_s1_bits_set,
  output [3:0]   io_status_dup_17_s1_bits_way_en,
  output         io_status_dup_17_s2_valid,
  output [7:0]   io_status_dup_17_s2_bits_set,
  output [3:0]   io_status_dup_17_s2_bits_way_en,
  output         io_status_dup_17_s3_valid,
  output [7:0]   io_status_dup_17_s3_bits_set,
  output [3:0]   io_status_dup_17_s3_bits_way_en,
  output         io_status_dup_18_s1_valid,
  output [7:0]   io_status_dup_18_s1_bits_set,
  output [3:0]   io_status_dup_18_s1_bits_way_en,
  output         io_status_dup_18_s2_valid,
  output [7:0]   io_status_dup_18_s2_bits_set,
  output [3:0]   io_status_dup_18_s2_bits_way_en,
  output         io_status_dup_18_s3_valid,
  output [7:0]   io_status_dup_18_s3_bits_set,
  output [3:0]   io_status_dup_18_s3_bits_way_en,
  output         io_status_dup_19_s1_valid,
  output [7:0]   io_status_dup_19_s1_bits_set,
  output [3:0]   io_status_dup_19_s1_bits_way_en,
  output         io_status_dup_19_s2_valid,
  output [7:0]   io_status_dup_19_s2_bits_set,
  output [3:0]   io_status_dup_19_s2_bits_way_en,
  output         io_status_dup_19_s3_valid,
  output [7:0]   io_status_dup_19_s3_bits_set,
  output [3:0]   io_status_dup_19_s3_bits_way_en,
  output         io_status_dup_20_s1_valid,
  output [7:0]   io_status_dup_20_s1_bits_set,
  output [3:0]   io_status_dup_20_s1_bits_way_en,
  output         io_status_dup_20_s2_valid,
  output [7:0]   io_status_dup_20_s2_bits_set,
  output [3:0]   io_status_dup_20_s2_bits_way_en,
  output         io_status_dup_20_s3_valid,
  output [7:0]   io_status_dup_20_s3_bits_set,
  output [3:0]   io_status_dup_20_s3_bits_way_en,
  output         io_status_dup_21_s1_valid,
  output [7:0]   io_status_dup_21_s1_bits_set,
  output [3:0]   io_status_dup_21_s1_bits_way_en,
  output         io_status_dup_21_s2_valid,
  output [7:0]   io_status_dup_21_s2_bits_set,
  output [3:0]   io_status_dup_21_s2_bits_way_en,
  output         io_status_dup_21_s3_valid,
  output [7:0]   io_status_dup_21_s3_bits_set,
  output [3:0]   io_status_dup_21_s3_bits_way_en,
  output         io_status_dup_22_s1_valid,
  output [7:0]   io_status_dup_22_s1_bits_set,
  output [3:0]   io_status_dup_22_s1_bits_way_en,
  output         io_status_dup_22_s2_valid,
  output [7:0]   io_status_dup_22_s2_bits_set,
  output [3:0]   io_status_dup_22_s2_bits_way_en,
  output         io_status_dup_22_s3_valid,
  output [7:0]   io_status_dup_22_s3_bits_set,
  output [3:0]   io_status_dup_22_s3_bits_way_en,
  output         io_status_dup_23_s1_valid,
  output [7:0]   io_status_dup_23_s1_bits_set,
  output [3:0]   io_status_dup_23_s1_bits_way_en,
  output         io_status_dup_23_s2_valid,
  output [7:0]   io_status_dup_23_s2_bits_set,
  output [3:0]   io_status_dup_23_s2_bits_way_en,
  output         io_status_dup_23_s3_valid,
  output [7:0]   io_status_dup_23_s3_bits_set,
  output [3:0]   io_status_dup_23_s3_bits_way_en,
  output         io_lrsc_locked_block_valid,
  output [47:0]  io_lrsc_locked_block_bits,
  input          io_invalid_resv_set,
  output         io_update_resv_set,
  output         io_block_lr,
  output         io_error_valid,
  output [47:0]  io_error_bits_paddr,
  output         io_error_bits_report_to_beu,
  input          io_pseudo_error_valid,
  input          io_pseudo_error_bits_0_valid,
  input  [63:0]  io_pseudo_error_bits_0_mask,
  output         io_pseudo_tag_error_inj_done,
  output         io_pseudo_data_error_inj_done,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value
);

  wire              s3_s0_set_conflict_store;
  wire              s3_s0_set_conflict;
  wire              s3_ready;
  wire              s2_ready;
  wire              s2_s0_set_conlict_store;
  wire              s2_s0_set_conlict;
  wire              s1_s0_set_conflict_store;
  wire              s1_s0_set_conflict;
  wire              s1_ready;
  wire [63:0]       _amoalu_io_out;
  wire              _main_pipe_req_arb_io_out_valid;
  wire              _main_pipe_req_arb_io_out_bits_miss;
  wire [3:0]        _main_pipe_req_arb_io_out_bits_miss_id;
  wire              _main_pipe_req_arb_io_out_bits_probe;
  wire [1:0]        _main_pipe_req_arb_io_out_bits_probe_param;
  wire              _main_pipe_req_arb_io_out_bits_probe_need_data;
  wire [3:0]        _main_pipe_req_arb_io_out_bits_source;
  wire [4:0]        _main_pipe_req_arb_io_out_bits_cmd;
  wire [49:0]       _main_pipe_req_arb_io_out_bits_vaddr;
  wire [47:0]       _main_pipe_req_arb_io_out_bits_addr;
  wire [511:0]      _main_pipe_req_arb_io_out_bits_store_data;
  wire [63:0]       _main_pipe_req_arb_io_out_bits_store_mask;
  wire [2:0]        _main_pipe_req_arb_io_out_bits_word_idx;
  wire [127:0]      _main_pipe_req_arb_io_out_bits_amo_data;
  wire [15:0]       _main_pipe_req_arb_io_out_bits_amo_mask;
  wire [127:0]      _main_pipe_req_arb_io_out_bits_amo_cmp;
  wire [2:0]        _main_pipe_req_arb_io_out_bits_pf_source;
  wire              _main_pipe_req_arb_io_out_bits_access;
  wire [5:0]        _main_pipe_req_arb_io_out_bits_id;
  wire              set_conflict =
    s1_s0_set_conflict | s2_s0_set_conlict | s3_s0_set_conflict;
  wire              req_ready = io_tag_read_ready & s1_ready & ~set_conflict;
  wire              s0_fire = _main_pipe_req_arb_io_out_valid & req_ready;
  reg               s1_valid;
  reg               s1_need_data;
  reg               s1_req_miss;
  reg  [3:0]        s1_req_miss_id;
  reg               s1_req_probe;
  reg  [1:0]        s1_req_probe_param;
  reg               s1_req_probe_need_data;
  reg  [3:0]        s1_req_source;
  reg  [4:0]        s1_req_cmd;
  reg  [49:0]       s1_req_vaddr;
  reg  [47:0]       s1_req_addr;
  reg  [511:0]      s1_req_store_data;
  reg  [63:0]       s1_req_store_mask;
  reg  [2:0]        s1_req_word_idx;
  reg  [127:0]      s1_req_amo_data;
  reg  [15:0]       s1_req_amo_mask;
  reg  [127:0]      s1_req_amo_cmp;
  reg               s1_req_error;
  reg               s1_req_replace;
  reg  [2:0]        s1_req_pf_source;
  reg               s1_req_access;
  reg  [5:0]        s1_req_id;
  reg  [7:0]        s1_banked_rmask;
  reg  [7:0]        s1_banked_store_wmask;
  reg               s1_need_tag;
  wire              s1_can_go = s2_ready & (io_data_readline_ready | ~s1_need_data);
  wire              s1_fire = s1_valid & s1_can_go;
  assign s1_ready = ~s1_valid | s1_can_go;
  assign s1_s0_set_conflict =
    s1_valid & _main_pipe_req_arb_io_out_bits_vaddr[13:6] == s1_req_vaddr[13:6];
  assign s1_s0_set_conflict_store =
    s1_valid & io_store_req_bits_vaddr[13:6] == s1_req_vaddr[13:6];
  reg               last_REG;
  reg  [1:0]        r_0;
  reg  [1:0]        r_1;
  reg  [1:0]        r_2;
  reg  [1:0]        r_3;
  wire [1:0]        meta_resp_0 = last_REG ? io_meta_resp_0_coh_state : r_0;
  wire [1:0]        meta_resp_1 = last_REG ? io_meta_resp_1_coh_state : r_1;
  wire [1:0]        meta_resp_2 = last_REG ? io_meta_resp_2_coh_state : r_2;
  wire [1:0]        meta_resp_3 = last_REG ? io_meta_resp_3_coh_state : r_3;
  wire [35:0]       pseudo_tag_toggle_mask =
    io_pseudo_error_valid & io_pseudo_error_bits_0_valid
      ? io_pseudo_error_bits_0_mask[35:0]
      : 36'h0;
  wire [42:0]       pseudo_encTag_resp_0 =
    {io_tag_resp_0[42:36], io_tag_resp_0[35:0] ^ pseudo_tag_toggle_mask};
  wire [42:0]       pseudo_encTag_resp_1 =
    {io_tag_resp_1[42:36], io_tag_resp_1[35:0] ^ pseudo_tag_toggle_mask};
  wire [42:0]       pseudo_encTag_resp_2 =
    {io_tag_resp_2[42:36], io_tag_resp_2[35:0] ^ pseudo_tag_toggle_mask};
  wire [42:0]       pseudo_encTag_resp_3 =
    {io_tag_resp_3[42:36], io_tag_resp_3[35:0] ^ pseudo_tag_toggle_mask};
  reg               last_REG_1;
  reg  [42:0]       r_1_0;
  reg  [42:0]       r_1_1;
  reg  [42:0]       r_1_2;
  reg  [42:0]       r_1_3;
  wire [42:0]       encTag_resp_0 = last_REG_1 ? pseudo_encTag_resp_0 : r_1_0;
  wire [42:0]       encTag_resp_1 = last_REG_1 ? pseudo_encTag_resp_1 : r_1_1;
  wire [42:0]       encTag_resp_2 = last_REG_1 ? pseudo_encTag_resp_2 : r_1_2;
  wire [42:0]       encTag_resp_3 = last_REG_1 ? pseudo_encTag_resp_3 : r_1_3;
  wire              _s1_tag_errors_T_3 =
    (|meta_resp_0)
    & (^encTag_resp_0 | ~(^encTag_resp_0)
       & (|{^{encTag_resp_0[41:26] & 16'h83FF, 26'h0},
            ^{encTag_resp_0[40:11] & 30'h20007FFF, 11'h0},
            ^{encTag_resp_0[39:4] & 36'h8E03FC07F, 4'h0},
            ^{encTag_resp_0[38:1] & 38'h20F1E1E3C7, 1'h0},
            ^(encTag_resp_0[37:0] & 38'h299B33366D),
            ^(encTag_resp_0[36:0] & 37'h1556AAAD5B)}));
  wire              _s1_tag_errors_T_7 =
    (|meta_resp_1)
    & (^encTag_resp_1 | ~(^encTag_resp_1)
       & (|{^{encTag_resp_1[41:26] & 16'h83FF, 26'h0},
            ^{encTag_resp_1[40:11] & 30'h20007FFF, 11'h0},
            ^{encTag_resp_1[39:4] & 36'h8E03FC07F, 4'h0},
            ^{encTag_resp_1[38:1] & 38'h20F1E1E3C7, 1'h0},
            ^(encTag_resp_1[37:0] & 38'h299B33366D),
            ^(encTag_resp_1[36:0] & 37'h1556AAAD5B)}));
  wire              _s1_tag_errors_T_11 =
    (|meta_resp_2)
    & (^encTag_resp_2 | ~(^encTag_resp_2)
       & (|{^{encTag_resp_2[41:26] & 16'h83FF, 26'h0},
            ^{encTag_resp_2[40:11] & 30'h20007FFF, 11'h0},
            ^{encTag_resp_2[39:4] & 36'h8E03FC07F, 4'h0},
            ^{encTag_resp_2[38:1] & 38'h20F1E1E3C7, 1'h0},
            ^(encTag_resp_2[37:0] & 38'h299B33366D),
            ^(encTag_resp_2[36:0] & 37'h1556AAAD5B)}));
  wire              _s1_tag_errors_T_15 =
    (|meta_resp_3)
    & (^encTag_resp_3 | ~(^encTag_resp_3)
       & (|{^{encTag_resp_3[41:26] & 16'h83FF, 26'h0},
            ^{encTag_resp_3[40:11] & 30'h20007FFF, 11'h0},
            ^{encTag_resp_3[39:4] & 36'h8E03FC07F, 4'h0},
            ^{encTag_resp_3[38:1] & 38'h20F1E1E3C7, 1'h0},
            ^(encTag_resp_3[37:0] & 38'h299B33366D),
            ^(encTag_resp_3[36:0] & 37'h1556AAAD5B)}));
  wire              _s1_tag_match_way_T_2 =
    encTag_resp_0[35:0] == s1_req_addr[47:12] & ~_s1_tag_errors_T_3 & (|meta_resp_0);
  wire              _s1_tag_match_way_T_5 =
    encTag_resp_1[35:0] == s1_req_addr[47:12] & ~_s1_tag_errors_T_7 & (|meta_resp_1);
  wire              _s1_tag_match_way_T_8 =
    encTag_resp_2[35:0] == s1_req_addr[47:12] & ~_s1_tag_errors_T_11 & (|meta_resp_2);
  wire              _s1_tag_match_way_T_11 =
    encTag_resp_3[35:0] == s1_req_addr[47:12] & ~_s1_tag_errors_T_15 & (|meta_resp_3);
  wire              s1_tag_match =
    _s1_tag_match_way_T_2 | _s1_tag_match_way_T_5 | _s1_tag_match_way_T_8
    | _s1_tag_match_way_T_11;
  reg               s1_repl_way_en_last_REG;
  wire [3:0]        _s1_repl_way_en_T = 4'h1 << io_replace_way_way;
  reg  [3:0]        s1_repl_way_en_r;
  wire [3:0]        s1_repl_way_en =
    s1_repl_way_en_last_REG ? _s1_repl_way_en_T : s1_repl_way_en_r;
  wire              s1_need_replacement = s1_req_miss & ~s1_tag_match;
  wire [3:0]        s1_way_en =
    s1_need_replacement
      ? s1_repl_way_en
      : {_s1_tag_match_way_T_11,
         _s1_tag_match_way_T_8,
         _s1_tag_match_way_T_5,
         _s1_tag_match_way_T_2};
  reg               s2_valid;
  reg               s2_req_miss;
  reg  [3:0]        s2_req_miss_id;
  reg               s2_req_probe;
  reg  [1:0]        s2_req_probe_param;
  reg               s2_req_probe_need_data;
  reg  [3:0]        s2_req_source;
  reg  [4:0]        s2_req_cmd;
  reg  [49:0]       s2_req_vaddr;
  reg  [47:0]       s2_req_addr;
  reg  [511:0]      s2_req_store_data;
  reg  [63:0]       s2_req_store_mask;
  reg  [2:0]        s2_req_word_idx;
  reg  [127:0]      s2_req_amo_data;
  reg  [15:0]       s2_req_amo_mask;
  reg  [127:0]      s2_req_amo_cmp;
  reg               s2_req_error;
  reg               s2_req_replace;
  reg  [2:0]        s2_req_pf_source;
  reg               s2_req_access;
  reg  [5:0]        s2_req_id;
  reg  [3:0]        s2_tag_errors;
  reg               s2_tag_match;
  reg  [1:0]        s2_hit_coh_state;
  wire              _r_c_cat_T_23 = s2_req_cmd == 5'h1;
  wire              _r_c_cat_T_24 = s2_req_cmd == 5'h11;
  wire              _r_c_cat_T_26 = s2_req_cmd == 5'h7;
  wire              _r_c_cat_T_28 = s2_req_cmd == 5'h4;
  wire              _r_c_cat_T_29 = s2_req_cmd == 5'h9;
  wire              _r_c_cat_T_30 = s2_req_cmd == 5'hA;
  wire              _r_c_cat_T_31 = s2_req_cmd == 5'hB;
  wire              _r_c_cat_T_35 = s2_req_cmd == 5'h8;
  wire              _r_c_cat_T_36 = s2_req_cmd == 5'hC;
  wire              _r_c_cat_T_37 = s2_req_cmd == 5'hD;
  wire              _r_c_cat_T_38 = s2_req_cmd == 5'hE;
  wire              _r_c_cat_T_39 = s2_req_cmd == 5'hF;
  wire [3:0]        _r_T =
    {_r_c_cat_T_23 | _r_c_cat_T_24 | _r_c_cat_T_26 | _r_c_cat_T_28 | _r_c_cat_T_29
       | _r_c_cat_T_30 | _r_c_cat_T_31 | _r_c_cat_T_35 | _r_c_cat_T_36 | _r_c_cat_T_37
       | _r_c_cat_T_38 | _r_c_cat_T_39,
     _r_c_cat_T_23 | _r_c_cat_T_24 | _r_c_cat_T_26 | _r_c_cat_T_28 | _r_c_cat_T_29
       | _r_c_cat_T_30 | _r_c_cat_T_31 | _r_c_cat_T_35 | _r_c_cat_T_36 | _r_c_cat_T_37
       | _r_c_cat_T_38 | _r_c_cat_T_39 | s2_req_cmd == 5'h3 | s2_req_cmd == 5'h6,
     s2_hit_coh_state};
  reg  [35:0]       s2_repl_tag;
  reg  [1:0]        s2_repl_coh_state;
  reg               s2_need_replacement;
  reg               s2_need_eviction;
  reg               s2_need_data;
  reg               s2_need_tag;
  reg  [3:0]        s2_way_en;
  reg  [35:0]       s2_tag_r;
  wire [35:0]       s2_tag = s2_need_replacement ? s2_repl_tag : s2_tag_r;
  reg  [1:0]        s2_coh_r_state;
  wire [1:0]        s2_coh_state =
    s2_need_replacement ? s2_repl_coh_state : s2_coh_r_state;
  reg  [7:0]        s2_banked_store_wmask;
  reg               s2_flag_error;
  wire              s2_l2_error =
    io_refill_info_valid ? io_refill_info_bits_error : s2_req_error;
  wire              s2_may_report_data_error = s2_need_data & (|s2_coh_state);
  wire              s2_hit =
    s2_tag_match
    & (_r_T == 4'h3 | _r_T == 4'h2 | _r_T == 4'h1 | _r_T == 4'h7 | _r_T == 4'h6 | (&_r_T)
       | _r_T == 4'hE);
  wire              _atomic_replay_resp_valid_T_2 = s2_req_source == 4'h2;
  wire              _io_store_replay_resp_valid_T_2 = s2_req_source == 4'h1;
  wire              s2_tag_error = (|s2_tag_errors) & s2_need_tag;
  assign s2_s0_set_conlict =
    s2_valid & _main_pipe_req_arb_io_out_bits_vaddr[13:6] == s2_req_vaddr[13:6];
  assign s2_s0_set_conlict_store =
    s2_valid & io_store_req_bits_vaddr[13:6] == s2_req_vaddr[13:6];
  wire              s2_req_miss_without_data =
    s2_valid & s2_req_miss & ~io_refill_info_valid;
  reg               s2_can_go_to_mq_replay_r;
  wire              s2_can_go_to_mq_replay =
    s2_req_miss_without_data & s2_can_go_to_mq_replay_r | io_replace_block;
  reg               s2_can_go_to_mq;
  wire              s2_can_go_to_s3 =
    (s2_req_replace | s2_req_probe | s2_req_miss & io_refill_info_valid
     & ~io_replace_block
     | (_io_store_replay_resp_valid_T_2 | _atomic_replay_resp_valid_T_2) & s2_hit)
    & s3_ready;
  wire              s2_fire_to_s3 = s2_valid & s2_can_go_to_s3;
  wire              s2_can_go =
    s2_can_go_to_s3 | s2_can_go_to_mq | s2_can_go_to_mq_replay;
  wire              s2_fire = s2_valid & s2_can_go;
  assign s2_ready = ~s2_valid | s2_can_go;
  wire              replay = ~io_miss_req_ready | io_wbq_block_miss_req;
  reg               last_REG_2;
  reg  [63:0]       r_3_0_raw_data;
  reg  [63:0]       r_3_1_raw_data;
  reg  [63:0]       r_3_2_raw_data;
  reg  [63:0]       r_3_3_raw_data;
  reg  [63:0]       r_3_4_raw_data;
  reg  [63:0]       r_3_5_raw_data;
  reg  [63:0]       r_3_6_raw_data;
  reg  [63:0]       r_3_7_raw_data;
  reg               s3_valid;
  reg               s3_req_miss;
  reg  [3:0]        s3_req_miss_id;
  reg               s3_req_probe;
  reg  [1:0]        s3_req_probe_param;
  reg               s3_req_probe_need_data;
  reg  [3:0]        s3_req_source;
  reg  [4:0]        s3_req_cmd;
  reg  [49:0]       s3_req_vaddr;
  reg  [47:0]       s3_req_addr;
  reg  [2:0]        s3_req_word_idx;
  reg  [127:0]      s3_req_amo_data;
  reg  [15:0]       s3_req_amo_mask;
  reg  [127:0]      s3_req_amo_cmp;
  reg               s3_req_replace;
  reg  [2:0]        s3_req_pf_source;
  reg               s3_req_access;
  reg  [5:0]        s3_req_id;
  reg  [1:0]        s3_miss_param;
  reg  [35:0]       s3_tag;
  reg               s3_tag_error;
  reg               s3_tag_match;
  reg  [1:0]        s3_coh_state;
  reg               s3_hit;
  reg               s3_amo_hit;
  reg               s3_store_hit;
  reg  [1:0]        s3_hit_coh_state;
  reg  [1:0]        s3_new_hit_coh_state;
  reg  [3:0]        s3_way_en;
  reg  [7:0]        s3_banked_store_wmask;
  reg  [63:0]       s3_store_data_merged_0;
  reg  [63:0]       s3_store_data_merged_1;
  reg  [63:0]       s3_store_data_merged_2;
  reg  [63:0]       s3_store_data_merged_3;
  reg  [63:0]       s3_store_data_merged_4;
  reg  [63:0]       s3_store_data_merged_5;
  reg  [63:0]       s3_store_data_merged_6;
  reg  [63:0]       s3_store_data_merged_7;
  reg  [63:0]       s3_data_word;
  reg  [127:0]      s3_data_quad_word;
  reg  [63:0]       s3_data_0;
  reg  [63:0]       s3_data_1;
  reg  [63:0]       s3_data_2;
  reg  [63:0]       s3_data_3;
  reg  [63:0]       s3_data_4;
  reg  [63:0]       s3_data_5;
  reg  [63:0]       s3_data_6;
  reg  [63:0]       s3_data_7;
  reg               s3_l2_error;
  reg  [7:0]        s3_idx;
  reg               s3_data_error_last_REG;
  reg               s3_data_error_last_REG_1;
  reg               s3_data_error_REG;
  wire              _s3_data_error_T = io_readline_error_delayed & s3_data_error_REG;
  reg               s3_data_error_REG_1;
  wire              s3_data_error =
    s3_data_error_last_REG_1 ? _s3_data_error_T : s3_data_error_REG_1;
  reg               s3_error_r;
  wire              s3_error = s3_error_r | s3_data_error;
  wire [3:0]        _r_T_59 = {s3_req_probe_param, s3_coh_state};
  wire              _r_T_92 = _r_T_59 == 4'h5;
  wire              _r_T_96 = _r_T_59 == 4'h6;
  wire              _r_T_100 = _r_T_59 == 4'h7;
  wire              _r_T_104 = _r_T_59 == 4'h0;
  wire              _r_T_108 = _r_T_59 == 4'h1;
  wire              _GEN = _r_T_59 == 4'h3 | _r_T_59 == 4'h2;
  wire [1:0]        r_3_1 =
    _GEN
      ? 2'h2
      : _r_T_108 ? 2'h1 : _r_T_104 ? 2'h0 : {1'h0, _r_T_100 | _r_T_96 | _r_T_92};
  reg               s3_need_replacement;
  wire              probe_update_meta =
    s3_req_probe & s3_tag_match & s3_coh_state != r_3_1;
  wire              _io_error_bits_opType_store_T = s3_req_source == 4'h1;
  wire              _amo_update_meta_T_3 = s3_hit_coh_state == s3_new_hit_coh_state;
  wire              store_update_meta =
    _io_error_bits_opType_store_T & ~s3_req_probe & ~_amo_update_meta_T_3;
  wire              _io_error_bits_opType_atom_T = s3_req_source == 4'h2;
  wire              amo_update_meta =
    _io_error_bits_opType_atom_T & ~s3_req_probe & ~_amo_update_meta_T_3;
  wire              _s3_can_do_amo_write_T_22 = s3_req_cmd == 5'h1A;
  wire              _s3_can_do_amo_write_T_23 = s3_req_cmd == 5'h1B;
  wire              _banked_wmask_T = s3_req_cmd == 5'h18;
  wire              amo_wait_amoalu =
    _io_error_bits_opType_atom_T & s3_req_cmd != 5'h6 & s3_req_cmd != 5'h7
    & ~(_s3_can_do_amo_write_T_22 | _s3_can_do_amo_write_T_23 | _banked_wmask_T);
  wire              _s3_can_do_amo_write_T = s3_req_cmd == 5'h1;
  wire              _s3_can_do_amo_write_T_1 = s3_req_cmd == 5'h11;
  wire              _s3_can_do_amo_write_T_3 = s3_req_cmd == 5'h7;
  wire              _s3_can_do_amo_write_T_5 = s3_req_cmd == 5'h4;
  wire              _s3_can_do_amo_write_T_6 = s3_req_cmd == 5'h9;
  wire              _s3_can_do_amo_write_T_8 = s3_req_cmd == 5'hA;
  wire              _s3_can_do_amo_write_T_10 = s3_req_cmd == 5'hB;
  wire              _s3_can_do_amo_write_T_12 = s3_req_cmd == 5'h8;
  wire              _s3_can_do_amo_write_T_13 = s3_req_cmd == 5'hC;
  wire              _s3_can_do_amo_write_T_15 = s3_req_cmd == 5'hD;
  wire              _s3_can_do_amo_write_T_17 = s3_req_cmd == 5'hE;
  wire              _s3_can_do_amo_write_T_19 = s3_req_cmd == 5'hF;
  wire              _miss_new_coh_c_cat_T_22 =
    _s3_can_do_amo_write_T | _s3_can_do_amo_write_T_1 | _s3_can_do_amo_write_T_3
    | _s3_can_do_amo_write_T_5 | _s3_can_do_amo_write_T_6 | _s3_can_do_amo_write_T_8
    | _s3_can_do_amo_write_T_10 | _s3_can_do_amo_write_T_12 | _s3_can_do_amo_write_T_13
    | _s3_can_do_amo_write_T_15 | _s3_can_do_amo_write_T_17 | _s3_can_do_amo_write_T_19;
  wire              _s3_lr_T_3 = s3_req_cmd == 5'h6;
  wire              _miss_new_coh_c_cat_T_49 =
    _s3_can_do_amo_write_T | _s3_can_do_amo_write_T_1 | _s3_can_do_amo_write_T_3
    | _s3_can_do_amo_write_T_5 | _s3_can_do_amo_write_T_6 | _s3_can_do_amo_write_T_8
    | _s3_can_do_amo_write_T_10 | _s3_can_do_amo_write_T_12 | _s3_can_do_amo_write_T_13
    | _s3_can_do_amo_write_T_15 | _s3_can_do_amo_write_T_17 | _s3_can_do_amo_write_T_19
    | s3_req_cmd == 5'h3 | _s3_lr_T_3;
  wire [3:0]        _GEN_0 =
    {_miss_new_coh_c_cat_T_22, _miss_new_coh_c_cat_T_49, s3_miss_param};
  reg  [5:0]        lrsc_count;
  wire              lrsc_valid = lrsc_count > 6'h8;
  reg  [47:0]       lrsc_addr;
  reg               s3_s_amoalu;
  wire              s3_lr = ~s3_req_probe & _io_error_bits_opType_atom_T & _s3_lr_T_3;
  wire              s3_sc =
    ~s3_req_probe & _io_error_bits_opType_atom_T & _s3_can_do_amo_write_T_3;
  wire              s3_cas =
    ~s3_req_probe & _io_error_bits_opType_atom_T
    & (_s3_can_do_amo_write_T_22 | _s3_can_do_amo_write_T_23 | _banked_wmask_T);
  wire              s3_sc_fail =
    s3_sc & ~(lrsc_valid & lrsc_addr == {s3_req_addr[47:6], 6'h0});
  wire              s3_cas_fail =
    s3_cas
    & (|({{8{s3_req_amo_mask[15]}},
          {8{s3_req_amo_mask[14]}},
          {8{s3_req_amo_mask[13]}},
          {8{s3_req_amo_mask[12]}},
          {8{s3_req_amo_mask[11]}},
          {8{s3_req_amo_mask[10]}},
          {8{s3_req_amo_mask[9]}},
          {8{s3_req_amo_mask[8]}},
          {8{s3_req_amo_mask[7]}},
          {8{s3_req_amo_mask[6]}},
          {8{s3_req_amo_mask[5]}},
          {8{s3_req_amo_mask[4]}},
          {8{s3_req_amo_mask[3]}},
          {8{s3_req_amo_mask[2]}},
          {8{s3_req_amo_mask[1]}},
          {8{s3_req_amo_mask[0]}}} & (s3_req_amo_cmp ^ s3_data_quad_word)));
  wire              s3_can_do_amo =
    s3_req_miss & ~s3_req_probe & _io_error_bits_opType_atom_T | s3_amo_hit;
  wire              s3_can_do_amo_write =
    s3_can_do_amo
    & (_s3_can_do_amo_write_T | _s3_can_do_amo_write_T_1 | _s3_can_do_amo_write_T_3
       | _s3_can_do_amo_write_T_5 | _s3_can_do_amo_write_T_6 | _s3_can_do_amo_write_T_8
       | _s3_can_do_amo_write_T_10 | _s3_can_do_amo_write_T_12 | _s3_can_do_amo_write_T_13
       | _s3_can_do_amo_write_T_15 | _s3_can_do_amo_write_T_17 | _s3_can_do_amo_write_T_19
       | _s3_can_do_amo_write_T_22 | _s3_can_do_amo_write_T_23 | _banked_wmask_T)
    & ~s3_sc_fail & ~s3_cas_fail;
  wire              _GEN_1 = s3_valid & (s3_lr | s3_sc);
  wire              _GEN_2 = s3_can_do_amo & s3_lr;
  reg               io_block_lr_last_REG;
  wire              update_data = s3_req_miss | s3_store_hit | s3_can_do_amo_write;
  wire              do_amoalu = amo_wait_amoalu & s3_valid & ~s3_s_amoalu;
  wire              _s3_sc_data_merged_0_T_8 = s3_req_word_idx == 3'h0;
  wire [7:0]        _s3_cas_data_merged_0_T_6 =
    ~s3_cas_fail & _s3_sc_data_merged_0_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_0_full_wmask =
    {{8{_s3_cas_data_merged_0_T_6[7]}},
     {8{_s3_cas_data_merged_0_T_6[6]}},
     {8{_s3_cas_data_merged_0_T_6[5]}},
     {8{_s3_cas_data_merged_0_T_6[4]}},
     {8{_s3_cas_data_merged_0_T_6[3]}},
     {8{_s3_cas_data_merged_0_T_6[2]}},
     {8{_s3_cas_data_merged_0_T_6[1]}},
     {8{_s3_cas_data_merged_0_T_6[0]}}};
  wire              _s3_sc_data_merged_1_T_8 = s3_req_word_idx == 3'h1;
  wire              h_select_1 =
    ~s3_cas_fail & _banked_wmask_T & _s3_sc_data_merged_0_T_8;
  wire [7:0]        _s3_cas_data_merged_1_T_6 =
    h_select_1
      ? s3_req_amo_mask[15:8]
      : ~s3_cas_fail & _s3_sc_data_merged_1_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_1_full_wmask =
    {{8{_s3_cas_data_merged_1_T_6[7]}},
     {8{_s3_cas_data_merged_1_T_6[6]}},
     {8{_s3_cas_data_merged_1_T_6[5]}},
     {8{_s3_cas_data_merged_1_T_6[4]}},
     {8{_s3_cas_data_merged_1_T_6[3]}},
     {8{_s3_cas_data_merged_1_T_6[2]}},
     {8{_s3_cas_data_merged_1_T_6[1]}},
     {8{_s3_cas_data_merged_1_T_6[0]}}};
  wire              _s3_sc_data_merged_2_T_8 = s3_req_word_idx == 3'h2;
  wire [7:0]        _s3_cas_data_merged_2_T_6 =
    ~s3_cas_fail & _s3_sc_data_merged_2_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_2_full_wmask =
    {{8{_s3_cas_data_merged_2_T_6[7]}},
     {8{_s3_cas_data_merged_2_T_6[6]}},
     {8{_s3_cas_data_merged_2_T_6[5]}},
     {8{_s3_cas_data_merged_2_T_6[4]}},
     {8{_s3_cas_data_merged_2_T_6[3]}},
     {8{_s3_cas_data_merged_2_T_6[2]}},
     {8{_s3_cas_data_merged_2_T_6[1]}},
     {8{_s3_cas_data_merged_2_T_6[0]}}};
  wire              _s3_sc_data_merged_3_T_8 = s3_req_word_idx == 3'h3;
  wire              h_select_3 =
    ~s3_cas_fail & _banked_wmask_T & _s3_sc_data_merged_2_T_8;
  wire [7:0]        _s3_cas_data_merged_3_T_6 =
    h_select_3
      ? s3_req_amo_mask[15:8]
      : ~s3_cas_fail & _s3_sc_data_merged_3_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_3_full_wmask =
    {{8{_s3_cas_data_merged_3_T_6[7]}},
     {8{_s3_cas_data_merged_3_T_6[6]}},
     {8{_s3_cas_data_merged_3_T_6[5]}},
     {8{_s3_cas_data_merged_3_T_6[4]}},
     {8{_s3_cas_data_merged_3_T_6[3]}},
     {8{_s3_cas_data_merged_3_T_6[2]}},
     {8{_s3_cas_data_merged_3_T_6[1]}},
     {8{_s3_cas_data_merged_3_T_6[0]}}};
  wire              _s3_sc_data_merged_4_T_8 = s3_req_word_idx == 3'h4;
  wire [7:0]        _s3_cas_data_merged_4_T_6 =
    ~s3_cas_fail & _s3_sc_data_merged_4_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_4_full_wmask =
    {{8{_s3_cas_data_merged_4_T_6[7]}},
     {8{_s3_cas_data_merged_4_T_6[6]}},
     {8{_s3_cas_data_merged_4_T_6[5]}},
     {8{_s3_cas_data_merged_4_T_6[4]}},
     {8{_s3_cas_data_merged_4_T_6[3]}},
     {8{_s3_cas_data_merged_4_T_6[2]}},
     {8{_s3_cas_data_merged_4_T_6[1]}},
     {8{_s3_cas_data_merged_4_T_6[0]}}};
  wire              _s3_sc_data_merged_5_T_8 = s3_req_word_idx == 3'h5;
  wire              h_select_5 =
    ~s3_cas_fail & _banked_wmask_T & _s3_sc_data_merged_4_T_8;
  wire [7:0]        _s3_cas_data_merged_5_T_6 =
    h_select_5
      ? s3_req_amo_mask[15:8]
      : ~s3_cas_fail & _s3_sc_data_merged_5_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_5_full_wmask =
    {{8{_s3_cas_data_merged_5_T_6[7]}},
     {8{_s3_cas_data_merged_5_T_6[6]}},
     {8{_s3_cas_data_merged_5_T_6[5]}},
     {8{_s3_cas_data_merged_5_T_6[4]}},
     {8{_s3_cas_data_merged_5_T_6[3]}},
     {8{_s3_cas_data_merged_5_T_6[2]}},
     {8{_s3_cas_data_merged_5_T_6[1]}},
     {8{_s3_cas_data_merged_5_T_6[0]}}};
  wire              _s3_sc_data_merged_6_T_8 = s3_req_word_idx == 3'h6;
  wire [7:0]        _s3_cas_data_merged_6_T_6 =
    ~s3_cas_fail & _s3_sc_data_merged_6_T_8 ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_6_full_wmask =
    {{8{_s3_cas_data_merged_6_T_6[7]}},
     {8{_s3_cas_data_merged_6_T_6[6]}},
     {8{_s3_cas_data_merged_6_T_6[5]}},
     {8{_s3_cas_data_merged_6_T_6[4]}},
     {8{_s3_cas_data_merged_6_T_6[3]}},
     {8{_s3_cas_data_merged_6_T_6[2]}},
     {8{_s3_cas_data_merged_6_T_6[1]}},
     {8{_s3_cas_data_merged_6_T_6[0]}}};
  wire              h_select_7 =
    ~s3_cas_fail & _banked_wmask_T & _s3_sc_data_merged_6_T_8;
  wire [7:0]        _s3_cas_data_merged_7_T_6 =
    h_select_7
      ? s3_req_amo_mask[15:8]
      : ~s3_cas_fail & (&s3_req_word_idx) ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       s3_cas_data_merged_7_full_wmask =
    {{8{_s3_cas_data_merged_7_T_6[7]}},
     {8{_s3_cas_data_merged_7_T_6[6]}},
     {8{_s3_cas_data_merged_7_T_6[5]}},
     {8{_s3_cas_data_merged_7_T_6[4]}},
     {8{_s3_cas_data_merged_7_T_6[3]}},
     {8{_s3_cas_data_merged_7_T_6[2]}},
     {8{_s3_cas_data_merged_7_T_6[1]}},
     {8{_s3_cas_data_merged_7_T_6[0]}}};
  reg  [63:0]       s3_amo_data_merged_reg_0;
  reg  [63:0]       s3_amo_data_merged_reg_1;
  reg  [63:0]       s3_amo_data_merged_reg_2;
  reg  [63:0]       s3_amo_data_merged_reg_3;
  reg  [63:0]       s3_amo_data_merged_reg_4;
  reg  [63:0]       s3_amo_data_merged_reg_5;
  reg  [63:0]       s3_amo_data_merged_reg_6;
  reg  [63:0]       s3_amo_data_merged_reg_7;
  wire              s3_store_can_go =
    _io_error_bits_opType_store_T & ~s3_req_probe & ~s3_req_miss;
  wire              s3_amo_can_go = s3_amo_hit & (s3_s_amoalu | ~amo_wait_amoalu);
  wire              s3_miss_can_go =
    s3_req_miss & (s3_s_amoalu | ~amo_wait_amoalu) & io_wb_ready;
  wire              s3_replace_nothing = s3_req_replace & s3_coh_state == 2'h0;
  wire              s3_can_go =
    s3_req_probe & io_wb_ready | s3_store_can_go | s3_amo_can_go | s3_miss_can_go
    | s3_req_replace & (s3_replace_nothing | io_wb_ready);
  wire              s3_fire = s3_valid & s3_can_go;
  wire [7:0]        _s3_sc_data_merged_0_T_11 =
    _s3_sc_data_merged_0_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_3 =
    {{8{_s3_sc_data_merged_0_T_11[7]}},
     {8{_s3_sc_data_merged_0_T_11[6]}},
     {8{_s3_sc_data_merged_0_T_11[5]}},
     {8{_s3_sc_data_merged_0_T_11[4]}},
     {8{_s3_sc_data_merged_0_T_11[3]}},
     {8{_s3_sc_data_merged_0_T_11[2]}},
     {8{_s3_sc_data_merged_0_T_11[1]}},
     {8{_s3_sc_data_merged_0_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_1_T_11 =
    _s3_sc_data_merged_1_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_4 =
    {{8{_s3_sc_data_merged_1_T_11[7]}},
     {8{_s3_sc_data_merged_1_T_11[6]}},
     {8{_s3_sc_data_merged_1_T_11[5]}},
     {8{_s3_sc_data_merged_1_T_11[4]}},
     {8{_s3_sc_data_merged_1_T_11[3]}},
     {8{_s3_sc_data_merged_1_T_11[2]}},
     {8{_s3_sc_data_merged_1_T_11[1]}},
     {8{_s3_sc_data_merged_1_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_2_T_11 =
    _s3_sc_data_merged_2_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_5 =
    {{8{_s3_sc_data_merged_2_T_11[7]}},
     {8{_s3_sc_data_merged_2_T_11[6]}},
     {8{_s3_sc_data_merged_2_T_11[5]}},
     {8{_s3_sc_data_merged_2_T_11[4]}},
     {8{_s3_sc_data_merged_2_T_11[3]}},
     {8{_s3_sc_data_merged_2_T_11[2]}},
     {8{_s3_sc_data_merged_2_T_11[1]}},
     {8{_s3_sc_data_merged_2_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_3_T_11 =
    _s3_sc_data_merged_3_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_6 =
    {{8{_s3_sc_data_merged_3_T_11[7]}},
     {8{_s3_sc_data_merged_3_T_11[6]}},
     {8{_s3_sc_data_merged_3_T_11[5]}},
     {8{_s3_sc_data_merged_3_T_11[4]}},
     {8{_s3_sc_data_merged_3_T_11[3]}},
     {8{_s3_sc_data_merged_3_T_11[2]}},
     {8{_s3_sc_data_merged_3_T_11[1]}},
     {8{_s3_sc_data_merged_3_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_4_T_11 =
    _s3_sc_data_merged_4_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_7 =
    {{8{_s3_sc_data_merged_4_T_11[7]}},
     {8{_s3_sc_data_merged_4_T_11[6]}},
     {8{_s3_sc_data_merged_4_T_11[5]}},
     {8{_s3_sc_data_merged_4_T_11[4]}},
     {8{_s3_sc_data_merged_4_T_11[3]}},
     {8{_s3_sc_data_merged_4_T_11[2]}},
     {8{_s3_sc_data_merged_4_T_11[1]}},
     {8{_s3_sc_data_merged_4_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_5_T_11 =
    _s3_sc_data_merged_5_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_8 =
    {{8{_s3_sc_data_merged_5_T_11[7]}},
     {8{_s3_sc_data_merged_5_T_11[6]}},
     {8{_s3_sc_data_merged_5_T_11[5]}},
     {8{_s3_sc_data_merged_5_T_11[4]}},
     {8{_s3_sc_data_merged_5_T_11[3]}},
     {8{_s3_sc_data_merged_5_T_11[2]}},
     {8{_s3_sc_data_merged_5_T_11[1]}},
     {8{_s3_sc_data_merged_5_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_6_T_11 =
    _s3_sc_data_merged_6_T_8 & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_9 =
    {{8{_s3_sc_data_merged_6_T_11[7]}},
     {8{_s3_sc_data_merged_6_T_11[6]}},
     {8{_s3_sc_data_merged_6_T_11[5]}},
     {8{_s3_sc_data_merged_6_T_11[4]}},
     {8{_s3_sc_data_merged_6_T_11[3]}},
     {8{_s3_sc_data_merged_6_T_11[2]}},
     {8{_s3_sc_data_merged_6_T_11[1]}},
     {8{_s3_sc_data_merged_6_T_11[0]}}};
  wire [7:0]        _s3_sc_data_merged_7_T_11 =
    (&s3_req_word_idx) & ~s3_sc_fail ? s3_req_amo_mask[7:0] : 8'h0;
  wire [63:0]       _GEN_10 =
    {{8{_s3_sc_data_merged_7_T_11[7]}},
     {8{_s3_sc_data_merged_7_T_11[6]}},
     {8{_s3_sc_data_merged_7_T_11[5]}},
     {8{_s3_sc_data_merged_7_T_11[4]}},
     {8{_s3_sc_data_merged_7_T_11[3]}},
     {8{_s3_sc_data_merged_7_T_11[2]}},
     {8{_s3_sc_data_merged_7_T_11[1]}},
     {8{_s3_sc_data_merged_7_T_11[0]}}};
  wire              _io_data_write_valid_T =
    s3_valid & (s3_store_can_go | s3_amo_can_go | s3_miss_can_go);
  assign s3_ready = ~s3_valid | s3_can_go;
  assign s3_s0_set_conflict =
    s3_valid & s3_idx == _main_pipe_req_arb_io_out_bits_vaddr[13:6];
  assign s3_s0_set_conflict_store = s3_valid & s3_idx == io_store_req_bits_vaddr[13:6];
  wire              io_tag_read_valid_0 = _main_pipe_req_arb_io_out_valid & ~set_conflict;
  wire              io_miss_req_valid_0 = s2_valid & s2_can_go_to_mq;
  wire              atomic_replay_resp_valid =
    io_miss_req_valid_0 & replay & _atomic_replay_resp_valid_T_2;
  wire              io_meta_write_valid_0 =
    s3_fire & (s3_req_miss | probe_update_meta | store_update_meta | amo_update_meta)
    & ~s3_req_replace;
  wire              io_tag_write_valid_0 = s3_fire & s3_req_miss;
  wire              io_mainpipe_info_s2_valid_0 = s2_valid & s2_req_miss;
  wire              io_mainpipe_info_s2_replay_to_mq_0 =
    s2_valid & s2_can_go_to_mq_replay;
  wire              io_wb_bits_corrupt_0 = s3_tag_error | s3_data_error;
  reg               io_replace_access_valid_last_REG;
  wire              sms_agt_evict_valid = io_mainpipe_info_s2_valid_0 & s2_fire_to_s3;
  reg               io_sms_agt_evict_req_valid_last_REG;
  reg  [49:0]       io_sms_agt_evict_req_bits_vaddr_r;
  reg  [7:0]        io_status_dup_0_s1_bits_set_r;
  reg               io_status_dup_0_s2_valid_r;
  reg  [7:0]        io_status_dup_0_s2_bits_set_r;
  reg  [3:0]        io_status_dup_0_s2_bits_way_en_r;
  reg               io_status_dup_0_s3_valid_r;
  reg  [7:0]        io_status_dup_0_s3_bits_set_r;
  reg  [3:0]        io_status_dup_0_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_1_s1_bits_set_r;
  reg               io_status_dup_1_s2_valid_r;
  reg  [7:0]        io_status_dup_1_s2_bits_set_r;
  reg  [3:0]        io_status_dup_1_s2_bits_way_en_r;
  reg               io_status_dup_1_s3_valid_r;
  reg  [7:0]        io_status_dup_1_s3_bits_set_r;
  reg  [3:0]        io_status_dup_1_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_2_s1_bits_set_r;
  reg               io_status_dup_2_s2_valid_r;
  reg  [7:0]        io_status_dup_2_s2_bits_set_r;
  reg  [3:0]        io_status_dup_2_s2_bits_way_en_r;
  reg               io_status_dup_2_s3_valid_r;
  reg  [7:0]        io_status_dup_2_s3_bits_set_r;
  reg  [3:0]        io_status_dup_2_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_3_s1_bits_set_r;
  reg               io_status_dup_3_s2_valid_r;
  reg  [7:0]        io_status_dup_3_s2_bits_set_r;
  reg  [3:0]        io_status_dup_3_s2_bits_way_en_r;
  reg               io_status_dup_3_s3_valid_r;
  reg  [7:0]        io_status_dup_3_s3_bits_set_r;
  reg  [3:0]        io_status_dup_3_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_4_s1_bits_set_r;
  reg               io_status_dup_4_s2_valid_r;
  reg  [7:0]        io_status_dup_4_s2_bits_set_r;
  reg  [3:0]        io_status_dup_4_s2_bits_way_en_r;
  reg               io_status_dup_4_s3_valid_r;
  reg  [7:0]        io_status_dup_4_s3_bits_set_r;
  reg  [3:0]        io_status_dup_4_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_5_s1_bits_set_r;
  reg               io_status_dup_5_s2_valid_r;
  reg  [7:0]        io_status_dup_5_s2_bits_set_r;
  reg  [3:0]        io_status_dup_5_s2_bits_way_en_r;
  reg               io_status_dup_5_s3_valid_r;
  reg  [7:0]        io_status_dup_5_s3_bits_set_r;
  reg  [3:0]        io_status_dup_5_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_6_s1_bits_set_r;
  reg               io_status_dup_6_s2_valid_r;
  reg  [7:0]        io_status_dup_6_s2_bits_set_r;
  reg  [3:0]        io_status_dup_6_s2_bits_way_en_r;
  reg               io_status_dup_6_s3_valid_r;
  reg  [7:0]        io_status_dup_6_s3_bits_set_r;
  reg  [3:0]        io_status_dup_6_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_7_s1_bits_set_r;
  reg               io_status_dup_7_s2_valid_r;
  reg  [7:0]        io_status_dup_7_s2_bits_set_r;
  reg  [3:0]        io_status_dup_7_s2_bits_way_en_r;
  reg               io_status_dup_7_s3_valid_r;
  reg  [7:0]        io_status_dup_7_s3_bits_set_r;
  reg  [3:0]        io_status_dup_7_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_8_s1_bits_set_r;
  reg               io_status_dup_8_s2_valid_r;
  reg  [7:0]        io_status_dup_8_s2_bits_set_r;
  reg  [3:0]        io_status_dup_8_s2_bits_way_en_r;
  reg               io_status_dup_8_s3_valid_r;
  reg  [7:0]        io_status_dup_8_s3_bits_set_r;
  reg  [3:0]        io_status_dup_8_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_9_s1_bits_set_r;
  reg               io_status_dup_9_s2_valid_r;
  reg  [7:0]        io_status_dup_9_s2_bits_set_r;
  reg  [3:0]        io_status_dup_9_s2_bits_way_en_r;
  reg               io_status_dup_9_s3_valid_r;
  reg  [7:0]        io_status_dup_9_s3_bits_set_r;
  reg  [3:0]        io_status_dup_9_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_10_s1_bits_set_r;
  reg               io_status_dup_10_s2_valid_r;
  reg  [7:0]        io_status_dup_10_s2_bits_set_r;
  reg  [3:0]        io_status_dup_10_s2_bits_way_en_r;
  reg               io_status_dup_10_s3_valid_r;
  reg  [7:0]        io_status_dup_10_s3_bits_set_r;
  reg  [3:0]        io_status_dup_10_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_11_s1_bits_set_r;
  reg               io_status_dup_11_s2_valid_r;
  reg  [7:0]        io_status_dup_11_s2_bits_set_r;
  reg  [3:0]        io_status_dup_11_s2_bits_way_en_r;
  reg               io_status_dup_11_s3_valid_r;
  reg  [7:0]        io_status_dup_11_s3_bits_set_r;
  reg  [3:0]        io_status_dup_11_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_12_s1_bits_set_r;
  reg               io_status_dup_12_s2_valid_r;
  reg  [7:0]        io_status_dup_12_s2_bits_set_r;
  reg  [3:0]        io_status_dup_12_s2_bits_way_en_r;
  reg               io_status_dup_12_s3_valid_r;
  reg  [7:0]        io_status_dup_12_s3_bits_set_r;
  reg  [3:0]        io_status_dup_12_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_13_s1_bits_set_r;
  reg               io_status_dup_13_s2_valid_r;
  reg  [7:0]        io_status_dup_13_s2_bits_set_r;
  reg  [3:0]        io_status_dup_13_s2_bits_way_en_r;
  reg               io_status_dup_13_s3_valid_r;
  reg  [7:0]        io_status_dup_13_s3_bits_set_r;
  reg  [3:0]        io_status_dup_13_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_14_s1_bits_set_r;
  reg               io_status_dup_14_s2_valid_r;
  reg  [7:0]        io_status_dup_14_s2_bits_set_r;
  reg  [3:0]        io_status_dup_14_s2_bits_way_en_r;
  reg               io_status_dup_14_s3_valid_r;
  reg  [7:0]        io_status_dup_14_s3_bits_set_r;
  reg  [3:0]        io_status_dup_14_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_15_s1_bits_set_r;
  reg               io_status_dup_15_s2_valid_r;
  reg  [7:0]        io_status_dup_15_s2_bits_set_r;
  reg  [3:0]        io_status_dup_15_s2_bits_way_en_r;
  reg               io_status_dup_15_s3_valid_r;
  reg  [7:0]        io_status_dup_15_s3_bits_set_r;
  reg  [3:0]        io_status_dup_15_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_16_s1_bits_set_r;
  reg               io_status_dup_16_s2_valid_r;
  reg  [7:0]        io_status_dup_16_s2_bits_set_r;
  reg  [3:0]        io_status_dup_16_s2_bits_way_en_r;
  reg               io_status_dup_16_s3_valid_r;
  reg  [7:0]        io_status_dup_16_s3_bits_set_r;
  reg  [3:0]        io_status_dup_16_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_17_s1_bits_set_r;
  reg               io_status_dup_17_s2_valid_r;
  reg  [7:0]        io_status_dup_17_s2_bits_set_r;
  reg  [3:0]        io_status_dup_17_s2_bits_way_en_r;
  reg               io_status_dup_17_s3_valid_r;
  reg  [7:0]        io_status_dup_17_s3_bits_set_r;
  reg  [3:0]        io_status_dup_17_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_18_s1_bits_set_r;
  reg               io_status_dup_18_s2_valid_r;
  reg  [7:0]        io_status_dup_18_s2_bits_set_r;
  reg  [3:0]        io_status_dup_18_s2_bits_way_en_r;
  reg               io_status_dup_18_s3_valid_r;
  reg  [7:0]        io_status_dup_18_s3_bits_set_r;
  reg  [3:0]        io_status_dup_18_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_19_s1_bits_set_r;
  reg               io_status_dup_19_s2_valid_r;
  reg  [7:0]        io_status_dup_19_s2_bits_set_r;
  reg  [3:0]        io_status_dup_19_s2_bits_way_en_r;
  reg               io_status_dup_19_s3_valid_r;
  reg  [7:0]        io_status_dup_19_s3_bits_set_r;
  reg  [3:0]        io_status_dup_19_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_20_s1_bits_set_r;
  reg               io_status_dup_20_s2_valid_r;
  reg  [7:0]        io_status_dup_20_s2_bits_set_r;
  reg  [3:0]        io_status_dup_20_s2_bits_way_en_r;
  reg               io_status_dup_20_s3_valid_r;
  reg  [7:0]        io_status_dup_20_s3_bits_set_r;
  reg  [3:0]        io_status_dup_20_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_21_s1_bits_set_r;
  reg               io_status_dup_21_s2_valid_r;
  reg  [7:0]        io_status_dup_21_s2_bits_set_r;
  reg  [3:0]        io_status_dup_21_s2_bits_way_en_r;
  reg               io_status_dup_21_s3_valid_r;
  reg  [7:0]        io_status_dup_21_s3_bits_set_r;
  reg  [3:0]        io_status_dup_21_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_22_s1_bits_set_r;
  reg               io_status_dup_22_s2_valid_r;
  reg  [7:0]        io_status_dup_22_s2_bits_set_r;
  reg  [3:0]        io_status_dup_22_s2_bits_way_en_r;
  reg               io_status_dup_22_s3_valid_r;
  reg  [7:0]        io_status_dup_22_s3_bits_set_r;
  reg  [3:0]        io_status_dup_22_s3_bits_way_en_r;
  reg  [7:0]        io_status_dup_23_s1_bits_set_r;
  reg               io_status_dup_23_s2_valid_r;
  reg  [7:0]        io_status_dup_23_s2_bits_set_r;
  reg  [3:0]        io_status_dup_23_s2_bits_way_en_r;
  reg               io_status_dup_23_s3_valid_r;
  reg  [7:0]        io_status_dup_23_s3_bits_set_r;
  reg  [3:0]        io_status_dup_23_s3_bits_way_en_r;
  reg               io_mainpipe_info_s3_refill_resp_REG;
  reg               io_error_valid_last_REG;
  reg               io_error_bits_report_to_beu_REG;
  reg               io_perf_0_value_REG;
  reg               io_perf_0_value_REG_1;
  reg  [2:0]        io_perf_1_value_REG;
  reg  [2:0]        io_perf_1_value_REG_1;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      s1_valid <= 1'h0;
      last_REG <= 1'h0;
      last_REG_1 <= 1'h0;
      s1_repl_way_en_last_REG <= 1'h0;
      s2_valid <= 1'h0;
      s2_can_go_to_mq_replay_r <= 1'h0;
      last_REG_2 <= 1'h0;
      s3_valid <= 1'h0;
      s3_data_error_last_REG <= 1'h0;
      s3_data_error_last_REG_1 <= 1'h0;
      s3_error_r <= 1'h0;
      lrsc_count <= 6'h0;
      s3_s_amoalu <= 1'h0;
      io_block_lr_last_REG <= 1'h0;
      io_replace_access_valid_last_REG <= 1'h0;
      io_sms_agt_evict_req_valid_last_REG <= 1'h0;
      io_error_valid_last_REG <= 1'h0;
    end
    else begin
      s1_valid <= s0_fire | ~s1_fire & s1_valid;
      last_REG <= s0_fire;
      last_REG_1 <= s0_fire;
      s1_repl_way_en_last_REG <= s0_fire;
      s2_valid <= s1_fire | ~s2_fire & s2_valid;
      if (s2_valid)
        s2_can_go_to_mq_replay_r <=
          s2_req_miss_without_data & ~io_mainpipe_info_s2_replay_to_mq_0;
      last_REG_2 <= s1_fire;
      s3_valid <= s2_fire_to_s3 | ~s3_fire & s3_valid;
      s3_data_error_last_REG <= s1_fire;
      s3_data_error_last_REG_1 <= s3_data_error_last_REG;
      if (s2_fire_to_s3)
        s3_error_r <= s2_flag_error | s2_tag_error | s2_l2_error;
      if (_GEN_1)
        lrsc_count <= {6{_GEN_2}};
      else if (io_invalid_resv_set)
        lrsc_count <= 6'h0;
      else if (lrsc_valid)
        lrsc_count <= 6'(lrsc_count - 6'h1);
      s3_s_amoalu <= ~s3_fire & (do_amoalu | s3_s_amoalu);
      io_block_lr_last_REG <= lrsc_valid;
      io_replace_access_valid_last_REG <= s2_fire_to_s3;
      io_sms_agt_evict_req_valid_last_REG <= sms_agt_evict_valid;
      io_error_valid_last_REG <= s2_fire;
    end
  end // always @(posedge, posedge)
  wire [7:0]        bank_write =
    {|(_main_pipe_req_arb_io_out_bits_store_mask[63:56]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[55:48]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[47:40]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[39:32]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[31:24]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[23:16]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[15:8]),
     |(_main_pipe_req_arb_io_out_bits_store_mask[7:0])};
  wire [7:0]        banked_store_rmask =
    bank_write
    & ~{&(_main_pipe_req_arb_io_out_bits_store_mask[63:56]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[55:48]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[47:40]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[39:32]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[31:24]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[23:16]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[15:8]),
        &(_main_pipe_req_arb_io_out_bits_store_mask[7:0])};
  wire              store_need_data =
    ~_main_pipe_req_arb_io_out_bits_probe & _main_pipe_req_arb_io_out_bits_source == 4'h1
    & (|banked_store_rmask);
  wire              amo_need_data =
    ~_main_pipe_req_arb_io_out_bits_probe & _main_pipe_req_arb_io_out_bits_source == 4'h2;
  wire [1:0]        s1_hit_coh_state =
    (_s1_tag_match_way_T_2 ? meta_resp_0 : 2'h0)
    | (_s1_tag_match_way_T_5 ? meta_resp_1 : 2'h0)
    | (_s1_tag_match_way_T_8 ? meta_resp_2 : 2'h0)
    | (_s1_tag_match_way_T_11 ? meta_resp_3 : 2'h0);
  wire [1:0]        _s1_repl_coh_T_6 =
    (s1_repl_way_en[0] ? meta_resp_0 : 2'h0) | (s1_repl_way_en[1] ? meta_resp_1 : 2'h0)
    | (s1_repl_way_en[2] ? meta_resp_2 : 2'h0) | (s1_repl_way_en[3] ? meta_resp_3 : 2'h0);
  wire              _s1_has_permission_r_c_cat_T_23 = s1_req_cmd == 5'h1;
  wire              _s1_has_permission_r_c_cat_T_24 = s1_req_cmd == 5'h11;
  wire              _s1_has_permission_r_c_cat_T_26 = s1_req_cmd == 5'h7;
  wire              _s1_has_permission_r_c_cat_T_28 = s1_req_cmd == 5'h4;
  wire              _s1_has_permission_r_c_cat_T_29 = s1_req_cmd == 5'h9;
  wire              _s1_has_permission_r_c_cat_T_30 = s1_req_cmd == 5'hA;
  wire              _s1_has_permission_r_c_cat_T_31 = s1_req_cmd == 5'hB;
  wire              _s1_has_permission_r_c_cat_T_35 = s1_req_cmd == 5'h8;
  wire              _s1_has_permission_r_c_cat_T_36 = s1_req_cmd == 5'hC;
  wire              _s1_has_permission_r_c_cat_T_37 = s1_req_cmd == 5'hD;
  wire              _s1_has_permission_r_c_cat_T_38 = s1_req_cmd == 5'hE;
  wire              _s1_has_permission_r_c_cat_T_39 = s1_req_cmd == 5'hF;
  wire [3:0]        _s1_has_permission_r_T =
    {_s1_has_permission_r_c_cat_T_23 | _s1_has_permission_r_c_cat_T_24
       | _s1_has_permission_r_c_cat_T_26 | _s1_has_permission_r_c_cat_T_28
       | _s1_has_permission_r_c_cat_T_29 | _s1_has_permission_r_c_cat_T_30
       | _s1_has_permission_r_c_cat_T_31 | _s1_has_permission_r_c_cat_T_35
       | _s1_has_permission_r_c_cat_T_36 | _s1_has_permission_r_c_cat_T_37
       | _s1_has_permission_r_c_cat_T_38 | _s1_has_permission_r_c_cat_T_39,
     _s1_has_permission_r_c_cat_T_23 | _s1_has_permission_r_c_cat_T_24
       | _s1_has_permission_r_c_cat_T_26 | _s1_has_permission_r_c_cat_T_28
       | _s1_has_permission_r_c_cat_T_29 | _s1_has_permission_r_c_cat_T_30
       | _s1_has_permission_r_c_cat_T_31 | _s1_has_permission_r_c_cat_T_35
       | _s1_has_permission_r_c_cat_T_36 | _s1_has_permission_r_c_cat_T_37
       | _s1_has_permission_r_c_cat_T_38 | _s1_has_permission_r_c_cat_T_39
       | s1_req_cmd == 5'h3 | s1_req_cmd == 5'h6,
     s1_hit_coh_state};
  wire [1:0]        _r_T_27 = {1'h0, _r_T == 4'hC};
  wire              s2_amo_hit =
    s2_hit & ~s2_req_probe & ~s2_req_miss & _atomic_replay_resp_valid_T_2;
  wire [63:0]       s2_data_0 = last_REG_2 ? io_data_resp_0_raw_data : r_3_0_raw_data;
  wire [63:0]       s2_data_1 = last_REG_2 ? io_data_resp_1_raw_data : r_3_1_raw_data;
  wire [63:0]       s2_data_2 = last_REG_2 ? io_data_resp_2_raw_data : r_3_2_raw_data;
  wire [63:0]       s2_data_3 = last_REG_2 ? io_data_resp_3_raw_data : r_3_3_raw_data;
  wire [63:0]       s2_data_4 = last_REG_2 ? io_data_resp_4_raw_data : r_3_4_raw_data;
  wire [63:0]       s2_data_5 = last_REG_2 ? io_data_resp_5_raw_data : r_3_5_raw_data;
  wire [63:0]       s2_data_6 = last_REG_2 ? io_data_resp_6_raw_data : r_3_6_raw_data;
  wire [63:0]       s2_data_7 = last_REG_2 ? io_data_resp_7_raw_data : r_3_7_raw_data;
  wire [511:0]      _new_data_T_7 =
    s2_req_miss ? io_refill_info_bits_store_data : s2_req_store_data;
  wire [63:0]       _wmask_T_14 =
    s2_req_miss ? io_refill_info_bits_store_mask : s2_req_store_mask;
  wire [7:0]        wmask = s2_amo_hit ? 8'h0 : _wmask_T_14[7:0];
  wire [63:0]       s2_store_data_merged_0_full_wmask =
    {{8{wmask[7]}},
     {8{wmask[6]}},
     {8{wmask[5]}},
     {8{wmask[4]}},
     {8{wmask[3]}},
     {8{wmask[2]}},
     {8{wmask[1]}},
     {8{wmask[0]}}};
  wire [63:0]       s2_store_data_merged_0 =
    ~s2_store_data_merged_0_full_wmask & s2_data_0 | s2_store_data_merged_0_full_wmask
    & _new_data_T_7[63:0];
  wire [7:0]        wmask_1 = s2_amo_hit ? 8'h0 : _wmask_T_14[15:8];
  wire [63:0]       s2_store_data_merged_1_full_wmask =
    {{8{wmask_1[7]}},
     {8{wmask_1[6]}},
     {8{wmask_1[5]}},
     {8{wmask_1[4]}},
     {8{wmask_1[3]}},
     {8{wmask_1[2]}},
     {8{wmask_1[1]}},
     {8{wmask_1[0]}}};
  wire [63:0]       s2_store_data_merged_1 =
    ~s2_store_data_merged_1_full_wmask & s2_data_1 | s2_store_data_merged_1_full_wmask
    & _new_data_T_7[127:64];
  wire [7:0]        wmask_2 = s2_amo_hit ? 8'h0 : _wmask_T_14[23:16];
  wire [63:0]       s2_store_data_merged_2_full_wmask =
    {{8{wmask_2[7]}},
     {8{wmask_2[6]}},
     {8{wmask_2[5]}},
     {8{wmask_2[4]}},
     {8{wmask_2[3]}},
     {8{wmask_2[2]}},
     {8{wmask_2[1]}},
     {8{wmask_2[0]}}};
  wire [63:0]       s2_store_data_merged_2 =
    ~s2_store_data_merged_2_full_wmask & s2_data_2 | s2_store_data_merged_2_full_wmask
    & _new_data_T_7[191:128];
  wire [7:0]        wmask_3 = s2_amo_hit ? 8'h0 : _wmask_T_14[31:24];
  wire [63:0]       s2_store_data_merged_3_full_wmask =
    {{8{wmask_3[7]}},
     {8{wmask_3[6]}},
     {8{wmask_3[5]}},
     {8{wmask_3[4]}},
     {8{wmask_3[3]}},
     {8{wmask_3[2]}},
     {8{wmask_3[1]}},
     {8{wmask_3[0]}}};
  wire [63:0]       s2_store_data_merged_3 =
    ~s2_store_data_merged_3_full_wmask & s2_data_3 | s2_store_data_merged_3_full_wmask
    & _new_data_T_7[255:192];
  wire [7:0]        wmask_4 = s2_amo_hit ? 8'h0 : _wmask_T_14[39:32];
  wire [63:0]       s2_store_data_merged_4_full_wmask =
    {{8{wmask_4[7]}},
     {8{wmask_4[6]}},
     {8{wmask_4[5]}},
     {8{wmask_4[4]}},
     {8{wmask_4[3]}},
     {8{wmask_4[2]}},
     {8{wmask_4[1]}},
     {8{wmask_4[0]}}};
  wire [63:0]       s2_store_data_merged_4 =
    ~s2_store_data_merged_4_full_wmask & s2_data_4 | s2_store_data_merged_4_full_wmask
    & _new_data_T_7[319:256];
  wire [7:0]        wmask_5 = s2_amo_hit ? 8'h0 : _wmask_T_14[47:40];
  wire [63:0]       s2_store_data_merged_5_full_wmask =
    {{8{wmask_5[7]}},
     {8{wmask_5[6]}},
     {8{wmask_5[5]}},
     {8{wmask_5[4]}},
     {8{wmask_5[3]}},
     {8{wmask_5[2]}},
     {8{wmask_5[1]}},
     {8{wmask_5[0]}}};
  wire [63:0]       s2_store_data_merged_5 =
    ~s2_store_data_merged_5_full_wmask & s2_data_5 | s2_store_data_merged_5_full_wmask
    & _new_data_T_7[383:320];
  wire [7:0]        wmask_6 = s2_amo_hit ? 8'h0 : _wmask_T_14[55:48];
  wire [63:0]       s2_store_data_merged_6_full_wmask =
    {{8{wmask_6[7]}},
     {8{wmask_6[6]}},
     {8{wmask_6[5]}},
     {8{wmask_6[4]}},
     {8{wmask_6[3]}},
     {8{wmask_6[2]}},
     {8{wmask_6[1]}},
     {8{wmask_6[0]}}};
  wire [63:0]       s2_store_data_merged_6 =
    ~s2_store_data_merged_6_full_wmask & s2_data_6 | s2_store_data_merged_6_full_wmask
    & _new_data_T_7[447:384];
  wire [7:0]        wmask_7 = s2_amo_hit ? 8'h0 : _wmask_T_14[63:56];
  wire [63:0]       s2_store_data_merged_7_full_wmask =
    {{8{wmask_7[7]}},
     {8{wmask_7[6]}},
     {8{wmask_7[5]}},
     {8{wmask_7[4]}},
     {8{wmask_7[3]}},
     {8{wmask_7[2]}},
     {8{wmask_7[1]}},
     {8{wmask_7[0]}}};
  wire [63:0]       s2_store_data_merged_7 =
    ~s2_store_data_merged_7_full_wmask & s2_data_7 | s2_store_data_merged_7_full_wmask
    & _new_data_T_7[511:448];
  wire [15:0][1:0]  _GEN_11 =
    {{2'h3},
     {2'h3},
     {2'h2},
     {_r_T_27},
     {_r_T_27},
     {_r_T_27},
     {_r_T_27},
     {_r_T_27},
     {2'h3},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h3},
     {2'h2},
     {2'h1},
     {2'h0}};
  wire [7:0][63:0]  _GEN_12 =
    {{s2_store_data_merged_7},
     {s2_store_data_merged_6},
     {s2_store_data_merged_5},
     {s2_store_data_merged_4},
     {s2_store_data_merged_3},
     {s2_store_data_merged_2},
     {s2_store_data_merged_1},
     {s2_store_data_merged_0}};
  wire [7:0][127:0] _GEN_13 =
    {{{64'h0, s2_store_data_merged_7}},
     {{s2_store_data_merged_7, s2_store_data_merged_6}},
     {{s2_store_data_merged_6, s2_store_data_merged_5}},
     {{s2_store_data_merged_5, s2_store_data_merged_4}},
     {{s2_store_data_merged_4, s2_store_data_merged_3}},
     {{s2_store_data_merged_3, s2_store_data_merged_2}},
     {{s2_store_data_merged_2, s2_store_data_merged_1}},
     {{s2_store_data_merged_1, s2_store_data_merged_0}}};
  wire [63:0]       s3_amo_data_merged_0_full_wmask = {64{_s3_sc_data_merged_0_T_8}};
  wire [63:0]       s3_amo_data_merged_1_full_wmask = {64{_s3_sc_data_merged_1_T_8}};
  wire [63:0]       s3_amo_data_merged_2_full_wmask = {64{_s3_sc_data_merged_2_T_8}};
  wire [63:0]       s3_amo_data_merged_3_full_wmask = {64{_s3_sc_data_merged_3_T_8}};
  wire [63:0]       s3_amo_data_merged_4_full_wmask = {64{_s3_sc_data_merged_4_T_8}};
  wire [63:0]       s3_amo_data_merged_5_full_wmask = {64{_s3_sc_data_merged_5_T_8}};
  wire [63:0]       s3_amo_data_merged_6_full_wmask = {64{_s3_sc_data_merged_6_T_8}};
  wire [63:0]       s3_amo_data_merged_7_full_wmask = {64{&s3_req_word_idx}};
  always @(posedge clock) begin
    if (s0_fire) begin
      s1_need_data <=
        store_need_data | _main_pipe_req_arb_io_out_bits_probe | amo_need_data
        | _main_pipe_req_arb_io_out_bits_miss;
      s1_req_miss <= _main_pipe_req_arb_io_out_bits_miss;
      s1_req_miss_id <= _main_pipe_req_arb_io_out_bits_miss_id;
      s1_req_probe <= _main_pipe_req_arb_io_out_bits_probe;
      s1_req_probe_param <= _main_pipe_req_arb_io_out_bits_probe_param;
      s1_req_probe_need_data <= _main_pipe_req_arb_io_out_bits_probe_need_data;
      s1_req_source <= _main_pipe_req_arb_io_out_bits_source;
      s1_req_cmd <= _main_pipe_req_arb_io_out_bits_cmd;
      s1_req_vaddr <= _main_pipe_req_arb_io_out_bits_vaddr;
      s1_req_addr <= _main_pipe_req_arb_io_out_bits_addr;
      s1_req_store_data <= _main_pipe_req_arb_io_out_bits_store_data;
      s1_req_store_mask <= _main_pipe_req_arb_io_out_bits_store_mask;
      s1_req_word_idx <= _main_pipe_req_arb_io_out_bits_word_idx;
      s1_req_amo_data <= _main_pipe_req_arb_io_out_bits_amo_data;
      s1_req_amo_mask <= _main_pipe_req_arb_io_out_bits_amo_mask;
      s1_req_amo_cmp <= _main_pipe_req_arb_io_out_bits_amo_cmp;
      s1_req_pf_source <= _main_pipe_req_arb_io_out_bits_pf_source;
      s1_req_access <= _main_pipe_req_arb_io_out_bits_access;
      s1_req_id <= _main_pipe_req_arb_io_out_bits_id;
      s1_banked_rmask <=
        store_need_data
          ? banked_store_rmask
          : {8{_main_pipe_req_arb_io_out_bits_probe | amo_need_data
                 | _main_pipe_req_arb_io_out_bits_miss}};
      s1_banked_store_wmask <= bank_write;
      s1_need_tag <= io_tag_read_valid_0;
      io_status_dup_0_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_1_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_2_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_3_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_4_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_5_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_6_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_7_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_8_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_9_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_10_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_11_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_12_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_13_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_14_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_15_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_16_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_17_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_18_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_19_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_20_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_21_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_22_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
      io_status_dup_23_s1_bits_set_r <= _main_pipe_req_arb_io_out_bits_vaddr[13:6];
    end
    s1_req_error <= ~s0_fire & s1_req_error;
    s1_req_replace <= ~s0_fire & s1_req_replace;
    if (s1_valid & last_REG) begin
      r_0 <= io_meta_resp_0_coh_state;
      r_1 <= io_meta_resp_1_coh_state;
      r_2 <= io_meta_resp_2_coh_state;
      r_3 <= io_meta_resp_3_coh_state;
    end
    if (s1_valid & last_REG_1) begin
      r_1_0 <= pseudo_encTag_resp_0;
      r_1_1 <= pseudo_encTag_resp_1;
      r_1_2 <= pseudo_encTag_resp_2;
      r_1_3 <= pseudo_encTag_resp_3;
    end
    if (s1_valid & s1_repl_way_en_last_REG)
      s1_repl_way_en_r <= _s1_repl_way_en_T;
    if (s1_fire) begin
      s2_req_miss <= s1_req_miss;
      s2_req_miss_id <= s1_req_miss_id;
      s2_req_probe <= s1_req_probe;
      s2_req_probe_param <= s1_req_probe_param;
      s2_req_probe_need_data <= s1_req_probe_need_data;
      s2_req_source <= s1_req_source;
      s2_req_cmd <= s1_req_cmd;
      s2_req_vaddr <= s1_req_vaddr;
      s2_req_addr <= s1_req_addr;
      s2_req_store_data <= s1_req_store_data;
      s2_req_store_mask <= s1_req_store_mask;
      s2_req_word_idx <= s1_req_word_idx;
      s2_req_amo_data <= s1_req_amo_data;
      s2_req_amo_mask <= s1_req_amo_mask;
      s2_req_amo_cmp <= s1_req_amo_cmp;
      s2_req_error <= s1_req_error;
      s2_req_replace <= s1_req_replace;
      s2_req_pf_source <= s1_req_pf_source;
      s2_req_access <= s1_req_access;
      s2_req_id <= s1_req_id;
      s2_tag_errors <=
        {_s1_tag_errors_T_15,
         _s1_tag_errors_T_11,
         _s1_tag_errors_T_7,
         _s1_tag_errors_T_3};
      s2_tag_match <= s1_tag_match;
      s2_hit_coh_state <= s1_hit_coh_state;
      s2_repl_tag <=
        (s1_repl_way_en[0] ? encTag_resp_0[35:0] : 36'h0)
        | (s1_repl_way_en[1] ? encTag_resp_1[35:0] : 36'h0)
        | (s1_repl_way_en[2] ? encTag_resp_2[35:0] : 36'h0)
        | (s1_repl_way_en[3] ? encTag_resp_3[35:0] : 36'h0);
      s2_repl_coh_state <= _s1_repl_coh_T_6;
      s2_need_replacement <= s1_need_replacement;
      s2_need_eviction <= s1_req_miss & ~s1_tag_match & (|_s1_repl_coh_T_6);
      s2_need_data <= s1_need_data;
      s2_need_tag <= s1_need_tag;
      s2_way_en <= s1_way_en;
      s2_tag_r <= s1_req_addr[47:12];
      s2_coh_r_state <= s1_hit_coh_state;
      s2_banked_store_wmask <= s1_banked_store_wmask;
      s2_flag_error <=
        _s1_tag_match_way_T_2 & io_extra_meta_resp_0_error | _s1_tag_match_way_T_5
        & io_extra_meta_resp_1_error | _s1_tag_match_way_T_8 & io_extra_meta_resp_2_error
        | _s1_tag_match_way_T_11 & io_extra_meta_resp_3_error;
      s2_can_go_to_mq <=
        ~s1_req_replace & ~s1_req_probe & ~s1_req_miss
        & (s1_req_source == 4'h1 | s1_req_source == 4'h2)
        & ~(s1_tag_match
            & (_s1_has_permission_r_T == 4'h3 | _s1_has_permission_r_T == 4'h2
               | _s1_has_permission_r_T == 4'h1 | _s1_has_permission_r_T == 4'h7
               | _s1_has_permission_r_T == 4'h6 | (&_s1_has_permission_r_T)
               | _s1_has_permission_r_T == 4'hE));
      io_status_dup_0_s2_valid_r <= s1_req_replace;
      io_status_dup_0_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_0_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_1_s2_valid_r <= s1_req_replace;
      io_status_dup_1_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_1_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_2_s2_valid_r <= s1_req_replace;
      io_status_dup_2_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_2_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_3_s2_valid_r <= s1_req_replace;
      io_status_dup_3_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_3_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_4_s2_valid_r <= s1_req_replace;
      io_status_dup_4_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_4_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_5_s2_valid_r <= s1_req_replace;
      io_status_dup_5_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_5_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_6_s2_valid_r <= s1_req_replace;
      io_status_dup_6_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_6_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_7_s2_valid_r <= s1_req_replace;
      io_status_dup_7_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_7_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_8_s2_valid_r <= s1_req_replace;
      io_status_dup_8_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_8_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_9_s2_valid_r <= s1_req_replace;
      io_status_dup_9_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_9_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_10_s2_valid_r <= s1_req_replace;
      io_status_dup_10_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_10_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_11_s2_valid_r <= s1_req_replace;
      io_status_dup_11_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_11_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_12_s2_valid_r <= s1_req_replace;
      io_status_dup_12_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_12_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_13_s2_valid_r <= s1_req_replace;
      io_status_dup_13_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_13_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_14_s2_valid_r <= s1_req_replace;
      io_status_dup_14_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_14_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_15_s2_valid_r <= s1_req_replace;
      io_status_dup_15_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_15_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_16_s2_valid_r <= s1_req_replace;
      io_status_dup_16_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_16_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_17_s2_valid_r <= s1_req_replace;
      io_status_dup_17_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_17_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_18_s2_valid_r <= s1_req_replace;
      io_status_dup_18_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_18_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_19_s2_valid_r <= s1_req_replace;
      io_status_dup_19_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_19_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_20_s2_valid_r <= s1_req_replace;
      io_status_dup_20_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_20_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_21_s2_valid_r <= s1_req_replace;
      io_status_dup_21_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_21_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_22_s2_valid_r <= s1_req_replace;
      io_status_dup_22_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_22_s2_bits_way_en_r <= s1_way_en;
      io_status_dup_23_s2_valid_r <= s1_req_replace;
      io_status_dup_23_s2_bits_set_r <= s1_req_vaddr[13:6];
      io_status_dup_23_s2_bits_way_en_r <= s1_way_en;
    end
    if (s2_valid & last_REG_2) begin
      r_3_0_raw_data <= io_data_resp_0_raw_data;
      r_3_1_raw_data <= io_data_resp_1_raw_data;
      r_3_2_raw_data <= io_data_resp_2_raw_data;
      r_3_3_raw_data <= io_data_resp_3_raw_data;
      r_3_4_raw_data <= io_data_resp_4_raw_data;
      r_3_5_raw_data <= io_data_resp_5_raw_data;
      r_3_6_raw_data <= io_data_resp_6_raw_data;
      r_3_7_raw_data <= io_data_resp_7_raw_data;
    end
    if (s2_fire_to_s3) begin
      s3_req_miss <= s2_req_miss;
      s3_req_miss_id <= s2_req_miss_id;
      s3_req_probe <= s2_req_probe;
      s3_req_probe_param <= s2_req_probe_param;
      s3_req_probe_need_data <= s2_req_probe_need_data;
      s3_req_source <= s2_req_source;
      s3_req_cmd <= s2_req_cmd;
      s3_req_vaddr <= s2_req_vaddr;
      s3_req_addr <= s2_req_addr;
      s3_req_word_idx <= s2_req_word_idx;
      s3_req_amo_data <= s2_req_amo_data;
      s3_req_amo_mask <= s2_req_amo_mask;
      s3_req_amo_cmp <= s2_req_amo_cmp;
      s3_req_replace <= s2_req_replace;
      s3_req_pf_source <= s2_req_pf_source;
      s3_req_access <= s2_req_access;
      s3_req_id <= s2_req_id;
      s3_miss_param <= io_refill_info_bits_miss_param;
      s3_tag <= s2_tag;
      s3_tag_error <= s2_tag_error;
      s3_tag_match <= s2_tag_match;
      s3_coh_state <= s2_coh_state;
      s3_hit <= s2_hit;
      s3_amo_hit <= s2_amo_hit;
      s3_store_hit <=
        s2_hit & ~s2_req_probe & ~s2_req_miss & _io_store_replay_resp_valid_T_2;
      s3_hit_coh_state <= s2_hit_coh_state;
      s3_new_hit_coh_state <= _GEN_11[_r_T];
      s3_way_en <= s2_way_en;
      s3_banked_store_wmask <= s2_banked_store_wmask;
      s3_store_data_merged_0 <= s2_store_data_merged_0;
      s3_store_data_merged_1 <= s2_store_data_merged_1;
      s3_store_data_merged_2 <= s2_store_data_merged_2;
      s3_store_data_merged_3 <= s2_store_data_merged_3;
      s3_store_data_merged_4 <= s2_store_data_merged_4;
      s3_store_data_merged_5 <= s2_store_data_merged_5;
      s3_store_data_merged_6 <= s2_store_data_merged_6;
      s3_store_data_merged_7 <= s2_store_data_merged_7;
      s3_data_word <= _GEN_12[s2_req_word_idx];
      s3_data_quad_word <= _GEN_13[s2_req_word_idx];
      s3_data_0 <= s2_data_0;
      s3_data_1 <= s2_data_1;
      s3_data_2 <= s2_data_2;
      s3_data_3 <= s2_data_3;
      s3_data_4 <= s2_data_4;
      s3_data_5 <= s2_data_5;
      s3_data_6 <= s2_data_6;
      s3_data_7 <= s2_data_7;
      s3_l2_error <= s2_l2_error;
      s3_idx <= s2_req_vaddr[13:6];
      s3_need_replacement <= s2_need_replacement;
      io_status_dup_0_s3_valid_r <= s2_req_replace;
      io_status_dup_0_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_0_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_1_s3_valid_r <= s2_req_replace;
      io_status_dup_1_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_1_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_2_s3_valid_r <= s2_req_replace;
      io_status_dup_2_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_2_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_3_s3_valid_r <= s2_req_replace;
      io_status_dup_3_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_3_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_4_s3_valid_r <= s2_req_replace;
      io_status_dup_4_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_4_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_5_s3_valid_r <= s2_req_replace;
      io_status_dup_5_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_5_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_6_s3_valid_r <= s2_req_replace;
      io_status_dup_6_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_6_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_7_s3_valid_r <= s2_req_replace;
      io_status_dup_7_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_7_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_8_s3_valid_r <= s2_req_replace;
      io_status_dup_8_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_8_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_9_s3_valid_r <= s2_req_replace;
      io_status_dup_9_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_9_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_10_s3_valid_r <= s2_req_replace;
      io_status_dup_10_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_10_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_11_s3_valid_r <= s2_req_replace;
      io_status_dup_11_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_11_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_12_s3_valid_r <= s2_req_replace;
      io_status_dup_12_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_12_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_13_s3_valid_r <= s2_req_replace;
      io_status_dup_13_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_13_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_14_s3_valid_r <= s2_req_replace;
      io_status_dup_14_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_14_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_15_s3_valid_r <= s2_req_replace;
      io_status_dup_15_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_15_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_16_s3_valid_r <= s2_req_replace;
      io_status_dup_16_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_16_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_17_s3_valid_r <= s2_req_replace;
      io_status_dup_17_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_17_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_18_s3_valid_r <= s2_req_replace;
      io_status_dup_18_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_18_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_19_s3_valid_r <= s2_req_replace;
      io_status_dup_19_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_19_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_20_s3_valid_r <= s2_req_replace;
      io_status_dup_20_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_20_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_21_s3_valid_r <= s2_req_replace;
      io_status_dup_21_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_21_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_22_s3_valid_r <= s2_req_replace;
      io_status_dup_22_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_22_s3_bits_way_en_r <= s2_way_en;
      io_status_dup_23_s3_valid_r <= s2_req_replace;
      io_status_dup_23_s3_bits_set_r <= s2_req_vaddr[13:6];
      io_status_dup_23_s3_bits_way_en_r <= s2_way_en;
    end
    s3_data_error_REG <= s2_may_report_data_error;
    if (s3_data_error_last_REG_1)
      s3_data_error_REG_1 <= _s3_data_error_T;
    if (_GEN_1 & _GEN_2)
      lrsc_addr <= {s3_req_addr[47:6], 6'h0};
    if (do_amoalu) begin
      s3_amo_data_merged_reg_0 <=
        ~s3_amo_data_merged_0_full_wmask & s3_store_data_merged_0
        | s3_amo_data_merged_0_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_1 <=
        ~s3_amo_data_merged_1_full_wmask & s3_store_data_merged_1
        | s3_amo_data_merged_1_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_2 <=
        ~s3_amo_data_merged_2_full_wmask & s3_store_data_merged_2
        | s3_amo_data_merged_2_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_3 <=
        ~s3_amo_data_merged_3_full_wmask & s3_store_data_merged_3
        | s3_amo_data_merged_3_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_4 <=
        ~s3_amo_data_merged_4_full_wmask & s3_store_data_merged_4
        | s3_amo_data_merged_4_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_5 <=
        ~s3_amo_data_merged_5_full_wmask & s3_store_data_merged_5
        | s3_amo_data_merged_5_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_6 <=
        ~s3_amo_data_merged_6_full_wmask & s3_store_data_merged_6
        | s3_amo_data_merged_6_full_wmask & _amoalu_io_out;
      s3_amo_data_merged_reg_7 <=
        ~s3_amo_data_merged_7_full_wmask & s3_store_data_merged_7
        | s3_amo_data_merged_7_full_wmask & _amoalu_io_out;
    end
    if (sms_agt_evict_valid)
      io_sms_agt_evict_req_bits_vaddr_r <=
        {s2_repl_tag[35:2], s2_req_vaddr[13:12], 14'h0};
    io_mainpipe_info_s3_refill_resp_REG <= io_mainpipe_info_s2_valid_0 & s2_fire_to_s3;
    io_error_bits_report_to_beu_REG <= s2_fire;
    io_perf_0_value_REG <= s0_fire;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <=
      3'({1'h0, 2'({1'h0, s0_fire} + {1'h0, s1_valid})}
         + {1'h0, 2'({1'h0, s2_valid} + {1'h0, s3_valid})});
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:208];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hD1; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[8'h0][6];
        s1_need_data = _RANDOM[8'h0][7];
        s1_req_miss = _RANDOM[8'h0][8];
        s1_req_miss_id = _RANDOM[8'h0][12:9];
        s1_req_probe = _RANDOM[8'h0][16];
        s1_req_probe_param = _RANDOM[8'h0][18:17];
        s1_req_probe_need_data = _RANDOM[8'h0][19];
        s1_req_source = _RANDOM[8'h0][23:20];
        s1_req_cmd = _RANDOM[8'h0][28:24];
        s1_req_vaddr = {_RANDOM[8'h0][31:29], _RANDOM[8'h1], _RANDOM[8'h2][14:0]};
        s1_req_addr = {_RANDOM[8'h2][31:15], _RANDOM[8'h3][30:0]};
        s1_req_store_data =
          {_RANDOM[8'h3][31],
           _RANDOM[8'h4],
           _RANDOM[8'h5],
           _RANDOM[8'h6],
           _RANDOM[8'h7],
           _RANDOM[8'h8],
           _RANDOM[8'h9],
           _RANDOM[8'hA],
           _RANDOM[8'hB],
           _RANDOM[8'hC],
           _RANDOM[8'hD],
           _RANDOM[8'hE],
           _RANDOM[8'hF],
           _RANDOM[8'h10],
           _RANDOM[8'h11],
           _RANDOM[8'h12],
           _RANDOM[8'h13][30:0]};
        s1_req_store_mask = {_RANDOM[8'h13][31], _RANDOM[8'h14], _RANDOM[8'h15][30:0]};
        s1_req_word_idx = {_RANDOM[8'h15][31], _RANDOM[8'h16][1:0]};
        s1_req_amo_data =
          {_RANDOM[8'h16][31:2],
           _RANDOM[8'h17],
           _RANDOM[8'h18],
           _RANDOM[8'h19],
           _RANDOM[8'h1A][1:0]};
        s1_req_amo_mask = _RANDOM[8'h1A][17:2];
        s1_req_amo_cmp =
          {_RANDOM[8'h1A][31:18],
           _RANDOM[8'h1B],
           _RANDOM[8'h1C],
           _RANDOM[8'h1D],
           _RANDOM[8'h1E][17:0]};
        s1_req_error = _RANDOM[8'h1E][18];
        s1_req_replace = _RANDOM[8'h1E][19];
        s1_req_pf_source = _RANDOM[8'h1E][26:24];
        s1_req_access = _RANDOM[8'h1E][27];
        s1_req_id = {_RANDOM[8'h1E][31:28], _RANDOM[8'h1F][1:0]};
        s1_banked_rmask = _RANDOM[8'h1F][9:2];
        s1_banked_store_wmask = _RANDOM[8'h1F][17:10];
        s1_need_tag = _RANDOM[8'h1F][18];
        last_REG = _RANDOM[8'h1F][21];
        r_0 = _RANDOM[8'h1F][23:22];
        r_1 = _RANDOM[8'h1F][25:24];
        r_2 = _RANDOM[8'h1F][27:26];
        r_3 = _RANDOM[8'h1F][29:28];
        last_REG_1 = _RANDOM[8'h1F][30];
        r_1_0 = {_RANDOM[8'h1F][31], _RANDOM[8'h20], _RANDOM[8'h21][9:0]};
        r_1_1 = {_RANDOM[8'h21][31:10], _RANDOM[8'h22][20:0]};
        r_1_2 = {_RANDOM[8'h22][31:21], _RANDOM[8'h23]};
        r_1_3 = {_RANDOM[8'h24], _RANDOM[8'h25][10:0]};
        s1_repl_way_en_last_REG = _RANDOM[8'h25][11];
        s1_repl_way_en_r = _RANDOM[8'h25][15:12];
        s2_valid = _RANDOM[8'h25][20];
        s2_req_miss = _RANDOM[8'h25][21];
        s2_req_miss_id = _RANDOM[8'h25][25:22];
        s2_req_probe = _RANDOM[8'h25][29];
        s2_req_probe_param = _RANDOM[8'h25][31:30];
        s2_req_probe_need_data = _RANDOM[8'h26][0];
        s2_req_source = _RANDOM[8'h26][4:1];
        s2_req_cmd = _RANDOM[8'h26][9:5];
        s2_req_vaddr = {_RANDOM[8'h26][31:10], _RANDOM[8'h27][27:0]};
        s2_req_addr = {_RANDOM[8'h27][31:28], _RANDOM[8'h28], _RANDOM[8'h29][11:0]};
        s2_req_store_data =
          {_RANDOM[8'h29][31:12],
           _RANDOM[8'h2A],
           _RANDOM[8'h2B],
           _RANDOM[8'h2C],
           _RANDOM[8'h2D],
           _RANDOM[8'h2E],
           _RANDOM[8'h2F],
           _RANDOM[8'h30],
           _RANDOM[8'h31],
           _RANDOM[8'h32],
           _RANDOM[8'h33],
           _RANDOM[8'h34],
           _RANDOM[8'h35],
           _RANDOM[8'h36],
           _RANDOM[8'h37],
           _RANDOM[8'h38],
           _RANDOM[8'h39][11:0]};
        s2_req_store_mask = {_RANDOM[8'h39][31:12], _RANDOM[8'h3A], _RANDOM[8'h3B][11:0]};
        s2_req_word_idx = _RANDOM[8'h3B][14:12];
        s2_req_amo_data =
          {_RANDOM[8'h3B][31:15],
           _RANDOM[8'h3C],
           _RANDOM[8'h3D],
           _RANDOM[8'h3E],
           _RANDOM[8'h3F][14:0]};
        s2_req_amo_mask = _RANDOM[8'h3F][30:15];
        s2_req_amo_cmp =
          {_RANDOM[8'h3F][31],
           _RANDOM[8'h40],
           _RANDOM[8'h41],
           _RANDOM[8'h42],
           _RANDOM[8'h43][30:0]};
        s2_req_error = _RANDOM[8'h43][31];
        s2_req_replace = _RANDOM[8'h44][0];
        s2_req_pf_source = _RANDOM[8'h44][7:5];
        s2_req_access = _RANDOM[8'h44][8];
        s2_req_id = _RANDOM[8'h44][14:9];
        s2_tag_errors = _RANDOM[8'h44][18:15];
        s2_tag_match = _RANDOM[8'h44][19];
        s2_hit_coh_state = _RANDOM[8'h44][25:24];
        s2_repl_tag = {_RANDOM[8'h44][31:26], _RANDOM[8'h45][29:0]};
        s2_repl_coh_state = _RANDOM[8'h45][31:30];
        s2_need_replacement = _RANDOM[8'h46][3];
        s2_need_eviction = _RANDOM[8'h46][4];
        s2_need_data = _RANDOM[8'h46][5];
        s2_need_tag = _RANDOM[8'h46][6];
        s2_way_en = _RANDOM[8'h46][10:7];
        s2_tag_r = {_RANDOM[8'h46][31:11], _RANDOM[8'h47][14:0]};
        s2_coh_r_state = _RANDOM[8'h47][16:15];
        s2_banked_store_wmask = _RANDOM[8'h47][24:17];
        s2_flag_error = _RANDOM[8'h47][25];
        s2_can_go_to_mq_replay_r = _RANDOM[8'h47][26];
        s2_can_go_to_mq = _RANDOM[8'h47][27];
        last_REG_2 = _RANDOM[8'h47][29];
        r_3_0_raw_data = {_RANDOM[8'h48][31:6], _RANDOM[8'h49], _RANDOM[8'h4A][5:0]};
        r_3_1_raw_data = {_RANDOM[8'h4A][31:15], _RANDOM[8'h4B], _RANDOM[8'h4C][14:0]};
        r_3_2_raw_data = {_RANDOM[8'h4C][31:24], _RANDOM[8'h4D], _RANDOM[8'h4E][23:0]};
        r_3_3_raw_data = {_RANDOM[8'h4F][31:1], _RANDOM[8'h50], _RANDOM[8'h51][0]};
        r_3_4_raw_data = {_RANDOM[8'h51][31:10], _RANDOM[8'h52], _RANDOM[8'h53][9:0]};
        r_3_5_raw_data = {_RANDOM[8'h53][31:19], _RANDOM[8'h54], _RANDOM[8'h55][18:0]};
        r_3_6_raw_data = {_RANDOM[8'h55][31:28], _RANDOM[8'h56], _RANDOM[8'h57][27:0]};
        r_3_7_raw_data = {_RANDOM[8'h58][31:5], _RANDOM[8'h59], _RANDOM[8'h5A][4:0]};
        s3_valid = _RANDOM[8'h5A][6];
        s3_req_miss = _RANDOM[8'h5A][7];
        s3_req_miss_id = _RANDOM[8'h5A][11:8];
        s3_req_probe = _RANDOM[8'h5A][15];
        s3_req_probe_param = _RANDOM[8'h5A][17:16];
        s3_req_probe_need_data = _RANDOM[8'h5A][18];
        s3_req_source = _RANDOM[8'h5A][22:19];
        s3_req_cmd = _RANDOM[8'h5A][27:23];
        s3_req_vaddr = {_RANDOM[8'h5A][31:28], _RANDOM[8'h5B], _RANDOM[8'h5C][13:0]};
        s3_req_addr = {_RANDOM[8'h5C][31:14], _RANDOM[8'h5D][29:0]};
        s3_req_word_idx = {_RANDOM[8'h6F][31:30], _RANDOM[8'h70][0]};
        s3_req_amo_data =
          {_RANDOM[8'h70][31:1],
           _RANDOM[8'h71],
           _RANDOM[8'h72],
           _RANDOM[8'h73],
           _RANDOM[8'h74][0]};
        s3_req_amo_mask = _RANDOM[8'h74][16:1];
        s3_req_amo_cmp =
          {_RANDOM[8'h74][31:17],
           _RANDOM[8'h75],
           _RANDOM[8'h76],
           _RANDOM[8'h77],
           _RANDOM[8'h78][16:0]};
        s3_req_replace = _RANDOM[8'h78][18];
        s3_req_pf_source = _RANDOM[8'h78][25:23];
        s3_req_access = _RANDOM[8'h78][26];
        s3_req_id = {_RANDOM[8'h78][31:27], _RANDOM[8'h79][0]};
        s3_miss_param = _RANDOM[8'h79][2:1];
        s3_tag = {_RANDOM[8'h79][31:4], _RANDOM[8'h7A][7:0]};
        s3_tag_error = _RANDOM[8'h7A][8];
        s3_tag_match = _RANDOM[8'h7A][9];
        s3_coh_state = _RANDOM[8'h7A][12:11];
        s3_hit = _RANDOM[8'h7A][13];
        s3_amo_hit = _RANDOM[8'h7A][14];
        s3_store_hit = _RANDOM[8'h7A][15];
        s3_hit_coh_state = _RANDOM[8'h7A][17:16];
        s3_new_hit_coh_state = _RANDOM[8'h7A][19:18];
        s3_way_en = _RANDOM[8'h7A][23:20];
        s3_banked_store_wmask = _RANDOM[8'h7A][31:24];
        s3_store_data_merged_0 = {_RANDOM[8'h7B], _RANDOM[8'h7C]};
        s3_store_data_merged_1 = {_RANDOM[8'h7D], _RANDOM[8'h7E]};
        s3_store_data_merged_2 = {_RANDOM[8'h7F], _RANDOM[8'h80]};
        s3_store_data_merged_3 = {_RANDOM[8'h81], _RANDOM[8'h82]};
        s3_store_data_merged_4 = {_RANDOM[8'h83], _RANDOM[8'h84]};
        s3_store_data_merged_5 = {_RANDOM[8'h85], _RANDOM[8'h86]};
        s3_store_data_merged_6 = {_RANDOM[8'h87], _RANDOM[8'h88]};
        s3_store_data_merged_7 = {_RANDOM[8'h89], _RANDOM[8'h8A]};
        s3_data_word = {_RANDOM[8'h8B], _RANDOM[8'h8C]};
        s3_data_quad_word =
          {_RANDOM[8'h8D], _RANDOM[8'h8E], _RANDOM[8'h8F], _RANDOM[8'h90]};
        s3_data_0 = {_RANDOM[8'h91], _RANDOM[8'h92]};
        s3_data_1 = {_RANDOM[8'h93], _RANDOM[8'h94]};
        s3_data_2 = {_RANDOM[8'h95], _RANDOM[8'h96]};
        s3_data_3 = {_RANDOM[8'h97], _RANDOM[8'h98]};
        s3_data_4 = {_RANDOM[8'h99], _RANDOM[8'h9A]};
        s3_data_5 = {_RANDOM[8'h9B], _RANDOM[8'h9C]};
        s3_data_6 = {_RANDOM[8'h9D], _RANDOM[8'h9E]};
        s3_data_7 = {_RANDOM[8'h9F], _RANDOM[8'hA0]};
        s3_l2_error = _RANDOM[8'hA1][0];
        s3_idx = _RANDOM[8'hA1][8:1];
        s3_data_error_last_REG = _RANDOM[8'hA1][9];
        s3_data_error_last_REG_1 = _RANDOM[8'hA1][10];
        s3_data_error_REG = _RANDOM[8'hA1][11];
        s3_data_error_REG_1 = _RANDOM[8'hA1][12];
        s3_error_r = _RANDOM[8'hA1][13];
        s3_need_replacement = _RANDOM[8'hA1][14];
        lrsc_count = _RANDOM[8'hA3][20:15];
        lrsc_addr = {_RANDOM[8'hA3][31:21], _RANDOM[8'hA4], _RANDOM[8'hA5][4:0]};
        s3_s_amoalu = _RANDOM[8'hA5][5];
        io_block_lr_last_REG = _RANDOM[8'hA5][6];
        s3_amo_data_merged_reg_0 =
          {_RANDOM[8'hA5][31:7], _RANDOM[8'hA6], _RANDOM[8'hA7][6:0]};
        s3_amo_data_merged_reg_1 =
          {_RANDOM[8'hA7][31:7], _RANDOM[8'hA8], _RANDOM[8'hA9][6:0]};
        s3_amo_data_merged_reg_2 =
          {_RANDOM[8'hA9][31:7], _RANDOM[8'hAA], _RANDOM[8'hAB][6:0]};
        s3_amo_data_merged_reg_3 =
          {_RANDOM[8'hAB][31:7], _RANDOM[8'hAC], _RANDOM[8'hAD][6:0]};
        s3_amo_data_merged_reg_4 =
          {_RANDOM[8'hAD][31:7], _RANDOM[8'hAE], _RANDOM[8'hAF][6:0]};
        s3_amo_data_merged_reg_5 =
          {_RANDOM[8'hAF][31:7], _RANDOM[8'hB0], _RANDOM[8'hB1][6:0]};
        s3_amo_data_merged_reg_6 =
          {_RANDOM[8'hB1][31:7], _RANDOM[8'hB2], _RANDOM[8'hB3][6:0]};
        s3_amo_data_merged_reg_7 =
          {_RANDOM[8'hB3][31:7], _RANDOM[8'hB4], _RANDOM[8'hB5][6:0]};
        io_replace_access_valid_last_REG = _RANDOM[8'hB5][10];
        io_sms_agt_evict_req_valid_last_REG = _RANDOM[8'hB5][12];
        io_sms_agt_evict_req_bits_vaddr_r = {_RANDOM[8'hB5][31:13], _RANDOM[8'hB6][30:0]};
        io_status_dup_0_s1_bits_set_r = {_RANDOM[8'hB6][31], _RANDOM[8'hB7][6:0]};
        io_status_dup_0_s2_valid_r = _RANDOM[8'hB7][7];
        io_status_dup_0_s2_bits_set_r = _RANDOM[8'hB7][15:8];
        io_status_dup_0_s2_bits_way_en_r = _RANDOM[8'hB7][19:16];
        io_status_dup_0_s3_valid_r = _RANDOM[8'hB7][20];
        io_status_dup_0_s3_bits_set_r = _RANDOM[8'hB7][28:21];
        io_status_dup_0_s3_bits_way_en_r = {_RANDOM[8'hB7][31:29], _RANDOM[8'hB8][0]};
        io_status_dup_1_s1_bits_set_r = _RANDOM[8'hB8][8:1];
        io_status_dup_1_s2_valid_r = _RANDOM[8'hB8][9];
        io_status_dup_1_s2_bits_set_r = _RANDOM[8'hB8][17:10];
        io_status_dup_1_s2_bits_way_en_r = _RANDOM[8'hB8][21:18];
        io_status_dup_1_s3_valid_r = _RANDOM[8'hB8][22];
        io_status_dup_1_s3_bits_set_r = _RANDOM[8'hB8][30:23];
        io_status_dup_1_s3_bits_way_en_r = {_RANDOM[8'hB8][31], _RANDOM[8'hB9][2:0]};
        io_status_dup_2_s1_bits_set_r = _RANDOM[8'hB9][10:3];
        io_status_dup_2_s2_valid_r = _RANDOM[8'hB9][11];
        io_status_dup_2_s2_bits_set_r = _RANDOM[8'hB9][19:12];
        io_status_dup_2_s2_bits_way_en_r = _RANDOM[8'hB9][23:20];
        io_status_dup_2_s3_valid_r = _RANDOM[8'hB9][24];
        io_status_dup_2_s3_bits_set_r = {_RANDOM[8'hB9][31:25], _RANDOM[8'hBA][0]};
        io_status_dup_2_s3_bits_way_en_r = _RANDOM[8'hBA][4:1];
        io_status_dup_3_s1_bits_set_r = _RANDOM[8'hBA][12:5];
        io_status_dup_3_s2_valid_r = _RANDOM[8'hBA][13];
        io_status_dup_3_s2_bits_set_r = _RANDOM[8'hBA][21:14];
        io_status_dup_3_s2_bits_way_en_r = _RANDOM[8'hBA][25:22];
        io_status_dup_3_s3_valid_r = _RANDOM[8'hBA][26];
        io_status_dup_3_s3_bits_set_r = {_RANDOM[8'hBA][31:27], _RANDOM[8'hBB][2:0]};
        io_status_dup_3_s3_bits_way_en_r = _RANDOM[8'hBB][6:3];
        io_status_dup_4_s1_bits_set_r = _RANDOM[8'hBB][14:7];
        io_status_dup_4_s2_valid_r = _RANDOM[8'hBB][15];
        io_status_dup_4_s2_bits_set_r = _RANDOM[8'hBB][23:16];
        io_status_dup_4_s2_bits_way_en_r = _RANDOM[8'hBB][27:24];
        io_status_dup_4_s3_valid_r = _RANDOM[8'hBB][28];
        io_status_dup_4_s3_bits_set_r = {_RANDOM[8'hBB][31:29], _RANDOM[8'hBC][4:0]};
        io_status_dup_4_s3_bits_way_en_r = _RANDOM[8'hBC][8:5];
        io_status_dup_5_s1_bits_set_r = _RANDOM[8'hBC][16:9];
        io_status_dup_5_s2_valid_r = _RANDOM[8'hBC][17];
        io_status_dup_5_s2_bits_set_r = _RANDOM[8'hBC][25:18];
        io_status_dup_5_s2_bits_way_en_r = _RANDOM[8'hBC][29:26];
        io_status_dup_5_s3_valid_r = _RANDOM[8'hBC][30];
        io_status_dup_5_s3_bits_set_r = {_RANDOM[8'hBC][31], _RANDOM[8'hBD][6:0]};
        io_status_dup_5_s3_bits_way_en_r = _RANDOM[8'hBD][10:7];
        io_status_dup_6_s1_bits_set_r = _RANDOM[8'hBD][18:11];
        io_status_dup_6_s2_valid_r = _RANDOM[8'hBD][19];
        io_status_dup_6_s2_bits_set_r = _RANDOM[8'hBD][27:20];
        io_status_dup_6_s2_bits_way_en_r = _RANDOM[8'hBD][31:28];
        io_status_dup_6_s3_valid_r = _RANDOM[8'hBE][0];
        io_status_dup_6_s3_bits_set_r = _RANDOM[8'hBE][8:1];
        io_status_dup_6_s3_bits_way_en_r = _RANDOM[8'hBE][12:9];
        io_status_dup_7_s1_bits_set_r = _RANDOM[8'hBE][20:13];
        io_status_dup_7_s2_valid_r = _RANDOM[8'hBE][21];
        io_status_dup_7_s2_bits_set_r = _RANDOM[8'hBE][29:22];
        io_status_dup_7_s2_bits_way_en_r = {_RANDOM[8'hBE][31:30], _RANDOM[8'hBF][1:0]};
        io_status_dup_7_s3_valid_r = _RANDOM[8'hBF][2];
        io_status_dup_7_s3_bits_set_r = _RANDOM[8'hBF][10:3];
        io_status_dup_7_s3_bits_way_en_r = _RANDOM[8'hBF][14:11];
        io_status_dup_8_s1_bits_set_r = _RANDOM[8'hBF][22:15];
        io_status_dup_8_s2_valid_r = _RANDOM[8'hBF][23];
        io_status_dup_8_s2_bits_set_r = _RANDOM[8'hBF][31:24];
        io_status_dup_8_s2_bits_way_en_r = _RANDOM[8'hC0][3:0];
        io_status_dup_8_s3_valid_r = _RANDOM[8'hC0][4];
        io_status_dup_8_s3_bits_set_r = _RANDOM[8'hC0][12:5];
        io_status_dup_8_s3_bits_way_en_r = _RANDOM[8'hC0][16:13];
        io_status_dup_9_s1_bits_set_r = _RANDOM[8'hC0][24:17];
        io_status_dup_9_s2_valid_r = _RANDOM[8'hC0][25];
        io_status_dup_9_s2_bits_set_r = {_RANDOM[8'hC0][31:26], _RANDOM[8'hC1][1:0]};
        io_status_dup_9_s2_bits_way_en_r = _RANDOM[8'hC1][5:2];
        io_status_dup_9_s3_valid_r = _RANDOM[8'hC1][6];
        io_status_dup_9_s3_bits_set_r = _RANDOM[8'hC1][14:7];
        io_status_dup_9_s3_bits_way_en_r = _RANDOM[8'hC1][18:15];
        io_status_dup_10_s1_bits_set_r = _RANDOM[8'hC1][26:19];
        io_status_dup_10_s2_valid_r = _RANDOM[8'hC1][27];
        io_status_dup_10_s2_bits_set_r = {_RANDOM[8'hC1][31:28], _RANDOM[8'hC2][3:0]};
        io_status_dup_10_s2_bits_way_en_r = _RANDOM[8'hC2][7:4];
        io_status_dup_10_s3_valid_r = _RANDOM[8'hC2][8];
        io_status_dup_10_s3_bits_set_r = _RANDOM[8'hC2][16:9];
        io_status_dup_10_s3_bits_way_en_r = _RANDOM[8'hC2][20:17];
        io_status_dup_11_s1_bits_set_r = _RANDOM[8'hC2][28:21];
        io_status_dup_11_s2_valid_r = _RANDOM[8'hC2][29];
        io_status_dup_11_s2_bits_set_r = {_RANDOM[8'hC2][31:30], _RANDOM[8'hC3][5:0]};
        io_status_dup_11_s2_bits_way_en_r = _RANDOM[8'hC3][9:6];
        io_status_dup_11_s3_valid_r = _RANDOM[8'hC3][10];
        io_status_dup_11_s3_bits_set_r = _RANDOM[8'hC3][18:11];
        io_status_dup_11_s3_bits_way_en_r = _RANDOM[8'hC3][22:19];
        io_status_dup_12_s1_bits_set_r = _RANDOM[8'hC3][30:23];
        io_status_dup_12_s2_valid_r = _RANDOM[8'hC3][31];
        io_status_dup_12_s2_bits_set_r = _RANDOM[8'hC4][7:0];
        io_status_dup_12_s2_bits_way_en_r = _RANDOM[8'hC4][11:8];
        io_status_dup_12_s3_valid_r = _RANDOM[8'hC4][12];
        io_status_dup_12_s3_bits_set_r = _RANDOM[8'hC4][20:13];
        io_status_dup_12_s3_bits_way_en_r = _RANDOM[8'hC4][24:21];
        io_status_dup_13_s1_bits_set_r = {_RANDOM[8'hC4][31:25], _RANDOM[8'hC5][0]};
        io_status_dup_13_s2_valid_r = _RANDOM[8'hC5][1];
        io_status_dup_13_s2_bits_set_r = _RANDOM[8'hC5][9:2];
        io_status_dup_13_s2_bits_way_en_r = _RANDOM[8'hC5][13:10];
        io_status_dup_13_s3_valid_r = _RANDOM[8'hC5][14];
        io_status_dup_13_s3_bits_set_r = _RANDOM[8'hC5][22:15];
        io_status_dup_13_s3_bits_way_en_r = _RANDOM[8'hC5][26:23];
        io_status_dup_14_s1_bits_set_r = {_RANDOM[8'hC5][31:27], _RANDOM[8'hC6][2:0]};
        io_status_dup_14_s2_valid_r = _RANDOM[8'hC6][3];
        io_status_dup_14_s2_bits_set_r = _RANDOM[8'hC6][11:4];
        io_status_dup_14_s2_bits_way_en_r = _RANDOM[8'hC6][15:12];
        io_status_dup_14_s3_valid_r = _RANDOM[8'hC6][16];
        io_status_dup_14_s3_bits_set_r = _RANDOM[8'hC6][24:17];
        io_status_dup_14_s3_bits_way_en_r = _RANDOM[8'hC6][28:25];
        io_status_dup_15_s1_bits_set_r = {_RANDOM[8'hC6][31:29], _RANDOM[8'hC7][4:0]};
        io_status_dup_15_s2_valid_r = _RANDOM[8'hC7][5];
        io_status_dup_15_s2_bits_set_r = _RANDOM[8'hC7][13:6];
        io_status_dup_15_s2_bits_way_en_r = _RANDOM[8'hC7][17:14];
        io_status_dup_15_s3_valid_r = _RANDOM[8'hC7][18];
        io_status_dup_15_s3_bits_set_r = _RANDOM[8'hC7][26:19];
        io_status_dup_15_s3_bits_way_en_r = _RANDOM[8'hC7][30:27];
        io_status_dup_16_s1_bits_set_r = {_RANDOM[8'hC7][31], _RANDOM[8'hC8][6:0]};
        io_status_dup_16_s2_valid_r = _RANDOM[8'hC8][7];
        io_status_dup_16_s2_bits_set_r = _RANDOM[8'hC8][15:8];
        io_status_dup_16_s2_bits_way_en_r = _RANDOM[8'hC8][19:16];
        io_status_dup_16_s3_valid_r = _RANDOM[8'hC8][20];
        io_status_dup_16_s3_bits_set_r = _RANDOM[8'hC8][28:21];
        io_status_dup_16_s3_bits_way_en_r = {_RANDOM[8'hC8][31:29], _RANDOM[8'hC9][0]};
        io_status_dup_17_s1_bits_set_r = _RANDOM[8'hC9][8:1];
        io_status_dup_17_s2_valid_r = _RANDOM[8'hC9][9];
        io_status_dup_17_s2_bits_set_r = _RANDOM[8'hC9][17:10];
        io_status_dup_17_s2_bits_way_en_r = _RANDOM[8'hC9][21:18];
        io_status_dup_17_s3_valid_r = _RANDOM[8'hC9][22];
        io_status_dup_17_s3_bits_set_r = _RANDOM[8'hC9][30:23];
        io_status_dup_17_s3_bits_way_en_r = {_RANDOM[8'hC9][31], _RANDOM[8'hCA][2:0]};
        io_status_dup_18_s1_bits_set_r = _RANDOM[8'hCA][10:3];
        io_status_dup_18_s2_valid_r = _RANDOM[8'hCA][11];
        io_status_dup_18_s2_bits_set_r = _RANDOM[8'hCA][19:12];
        io_status_dup_18_s2_bits_way_en_r = _RANDOM[8'hCA][23:20];
        io_status_dup_18_s3_valid_r = _RANDOM[8'hCA][24];
        io_status_dup_18_s3_bits_set_r = {_RANDOM[8'hCA][31:25], _RANDOM[8'hCB][0]};
        io_status_dup_18_s3_bits_way_en_r = _RANDOM[8'hCB][4:1];
        io_status_dup_19_s1_bits_set_r = _RANDOM[8'hCB][12:5];
        io_status_dup_19_s2_valid_r = _RANDOM[8'hCB][13];
        io_status_dup_19_s2_bits_set_r = _RANDOM[8'hCB][21:14];
        io_status_dup_19_s2_bits_way_en_r = _RANDOM[8'hCB][25:22];
        io_status_dup_19_s3_valid_r = _RANDOM[8'hCB][26];
        io_status_dup_19_s3_bits_set_r = {_RANDOM[8'hCB][31:27], _RANDOM[8'hCC][2:0]};
        io_status_dup_19_s3_bits_way_en_r = _RANDOM[8'hCC][6:3];
        io_status_dup_20_s1_bits_set_r = _RANDOM[8'hCC][14:7];
        io_status_dup_20_s2_valid_r = _RANDOM[8'hCC][15];
        io_status_dup_20_s2_bits_set_r = _RANDOM[8'hCC][23:16];
        io_status_dup_20_s2_bits_way_en_r = _RANDOM[8'hCC][27:24];
        io_status_dup_20_s3_valid_r = _RANDOM[8'hCC][28];
        io_status_dup_20_s3_bits_set_r = {_RANDOM[8'hCC][31:29], _RANDOM[8'hCD][4:0]};
        io_status_dup_20_s3_bits_way_en_r = _RANDOM[8'hCD][8:5];
        io_status_dup_21_s1_bits_set_r = _RANDOM[8'hCD][16:9];
        io_status_dup_21_s2_valid_r = _RANDOM[8'hCD][17];
        io_status_dup_21_s2_bits_set_r = _RANDOM[8'hCD][25:18];
        io_status_dup_21_s2_bits_way_en_r = _RANDOM[8'hCD][29:26];
        io_status_dup_21_s3_valid_r = _RANDOM[8'hCD][30];
        io_status_dup_21_s3_bits_set_r = {_RANDOM[8'hCD][31], _RANDOM[8'hCE][6:0]};
        io_status_dup_21_s3_bits_way_en_r = _RANDOM[8'hCE][10:7];
        io_status_dup_22_s1_bits_set_r = _RANDOM[8'hCE][18:11];
        io_status_dup_22_s2_valid_r = _RANDOM[8'hCE][19];
        io_status_dup_22_s2_bits_set_r = _RANDOM[8'hCE][27:20];
        io_status_dup_22_s2_bits_way_en_r = _RANDOM[8'hCE][31:28];
        io_status_dup_22_s3_valid_r = _RANDOM[8'hCF][0];
        io_status_dup_22_s3_bits_set_r = _RANDOM[8'hCF][8:1];
        io_status_dup_22_s3_bits_way_en_r = _RANDOM[8'hCF][12:9];
        io_status_dup_23_s1_bits_set_r = _RANDOM[8'hCF][20:13];
        io_status_dup_23_s2_valid_r = _RANDOM[8'hCF][21];
        io_status_dup_23_s2_bits_set_r = _RANDOM[8'hCF][29:22];
        io_status_dup_23_s2_bits_way_en_r = {_RANDOM[8'hCF][31:30], _RANDOM[8'hD0][1:0]};
        io_status_dup_23_s3_valid_r = _RANDOM[8'hD0][2];
        io_status_dup_23_s3_bits_set_r = _RANDOM[8'hD0][10:3];
        io_status_dup_23_s3_bits_way_en_r = _RANDOM[8'hD0][14:11];
        io_mainpipe_info_s3_refill_resp_REG = _RANDOM[8'hD0][15];
        io_error_valid_last_REG = _RANDOM[8'hD0][16];
        io_error_bits_report_to_beu_REG = _RANDOM[8'hD0][17];
        io_perf_0_value_REG = _RANDOM[8'hD0][18];
        io_perf_0_value_REG_1 = _RANDOM[8'hD0][19];
        io_perf_1_value_REG = _RANDOM[8'hD0][22:20];
        io_perf_1_value_REG_1 = _RANDOM[8'hD0][25:23];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        s1_valid = 1'h0;
        last_REG = 1'h0;
        last_REG_1 = 1'h0;
        s1_repl_way_en_last_REG = 1'h0;
        s2_valid = 1'h0;
        s2_can_go_to_mq_replay_r = 1'h0;
        last_REG_2 = 1'h0;
        s3_valid = 1'h0;
        s3_data_error_last_REG = 1'h0;
        s3_data_error_last_REG_1 = 1'h0;
        s3_error_r = 1'h0;
        lrsc_count = 6'h0;
        s3_s_amoalu = 1'h0;
        io_block_lr_last_REG = 1'h0;
        io_replace_access_valid_last_REG = 1'h0;
        io_sms_agt_evict_req_valid_last_REG = 1'h0;
        io_error_valid_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter4_MainPipeReq main_pipe_req_arb (
    .io_in_0_ready                (io_probe_req_ready),
    .io_in_0_valid                (io_probe_req_valid),
    .io_in_0_bits_probe_param     (io_probe_req_bits_probe_param),
    .io_in_0_bits_probe_need_data (io_probe_req_bits_probe_need_data),
    .io_in_0_bits_vaddr           (io_probe_req_bits_vaddr),
    .io_in_0_bits_addr            (io_probe_req_bits_addr),
    .io_in_0_bits_id              (io_probe_req_bits_id),
    .io_in_1_ready                (io_refill_req_ready),
    .io_in_1_valid                (io_refill_req_valid),
    .io_in_1_bits_miss            (io_refill_req_bits_miss),
    .io_in_1_bits_miss_id         (io_refill_req_bits_miss_id),
    .io_in_1_bits_source          (io_refill_req_bits_source),
    .io_in_1_bits_cmd             (io_refill_req_bits_cmd),
    .io_in_1_bits_vaddr           (io_refill_req_bits_vaddr),
    .io_in_1_bits_addr            (io_refill_req_bits_addr),
    .io_in_1_bits_word_idx        (io_refill_req_bits_word_idx),
    .io_in_1_bits_amo_data        (io_refill_req_bits_amo_data),
    .io_in_1_bits_amo_mask        (io_refill_req_bits_amo_mask),
    .io_in_1_bits_pf_source       (io_refill_req_bits_pf_source),
    .io_in_1_bits_access          (io_refill_req_bits_access),
    .io_in_1_bits_id              (io_refill_req_bits_id),
    .io_in_2_valid                (io_store_req_valid),
    .io_in_2_bits_vaddr           (io_store_req_bits_vaddr),
    .io_in_2_bits_addr            (io_store_req_bits_addr),
    .io_in_2_bits_store_data      (io_store_req_bits_data),
    .io_in_2_bits_store_mask      (io_store_req_bits_mask),
    .io_in_2_bits_id              (io_store_req_bits_id),
    .io_in_3_ready                (io_atomic_req_ready),
    .io_in_3_valid                (io_atomic_req_valid),
    .io_in_3_bits_cmd             (io_atomic_req_bits_cmd),
    .io_in_3_bits_vaddr           (io_atomic_req_bits_vaddr),
    .io_in_3_bits_addr            (io_atomic_req_bits_addr),
    .io_in_3_bits_word_idx        (io_atomic_req_bits_word_idx),
    .io_in_3_bits_amo_data        (io_atomic_req_bits_amo_data),
    .io_in_3_bits_amo_mask        (io_atomic_req_bits_amo_mask),
    .io_in_3_bits_amo_cmp         (io_atomic_req_bits_amo_cmp),
    .io_out_ready                 (req_ready),
    .io_out_valid                 (_main_pipe_req_arb_io_out_valid),
    .io_out_bits_miss             (_main_pipe_req_arb_io_out_bits_miss),
    .io_out_bits_miss_id          (_main_pipe_req_arb_io_out_bits_miss_id),
    .io_out_bits_probe            (_main_pipe_req_arb_io_out_bits_probe),
    .io_out_bits_probe_param      (_main_pipe_req_arb_io_out_bits_probe_param),
    .io_out_bits_probe_need_data  (_main_pipe_req_arb_io_out_bits_probe_need_data),
    .io_out_bits_source           (_main_pipe_req_arb_io_out_bits_source),
    .io_out_bits_cmd              (_main_pipe_req_arb_io_out_bits_cmd),
    .io_out_bits_vaddr            (_main_pipe_req_arb_io_out_bits_vaddr),
    .io_out_bits_addr             (_main_pipe_req_arb_io_out_bits_addr),
    .io_out_bits_store_data       (_main_pipe_req_arb_io_out_bits_store_data),
    .io_out_bits_store_mask       (_main_pipe_req_arb_io_out_bits_store_mask),
    .io_out_bits_word_idx         (_main_pipe_req_arb_io_out_bits_word_idx),
    .io_out_bits_amo_data         (_main_pipe_req_arb_io_out_bits_amo_data),
    .io_out_bits_amo_mask         (_main_pipe_req_arb_io_out_bits_amo_mask),
    .io_out_bits_amo_cmp          (_main_pipe_req_arb_io_out_bits_amo_cmp),
    .io_out_bits_pf_source        (_main_pipe_req_arb_io_out_bits_pf_source),
    .io_out_bits_access           (_main_pipe_req_arb_io_out_bits_access),
    .io_out_bits_id               (_main_pipe_req_arb_io_out_bits_id)
  );
  AMOALU amoalu (
    .io_mask (s3_req_amo_mask[7:0]),
    .io_cmd  (s3_req_cmd),
    .io_lhs  (s3_data_word),
    .io_rhs  (s3_req_amo_data[63:0]),
    .io_out  (_amoalu_io_out)
  );
  assign io_miss_req_valid = io_miss_req_valid_0;
  assign io_miss_req_bits_source = s2_req_source;
  assign io_miss_req_bits_cmd = s2_req_cmd;
  assign io_miss_req_bits_addr = s2_req_addr;
  assign io_miss_req_bits_vaddr = s2_req_vaddr;
  assign io_miss_req_bits_full_overwrite =
    _io_store_replay_resp_valid_T_2 & (&s2_req_store_mask);
  assign io_miss_req_bits_word_idx = s2_req_word_idx;
  assign io_miss_req_bits_amo_data = s2_req_amo_data;
  assign io_miss_req_bits_amo_mask = s2_req_amo_mask;
  assign io_miss_req_bits_req_coh_state = s2_hit_coh_state;
  assign io_miss_req_bits_id = s2_req_id;
  assign io_miss_req_bits_store_data = s2_req_store_data;
  assign io_miss_req_bits_store_mask = s2_req_store_mask;
  assign io_wbq_conflict_check_valid = io_miss_req_valid_0;
  assign io_wbq_conflict_check_bits = s2_req_addr;
  assign io_store_req_ready =
    io_tag_read_ready & s1_ready
    & ~(s1_s0_set_conflict_store | s2_s0_set_conlict_store | s3_s0_set_conflict_store)
    & ~io_probe_req_valid & ~io_refill_req_valid & ~io_atomic_req_valid;
  assign io_store_replay_resp_valid =
    io_miss_req_valid_0 & replay & _io_store_replay_resp_valid_T_2;
  assign io_store_replay_resp_bits_id = s2_req_id;
  assign io_store_hit_resp_valid =
    s3_valid & (s3_store_can_go | s3_miss_can_go & _io_error_bits_opType_store_T);
  assign io_store_hit_resp_bits_id = s3_req_id;
  assign io_atomic_resp_valid =
    atomic_replay_resp_valid | s3_valid
    & (s3_amo_can_go | s3_miss_can_go & _io_error_bits_opType_atom_T);
  assign io_atomic_resp_bits_source =
    atomic_replay_resp_valid ? s2_req_source : s3_req_source;
  assign io_atomic_resp_bits_data =
    atomic_replay_resp_valid ? 128'h0 : s3_sc ? {127'h0, s3_sc_fail} : s3_data_quad_word;
  assign io_atomic_resp_bits_miss = atomic_replay_resp_valid;
  assign io_atomic_resp_bits_miss_id = atomic_replay_resp_valid ? 4'h0 : s3_req_miss_id;
  assign io_atomic_resp_bits_replay = atomic_replay_resp_valid;
  assign io_atomic_resp_bits_error = ~atomic_replay_resp_valid & s3_error;
  assign io_atomic_resp_bits_ack_miss_queue = ~atomic_replay_resp_valid & s3_req_miss;
  assign io_mainpipe_info_s2_valid = io_mainpipe_info_s2_valid_0;
  assign io_mainpipe_info_s2_miss_id = s2_req_miss_id;
  assign io_mainpipe_info_s2_replay_to_mq = io_mainpipe_info_s2_replay_to_mq_0;
  assign io_mainpipe_info_s3_valid = s3_valid;
  assign io_mainpipe_info_s3_miss_id = s3_req_miss_id;
  assign io_mainpipe_info_s3_refill_resp = io_mainpipe_info_s3_refill_resp_REG;
  assign io_wb_valid =
    s3_valid
    & (s3_req_replace & ~s3_replace_nothing | s3_req_probe | s3_req_miss
       & (s3_s_amoalu | ~amo_wait_amoalu))
    & (s3_req_miss & s3_need_replacement & (|s3_coh_state) | s3_req_probe
       | s3_req_replace);
  assign io_wb_bits_param =
    s3_req_probe
      ? (_GEN
           ? 3'h3
           : _r_T_108
               ? 3'h4
               : _r_T_104
                   ? 3'h5
                   : _r_T_100 | _r_T_96
                       ? 3'h0
                       : _r_T_92
                           ? 3'h4
                           : _r_T_59 == 4'h4
                               ? 3'h5
                               : _r_T_59 == 4'hB | _r_T_59 == 4'hA
                                   ? 3'h1
                                   : _r_T_59 == 4'h9
                                       ? 3'h2
                                       : _r_T_59 == 4'h8 ? 3'h5 : 3'h0)
      : (&s3_coh_state) | s3_coh_state == 2'h2
          ? 3'h1
          : s3_coh_state == 2'h1 ? 3'h2 : s3_coh_state == 2'h0 ? 3'h5 : 3'h0;
  assign io_wb_bits_voluntary = s3_req_miss | s3_req_replace;
  assign io_wb_bits_hasData =
    (s3_tag_match & s3_req_probe & s3_req_probe_need_data | (&s3_coh_state))
    & ~s3_tag_error;
  assign io_wb_bits_corrupt = io_wb_bits_corrupt_0;
  assign io_wb_bits_addr =
    {s3_tag_error ? s3_req_addr[47:6] : {s3_tag, s3_req_vaddr[11:6]}, 6'h0};
  assign io_wb_bits_data =
    {s3_data_7,
     s3_data_6,
     s3_data_5,
     s3_data_4,
     s3_data_3,
     s3_data_2,
     s3_data_1,
     s3_data_0};
  assign io_data_readline_valid = s1_valid & s1_need_data;
  assign io_data_readline_bits_way_en = s1_way_en;
  assign io_data_readline_bits_addr = s1_req_vaddr[47:0];
  assign io_data_readline_bits_rmask = s1_banked_rmask;
  assign io_data_write_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_bits_wmask =
    s3_req_miss
      ? 8'hFF
      : s3_store_hit
          ? s3_banked_store_wmask
          : s3_can_do_amo_write
              ? (_banked_wmask_T
                   ? {{2{&(s3_req_word_idx[2:1])}},
                      {2{s3_req_word_idx[2:1] == 2'h2}},
                      {2{s3_req_word_idx[2:1] == 2'h1}},
                      {2{s3_req_word_idx[2:1] == 2'h0}}}
                   : 8'h1 << s3_req_word_idx)
              : 8'h0;
  assign io_data_write_bits_data_0 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_0
      : s3_sc
          ? ~_GEN_3 & s3_store_data_merged_0 | _GEN_3 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_0_full_wmask & s3_store_data_merged_0
                | s3_cas_data_merged_0_full_wmask & s3_req_amo_data[63:0]
              : s3_store_data_merged_0;
  assign io_data_write_bits_data_1 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_1
      : s3_sc
          ? ~_GEN_4 & s3_store_data_merged_1 | _GEN_4 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_1_full_wmask & s3_store_data_merged_1
                | s3_cas_data_merged_1_full_wmask
                & (h_select_1 ? s3_req_amo_data[127:64] : s3_req_amo_data[63:0])
              : s3_store_data_merged_1;
  assign io_data_write_bits_data_2 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_2
      : s3_sc
          ? ~_GEN_5 & s3_store_data_merged_2 | _GEN_5 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_2_full_wmask & s3_store_data_merged_2
                | s3_cas_data_merged_2_full_wmask & s3_req_amo_data[63:0]
              : s3_store_data_merged_2;
  assign io_data_write_bits_data_3 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_3
      : s3_sc
          ? ~_GEN_6 & s3_store_data_merged_3 | _GEN_6 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_3_full_wmask & s3_store_data_merged_3
                | s3_cas_data_merged_3_full_wmask
                & (h_select_3 ? s3_req_amo_data[127:64] : s3_req_amo_data[63:0])
              : s3_store_data_merged_3;
  assign io_data_write_bits_data_4 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_4
      : s3_sc
          ? ~_GEN_7 & s3_store_data_merged_4 | _GEN_7 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_4_full_wmask & s3_store_data_merged_4
                | s3_cas_data_merged_4_full_wmask & s3_req_amo_data[63:0]
              : s3_store_data_merged_4;
  assign io_data_write_bits_data_5 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_5
      : s3_sc
          ? ~_GEN_8 & s3_store_data_merged_5 | _GEN_8 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_5_full_wmask & s3_store_data_merged_5
                | s3_cas_data_merged_5_full_wmask
                & (h_select_5 ? s3_req_amo_data[127:64] : s3_req_amo_data[63:0])
              : s3_store_data_merged_5;
  assign io_data_write_bits_data_6 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_6
      : s3_sc
          ? ~_GEN_9 & s3_store_data_merged_6 | _GEN_9 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_6_full_wmask & s3_store_data_merged_6
                | s3_cas_data_merged_6_full_wmask & s3_req_amo_data[63:0]
              : s3_store_data_merged_6;
  assign io_data_write_bits_data_7 =
    amo_wait_amoalu
      ? s3_amo_data_merged_reg_7
      : s3_sc
          ? ~_GEN_10 & s3_store_data_merged_7 | _GEN_10 & s3_req_amo_data[63:0]
          : s3_cas
              ? ~s3_cas_data_merged_7_full_wmask & s3_store_data_merged_7
                | s3_cas_data_merged_7_full_wmask
                & (h_select_7 ? s3_req_amo_data[127:64] : s3_req_amo_data[63:0])
              : s3_store_data_merged_7;
  assign io_data_write_dup_0_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_0_bits_way_en = s3_way_en;
  assign io_data_write_dup_0_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_1_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_1_bits_way_en = s3_way_en;
  assign io_data_write_dup_1_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_2_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_2_bits_way_en = s3_way_en;
  assign io_data_write_dup_2_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_3_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_3_bits_way_en = s3_way_en;
  assign io_data_write_dup_3_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_4_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_4_bits_way_en = s3_way_en;
  assign io_data_write_dup_4_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_5_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_5_bits_way_en = s3_way_en;
  assign io_data_write_dup_5_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_6_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_6_bits_way_en = s3_way_en;
  assign io_data_write_dup_6_bits_addr = s3_req_vaddr[47:0];
  assign io_data_write_dup_7_valid = _io_data_write_valid_T & update_data;
  assign io_data_write_dup_7_bits_way_en = s3_way_en;
  assign io_data_write_dup_7_bits_addr = s3_req_vaddr[47:0];
  assign io_meta_read_valid = _main_pipe_req_arb_io_out_valid & ~set_conflict;
  assign io_meta_read_bits_idx = _main_pipe_req_arb_io_out_bits_vaddr[13:6];
  assign io_meta_write_valid = io_meta_write_valid_0;
  assign io_meta_write_bits_idx = s3_idx;
  assign io_meta_write_bits_way_en = s3_way_en;
  assign io_meta_write_bits_meta_coh_state =
    s3_req_miss
      ? (_GEN_0 == 4'hC
           ? 2'h3
           : _GEN_0 == 4'h4
             | {_miss_new_coh_c_cat_T_22, _miss_new_coh_c_cat_T_49, s3_miss_param} == 4'h0
               ? 2'h2
               : {1'h0, _GEN_0 == 4'h1})
      : probe_update_meta
          ? r_3_1
          : store_update_meta | amo_update_meta ? s3_new_hit_coh_state : 2'h0;
  assign io_error_flag_write_valid = io_meta_write_valid_0 & (s3_l2_error | s3_req_miss);
  assign io_error_flag_write_bits_idx = s3_idx;
  assign io_error_flag_write_bits_way_en = s3_way_en;
  assign io_error_flag_write_bits_flag = s3_l2_error;
  assign io_prefetch_flag_write_valid = io_tag_write_valid_0;
  assign io_prefetch_flag_write_bits_idx = s3_idx;
  assign io_prefetch_flag_write_bits_way_en = s3_way_en;
  assign io_prefetch_flag_write_bits_source = s3_req_pf_source;
  assign io_access_flag_write_valid = s3_fire & ~s3_req_probe & ~s3_req_replace;
  assign io_access_flag_write_bits_idx = s3_idx;
  assign io_access_flag_write_bits_way_en = s3_way_en;
  assign io_access_flag_write_bits_flag = ~s3_req_miss | s3_req_access;
  assign io_tag_read_valid = io_tag_read_valid_0;
  assign io_tag_read_bits_idx = _main_pipe_req_arb_io_out_bits_vaddr[13:6];
  assign io_tag_write_valid = io_tag_write_valid_0;
  assign io_tag_write_bits_idx = s3_idx;
  assign io_tag_write_bits_way_en = s3_way_en;
  assign io_tag_write_bits_tag = s3_req_addr[47:12];
  assign io_tag_write_intend = s3_req_miss & s3_valid;
  assign io_replace_access_valid =
    io_replace_access_valid_last_REG & ~s3_req_probe
    & (s3_req_miss | (_io_error_bits_opType_atom_T | _io_error_bits_opType_store_T)
       & s3_hit);
  assign io_replace_access_bits_set = s3_idx;
  assign io_replace_access_bits_way = {|(s3_way_en[3:2]), s3_way_en[3] | s3_way_en[1]};
  assign io_replace_way_set_bits = s1_req_vaddr[13:6];
  assign io_replace_addr_valid = s2_valid & s2_need_eviction;
  assign io_replace_addr_bits = {s2_tag, s2_req_vaddr[11:6], 6'h0};
  assign io_sms_agt_evict_req_valid = io_sms_agt_evict_req_valid_last_REG;
  assign io_sms_agt_evict_req_bits_vaddr = io_sms_agt_evict_req_bits_vaddr_r;
  assign io_status_dup_0_s1_valid = s1_valid;
  assign io_status_dup_0_s1_bits_set = io_status_dup_0_s1_bits_set_r;
  assign io_status_dup_0_s1_bits_way_en = s1_way_en;
  assign io_status_dup_0_s2_valid = s2_valid & ~io_status_dup_0_s2_valid_r;
  assign io_status_dup_0_s2_bits_set = io_status_dup_0_s2_bits_set_r;
  assign io_status_dup_0_s2_bits_way_en = io_status_dup_0_s2_bits_way_en_r;
  assign io_status_dup_0_s3_valid = s3_valid & ~io_status_dup_0_s3_valid_r;
  assign io_status_dup_0_s3_bits_set = io_status_dup_0_s3_bits_set_r;
  assign io_status_dup_0_s3_bits_way_en = io_status_dup_0_s3_bits_way_en_r;
  assign io_status_dup_1_s1_valid = s1_valid;
  assign io_status_dup_1_s1_bits_set = io_status_dup_1_s1_bits_set_r;
  assign io_status_dup_1_s1_bits_way_en = s1_way_en;
  assign io_status_dup_1_s2_valid = s2_valid & ~io_status_dup_1_s2_valid_r;
  assign io_status_dup_1_s2_bits_set = io_status_dup_1_s2_bits_set_r;
  assign io_status_dup_1_s2_bits_way_en = io_status_dup_1_s2_bits_way_en_r;
  assign io_status_dup_1_s3_valid = s3_valid & ~io_status_dup_1_s3_valid_r;
  assign io_status_dup_1_s3_bits_set = io_status_dup_1_s3_bits_set_r;
  assign io_status_dup_1_s3_bits_way_en = io_status_dup_1_s3_bits_way_en_r;
  assign io_status_dup_2_s1_valid = s1_valid;
  assign io_status_dup_2_s1_bits_set = io_status_dup_2_s1_bits_set_r;
  assign io_status_dup_2_s1_bits_way_en = s1_way_en;
  assign io_status_dup_2_s2_valid = s2_valid & ~io_status_dup_2_s2_valid_r;
  assign io_status_dup_2_s2_bits_set = io_status_dup_2_s2_bits_set_r;
  assign io_status_dup_2_s2_bits_way_en = io_status_dup_2_s2_bits_way_en_r;
  assign io_status_dup_2_s3_valid = s3_valid & ~io_status_dup_2_s3_valid_r;
  assign io_status_dup_2_s3_bits_set = io_status_dup_2_s3_bits_set_r;
  assign io_status_dup_2_s3_bits_way_en = io_status_dup_2_s3_bits_way_en_r;
  assign io_status_dup_3_s1_valid = s1_valid;
  assign io_status_dup_3_s1_bits_set = io_status_dup_3_s1_bits_set_r;
  assign io_status_dup_3_s1_bits_way_en = s1_way_en;
  assign io_status_dup_3_s2_valid = s2_valid & ~io_status_dup_3_s2_valid_r;
  assign io_status_dup_3_s2_bits_set = io_status_dup_3_s2_bits_set_r;
  assign io_status_dup_3_s2_bits_way_en = io_status_dup_3_s2_bits_way_en_r;
  assign io_status_dup_3_s3_valid = s3_valid & ~io_status_dup_3_s3_valid_r;
  assign io_status_dup_3_s3_bits_set = io_status_dup_3_s3_bits_set_r;
  assign io_status_dup_3_s3_bits_way_en = io_status_dup_3_s3_bits_way_en_r;
  assign io_status_dup_4_s1_valid = s1_valid;
  assign io_status_dup_4_s1_bits_set = io_status_dup_4_s1_bits_set_r;
  assign io_status_dup_4_s1_bits_way_en = s1_way_en;
  assign io_status_dup_4_s2_valid = s2_valid & ~io_status_dup_4_s2_valid_r;
  assign io_status_dup_4_s2_bits_set = io_status_dup_4_s2_bits_set_r;
  assign io_status_dup_4_s2_bits_way_en = io_status_dup_4_s2_bits_way_en_r;
  assign io_status_dup_4_s3_valid = s3_valid & ~io_status_dup_4_s3_valid_r;
  assign io_status_dup_4_s3_bits_set = io_status_dup_4_s3_bits_set_r;
  assign io_status_dup_4_s3_bits_way_en = io_status_dup_4_s3_bits_way_en_r;
  assign io_status_dup_5_s1_valid = s1_valid;
  assign io_status_dup_5_s1_bits_set = io_status_dup_5_s1_bits_set_r;
  assign io_status_dup_5_s1_bits_way_en = s1_way_en;
  assign io_status_dup_5_s2_valid = s2_valid & ~io_status_dup_5_s2_valid_r;
  assign io_status_dup_5_s2_bits_set = io_status_dup_5_s2_bits_set_r;
  assign io_status_dup_5_s2_bits_way_en = io_status_dup_5_s2_bits_way_en_r;
  assign io_status_dup_5_s3_valid = s3_valid & ~io_status_dup_5_s3_valid_r;
  assign io_status_dup_5_s3_bits_set = io_status_dup_5_s3_bits_set_r;
  assign io_status_dup_5_s3_bits_way_en = io_status_dup_5_s3_bits_way_en_r;
  assign io_status_dup_6_s1_valid = s1_valid;
  assign io_status_dup_6_s1_bits_set = io_status_dup_6_s1_bits_set_r;
  assign io_status_dup_6_s1_bits_way_en = s1_way_en;
  assign io_status_dup_6_s2_valid = s2_valid & ~io_status_dup_6_s2_valid_r;
  assign io_status_dup_6_s2_bits_set = io_status_dup_6_s2_bits_set_r;
  assign io_status_dup_6_s2_bits_way_en = io_status_dup_6_s2_bits_way_en_r;
  assign io_status_dup_6_s3_valid = s3_valid & ~io_status_dup_6_s3_valid_r;
  assign io_status_dup_6_s3_bits_set = io_status_dup_6_s3_bits_set_r;
  assign io_status_dup_6_s3_bits_way_en = io_status_dup_6_s3_bits_way_en_r;
  assign io_status_dup_7_s1_valid = s1_valid;
  assign io_status_dup_7_s1_bits_set = io_status_dup_7_s1_bits_set_r;
  assign io_status_dup_7_s1_bits_way_en = s1_way_en;
  assign io_status_dup_7_s2_valid = s2_valid & ~io_status_dup_7_s2_valid_r;
  assign io_status_dup_7_s2_bits_set = io_status_dup_7_s2_bits_set_r;
  assign io_status_dup_7_s2_bits_way_en = io_status_dup_7_s2_bits_way_en_r;
  assign io_status_dup_7_s3_valid = s3_valid & ~io_status_dup_7_s3_valid_r;
  assign io_status_dup_7_s3_bits_set = io_status_dup_7_s3_bits_set_r;
  assign io_status_dup_7_s3_bits_way_en = io_status_dup_7_s3_bits_way_en_r;
  assign io_status_dup_8_s1_valid = s1_valid;
  assign io_status_dup_8_s1_bits_set = io_status_dup_8_s1_bits_set_r;
  assign io_status_dup_8_s1_bits_way_en = s1_way_en;
  assign io_status_dup_8_s2_valid = s2_valid & ~io_status_dup_8_s2_valid_r;
  assign io_status_dup_8_s2_bits_set = io_status_dup_8_s2_bits_set_r;
  assign io_status_dup_8_s2_bits_way_en = io_status_dup_8_s2_bits_way_en_r;
  assign io_status_dup_8_s3_valid = s3_valid & ~io_status_dup_8_s3_valid_r;
  assign io_status_dup_8_s3_bits_set = io_status_dup_8_s3_bits_set_r;
  assign io_status_dup_8_s3_bits_way_en = io_status_dup_8_s3_bits_way_en_r;
  assign io_status_dup_9_s1_valid = s1_valid;
  assign io_status_dup_9_s1_bits_set = io_status_dup_9_s1_bits_set_r;
  assign io_status_dup_9_s1_bits_way_en = s1_way_en;
  assign io_status_dup_9_s2_valid = s2_valid & ~io_status_dup_9_s2_valid_r;
  assign io_status_dup_9_s2_bits_set = io_status_dup_9_s2_bits_set_r;
  assign io_status_dup_9_s2_bits_way_en = io_status_dup_9_s2_bits_way_en_r;
  assign io_status_dup_9_s3_valid = s3_valid & ~io_status_dup_9_s3_valid_r;
  assign io_status_dup_9_s3_bits_set = io_status_dup_9_s3_bits_set_r;
  assign io_status_dup_9_s3_bits_way_en = io_status_dup_9_s3_bits_way_en_r;
  assign io_status_dup_10_s1_valid = s1_valid;
  assign io_status_dup_10_s1_bits_set = io_status_dup_10_s1_bits_set_r;
  assign io_status_dup_10_s1_bits_way_en = s1_way_en;
  assign io_status_dup_10_s2_valid = s2_valid & ~io_status_dup_10_s2_valid_r;
  assign io_status_dup_10_s2_bits_set = io_status_dup_10_s2_bits_set_r;
  assign io_status_dup_10_s2_bits_way_en = io_status_dup_10_s2_bits_way_en_r;
  assign io_status_dup_10_s3_valid = s3_valid & ~io_status_dup_10_s3_valid_r;
  assign io_status_dup_10_s3_bits_set = io_status_dup_10_s3_bits_set_r;
  assign io_status_dup_10_s3_bits_way_en = io_status_dup_10_s3_bits_way_en_r;
  assign io_status_dup_11_s1_valid = s1_valid;
  assign io_status_dup_11_s1_bits_set = io_status_dup_11_s1_bits_set_r;
  assign io_status_dup_11_s1_bits_way_en = s1_way_en;
  assign io_status_dup_11_s2_valid = s2_valid & ~io_status_dup_11_s2_valid_r;
  assign io_status_dup_11_s2_bits_set = io_status_dup_11_s2_bits_set_r;
  assign io_status_dup_11_s2_bits_way_en = io_status_dup_11_s2_bits_way_en_r;
  assign io_status_dup_11_s3_valid = s3_valid & ~io_status_dup_11_s3_valid_r;
  assign io_status_dup_11_s3_bits_set = io_status_dup_11_s3_bits_set_r;
  assign io_status_dup_11_s3_bits_way_en = io_status_dup_11_s3_bits_way_en_r;
  assign io_status_dup_12_s1_valid = s1_valid;
  assign io_status_dup_12_s1_bits_set = io_status_dup_12_s1_bits_set_r;
  assign io_status_dup_12_s1_bits_way_en = s1_way_en;
  assign io_status_dup_12_s2_valid = s2_valid & ~io_status_dup_12_s2_valid_r;
  assign io_status_dup_12_s2_bits_set = io_status_dup_12_s2_bits_set_r;
  assign io_status_dup_12_s2_bits_way_en = io_status_dup_12_s2_bits_way_en_r;
  assign io_status_dup_12_s3_valid = s3_valid & ~io_status_dup_12_s3_valid_r;
  assign io_status_dup_12_s3_bits_set = io_status_dup_12_s3_bits_set_r;
  assign io_status_dup_12_s3_bits_way_en = io_status_dup_12_s3_bits_way_en_r;
  assign io_status_dup_13_s1_valid = s1_valid;
  assign io_status_dup_13_s1_bits_set = io_status_dup_13_s1_bits_set_r;
  assign io_status_dup_13_s1_bits_way_en = s1_way_en;
  assign io_status_dup_13_s2_valid = s2_valid & ~io_status_dup_13_s2_valid_r;
  assign io_status_dup_13_s2_bits_set = io_status_dup_13_s2_bits_set_r;
  assign io_status_dup_13_s2_bits_way_en = io_status_dup_13_s2_bits_way_en_r;
  assign io_status_dup_13_s3_valid = s3_valid & ~io_status_dup_13_s3_valid_r;
  assign io_status_dup_13_s3_bits_set = io_status_dup_13_s3_bits_set_r;
  assign io_status_dup_13_s3_bits_way_en = io_status_dup_13_s3_bits_way_en_r;
  assign io_status_dup_14_s1_valid = s1_valid;
  assign io_status_dup_14_s1_bits_set = io_status_dup_14_s1_bits_set_r;
  assign io_status_dup_14_s1_bits_way_en = s1_way_en;
  assign io_status_dup_14_s2_valid = s2_valid & ~io_status_dup_14_s2_valid_r;
  assign io_status_dup_14_s2_bits_set = io_status_dup_14_s2_bits_set_r;
  assign io_status_dup_14_s2_bits_way_en = io_status_dup_14_s2_bits_way_en_r;
  assign io_status_dup_14_s3_valid = s3_valid & ~io_status_dup_14_s3_valid_r;
  assign io_status_dup_14_s3_bits_set = io_status_dup_14_s3_bits_set_r;
  assign io_status_dup_14_s3_bits_way_en = io_status_dup_14_s3_bits_way_en_r;
  assign io_status_dup_15_s1_valid = s1_valid;
  assign io_status_dup_15_s1_bits_set = io_status_dup_15_s1_bits_set_r;
  assign io_status_dup_15_s1_bits_way_en = s1_way_en;
  assign io_status_dup_15_s2_valid = s2_valid & ~io_status_dup_15_s2_valid_r;
  assign io_status_dup_15_s2_bits_set = io_status_dup_15_s2_bits_set_r;
  assign io_status_dup_15_s2_bits_way_en = io_status_dup_15_s2_bits_way_en_r;
  assign io_status_dup_15_s3_valid = s3_valid & ~io_status_dup_15_s3_valid_r;
  assign io_status_dup_15_s3_bits_set = io_status_dup_15_s3_bits_set_r;
  assign io_status_dup_15_s3_bits_way_en = io_status_dup_15_s3_bits_way_en_r;
  assign io_status_dup_16_s1_valid = s1_valid;
  assign io_status_dup_16_s1_bits_set = io_status_dup_16_s1_bits_set_r;
  assign io_status_dup_16_s1_bits_way_en = s1_way_en;
  assign io_status_dup_16_s2_valid = s2_valid & ~io_status_dup_16_s2_valid_r;
  assign io_status_dup_16_s2_bits_set = io_status_dup_16_s2_bits_set_r;
  assign io_status_dup_16_s2_bits_way_en = io_status_dup_16_s2_bits_way_en_r;
  assign io_status_dup_16_s3_valid = s3_valid & ~io_status_dup_16_s3_valid_r;
  assign io_status_dup_16_s3_bits_set = io_status_dup_16_s3_bits_set_r;
  assign io_status_dup_16_s3_bits_way_en = io_status_dup_16_s3_bits_way_en_r;
  assign io_status_dup_17_s1_valid = s1_valid;
  assign io_status_dup_17_s1_bits_set = io_status_dup_17_s1_bits_set_r;
  assign io_status_dup_17_s1_bits_way_en = s1_way_en;
  assign io_status_dup_17_s2_valid = s2_valid & ~io_status_dup_17_s2_valid_r;
  assign io_status_dup_17_s2_bits_set = io_status_dup_17_s2_bits_set_r;
  assign io_status_dup_17_s2_bits_way_en = io_status_dup_17_s2_bits_way_en_r;
  assign io_status_dup_17_s3_valid = s3_valid & ~io_status_dup_17_s3_valid_r;
  assign io_status_dup_17_s3_bits_set = io_status_dup_17_s3_bits_set_r;
  assign io_status_dup_17_s3_bits_way_en = io_status_dup_17_s3_bits_way_en_r;
  assign io_status_dup_18_s1_valid = s1_valid;
  assign io_status_dup_18_s1_bits_set = io_status_dup_18_s1_bits_set_r;
  assign io_status_dup_18_s1_bits_way_en = s1_way_en;
  assign io_status_dup_18_s2_valid = s2_valid & ~io_status_dup_18_s2_valid_r;
  assign io_status_dup_18_s2_bits_set = io_status_dup_18_s2_bits_set_r;
  assign io_status_dup_18_s2_bits_way_en = io_status_dup_18_s2_bits_way_en_r;
  assign io_status_dup_18_s3_valid = s3_valid & ~io_status_dup_18_s3_valid_r;
  assign io_status_dup_18_s3_bits_set = io_status_dup_18_s3_bits_set_r;
  assign io_status_dup_18_s3_bits_way_en = io_status_dup_18_s3_bits_way_en_r;
  assign io_status_dup_19_s1_valid = s1_valid;
  assign io_status_dup_19_s1_bits_set = io_status_dup_19_s1_bits_set_r;
  assign io_status_dup_19_s1_bits_way_en = s1_way_en;
  assign io_status_dup_19_s2_valid = s2_valid & ~io_status_dup_19_s2_valid_r;
  assign io_status_dup_19_s2_bits_set = io_status_dup_19_s2_bits_set_r;
  assign io_status_dup_19_s2_bits_way_en = io_status_dup_19_s2_bits_way_en_r;
  assign io_status_dup_19_s3_valid = s3_valid & ~io_status_dup_19_s3_valid_r;
  assign io_status_dup_19_s3_bits_set = io_status_dup_19_s3_bits_set_r;
  assign io_status_dup_19_s3_bits_way_en = io_status_dup_19_s3_bits_way_en_r;
  assign io_status_dup_20_s1_valid = s1_valid;
  assign io_status_dup_20_s1_bits_set = io_status_dup_20_s1_bits_set_r;
  assign io_status_dup_20_s1_bits_way_en = s1_way_en;
  assign io_status_dup_20_s2_valid = s2_valid & ~io_status_dup_20_s2_valid_r;
  assign io_status_dup_20_s2_bits_set = io_status_dup_20_s2_bits_set_r;
  assign io_status_dup_20_s2_bits_way_en = io_status_dup_20_s2_bits_way_en_r;
  assign io_status_dup_20_s3_valid = s3_valid & ~io_status_dup_20_s3_valid_r;
  assign io_status_dup_20_s3_bits_set = io_status_dup_20_s3_bits_set_r;
  assign io_status_dup_20_s3_bits_way_en = io_status_dup_20_s3_bits_way_en_r;
  assign io_status_dup_21_s1_valid = s1_valid;
  assign io_status_dup_21_s1_bits_set = io_status_dup_21_s1_bits_set_r;
  assign io_status_dup_21_s1_bits_way_en = s1_way_en;
  assign io_status_dup_21_s2_valid = s2_valid & ~io_status_dup_21_s2_valid_r;
  assign io_status_dup_21_s2_bits_set = io_status_dup_21_s2_bits_set_r;
  assign io_status_dup_21_s2_bits_way_en = io_status_dup_21_s2_bits_way_en_r;
  assign io_status_dup_21_s3_valid = s3_valid & ~io_status_dup_21_s3_valid_r;
  assign io_status_dup_21_s3_bits_set = io_status_dup_21_s3_bits_set_r;
  assign io_status_dup_21_s3_bits_way_en = io_status_dup_21_s3_bits_way_en_r;
  assign io_status_dup_22_s1_valid = s1_valid;
  assign io_status_dup_22_s1_bits_set = io_status_dup_22_s1_bits_set_r;
  assign io_status_dup_22_s1_bits_way_en = s1_way_en;
  assign io_status_dup_22_s2_valid = s2_valid & ~io_status_dup_22_s2_valid_r;
  assign io_status_dup_22_s2_bits_set = io_status_dup_22_s2_bits_set_r;
  assign io_status_dup_22_s2_bits_way_en = io_status_dup_22_s2_bits_way_en_r;
  assign io_status_dup_22_s3_valid = s3_valid & ~io_status_dup_22_s3_valid_r;
  assign io_status_dup_22_s3_bits_set = io_status_dup_22_s3_bits_set_r;
  assign io_status_dup_22_s3_bits_way_en = io_status_dup_22_s3_bits_way_en_r;
  assign io_status_dup_23_s1_valid = s1_valid;
  assign io_status_dup_23_s1_bits_set = io_status_dup_23_s1_bits_set_r;
  assign io_status_dup_23_s1_bits_way_en = s1_way_en;
  assign io_status_dup_23_s2_valid = s2_valid & ~io_status_dup_23_s2_valid_r;
  assign io_status_dup_23_s2_bits_set = io_status_dup_23_s2_bits_set_r;
  assign io_status_dup_23_s2_bits_way_en = io_status_dup_23_s2_bits_way_en_r;
  assign io_status_dup_23_s3_valid = s3_valid & ~io_status_dup_23_s3_valid_r;
  assign io_status_dup_23_s3_bits_set = io_status_dup_23_s3_bits_set_r;
  assign io_status_dup_23_s3_bits_way_en = io_status_dup_23_s3_bits_way_en_r;
  assign io_lrsc_locked_block_valid = lrsc_valid;
  assign io_lrsc_locked_block_bits = lrsc_addr;
  assign io_update_resv_set = s3_valid & s3_lr & s3_can_do_amo;
  assign io_block_lr = io_block_lr_last_REG;
  assign io_error_valid = s3_error & io_error_valid_last_REG;
  assign io_error_bits_paddr = s3_req_addr;
  assign io_error_bits_report_to_beu =
    io_wb_bits_corrupt_0 & io_error_bits_report_to_beu_REG;
  assign io_pseudo_tag_error_inj_done =
    s1_fire & (|{|meta_resp_3, |meta_resp_2, |meta_resp_1, |meta_resp_0});
  assign io_pseudo_data_error_inj_done =
    s2_fire_to_s3 & (s2_tag_error | s2_hit) & s2_may_report_data_error;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {3'h0, io_perf_1_value_REG_1};
endmodule

