Flow report for SerDes_Sys
Sun Jan 21 21:40:39 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Flow Status                     ; Successful - Sun Jan 21 21:40:39 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEMA5F31C6                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 1,159 / 32,070 ( 4 % )                         ;
; Total registers                 ; 2361                                           ;
; Total pins                      ; 45 / 457 ( 10 % )                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 667,648 / 4,065,280 ( 16 % )                   ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/21/2024 21:35:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; SerDes_Sys          ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                                             ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 1096190267477.170589095005332                                                                                                                                                                                                                                                                     ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                               ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                               ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                               ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                               ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                                                                                                                                                                                                                                       ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (Verilog)                                                                                                                                                                                                                                                                                ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/NIOS_UART/synthesis/../NIOS_UART.cmp                                                                                                                                                                                                                                                         ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/NIOS_UART/synthesis/../../NIOS_UART.qsys                                                                                                                                                                                                                                                     ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/RX/synthesis/../RX.cmp                                                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/RX/synthesis/../../RX.qsys                                                                                                                                                                                                                                                                   ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/channel/synthesis/../channel.cmp                                                                                                                                                                                                                                                             ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/channel/synthesis/../../channel.qsys                                                                                                                                                                                                                                                         ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/TX/synthesis/../TX.cmp                                                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; MISC_FILE                           ; qsys/TX/synthesis/../../TX.qsys                                                                                                                                                                                                                                                                   ; --            ; --          ; --                                ;
; MISC_FILE                           ; ips/pll.cmp                                                                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; MISC_FILE                           ; ips/pll_sim/pll.vo                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; --          ; Top                               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; de1soc_top  ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; de1soc_top  ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                            ; --            ; de1soc_top  ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                             ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                                      ; --            ; --          ; --                                ;
; SLD_FILE                            ; qsys/NIOS_UART/synthesis/NIOS_UART.debuginfo                                                                                                                                                                                                                                                      ; --            ; --          ; --                                ;
; SLD_FILE                            ; qsys/RX/synthesis/RX.debuginfo                                                                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; SLD_FILE                            ; qsys/channel/synthesis/channel.debuginfo                                                                                                                                                                                                                                                          ; --            ; --          ; --                                ;
; SLD_FILE                            ; qsys/TX/synthesis/TX.debuginfo                                                                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; SLD_FILE                            ; db/UART_TEST_auto_stripped.stp                                                                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; SLD_INFO                            ; QSYS_NAME NIOS_UART HAS_SOPCINFO 1 GENERATION_ID 1705890923                                                                                                                                                                                                                                       ; --            ; NIOS_UART   ; --                                ;
; SLD_INFO                            ; QSYS_NAME RX HAS_SOPCINFO 1 GENERATION_ID 1700690008                                                                                                                                                                                                                                              ; --            ; RX          ; --                                ;
; SLD_INFO                            ; QSYS_NAME TX HAS_SOPCINFO 1 GENERATION_ID 1697508305                                                                                                                                                                                                                                              ; --            ; TX          ; --                                ;
; SLD_INFO                            ; QSYS_NAME channel HAS_SOPCINFO 1 GENERATION_ID 1699844736                                                                                                                                                                                                                                         ; --            ; channel     ; --                                ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=82                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=82                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=82                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=270                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=1024                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SOPCINFO_FILE                       ; qsys/NIOS_UART/synthesis/../../NIOS_UART.sopcinfo                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
; SOPCINFO_FILE                       ; qsys/RX/synthesis/../../RX.sopcinfo                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; SOPCINFO_FILE                       ; qsys/channel/synthesis/../../channel.sopcinfo                                                                                                                                                                                                                                                     ; --            ; --          ; --                                ;
; SOPCINFO_FILE                       ; qsys/TX/synthesis/../../TX.sopcinfo                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; SPD_FILE                            ; ips/pll.spd                                                                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; USE_SIGNALTAP_FILE                  ; stp/UART_TEST.stp                                                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:25     ; 1.0                     ; 5081 MB             ; 00:00:22                           ;
; Fitter               ; 00:03:58     ; 1.1                     ; 7934 MB             ; 00:06:05                           ;
; Assembler            ; 00:00:08     ; 1.0                     ; 4903 MB             ; 00:00:06                           ;
; Timing Analyzer      ; 00:00:06     ; 3.2                     ; 5417 MB             ; 00:00:12                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4892 MB             ; 00:00:02                           ;
; Total                ; 00:04:40     ; --                      ; --                  ; 00:06:47                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; yudi             ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; yudi             ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; yudi             ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; yudi             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; yudi             ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
quartus_fit --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys
quartus_asm --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys
quartus_sta SerDes_Sys -c SerDes_Sys
quartus_eda --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys



