// Seed: 3168472189
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  type_6 id_3 ();
  logic id_4;
  type_8(
      1, (1), 1
  );
  type_9 id_5 (
      .id_0(id_4),
      .id_1(id_1),
      .id_2(1),
      .id_3({1{id_4}}),
      .id_4(),
      .id_5(1),
      .id_6(1)
  );
endmodule
