{
    "block_diagram" : {
        "project_name" : "ZCU104_Main",
        "axi_offset" : "0xA0000000",
        "json_path" : [
            "CameraLinkInterface.json",
            "Image2DRAM.json",
            "MasterController.json"
        ],
        "output_ports" : [
            "FMC_LPC_LA07_P",
            "FMC_LPC_LA07_N",
            "FMC_LPC_LA08_P",
            "FMC_LPC_LA08_N",
            "FMC_LPC_LA09_P",
            "FMC_LPC_LA09_N",
            "FMC_LPC_LA15_P",
            "FMC_LPC_LA15_N",
            "FMC_LPC_LA17_CC_P",
            "FMC_LPC_LA17_CC_N",
            "GPIO_LED_0_LS",
            "GPIO_LED_1_LS"
        ],
        "input_ports" : [
            "FMC_LPC_LA13_P",
            "FMC_LPC_LA13_N",
            "FMC_LPC_LA03_P",
            "FMC_LPC_LA03_N",
            "FMC_LPC_LA04_P",
            "FMC_LPC_LA04_N",
            "FMC_LPC_LA05_P",
            "FMC_LPC_LA05_N",
            "FMC_LPC_LA06_P",
            "FMC_LPC_LA06_N",
            "FMC_LPC_LA14_P",
            "FMC_LPC_LA14_N"
        ],
        "clk" : {
            "CLK_300_P" : {
                "dir" : "I",
                "type" : "clk",
                "freq_hz" : "300000000"
            },
            "CLK_300_N" : {
                "dir" : "I",
                "type" : "clk",
                "freq_hz" : "300000000"
            }
        },
        "interface" : {
            "DDR4_SODIMM": {
                "mode" : "Master",
                "vlnv" : "xilinx.com:interface:ddr4_rtl:1.0"
            }
        }
    },
    "bd_cell" : {
        "axi_interconnect_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:axi_interconnect",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "NUM_SI" : "1",
                "NUM_MI" : "3",
                "ENABLE_ADVANCED_OPTIONS" : "1",
                "XBAR_DATA_WIDTH" : "128"
            },
            "ports" : {
                "ACLK" : "zynq_ultra_ps_e_0/pl_clk0",
                "S00_ACLK" : "zynq_ultra_ps_e_0/pl_clk0",
                "M00_ACLK" : "zynq_ultra_ps_e_0/pl_clk0",
                "M01_ACLK" : "zynq_ultra_ps_e_0/pl_clk0",
                "M02_ACLK" : "zynq_ultra_ps_e_0/pl_clk0",

                "ARESETN" : "proc_sys_reset_0/interconnect_aresetn",
                "M00_ARESETN" : "proc_sys_reset_0/interconnect_aresetn",
                "M01_ARESETN" : "proc_sys_reset_0/interconnect_aresetn",
                "M02_ARESETN" : "proc_sys_reset_0/interconnect_aresetn",
                "S00_ARESETN" : "proc_sys_reset_0/interconnect_aresetn"
            },
            "interface" : {
                "S00_AXI" : "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
            }
        },
        "dram_interconnect_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:axi_interconnect",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "NUM_SI" : "2",
                "NUM_MI" : "1"
            },
            "ports" : {
                "ARESETN" : "dram_reset_0/interconnect_aresetn",
                "M00_ARESETN" : "dram_reset_0/peripheral_aresetn",
                "S00_ARESETN" : "proc_sys_reset_0/interconnect_aresetn",
                "S01_ARESETN" : "dram_reset_0/peripheral_aresetn",

                "ACLK" : "ddr4_0/c0_ddr4_ui_clk",
                "M00_ACLK" : "ddr4_0/c0_ddr4_ui_clk",
                "S00_ACLK" : "zynq_ultra_ps_e_0/pl_clk0",
                "S01_ACLK" : "ddr4_0/c0_ddr4_ui_clk"
            },
            "interface" : {
                "S00_AXI" : "axi_interconnect_0/M01_AXI",
                "S01_AXI" : "image2dram_0/m_axi"
            }
        },
        "proc_sys_reset_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:proc_sys_reset",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "ext_reset_in" : "zynq_ultra_ps_e_0/pl_resetn0",
                "slowest_sync_clk" : "zynq_ultra_ps_e_0/pl_clk0"
            }
        },
        "dram_reset_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:proc_sys_reset",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "ext_reset_in" : "not_gate_0/Res",
                "slowest_sync_clk" : "ddr4_0/c0_ddr4_ui_clk"
            }
        },
        "clink_clk_reset_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:proc_sys_reset",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "ext_reset_in" : "clink_intf/clink_resetn",
                "slowest_sync_clk" : "clink_intf/clink_X_clk_out",
                "peripheral_aresetn" : "image2dram_0/clk_pixel_resetn"
            }
        },
        "not_gate_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_vector_logic",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_SIZE" : "1",
                "C_OPERATION" : "not",
                "LOGO_FILE" : "data/sym_notgate.png"
            },
            "ports" : {
                "Op1" : "ddr4_0/c0_ddr4_ui_clk_sync_rst"
            }
        },
        "not_gate_1" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_vector_logic",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_SIZE" : "1",
                "C_OPERATION" : "not",
                "LOGO_FILE" : "data/sym_notgate.png"
            },
            "ports" : {
                "Op1" : "clink_intf/dram_resetn"
            }
        },
        "ddr4_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:ddr4",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "c0_sys_clk_p" : "CLK_300_P",
                "c0_sys_clk_n" : "CLK_300_N",
                "sys_rst" : "not_gate_1/Res",
                "c0_ddr4_aresetn" : "dram_reset_0/peripheral_aresetn"
            },
            "interface" : {
                "C0_DDR4" : "DDR4_SODIMM",
                "C0_DDR4_S_AXI" : "dram_interconnect_0/M00_AXI"
            },
            "axi" : {
                "zynq_ultra_ps_e_0/Data" : {
                    "offset" : "0x0400000000",
                    "range" : "0x100000000"
                },
                "image2dram_0/m_axi" : {
                    "offset" : "0x0400000000",
                    "range" : "0x100000000"
                }
            },
            "config" : {
                "ADDN_UI_CLKOUT1_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT2_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT3_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT4_FREQ_HZ" : "None",
                "AL_SEL" : "0",
                "C0.ADDR_WIDTH" : "17",
                "C0.BANK_GROUP_WIDTH" : "2",       
                "C0.CKE_WIDTH" : "1",
                "C0.CK_WIDTH" : "1",
                "C0.CS_WIDTH" : "1",
                "C0.ControllerType" : "DDR4_SDRAM",
                "C0.DDR4_ACT_SKEW" : "0",
                "C0.DDR4_ADDR_SKEW_0" : "0",
                "C0.DDR4_ADDR_SKEW_1" : "0",
                "C0.DDR4_ADDR_SKEW_2" : "0",
                "C0.DDR4_ADDR_SKEW_3" : "0",
                "C0.DDR4_ADDR_SKEW_4" : "0",
                "C0.DDR4_ADDR_SKEW_5" : "0",
                "C0.DDR4_ADDR_SKEW_6" : "0",
                "C0.DDR4_ADDR_SKEW_7" : "0",
                "C0.DDR4_ADDR_SKEW_8" : "0",
                "C0.DDR4_ADDR_SKEW_9" : "0",
                "C0.DDR4_ADDR_SKEW_10" : "0",
                "C0.DDR4_ADDR_SKEW_11" : "0",
                "C0.DDR4_ADDR_SKEW_12" : "0",
                "C0.DDR4_ADDR_SKEW_13" : "0",
                "C0.DDR4_ADDR_SKEW_14" : "0",
                "C0.DDR4_ADDR_SKEW_15" : "0",
                "C0.DDR4_ADDR_SKEW_16" : "0",
                "C0.DDR4_ADDR_SKEW_17" : "0",
                "C0.DDR4_AUTO_AP_COL_A3" : "false",
                "C0.DDR4_AutoPrecharge" : "false",
                "C0.DDR4_AxiAddressWidth" : "33",
                "C0.DDR4_AxiArbitrationScheme" : "RD_PRI_REG",
                "C0.DDR4_AxiDataWidth" : "512",
                "C0.DDR4_AxiIDWidth" : "17",
                "C0.DDR4_AxiNarrowBurst" : "false",
                "C0.DDR4_AxiSelection" : "true",
                "C0.DDR4_BA_SKEW_0" : "0",
                "C0.DDR4_BA_SKEW_1" : "0",
                "C0.DDR4_BG_SKEW_0" : "0",
                "C0.DDR4_BG_SKEW_1" : "0",
                "C0.DDR4_BurstLength" : "8",
                "C0.DDR4_BurstType" : "Sequential",
                "C0.DDR4_CKE_SKEW_0" : "0",
                "C0.DDR4_CKE_SKEW_1" : "0",
                "C0.DDR4_CKE_SKEW_2" : "0",
                "C0.DDR4_CKE_SKEW_3" : "0",
                "C0.DDR4_CK_SKEW_0" : "0",
                "C0.DDR4_CK_SKEW_1" : "0",
                "C0.DDR4_CK_SKEW_2" : "0",
                "C0.DDR4_CK_SKEW_3" : "0",
                "C0.DDR4_CLKFBOUT_MULT" : "12",
                "C0.DDR4_CLKOUT0_DIVIDE" : "5",
                "C0.DDR4_CS_SKEW_0" : "0",
                "C0.DDR4_CS_SKEW_1" : "0",
                "C0.DDR4_CS_SKEW_2" : "0",
                "C0.DDR4_CS_SKEW_3" : "0",
                "C0.DDR4_Capacity" : "512",
                "C0.DDR4_CasLatency" : "17",
                "C0.DDR4_CasWriteLatency" : "16",
                "C0.DDR4_ChipSelect" : "true",
                "C0.DDR4_Clamshell" : "false",
                "C0.DDR4_CustomParts" : "no_file_loaded",
                "C0.DDR4_DIVCLK_DIVIDE" : "1",
                "C0.DDR4_DataMask" : "DM_NO_DBI",
                "C0.DDR4_DataWidth" : "64",
                "C0.DDR4_EN_PARITY" : "false",
                "C0.DDR4_Ecc" : "false",
                "C0.DDR4_Enable_LVAUX" : "false",
                "C0.DDR4_InputClockPeriod" : "3332",
                "C0.DDR4_LR_SKEW_0" : "0",
                "C0.DDR4_LR_SKEW_1" : "0",
                "C0.DDR4_MCS_ECC" : "false",
                "C0.DDR4_Mem_Add_Map" : "ROW_COLUMN_BANK",
                "C0.DDR4_MemoryName" : "MainMemory",
                "C0.DDR4_MemoryPart" : "MTA8ATF1G64HZ-2G3",
                "C0.DDR4_MemoryType" : "SODIMMs",
                "C0.DDR4_MemoryVoltage" : "1.2V",
                "C0.DDR4_ODT_SKEW_0" : "0",
                "C0.DDR4_ODT_SKEW_1" : "0",
                "C0.DDR4_ODT_SKEW_2" : "0",
                "C0.DDR4_ODT_SKEW_3" : "0",
                "C0.DDR4_OnDieTermination" : "RZQ/6",
                "C0.DDR4_Ordering" : "Normal",
                "C0.DDR4_OutputDriverImpedenceControl" : "RZQ/7",
                "C0.DDR4_PAR_SKEW" : "0",
                "C0.DDR4_PhyClockRatio" : "4:1",
                "C0.DDR4_RESTORE_CRC" : "false",
                "C0.DDR4_SAVE_RESTORE" : "false",
                "C0.DDR4_SELF_REFRESH" : "false",
                "C0.DDR4_Slot" : "Single",
                "C0.DDR4_Specify_MandD" : "false",
                "C0.DDR4_TREFI" : "0",
                "C0.DDR4_TRFC" : "0",
                "C0.DDR4_TRFC_DLR" : "0",
                "C0.DDR4_TXPR" : "0",
                "C0.DDR4_TimePeriod" : "833",
                "C0.DDR4_UserRefresh_ZQCS" : "false",
                "C0.DDR4_isCKEShared" : "false",
                "C0.DDR4_isCustom" : "false",
                "C0.DDR4_nCK_TREFI" : "0",
                "C0.DDR4_nCK_TRFC" : "0",
                "C0.DDR4_nCK_TRFC_DLR" : "0",
                "C0.DDR4_nCK_TXPR" : "5",
                "C0.LR_WIDTH" : "1",
                "C0.MIGRATION" : "false",
                "C0.ODT_WIDTH" : "1",
                "C0.StackHeight" : "1",
                "C0_CLOCK_BOARD_INTERFACE" : "clk_300mhz",
                "C0_DDR4_BOARD_INTERFACE" : "Custom",
                "CLKOUT6" : "false",
                "DCI_Cascade" : "false",
                "DIFF_TERM_SYSCLK" : "false",
                "Debug_Signal" : "Disable",
                "Default_Bank_Selections" : "false",
                "EN_PP_4R_MIR" : "false",
                "Enable_SysPorts" : "true",
                "Example_TG" : "SIMPLE_TG",
                "IOPowerReduction" : "OFF",
                "IO_Power_Reduction" : "false",
                "IS_FROM_PHY" : "1",
                "MCS_DBG_EN" : "false",
                "No_Controller" : "1",
                "PARTIAL_RECONFIG_FLOW_MIG" : "false",
                "PING_PONG_PHY" : "1",
                "Phy_Only" : "Complete_Memory_Controller",
                "RECONFIG_XSDB_SAVE_RESTORE" : "false",
                "RESET_BOARD_INTERFACE" : "Custom",
                "Reference_Clock" : "Differential",
                "SET_DW_TO_40" : "false",
                "Simulation_Mode" : "BFM",
                "System_Clock" : "Differential",
                "TIMING_3DS" : "false",
                "TIMING_OP1" : "false",
                "TIMING_OP2" : "false"
            }
        },
        "clink_intf": {
            "type" : "ip",
            "vlnv" : "xilinx.com:user:CameraLinkInterface",
            "tcl_options" : ["type", "vlnv"],
            "interface" : {
                "s_axi" : "axi_interconnect_0/M00_AXI"
            },
            "axi" : {
                "offset" : "0xA0000000",
                "range" : "0x00001000"
            },
            "ports": {
                "clink_X_clk_p": "FMC_LPC_LA13_P",
                "clink_X_clk_n": "FMC_LPC_LA13_N",
                "clink_X_data_0_p": "FMC_LPC_LA03_P",
                "clink_X_data_0_n": "FMC_LPC_LA03_N",
                "clink_X_data_1_p": "FMC_LPC_LA04_P",
                "clink_X_data_1_n": "FMC_LPC_LA04_N",
                "clink_X_data_2_p": "FMC_LPC_LA06_P",
                "clink_X_data_2_n": "FMC_LPC_LA06_N",
                "clink_X_data_3_p": "FMC_LPC_LA05_P",
                "clink_X_data_3_n": "FMC_LPC_LA05_N",
                "SerTC": "LVDS_15/OBUF_IN",
                "cc1": "LVDS_08/OBUF_IN",
                "cc2": "LVDS_07/OBUF_IN",
                "cc3": "LVDS_09/OBUF_IN",
                "cc4": "LVDS_17/OBUF_IN",
                "d0": "image2dram_0/d0",
                "d1": "image2dram_0/d1",
                "d2": "image2dram_0/d2",
                "lval": "image2dram_0/lval",
                "dval": "image2dram_0/dval",
                "fval": "image2dram_0/fval",
                "clink_X_clk_out": "image2dram_0/clink_X_clk",
                "s_axi_aclk" : "zynq_ultra_ps_e_0/pl_clk0",
                "s_axi_aresetn" : "proc_sys_reset_0/peripheral_aresetn",
                "clk_blink_0" : "GPIO_LED_0_LS",
                "clk_blink_1" : "GPIO_LED_1_LS",
                "clk_300mhz" : "zynq_ultra_ps_e_0/pl_clk1",
                "auto_start" : "MasterController_0/auto_start",
                "captured_image_num" : "image2dram_0/captured_image_num"
            }
        },
        "image2dram_0": {
            "type" : "ip",
            "vlnv" : "xilinx.com:user:Image2DRAM",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "m_axi_aclk" : "ddr4_0/c0_ddr4_ui_clk",
                "m_axi_aresetn" : "dram_reset_0/peripheral_aresetn",
                "auto_start" : "MasterController_0/auto_start"
            }
        },
        "MasterController_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:user:MasterController:1.0",
            "tcl_options" : ["type", "vlnv"],
            "interface" : {
                "s_axi" : "axi_interconnect_0/M02_AXI"
            },
            "ports" : {
                "s_axi_aclk" : "zynq_ultra_ps_e_0/pl_clk0",
                "s_axi_aresetn" : "proc_sys_reset_0/peripheral_aresetn",
                "clk_pixel" : "zynq_ultra_ps_e_0/pl_clk0"
            },
            "axi" : {
                "offset" : "0xA0001000",
                "range" : "0x00001000"
            }
        },
        "LVDS_14" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "IBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "IBUF_DS_P" : "FMC_LPC_LA14_P",
                "IBUF_DS_N" : "FMC_LPC_LA14_N",
                "IBUF_OUT" : "clink_intf/SerTFG"
            }
        },
        "LVDS_08" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "OBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "OBUF_DS_P" : "FMC_LPC_LA08_P",
                "OBUF_DS_N" : "FMC_LPC_LA08_N"
            }
        },
        "LVDS_09" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "OBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "OBUF_DS_P" : "FMC_LPC_LA09_P",
                "OBUF_DS_N" : "FMC_LPC_LA09_N"
            }
        },
        "LVDS_07" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "OBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "OBUF_DS_P" : "FMC_LPC_LA07_P",
                "OBUF_DS_N" : "FMC_LPC_LA07_N"
            }
        },
        "LVDS_15" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "OBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "OBUF_DS_P" : "FMC_LPC_LA15_P",
                "OBUF_DS_N" : "FMC_LPC_LA15_N"
            }
        },
        "LVDS_17" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:util_ds_buf",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "C_BUFGCE_DIV" : "1",
                "C_BUFG_GT_SYNC" : "false",
                "C_BUF_TYPE" : "OBUFDS",
                "C_OBUFDS_GTE5_ADV" : "00",
                "C_REFCLK_ICNTL_TX" : "00000",
                "C_SIZE" : "1",
                "DIFF_CLK_IN_BOARD_INTERFACE" : "Custom",
                "USE_BOARD_FLOW" : "false"
            },
            "ports" : {
                "OBUF_DS_P" : "FMC_LPC_LA17_CC_P",
                "OBUF_DS_N" : "FMC_LPC_LA17_CC_N"
            }
        },
        "zynq_ultra_ps_e_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:zynq_ultra_ps_e",
            "tcl_options" : ["type", "vlnv"],
            "ports" : {
                "pl_clk0" : "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
            },
            "config" : {
                "PSU__PSS_REF_CLK__FREQMHZ" : "33.333333",
                "PSU__CAN1__PERIPHERAL__ENABLE" : "1",
                "PSU__CAN1__PERIPHERAL__IO" : "MIO 24 .. 25",
                "PSU__CAN1__GRP_CLK__ENABLE" : "0",
                "PSU__DPAUX__PERIPHERAL__ENABLE" : "1",
                "PSU__DPAUX__PERIPHERAL__IO" : "MIO 27 .. 30",
                "PSU__ACT_DDR_FREQ_MHZ" : "1050.000000",
                "PSU__GEM__TSU__ENABLE" : "0",
                "PSU__FPGA_PL0_ENABLE" : "1",
                "PSU__FPGA_PL1_ENABLE" : "1",
                "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ" : "300",
                "PSU__ENET3__PERIPHERAL__ENABLE" : "1",
                "PSU__ENET3__FIFO__ENABLE" : "0",
                "PSU__ENET3__PTP__ENABLE" : "0",
                "PSU__ENET3__PERIPHERAL__IO" : "MIO 64 .. 75",
                "PSU__ENET3__GRP_MDIO__ENABLE" : "1",
                "PSU__ENET3__GRP_MDIO__IO" : "MIO 76 .. 77",
                "PSU__GPIO0_MIO__PERIPHERAL__ENABLE" : "0",
                "PSU__GPIO1_MIO__PERIPHERAL__ENABLE" : "0",
                "PSU__I2C0__PERIPHERAL__ENABLE" : "0",
                "PSU__I2C1__PERIPHERAL__ENABLE" : "1",
                "PSU__I2C1__PERIPHERAL__IO" : "MIO 16 .. 17",
                "PSU__GT__LINK_SPEED" : "HBR",
                "PSU__GT__VLT_SWNG_LVL_4" : "0",
                "PSU__GT__PRE_EMPH_LVL_4" : "0",
                "PSU__USB0__REF_CLK_SEL" : "Ref Clk2",
                "PSU__USB0__REF_CLK_FREQ" : "26",
                "PSU__DP__REF_CLK_SEL" : "Ref Clk3",
                "PSU__DP__REF_CLK_FREQ" : "27",
                "PSU__SATA__REF_CLK_SEL" : "Ref Clk1",
                "PSU__SATA__REF_CLK_FREQ" : "125",
                "PSU__DP__LANE_SEL" : "Dual Lower",
                "PSU__PROTECTION__MASTERS" : "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1",
                "PSU__PROTECTION__SLAVES" : "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1",
                "SUBPRESET1" : "Custom",
                "PSU_MIO_TREE_PERIPHERALS" : "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk##########I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1###CAN 1#CAN 1##DPAUX#DPAUX#DPAUX#DPAUX###############SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3",
                "PSU_MIO_TREE_SIGNALS" : "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk##########scl_out#sda_out#rxd#txd#txd#rxd###phy_tx#phy_rx##dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in###############sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out",
                "PSU__QSPI__PERIPHERAL__ENABLE" : "1",
                "PSU__QSPI__PERIPHERAL__IO" : "MIO 0 .. 5",
                "PSU__QSPI__PERIPHERAL__MODE" : "Single",
                "PSU__QSPI__PERIPHERAL__DATA_MODE" : "x4",
                "PSU__QSPI__GRP_FBCLK__ENABLE" : "1",
                "PSU__QSPI__GRP_FBCLK__IO" : "MIO 6",
                "PSU__SD1__PERIPHERAL__ENABLE" : "1",
                "PSU__SD1__PERIPHERAL__IO" : "MIO 46 .. 51",
                "PSU__SD1__GRP_CD__ENABLE" : "1",
                "PSU__SD1__GRP_CD__IO" : "MIO 45",
                "PSU__SD1__GRP_POW__ENABLE" : "0",
                "PSU__SD1__GRP_WP__ENABLE" : "0",
                "PSU__SD1__SLOT_TYPE" : "SD 2.0",
                "PSU__SD1__RESET__ENABLE" : "0",
                "PSU__SD1__DATA_TRANSFER_MODE" : "4Bit",
                "PSU__SWDT0__PERIPHERAL__ENABLE" : "1",
                "PSU__SWDT0__CLOCK__ENABLE" : "0",
                "PSU__SWDT0__RESET__ENABLE" : "0",
                "PSU__SWDT1__PERIPHERAL__ENABLE" : "1",
                "PSU__SWDT1__CLOCK__ENABLE" : "0",
                "PSU__SWDT1__RESET__ENABLE" : "0",
                "PSU__UART0__BAUD_RATE" : "115200",
                "PSU__TTC0__PERIPHERAL__ENABLE" : "1",
                "PSU__TTC0__CLOCK__ENABLE" : "0",
                "PSU__TTC0__WAVEOUT__ENABLE" : "0",
                "PSU__TTC1__PERIPHERAL__ENABLE" : "1",
                "PSU__UART1__BAUD_RATE" : "115200",
                "PSU__TTC1__CLOCK__ENABLE" : "0",
                "PSU__TTC1__WAVEOUT__ENABLE" : "0",
                "PSU__TTC2__PERIPHERAL__ENABLE" : "1",
                "PSU__TTC2__CLOCK__ENABLE" : "0",
                "PSU__TTC2__WAVEOUT__ENABLE" : "0",
                "PSU__TTC3__PERIPHERAL__ENABLE" : "1",
                "PSU__TTC3__CLOCK__ENABLE" : "0",
                "PSU__TTC3__WAVEOUT__ENABLE" : "0",
                "PSU__DDRC__BANK_ADDR_COUNT" : "2",
                "PSU__DDRC__BUS_WIDTH" : "64 Bit",
                "PSU__DDRC__CL" : "15",
                "PSU__DDRC__CLOCK_STOP_EN" : "0",
                "PSU_DYNAMIC_DDR_CONFIG_EN" : "0",
                "PSU__DDRC__COL_ADDR_COUNT" : "10",
                "PSU__DDRC__CWL" : "14",
                "PSU__DDRC__BG_ADDR_COUNT" : "1",
                "PSU__DDRC__DEVICE_CAPACITY" : "4096 MBits",
                "PSU__DDRC__DRAM_WIDTH" : "16 Bits",
                "PSU__DDRC__ECC" : "Disabled",
                "PSU__DDRC__MEMORY_TYPE" : "DDR 4",
                "PSU__DDRC__ROW_ADDR_COUNT" : "15",
                "PSU__DDRC__SPEED_BIN" : "DDR4_2133P",
                "PSU__DDRC__T_FAW" : "30.0",
                "PSU__DDRC__T_RAS_MIN" : "33",
                "PSU__DDRC__T_RC" : "47.06",
                "PSU__DDRC__T_RCD" : "15",
                "PSU__DDRC__T_RP" : "15",
                "PSU__DDRC__TRAIN_DATA_EYE" : "1",
                "PSU__DDRC__TRAIN_READ_GATE" : "1",
                "PSU__DDRC__TRAIN_WRITE_LEVEL" : "1",
                "PSU__DDRC__VREF" : "1",
                "PSU__DDRC__BRC_MAPPING" : "ROW_BANK_COL",
                "PSU__DDRC__DIMM_ADDR_MIRROR" : "0",
                "PSU__DDRC__STATIC_RD_MODE" : "0",
                "PSU__DDRC__DEEP_PWR_DOWN_EN" : "0",
                "PSU__DDRC__DDR4_T_REF_MODE" : "0",
                "PSU__DDRC__DDR4_T_REF_RANGE" : "Normal (0-85)",
                "PSU__DDRC__DDR3_T_REF_RANGE" : "NA",
                "PSU__DDRC__DDR3L_T_REF_RANGE" : "NA",
                "PSU__DDRC__LPDDR3_T_REF_RANGE" : "NA",
                "PSU__DDRC__LPDDR4_T_REF_RANGE" : "NA",
                "PSU__DDRC__PHY_DBI_MODE" : "0",
                "PSU__DDRC__DM_DBI" : "DM_NO_DBI",
                "PSU__DDRC__COMPONENTS" : "Components",
                "PSU__DDRC__PARITY_ENABLE" : "0",
                "PSU__DDRC__DDR4_CAL_MODE_ENABLE" : "0",
                "PSU__DDRC__DDR4_CRC_CONTROL" : "0",
                "PSU__DDRC__FGRM" : "1X",
                "PSU__DDRC__VENDOR_PART" : "OTHERS",
                "PSU__DDRC__SB_TARGET" : "15-15-15",
                "PSU__DDRC__LP_ASR" : "manual normal",
                "PSU__DDRC__DDR4_ADDR_MAPPING" : "0",
                "PSU__DDRC__SELF_REF_ABORT" : "0",
                "PSU__DDRC__ADDR_MIRROR" : "0",
                "PSU__DDRC__PER_BANK_REFRESH" : "0",
                "PSU__DDRC__ENABLE_LP4_SLOWBOOT" : "0",
                "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP" : "0",
                "PSU__DDRC__DQMAP_0_3" : "0",
                "PSU__DDRC__DQMAP_4_7" : "0",
                "PSU__DDRC__DQMAP_8_11" : "0",
                "PSU__DDRC__DQMAP_12_15" : "0",
                "PSU__DDRC__DQMAP_16_19" : "0",
                "PSU__DDRC__DQMAP_20_23" : "0",
                "PSU__DDRC__DQMAP_24_27" : "0",
                "PSU__DDRC__DQMAP_28_31" : "0",
                "PSU__DDRC__DQMAP_32_35" : "0",
                "PSU__DDRC__DQMAP_36_39" : "0",
                "PSU__DDRC__DQMAP_40_43" : "0",
                "PSU__DDRC__DQMAP_44_47" : "0",
                "PSU__DDRC__DQMAP_48_51" : "0",
                "PSU__DDRC__DQMAP_52_55" : "0",
                "PSU__DDRC__DQMAP_56_59" : "0",
                "PSU__DDRC__DQMAP_60_63" : "0",
                "PSU__DDRC__DQMAP_64_67" : "0",
                "PSU__DDRC__DQMAP_68_71" : "0",
                "PSU_DDR_RAM_HIGHADDR" : "0x7FFFFFFF",
                "PSU_DDR_RAM_HIGHADDR_OFFSET" : "0x00000002",
                "PSU_DDR_RAM_LOWADDR_OFFSET" : "0x80000000",
                "PSU__UART0__PERIPHERAL__ENABLE" : "1",
                "PSU__UART0__PERIPHERAL__IO" : "MIO 18 .. 19",
                "PSU__UART0__MODEM__ENABLE" : "0",
                "PSU__UART1__PERIPHERAL__ENABLE" : "1",
                "PSU__UART1__PERIPHERAL__IO" : "MIO 20 .. 21",
                "PSU__UART1__MODEM__ENABLE" : "0",
                "PSU__USB0__PERIPHERAL__ENABLE" : "1",
                "PSU__USB0__PERIPHERAL__IO" : "MIO 52 .. 63",
                "PSU__USB0__RESET__ENABLE" : "0",
                "PSU__USB__RESET__MODE" : "Boot Pin",
                "PSU__USB__RESET__POLARITY" : "Active Low",
                "PSU__USB1__RESET__ENABLE" : "0",
                "PSU__USB3_0__PERIPHERAL__ENABLE" : "1",
                "PSU__USB3_0__PERIPHERAL__IO" : "GT Lane2",
                "PSU__USB3_0__EMIO__ENABLE" : "0",
                "PSU__USB2_0__EMIO__ENABLE" : "0",
                "PSU__USE__M_AXI_GP0" : "1",
                "PSU__MAXIGP0__DATA_WIDTH" : "128",
                "PSU__USE__M_AXI_GP1" : "0",
                "PSU__MAXIGP1__DATA_WIDTH" : "128",
                "PSU__USE__M_AXI_GP2" : "0",
                "PSU__MAXIGP2__DATA_WIDTH" : "32",
                "PSU__USE__IRQ0" : "1",
                "PSU__PRESET_APPLIED" : "1",
                "PSU__HIGH_ADDRESS__ENABLE" : "0",
                "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE" : "0",
                "PSU_MIO_0_POLARITY" : "Default",
                "PSU_MIO_0_INPUT_TYPE" : "cmos",
                "PSU_MIO_0_DIRECTION" : "out",
                "PSU_MIO_1_POLARITY" : "Default",
                "PSU_MIO_1_DIRECTION" : "inout",
                "PSU_MIO_2_POLARITY" : "Default",
                "PSU_MIO_2_DIRECTION" : "inout",
                "PSU_MIO_3_POLARITY" : "Default",
                "PSU_MIO_3_DIRECTION" : "inout",
                "PSU_MIO_4_POLARITY" : "Default",
                "PSU_MIO_4_DIRECTION" : "inout",
                "PSU_MIO_5_POLARITY" : "Default",
                "PSU_MIO_5_INPUT_TYPE" : "cmos",
                "PSU_MIO_5_DIRECTION" : "out",
                "PSU_MIO_6_POLARITY" : "Default",
                "PSU_MIO_6_INPUT_TYPE" : "cmos",
                "PSU_MIO_6_DIRECTION" : "out",
                "PSU_MIO_16_POLARITY" : "Default",
                "PSU_MIO_16_DIRECTION" : "inout",
                "PSU_MIO_17_POLARITY" : "Default",
                "PSU_MIO_17_DIRECTION" : "inout",
                "PSU_MIO_18_DRIVE_STRENGTH" : "12",
                "PSU_MIO_18_POLARITY" : "Default",
                "PSU_MIO_18_SLEW" : "fast",
                "PSU_MIO_18_DIRECTION" : "in",
                "PSU_MIO_19_POLARITY" : "Default",
                "PSU_MIO_19_INPUT_TYPE" : "cmos",
                "PSU_MIO_19_DIRECTION" : "out",
                "PSU_MIO_20_POLARITY" : "Default",
                "PSU_MIO_20_INPUT_TYPE" : "cmos",
                "PSU_MIO_20_DIRECTION" : "out",
                "PSU_MIO_21_DRIVE_STRENGTH" : "12",
                "PSU_MIO_21_POLARITY" : "Default",
                "PSU_MIO_21_SLEW" : "fast",
                "PSU_MIO_21_DIRECTION" : "in",
                "PSU_MIO_24_POLARITY" : "Default",
                "PSU_MIO_24_INPUT_TYPE" : "cmos",
                "PSU_MIO_24_DIRECTION" : "out",
                "PSU_MIO_25_DRIVE_STRENGTH" : "12",
                "PSU_MIO_25_POLARITY" : "Default",
                "PSU_MIO_25_SLEW" : "fast",
                "PSU_MIO_25_DIRECTION" : "in",
                "PSU_MIO_27_POLARITY" : "Default",
                "PSU_MIO_27_INPUT_TYPE" : "cmos",
                "PSU_MIO_27_DIRECTION" : "out",
                "PSU_MIO_28_DRIVE_STRENGTH" : "12",
                "PSU_MIO_28_POLARITY" : "Default",
                "PSU_MIO_28_SLEW" : "fast",
                "PSU_MIO_28_DIRECTION" : "in",
                "PSU_MIO_29_POLARITY" : "Default",
                "PSU_MIO_29_INPUT_TYPE" : "cmos",
                "PSU_MIO_29_DIRECTION" : "out",
                "PSU_MIO_30_DRIVE_STRENGTH" : "12",
                "PSU_MIO_30_POLARITY" : "Default",
                "PSU_MIO_30_SLEW" : "fast",
                "PSU_MIO_30_DIRECTION" : "in",
                "PSU_MIO_45_DRIVE_STRENGTH" : "12",
                "PSU_MIO_45_POLARITY" : "Default",
                "PSU_MIO_45_SLEW" : "fast",
                "PSU_MIO_45_DIRECTION" : "in",
                "PSU_MIO_46_POLARITY" : "Default",
                "PSU_MIO_46_DIRECTION" : "inout",
                "PSU_MIO_47_POLARITY" : "Default",
                "PSU_MIO_47_DIRECTION" : "inout",
                "PSU_MIO_48_POLARITY" : "Default",
                "PSU_MIO_48_DIRECTION" : "inout",
                "PSU_MIO_49_POLARITY" : "Default",
                "PSU_MIO_49_DIRECTION" : "inout",
                "PSU_MIO_50_POLARITY" : "Default",
                "PSU_MIO_50_DIRECTION" : "inout",
                "PSU_MIO_51_POLARITY" : "Default",
                "PSU_MIO_51_INPUT_TYPE" : "cmos",
                "PSU_MIO_51_DIRECTION" : "out",
                "PSU_MIO_52_DRIVE_STRENGTH" : "12",
                "PSU_MIO_52_POLARITY" : "Default",
                "PSU_MIO_52_SLEW" : "fast",
                "PSU_MIO_52_DIRECTION" : "in",
                "PSU_MIO_53_DRIVE_STRENGTH" : "12",
                "PSU_MIO_53_POLARITY" : "Default",
                "PSU_MIO_53_SLEW" : "fast",
                "PSU_MIO_53_DIRECTION" : "in",
                "PSU_MIO_54_POLARITY" : "Default",
                "PSU_MIO_54_DIRECTION" : "inout",
                "PSU_MIO_55_DRIVE_STRENGTH" : "12",
                "PSU_MIO_55_POLARITY" : "Default",
                "PSU_MIO_55_SLEW" : "fast",
                "PSU_MIO_55_DIRECTION" : "in",
                "PSU_MIO_56_POLARITY" : "Default",
                "PSU_MIO_56_DIRECTION" : "inout",
                "PSU_MIO_57_POLARITY" : "Default",
                "PSU_MIO_57_DIRECTION" : "inout",
                "PSU_MIO_58_POLARITY" : "Default",
                "PSU_MIO_58_INPUT_TYPE" : "cmos",
                "PSU_MIO_58_DIRECTION" : "out",
                "PSU_MIO_59_POLARITY" : "Default",
                "PSU_MIO_59_DIRECTION" : "inout",
                "PSU_MIO_60_POLARITY" : "Default",
                "PSU_MIO_60_DIRECTION" : "inout",
                "PSU_MIO_61_POLARITY" : "Default",
                "PSU_MIO_61_DIRECTION" : "inout",
                "PSU_MIO_62_POLARITY" : "Default",
                "PSU_MIO_62_DIRECTION" : "inout",
                "PSU_MIO_63_POLARITY" : "Default",
                "PSU_MIO_63_DIRECTION" : "inout",
                "PSU_MIO_64_POLARITY" : "Default",
                "PSU_MIO_64_INPUT_TYPE" : "cmos",
                "PSU_MIO_64_DIRECTION" : "out",
                "PSU_MIO_65_POLARITY" : "Default",
                "PSU_MIO_65_INPUT_TYPE" : "cmos",
                "PSU_MIO_65_DIRECTION" : "out",
                "PSU_MIO_66_POLARITY" : "Default",
                "PSU_MIO_66_INPUT_TYPE" : "cmos",
                "PSU_MIO_66_DIRECTION" : "out",
                "PSU_MIO_67_POLARITY" : "Default",
                "PSU_MIO_67_INPUT_TYPE" : "cmos",
                "PSU_MIO_67_DIRECTION" : "out",
                "PSU_MIO_68_POLARITY" : "Default",
                "PSU_MIO_68_INPUT_TYPE" : "cmos",
                "PSU_MIO_68_DIRECTION" : "out",
                "PSU_MIO_69_POLARITY" : "Default",
                "PSU_MIO_69_INPUT_TYPE" : "cmos",
                "PSU_MIO_69_DIRECTION" : "out",
                "PSU_MIO_70_DRIVE_STRENGTH" : "12",
                "PSU_MIO_70_POLARITY" : "Default",
                "PSU_MIO_70_SLEW" : "fast",
                "PSU_MIO_70_DIRECTION" : "in",
                "PSU_MIO_71_DRIVE_STRENGTH" : "12",
                "PSU_MIO_71_POLARITY" : "Default",
                "PSU_MIO_71_SLEW" : "fast",
                "PSU_MIO_71_DIRECTION" : "in",
                "PSU_MIO_72_DRIVE_STRENGTH" : "12",
                "PSU_MIO_72_POLARITY" : "Default",
                "PSU_MIO_72_SLEW" : "fast",
                "PSU_MIO_72_DIRECTION" : "in",
                "PSU_MIO_73_DRIVE_STRENGTH" : "12",
                "PSU_MIO_73_POLARITY" : "Default",
                "PSU_MIO_73_SLEW" : "fast",
                "PSU_MIO_73_DIRECTION" : "in",
                "PSU_MIO_74_DRIVE_STRENGTH" : "12",
                "PSU_MIO_74_POLARITY" : "Default",
                "PSU_MIO_74_SLEW" : "fast",
                "PSU_MIO_74_DIRECTION" : "in",
                "PSU_MIO_75_DRIVE_STRENGTH" : "12",
                "PSU_MIO_75_POLARITY" : "Default",
                "PSU_MIO_75_SLEW" : "fast",
                "PSU_MIO_75_DIRECTION" : "in",
                "PSU_MIO_76_POLARITY" : "Default",
                "PSU_MIO_76_INPUT_TYPE" : "cmos",
                "PSU_MIO_76_DIRECTION" : "out",
                "PSU_MIO_77_POLARITY" : "Default",
                "PSU_MIO_77_DIRECTION" : "inout",
                "PSU_BANK_0_IO_STANDARD" : "LVCMOS18",
                "PSU_BANK_1_IO_STANDARD" : "LVCMOS18",
                "PSU_BANK_2_IO_STANDARD" : "LVCMOS18",
                "PSU__CRF_APB__APLL_CTRL__FRACDATA" : "0.000000",
                "PSU__CRF_APB__VPLL_CTRL__FRACDATA" : "0.000000",
                "PSU__CRF_APB__DPLL_CTRL__FRACDATA" : "0.000000",
                "PSU__CRL_APB__IOPLL_CTRL__FRACDATA" : "0.000000",
                "PSU__CRL_APB__RPLL_CTRL__FRACDATA" : "0.000000",
                "PSU__CRF_APB__DPLL_CTRL__DIV2" : "1",
                "PSU__CRF_APB__APLL_CTRL__DIV2" : "1",
                "PSU__CRF_APB__VPLL_CTRL__DIV2" : "1",
                "PSU__CRL_APB__IOPLL_CTRL__DIV2" : "1",
                "PSU__CRL_APB__RPLL_CTRL__DIV2" : "1",
                "PSU__CRF_APB__APLL_CTRL__FBDIV" : "72",
                "PSU__CRF_APB__DPLL_CTRL__FBDIV" : "63",
                "PSU__CRF_APB__VPLL_CTRL__FBDIV" : "90",
                "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0" : "3",
                "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0" : "3",
                "PSU__CRF_APB__ACPU_CTRL__DIVISOR0" : "1",
                "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0" : "5",
                "PSU__DISPLAYPORT__PERIPHERAL__ENABLE" : "1",
                "PSU__DISPLAYPORT__LANE0__ENABLE" : "1",
                "PSU__DISPLAYPORT__LANE0__IO" : "GT Lane1",
                "PSU__DISPLAYPORT__LANE1__ENABLE" : "1",
                "PSU__DISPLAYPORT__LANE1__IO" : "GT Lane0",
                "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0" : "5",
                "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0" : "14",
                "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRF_APB__DDR_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0" : "1",
                "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0" : "2",
                "PSU__SATA__PERIPHERAL__ENABLE" : "1",
                "PSU__SATA__LANE0__ENABLE" : "0",
                "PSU__SATA__LANE1__ENABLE" : "1",
                "PSU__SATA__LANE1__IO" : "GT Lane3",
                "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" : "4",
                "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" : "4",
                "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" : "4",
                "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0" : "30",
                "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0" : "3",
                "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0" : "25",
                "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1" : "3",
                "PSU_USB3__DUAL_CLOCK_ENABLE" : "1",
                "PSU__CRL_APB__USB3__ENABLE" : "1",
                "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0" : "2",
                "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0" : "5",
                "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0" : "2",
                "PSU__CRL_APB__IOPLL_CTRL__FBDIV" : "90",
                "PSU__CRL_APB__RPLL_CTRL__FBDIV" : "45",
                "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0" : "3",
                "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0" : "2",
                "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0" : "12",
                "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0" : "7",
                "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0" : "8",
                "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0" : "7",
                "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0" : "7",
                "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0" : "3",
                "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__PCAP_CTRL__DIVISOR0" : "8",
                "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0" : "3",
                "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0" : "6",
                "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0" : "15",
                "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1" : "1",
                "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0" : "3",
                "PSU__CRF_APB__APLL_CTRL__SRCSEL" : "PSS_REF_CLK",
                "PSU__CRF_APB__DPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
                "PSU__CRF_APB__VPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
                "PSU__CRF_APB__ACPU_CTRL__SRCSEL" : "APLL",
                "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL" : "VPLL",
                "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL" : "RPLL",
                "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL" : "RPLL",
                "PSU__CRF_APB__DDR_CTRL__SRCSEL" : "DPLL",
                "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL" : "APLL",
                "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL" : "APLL",
                "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL" : "DPLL",
                "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__IOPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
                "PSU__CRL_APB__RPLL_CTRL__SRCSEL" : "PSS_REF_CLK",
                "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__PCAP_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL" : "IOPLL",
                "PSU__IOU_SLCR__WDT_CLK_SEL__SELECT" : "APB",
                "PSU__FPD_SLCR__WDT_CLK_SEL__SELECT" : "APB",
                "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL" : "APB",
                "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL" : "APB",
                "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL" : "APB",
                "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL" : "APB",
                "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED" : "0",
                "PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED" : "0",
                "PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED" : "0",
                "PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED" : "0",
                "PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED" : "0",
                "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED" : "0",
                "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED" : "0",
                "PSU__OVERRIDE__BASIC_CLOCK" : "0",
                "PSU__DLL__ISUSED" : "1",
                "PSU__PL_CLK0_BUF" : "TRUE",
                "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ" : "100.000000",
                "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ" : "100.000000",
                "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ" : "1200.000000",
                "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ" : "300.000000",
                "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ" : "25.000000",
                "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ" : "26.785715",
                "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ" : "525.000000",
                "PSU__DDR__INTERFACE__FREQMHZ" : "533.500",
                "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ" : "500.000000",
                "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" : "125.000000",
                "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ" : "600.000000",
                "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ" : "600.000000",
                "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ" : "525.000000",
                "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ" : "125.000000",
                "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ" : "125.000000",
                "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ" : "187.500000",
                "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ" : "500.000000",
                "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ" : "187.500000",
                "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ" : "500.000000",
                "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ" : "250.000000",
                "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ" : "500.000000",
                "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ" : "1500.000000",
                "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ" : "50.000000",
                "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ" : "100.000000",
                "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ" : "20.000000",
                "PSU__CRF_APB__ACPU_CTRL__FREQMHZ" : "1200",
                "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ" : "250",
                "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ" : "250",
                "PSU__CRF_APB__DDR_CTRL__FREQMHZ" : "1067",
                "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ" : "500",
                "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ" : "250",
                "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ" : "250",
                "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ" : "125",
                "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ" : "600",
                "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ" : "600",
                "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ" : "533.33",
                "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ" : "100",
                "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ" : "250",
                "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ" : "125",
                "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ" : "250",
                "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ" : "125",
                "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ" : "200",
                "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ" : "500",
                "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ" : "250",
                "PSU__CRL_APB__PCAP_CTRL__FREQMHZ" : "200",
                "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ" : "500",
                "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ" : "250",
                "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ" : "500",
                "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ" : "100",
                "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ" : "20",
                "PSU__IOU_SLCR__TTC0__FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC1__FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC2__FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__TTC3__FREQMHZ" : "100.000000",
                "PSU__IOU_SLCR__WDT0__FREQMHZ" : "100.000000",
                "PSU__FPD_SLCR__WDT1__FREQMHZ" : "100.000000",
                "PSU__SD1_ROUTE_THROUGH_FPD" : "0",
                "PSU__QSPI_ROUTE_THROUGH_FPD" : "0",
                "PSU__GEM3_ROUTE_THROUGH_FPD" : "0",
                "PSU__USB0_COHERENCY" : "0",
                "PSU__SD1_COHERENCY" : "0",
                "PSU__QSPI_COHERENCY" : "0",
                "PSU__ENET3__TSU__ENABLE" : "0",
                "PSU__TSU__BUFG_PORT_PAIR" : "0",
                "PSU__GEM3_COHERENCY" : "0",
                "PSU__FPDMASTERS_COHERENCY" : "0",
                "PSU_SD1_INTERNAL_BUS_WIDTH" : "4"
            }
        }
    }
}