
NRF24L.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b74  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b64  08003cfc  08003cfc  00013cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004860  08004860  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08004860  08004860  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004860  08004860  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004860  08004860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004864  08004864  00014864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08004868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000084  080048ec  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ac  080048ec  000201ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010530  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f61  00000000  00000000  000305e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000948  00000000  00000000  00032548  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000870  00000000  00000000  00032e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018d9f  00000000  00000000  00033700  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a5a9  00000000  00000000  0004c49f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000837f6  00000000  00000000  00056a48  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da23e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002574  00000000  00000000  000da2bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003ce4 	.word	0x08003ce4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	08003ce4 	.word	0x08003ce4

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f92f 	bl	800043c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f003 f900 	bl	80033e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f939 	bl	800048a <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f90f 	bl	8000452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	200000d4 	.word	0x200000d4

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	200000d4 	.word	0x200000d4

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	6039      	str	r1, [r7, #0]
 8000346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034c:	2b00      	cmp	r3, #0
 800034e:	da0b      	bge.n	8000368 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	490c      	ldr	r1, [pc, #48]	; (8000388 <NVIC_SetPriority+0x4c>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	f003 030f 	and.w	r3, r3, #15
 800035c:	3b04      	subs	r3, #4
 800035e:	0112      	lsls	r2, r2, #4
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	440b      	add	r3, r1
 8000364:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000366:	e009      	b.n	800037c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <NVIC_SetPriority+0x50>)
 800036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000372:	0112      	lsls	r2, r2, #4
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	440b      	add	r3, r1
 8000378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	e000ed00 	.word	0xe000ed00
 800038c:	e000e100 	.word	0xe000e100

08000390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000390:	b480      	push	{r7}
 8000392:	b089      	sub	sp, #36	; 0x24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	f003 0307 	and.w	r3, r3, #7
 80003a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003a4:	69fb      	ldr	r3, [r7, #28]
 80003a6:	f1c3 0307 	rsb	r3, r3, #7
 80003aa:	2b04      	cmp	r3, #4
 80003ac:	bf28      	it	cs
 80003ae:	2304      	movcs	r3, #4
 80003b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3304      	adds	r3, #4
 80003b6:	2b06      	cmp	r3, #6
 80003b8:	d902      	bls.n	80003c0 <NVIC_EncodePriority+0x30>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3b03      	subs	r3, #3
 80003be:	e000      	b.n	80003c2 <NVIC_EncodePriority+0x32>
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	f04f 32ff 	mov.w	r2, #4294967295
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	43da      	mvns	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	401a      	ands	r2, r3
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d8:	f04f 31ff 	mov.w	r1, #4294967295
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	43d9      	mvns	r1, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e8:	4313      	orrs	r3, r2
         );
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3724      	adds	r7, #36	; 0x24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
	...

080003f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000408:	d301      	bcc.n	800040e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2301      	movs	r3, #1
 800040c:	e00f      	b.n	800042e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <SysTick_Config+0x40>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000416:	210f      	movs	r1, #15
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f7ff ff8e 	bl	800033c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <SysTick_Config+0x40>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000426:	4b04      	ldr	r3, [pc, #16]	; (8000438 <SysTick_Config+0x40>)
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800042c:	2300      	movs	r3, #0
}
 800042e:	4618      	mov	r0, r3
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff47 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	b086      	sub	sp, #24
 8000456:	af00      	add	r7, sp, #0
 8000458:	4603      	mov	r3, r0
 800045a:	60b9      	str	r1, [r7, #8]
 800045c:	607a      	str	r2, [r7, #4]
 800045e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000464:	f7ff ff5c 	bl	8000320 <NVIC_GetPriorityGrouping>
 8000468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	6978      	ldr	r0, [r7, #20]
 8000470:	f7ff ff8e 	bl	8000390 <NVIC_EncodePriority>
 8000474:	4602      	mov	r2, r0
 8000476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5d 	bl	800033c <NVIC_SetPriority>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b082      	sub	sp, #8
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f7ff ffb0 	bl	80003f8 <SysTick_Config>
 8000498:	4603      	mov	r3, r0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b087      	sub	sp, #28
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004b6:	2300      	movs	r3, #0
 80004b8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004ba:	e14e      	b.n	800075a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	2101      	movs	r1, #1
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	fa01 f303 	lsl.w	r3, r1, r3
 80004c8:	4013      	ands	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f000 8140 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d003      	beq.n	80004e4 <HAL_GPIO_Init+0x40>
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	2b12      	cmp	r3, #18
 80004e2:	d123      	bne.n	800052c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	08da      	lsrs	r2, r3, #3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3208      	adds	r2, #8
 80004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	f003 0307 	and.w	r3, r3, #7
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	220f      	movs	r2, #15
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	691a      	ldr	r2, [r3, #16]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	f003 0307 	and.w	r3, r3, #7
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	4313      	orrs	r3, r2
 800051c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	08da      	lsrs	r2, r3, #3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3208      	adds	r2, #8
 8000526:	6939      	ldr	r1, [r7, #16]
 8000528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	43db      	mvns	r3, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f003 0203 	and.w	r2, r3, #3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	4313      	orrs	r3, r2
 8000558:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	693a      	ldr	r2, [r7, #16]
 800055e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d00b      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d007      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000574:	2b11      	cmp	r3, #17
 8000576:	d003      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	2b12      	cmp	r3, #18
 800057e:	d130      	bne.n	80005e2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2203      	movs	r2, #3
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	4013      	ands	r3, r2
 8000596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005b6:	2201      	movs	r2, #1
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	4013      	ands	r3, r2
 80005c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	091b      	lsrs	r3, r3, #4
 80005cc:	f003 0201 	and.w	r2, r3, #1
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	4313      	orrs	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	693a      	ldr	r2, [r7, #16]
 80005e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	2203      	movs	r2, #3
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	43db      	mvns	r3, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	4013      	ands	r3, r2
 80005f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	4313      	orrs	r3, r2
 800060a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 809a 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000620:	4b55      	ldr	r3, [pc, #340]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a54      	ldr	r2, [pc, #336]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000626:	f043 0301 	orr.w	r3, r3, #1
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b52      	ldr	r3, [pc, #328]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000638:	4a50      	ldr	r2, [pc, #320]	; (800077c <HAL_GPIO_Init+0x2d8>)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	3302      	adds	r3, #2
 8000640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000644:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	220f      	movs	r2, #15
 8000650:	fa02 f303 	lsl.w	r3, r2, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	4013      	ands	r3, r2
 800065a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000662:	d013      	beq.n	800068c <HAL_GPIO_Init+0x1e8>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a46      	ldr	r2, [pc, #280]	; (8000780 <HAL_GPIO_Init+0x2dc>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d00d      	beq.n	8000688 <HAL_GPIO_Init+0x1e4>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a45      	ldr	r2, [pc, #276]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d007      	beq.n	8000684 <HAL_GPIO_Init+0x1e0>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a44      	ldr	r2, [pc, #272]	; (8000788 <HAL_GPIO_Init+0x2e4>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d101      	bne.n	8000680 <HAL_GPIO_Init+0x1dc>
 800067c:	2303      	movs	r3, #3
 800067e:	e006      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000680:	2305      	movs	r3, #5
 8000682:	e004      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000684:	2302      	movs	r3, #2
 8000686:	e002      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000688:	2301      	movs	r3, #1
 800068a:	e000      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 800068c:	2300      	movs	r3, #0
 800068e:	697a      	ldr	r2, [r7, #20]
 8000690:	f002 0203 	and.w	r2, r2, #3
 8000694:	0092      	lsls	r2, r2, #2
 8000696:	4093      	lsls	r3, r2
 8000698:	693a      	ldr	r2, [r7, #16]
 800069a:	4313      	orrs	r3, r2
 800069c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800069e:	4937      	ldr	r1, [pc, #220]	; (800077c <HAL_GPIO_Init+0x2d8>)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	3302      	adds	r3, #2
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	43db      	mvns	r3, r3
 80006b6:	693a      	ldr	r2, [r7, #16]
 80006b8:	4013      	ands	r3, r2
 80006ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d003      	beq.n	80006d0 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80006c8:	693a      	ldr	r2, [r7, #16]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	4313      	orrs	r3, r2
 80006ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006d0:	4a2e      	ldr	r2, [pc, #184]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006d6:	4b2d      	ldr	r3, [pc, #180]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	43db      	mvns	r3, r3
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	4013      	ands	r3, r2
 80006e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d003      	beq.n	80006fa <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80006f2:	693a      	ldr	r2, [r7, #16]
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4313      	orrs	r3, r2
 80006f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006fa:	4a24      	ldr	r2, [pc, #144]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	43db      	mvns	r3, r3
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	4013      	ands	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000718:	2b00      	cmp	r3, #0
 800071a:	d003      	beq.n	8000724 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800071c:	693a      	ldr	r2, [r7, #16]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4313      	orrs	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000724:	4a19      	ldr	r2, [pc, #100]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <HAL_GPIO_Init+0x2e8>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	43db      	mvns	r3, r3
 8000734:	693a      	ldr	r2, [r7, #16]
 8000736:	4013      	ands	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000742:	2b00      	cmp	r3, #0
 8000744:	d003      	beq.n	800074e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000746:	693a      	ldr	r2, [r7, #16]
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4313      	orrs	r3, r2
 800074c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800074e:	4a0f      	ldr	r2, [pc, #60]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	3301      	adds	r3, #1
 8000758:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	fa22 f303 	lsr.w	r3, r2, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	f47f aea9 	bne.w	80004bc <HAL_GPIO_Init+0x18>
  }
}
 800076a:	bf00      	nop
 800076c:	371c      	adds	r7, #28
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000
 800077c:	40010000 	.word	0x40010000
 8000780:	48000400 	.word	0x48000400
 8000784:	48000800 	.word	0x48000800
 8000788:	48000c00 	.word	0x48000c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
 800079c:	4613      	mov	r3, r2
 800079e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	787b      	ldrb	r3, [r7, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007ac:	e002      	b.n	80007b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	887a      	ldrh	r2, [r7, #2]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d102      	bne.n	80007da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80007d4:	2301      	movs	r3, #1
 80007d6:	f000 beda 	b.w	800158e <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	f000 816e 	beq.w	8000ac6 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007ea:	4bb5      	ldr	r3, [pc, #724]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	f003 030c 	and.w	r3, r3, #12
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	d00c      	beq.n	8000810 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007f6:	4bb2      	ldr	r3, [pc, #712]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	f003 030c 	and.w	r3, r3, #12
 80007fe:	2b08      	cmp	r3, #8
 8000800:	d15a      	bne.n	80008b8 <HAL_RCC_OscConfig+0xf8>
 8000802:	4baf      	ldr	r3, [pc, #700]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800080a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800080e:	d153      	bne.n	80008b8 <HAL_RCC_OscConfig+0xf8>
 8000810:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000814:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000818:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800081c:	fa93 f3a3 	rbit	r3, r3
 8000820:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000824:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000828:	fab3 f383 	clz	r3, r3
 800082c:	b2db      	uxtb	r3, r3
 800082e:	095b      	lsrs	r3, r3, #5
 8000830:	b2db      	uxtb	r3, r3
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2b01      	cmp	r3, #1
 800083a:	d102      	bne.n	8000842 <HAL_RCC_OscConfig+0x82>
 800083c:	4ba0      	ldr	r3, [pc, #640]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	e015      	b.n	800086e <HAL_RCC_OscConfig+0xae>
 8000842:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000846:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800084a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800084e:	fa93 f3a3 	rbit	r3, r3
 8000852:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800085a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800085e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000862:	fa93 f3a3 	rbit	r3, r3
 8000866:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800086a:	4b95      	ldr	r3, [pc, #596]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800086c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800086e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000872:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000876:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800087a:	fa92 f2a2 	rbit	r2, r2
 800087e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000882:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000886:	fab2 f282 	clz	r2, r2
 800088a:	b252      	sxtb	r2, r2
 800088c:	f042 0220 	orr.w	r2, r2, #32
 8000890:	b252      	sxtb	r2, r2
 8000892:	b2d2      	uxtb	r2, r2
 8000894:	f002 021f 	and.w	r2, r2, #31
 8000898:	2101      	movs	r1, #1
 800089a:	fa01 f202 	lsl.w	r2, r1, r2
 800089e:	4013      	ands	r3, r2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f000 810f 	beq.w	8000ac4 <HAL_RCC_OscConfig+0x304>
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	f040 8109 	bne.w	8000ac4 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	f000 be6b 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008c2:	d106      	bne.n	80008d2 <HAL_RCC_OscConfig+0x112>
 80008c4:	4b7e      	ldr	r3, [pc, #504]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a7d      	ldr	r2, [pc, #500]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ce:	6013      	str	r3, [r2, #0]
 80008d0:	e030      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d10c      	bne.n	80008f6 <HAL_RCC_OscConfig+0x136>
 80008dc:	4b78      	ldr	r3, [pc, #480]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a77      	ldr	r2, [pc, #476]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b75      	ldr	r3, [pc, #468]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a74      	ldr	r2, [pc, #464]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	e01e      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000900:	d10c      	bne.n	800091c <HAL_RCC_OscConfig+0x15c>
 8000902:	4b6f      	ldr	r3, [pc, #444]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a6e      	ldr	r2, [pc, #440]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800090c:	6013      	str	r3, [r2, #0]
 800090e:	4b6c      	ldr	r3, [pc, #432]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a6b      	ldr	r2, [pc, #428]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000918:	6013      	str	r3, [r2, #0]
 800091a:	e00b      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 800091c:	4b68      	ldr	r3, [pc, #416]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a67      	ldr	r2, [pc, #412]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	4b65      	ldr	r3, [pc, #404]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a64      	ldr	r2, [pc, #400]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800092e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000932:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000934:	4b62      	ldr	r3, [pc, #392]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000938:	f023 020f 	bic.w	r2, r3, #15
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	495f      	ldr	r1, [pc, #380]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000944:	4313      	orrs	r3, r2
 8000946:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d05a      	beq.n	8000a08 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000952:	f7ff fc93 	bl	800027c <HAL_GetTick>
 8000956:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800095a:	e00a      	b.n	8000972 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800095c:	f7ff fc8e 	bl	800027c <HAL_GetTick>
 8000960:	4602      	mov	r2, r0
 8000962:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	2b64      	cmp	r3, #100	; 0x64
 800096a:	d902      	bls.n	8000972 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 800096c:	2303      	movs	r3, #3
 800096e:	f000 be0e 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000972:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000976:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800097e:	fa93 f3a3 	rbit	r3, r3
 8000982:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000986:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800098a:	fab3 f383 	clz	r3, r3
 800098e:	b2db      	uxtb	r3, r3
 8000990:	095b      	lsrs	r3, r3, #5
 8000992:	b2db      	uxtb	r3, r3
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b01      	cmp	r3, #1
 800099c:	d102      	bne.n	80009a4 <HAL_RCC_OscConfig+0x1e4>
 800099e:	4b48      	ldr	r3, [pc, #288]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	e015      	b.n	80009d0 <HAL_RCC_OscConfig+0x210>
 80009a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009a8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80009b0:	fa93 f3a3 	rbit	r3, r3
 80009b4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80009b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009bc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80009c0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80009c4:	fa93 f3a3 	rbit	r3, r3
 80009c8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80009cc:	4b3c      	ldr	r3, [pc, #240]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80009ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009d4:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80009d8:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80009dc:	fa92 f2a2 	rbit	r2, r2
 80009e0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80009e4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80009e8:	fab2 f282 	clz	r2, r2
 80009ec:	b252      	sxtb	r2, r2
 80009ee:	f042 0220 	orr.w	r2, r2, #32
 80009f2:	b252      	sxtb	r2, r2
 80009f4:	b2d2      	uxtb	r2, r2
 80009f6:	f002 021f 	and.w	r2, r2, #31
 80009fa:	2101      	movs	r1, #1
 80009fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d0aa      	beq.n	800095c <HAL_RCC_OscConfig+0x19c>
 8000a06:	e05e      	b.n	8000ac6 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a08:	f7ff fc38 	bl	800027c <HAL_GetTick>
 8000a0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a10:	e00a      	b.n	8000a28 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a12:	f7ff fc33 	bl	800027c <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	2b64      	cmp	r3, #100	; 0x64
 8000a20:	d902      	bls.n	8000a28 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000a22:	2303      	movs	r3, #3
 8000a24:	f000 bdb3 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000a28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000a34:	fa93 f3a3 	rbit	r3, r3
 8000a38:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000a3c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a40:	fab3 f383 	clz	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	095b      	lsrs	r3, r3, #5
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d102      	bne.n	8000a5a <HAL_RCC_OscConfig+0x29a>
 8000a54:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	e015      	b.n	8000a86 <HAL_RCC_OscConfig+0x2c6>
 8000a5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a5e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a62:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a66:	fa93 f3a3 	rbit	r3, r3
 8000a6a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000a6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a72:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a76:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a7a:	fa93 f3a3 	rbit	r3, r3
 8000a7e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a8a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a8e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a92:	fa92 f2a2 	rbit	r2, r2
 8000a96:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000a9a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	b252      	sxtb	r2, r2
 8000aa4:	f042 0220 	orr.w	r2, r2, #32
 8000aa8:	b252      	sxtb	r2, r2
 8000aaa:	b2d2      	uxtb	r2, r2
 8000aac:	f002 021f 	and.w	r2, r2, #31
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1aa      	bne.n	8000a12 <HAL_RCC_OscConfig+0x252>
 8000abc:	e003      	b.n	8000ac6 <HAL_RCC_OscConfig+0x306>
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f000 8170 	beq.w	8000db6 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ad6:	4bd0      	ldr	r3, [pc, #832]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 030c 	and.w	r3, r3, #12
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d00b      	beq.n	8000afa <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ae2:	4bcd      	ldr	r3, [pc, #820]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f003 030c 	and.w	r3, r3, #12
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	d16d      	bne.n	8000bca <HAL_RCC_OscConfig+0x40a>
 8000aee:	4bca      	ldr	r3, [pc, #808]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d167      	bne.n	8000bca <HAL_RCC_OscConfig+0x40a>
 8000afa:	2302      	movs	r3, #2
 8000afc:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b00:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000b04:	fa93 f3a3 	rbit	r3, r3
 8000b08:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000b0c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b10:	fab3 f383 	clz	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d102      	bne.n	8000b2a <HAL_RCC_OscConfig+0x36a>
 8000b24:	4bbc      	ldr	r3, [pc, #752]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	e013      	b.n	8000b52 <HAL_RCC_OscConfig+0x392>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b30:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000b34:	fa93 f3a3 	rbit	r3, r3
 8000b38:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000b42:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b46:	fa93 f3a3 	rbit	r3, r3
 8000b4a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b4e:	4bb2      	ldr	r3, [pc, #712]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b52:	2202      	movs	r2, #2
 8000b54:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b58:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b5c:	fa92 f2a2 	rbit	r2, r2
 8000b60:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000b64:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b68:	fab2 f282 	clz	r2, r2
 8000b6c:	b252      	sxtb	r2, r2
 8000b6e:	f042 0220 	orr.w	r2, r2, #32
 8000b72:	b252      	sxtb	r2, r2
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	f002 021f 	and.w	r2, r2, #31
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b80:	4013      	ands	r3, r2
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d007      	beq.n	8000b96 <HAL_RCC_OscConfig+0x3d6>
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d002      	beq.n	8000b96 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	f000 bcfc 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b96:	4ba0      	ldr	r3, [pc, #640]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6959      	ldr	r1, [r3, #20]
 8000ba4:	23f8      	movs	r3, #248	; 0xf8
 8000ba6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000baa:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000bae:	fa93 f3a3 	rbit	r3, r3
 8000bb2:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000bb6:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000bba:	fab3 f383 	clz	r3, r3
 8000bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc2:	4995      	ldr	r1, [pc, #596]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc8:	e0f5      	b.n	8000db6 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	f000 8085 	beq.w	8000ce0 <HAL_RCC_OscConfig+0x520>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bdc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000be0:	fa93 f3a3 	rbit	r3, r3
 8000be4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000be8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bec:	fab3 f383 	clz	r3, r3
 8000bf0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000bf4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c00:	f7ff fb3c 	bl	800027c <HAL_GetTick>
 8000c04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c08:	e00a      	b.n	8000c20 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c0a:	f7ff fb37 	bl	800027c <HAL_GetTick>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d902      	bls.n	8000c20 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	f000 bcb7 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000c20:	2302      	movs	r3, #2
 8000c22:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c26:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000c2a:	fa93 f3a3 	rbit	r3, r3
 8000c2e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000c32:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c36:	fab3 f383 	clz	r3, r3
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	095b      	lsrs	r3, r3, #5
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d102      	bne.n	8000c50 <HAL_RCC_OscConfig+0x490>
 8000c4a:	4b73      	ldr	r3, [pc, #460]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	e013      	b.n	8000c78 <HAL_RCC_OscConfig+0x4b8>
 8000c50:	2302      	movs	r3, #2
 8000c52:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c56:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c5a:	fa93 f3a3 	rbit	r3, r3
 8000c5e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c62:	2302      	movs	r3, #2
 8000c64:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c68:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000c6c:	fa93 f3a3 	rbit	r3, r3
 8000c70:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c74:	4b68      	ldr	r3, [pc, #416]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c78:	2202      	movs	r2, #2
 8000c7a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c7e:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c82:	fa92 f2a2 	rbit	r2, r2
 8000c86:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000c8a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b252      	sxtb	r2, r2
 8000c94:	f042 0220 	orr.w	r2, r2, #32
 8000c98:	b252      	sxtb	r2, r2
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	f002 021f 	and.w	r2, r2, #31
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0ae      	beq.n	8000c0a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cac:	4b5a      	ldr	r3, [pc, #360]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6959      	ldr	r1, [r3, #20]
 8000cba:	23f8      	movs	r3, #248	; 0xf8
 8000cbc:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000cc4:	fa93 f3a3 	rbit	r3, r3
 8000cc8:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000ccc:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000cd0:	fab3 f383 	clz	r3, r3
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	494f      	ldr	r1, [pc, #316]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	600b      	str	r3, [r1, #0]
 8000cde:	e06a      	b.n	8000db6 <HAL_RCC_OscConfig+0x5f6>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000cea:	fa93 f3a3 	rbit	r3, r3
 8000cee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000cf2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cf6:	fab3 f383 	clz	r3, r3
 8000cfa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cfe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	461a      	mov	r2, r3
 8000d06:	2300      	movs	r3, #0
 8000d08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d0a:	f7ff fab7 	bl	800027c <HAL_GetTick>
 8000d0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d12:	e00a      	b.n	8000d2a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d14:	f7ff fab2 	bl	800027c <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d902      	bls.n	8000d2a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	f000 bc32 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d30:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d34:	fa93 f3a3 	rbit	r3, r3
 8000d38:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000d3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d40:	fab3 f383 	clz	r3, r3
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	095b      	lsrs	r3, r3, #5
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d102      	bne.n	8000d5a <HAL_RCC_OscConfig+0x59a>
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	e013      	b.n	8000d82 <HAL_RCC_OscConfig+0x5c2>
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d64:	fa93 f3a3 	rbit	r3, r3
 8000d68:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d72:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d76:	fa93 f3a3 	rbit	r3, r3
 8000d7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d82:	2202      	movs	r2, #2
 8000d84:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d88:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d8c:	fa92 f2a2 	rbit	r2, r2
 8000d90:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000d94:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	b252      	sxtb	r2, r2
 8000d9e:	f042 0220 	orr.w	r2, r2, #32
 8000da2:	b252      	sxtb	r2, r2
 8000da4:	b2d2      	uxtb	r2, r2
 8000da6:	f002 021f 	and.w	r2, r2, #31
 8000daa:	2101      	movs	r1, #1
 8000dac:	fa01 f202 	lsl.w	r2, r1, r2
 8000db0:	4013      	ands	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1ae      	bne.n	8000d14 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0308 	and.w	r3, r3, #8
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 80d8 	beq.w	8000f76 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d067      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x6e0>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000dda:	fa93 f3a3 	rbit	r3, r3
 8000dde:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000de2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000de6:	fab3 f383 	clz	r3, r3
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <HAL_RCC_OscConfig+0x65c>)
 8000dee:	4413      	add	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	461a      	mov	r2, r3
 8000df4:	2301      	movs	r3, #1
 8000df6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df8:	f7ff fa40 	bl	800027c <HAL_GetTick>
 8000dfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e00:	e00e      	b.n	8000e20 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e02:	f7ff fa3b 	bl	800027c <HAL_GetTick>
 8000e06:	4602      	mov	r2, r0
 8000e08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d906      	bls.n	8000e20 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e3bb      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	10908120 	.word	0x10908120
 8000e20:	2302      	movs	r3, #2
 8000e22:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e2a:	fa93 f3a3 	rbit	r3, r3
 8000e2e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000e32:	2302      	movs	r3, #2
 8000e34:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000e3c:	fa93 f2a3 	rbit	r2, r3
 8000e40:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	fa93 f2a3 	rbit	r2, r3
 8000e58:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e5c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e5e:	4ba5      	ldr	r3, [pc, #660]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e62:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e66:	2102      	movs	r1, #2
 8000e68:	6019      	str	r1, [r3, #0]
 8000e6a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	fa93 f1a3 	rbit	r1, r3
 8000e74:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e78:	6019      	str	r1, [r3, #0]
  return(result);
 8000e7a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	fab3 f383 	clz	r3, r3
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e8a:	b25b      	sxtb	r3, r3
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f003 031f 	and.w	r3, r3, #31
 8000e92:	2101      	movs	r1, #1
 8000e94:	fa01 f303 	lsl.w	r3, r1, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d0b1      	beq.n	8000e02 <HAL_RCC_OscConfig+0x642>
 8000e9e:	e06a      	b.n	8000f76 <HAL_RCC_OscConfig+0x7b6>
 8000ea0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	fa93 f2a3 	rbit	r2, r3
 8000eb2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000eb6:	601a      	str	r2, [r3, #0]
  return(result);
 8000eb8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000ebc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b8c      	ldr	r3, [pc, #560]	; (80010f8 <HAL_RCC_OscConfig+0x938>)
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	461a      	mov	r2, r3
 8000ecc:	2300      	movs	r3, #0
 8000ece:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ed0:	f7ff f9d4 	bl	800027c <HAL_GetTick>
 8000ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed8:	e009      	b.n	8000eee <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eda:	f7ff f9cf 	bl	800027c <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e34f      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 8000eee:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	fa93 f2a3 	rbit	r2, r3
 8000f00:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	fa93 f2a3 	rbit	r2, r3
 8000f18:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f22:	2202      	movs	r2, #2
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	fa93 f2a3 	rbit	r2, r3
 8000f30:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f36:	4b6f      	ldr	r3, [pc, #444]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f3a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f3e:	2102      	movs	r1, #2
 8000f40:	6019      	str	r1, [r3, #0]
 8000f42:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	fa93 f1a3 	rbit	r1, r3
 8000f4c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f50:	6019      	str	r1, [r3, #0]
  return(result);
 8000f52:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	fab3 f383 	clz	r3, r3
 8000f5c:	b25b      	sxtb	r3, r3
 8000f5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f70:	4013      	ands	r3, r2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1b1      	bne.n	8000eda <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 8159 	beq.w	8001238 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f86:	2300      	movs	r3, #0
 8000f88:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f8c:	4b59      	ldr	r3, [pc, #356]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d112      	bne.n	8000fbe <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f98:	4b56      	ldr	r3, [pc, #344]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	4a55      	ldr	r2, [pc, #340]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa2:	61d3      	str	r3, [r2, #28]
 8000fa4:	4b53      	ldr	r3, [pc, #332]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbe:	4b4f      	ldr	r3, [pc, #316]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d11a      	bne.n	8001000 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fca:	4b4c      	ldr	r3, [pc, #304]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a4b      	ldr	r2, [pc, #300]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fd6:	f7ff f951 	bl	800027c <HAL_GetTick>
 8000fda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fde:	e009      	b.n	8000ff4 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fe0:	f7ff f94c 	bl	800027c <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b64      	cmp	r3, #100	; 0x64
 8000fee:	d901      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e2cc      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff4:	4b41      	ldr	r3, [pc, #260]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0ef      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d106      	bne.n	8001018 <HAL_RCC_OscConfig+0x858>
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6213      	str	r3, [r2, #32]
 8001016:	e02f      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10c      	bne.n	800103c <HAL_RCC_OscConfig+0x87c>
 8001022:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4a33      	ldr	r2, [pc, #204]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001028:	f023 0301 	bic.w	r3, r3, #1
 800102c:	6213      	str	r3, [r2, #32]
 800102e:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a30      	ldr	r2, [pc, #192]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6213      	str	r3, [r2, #32]
 800103a:	e01d      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	2b05      	cmp	r3, #5
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x8a0>
 8001046:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a2a      	ldr	r2, [pc, #168]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800104c:	f043 0304 	orr.w	r3, r3, #4
 8001050:	6213      	str	r3, [r2, #32]
 8001052:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	4a27      	ldr	r2, [pc, #156]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6213      	str	r3, [r2, #32]
 800105e:	e00b      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 8001060:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	4a23      	ldr	r2, [pc, #140]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001066:	f023 0301 	bic.w	r3, r3, #1
 800106a:	6213      	str	r3, [r2, #32]
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	4a20      	ldr	r2, [pc, #128]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001072:	f023 0304 	bic.w	r3, r3, #4
 8001076:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d06b      	beq.n	800115a <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001082:	f7ff f8fb 	bl	800027c <HAL_GetTick>
 8001086:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108a:	e00b      	b.n	80010a4 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800108c:	f7ff f8f6 	bl	800027c <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	f241 3288 	movw	r2, #5000	; 0x1388
 800109c:	4293      	cmp	r3, r2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e274      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80010a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010a8:	2202      	movs	r2, #2
 80010aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ac:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	fa93 f2a3 	rbit	r2, r3
 80010b6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010c0:	2202      	movs	r2, #2
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	fa93 f2a3 	rbit	r2, r3
 80010ce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80010d2:	601a      	str	r2, [r3, #0]
  return(result);
 80010d4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80010d8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010da:	fab3 f383 	clz	r3, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	095b      	lsrs	r3, r3, #5
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d108      	bne.n	8001100 <HAL_RCC_OscConfig+0x940>
 80010ee:	4b01      	ldr	r3, [pc, #4]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	e013      	b.n	800111c <HAL_RCC_OscConfig+0x95c>
 80010f4:	40021000 	.word	0x40021000
 80010f8:	10908120 	.word	0x10908120
 80010fc:	40007000 	.word	0x40007000
 8001100:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001104:	2202      	movs	r2, #2
 8001106:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001108:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	fa93 f2a3 	rbit	r2, r3
 8001112:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	4bbb      	ldr	r3, [pc, #748]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001120:	2102      	movs	r1, #2
 8001122:	6011      	str	r1, [r2, #0]
 8001124:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	fa92 f1a2 	rbit	r1, r2
 800112e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001132:	6011      	str	r1, [r2, #0]
  return(result);
 8001134:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001138:	6812      	ldr	r2, [r2, #0]
 800113a:	fab2 f282 	clz	r2, r2
 800113e:	b252      	sxtb	r2, r2
 8001140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001144:	b252      	sxtb	r2, r2
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	f002 021f 	and.w	r2, r2, #31
 800114c:	2101      	movs	r1, #1
 800114e:	fa01 f202 	lsl.w	r2, r1, r2
 8001152:	4013      	ands	r3, r2
 8001154:	2b00      	cmp	r3, #0
 8001156:	d099      	beq.n	800108c <HAL_RCC_OscConfig+0x8cc>
 8001158:	e064      	b.n	8001224 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800115a:	f7ff f88f 	bl	800027c <HAL_GetTick>
 800115e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001162:	e00b      	b.n	800117c <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001164:	f7ff f88a 	bl	800027c <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	f241 3288 	movw	r2, #5000	; 0x1388
 8001174:	4293      	cmp	r3, r2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e208      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 800117c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001180:	2202      	movs	r2, #2
 8001182:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	fa93 f2a3 	rbit	r2, r3
 800118e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001198:	2202      	movs	r2, #2
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	fa93 f2a3 	rbit	r2, r3
 80011a6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011aa:	601a      	str	r2, [r3, #0]
  return(result);
 80011ac:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b2:	fab3 f383 	clz	r3, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	095b      	lsrs	r3, r3, #5
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d102      	bne.n	80011cc <HAL_RCC_OscConfig+0xa0c>
 80011c6:	4b90      	ldr	r3, [pc, #576]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	e00d      	b.n	80011e8 <HAL_RCC_OscConfig+0xa28>
 80011cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80011d0:	2202      	movs	r2, #2
 80011d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	fa93 f2a3 	rbit	r2, r3
 80011de:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	4b88      	ldr	r3, [pc, #544]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80011e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011ec:	2102      	movs	r1, #2
 80011ee:	6011      	str	r1, [r2, #0]
 80011f0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011f4:	6812      	ldr	r2, [r2, #0]
 80011f6:	fa92 f1a2 	rbit	r1, r2
 80011fa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011fe:	6011      	str	r1, [r2, #0]
  return(result);
 8001200:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001204:	6812      	ldr	r2, [r2, #0]
 8001206:	fab2 f282 	clz	r2, r2
 800120a:	b252      	sxtb	r2, r2
 800120c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001210:	b252      	sxtb	r2, r2
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	f002 021f 	and.w	r2, r2, #31
 8001218:	2101      	movs	r1, #1
 800121a:	fa01 f202 	lsl.w	r2, r1, r2
 800121e:	4013      	ands	r3, r2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d19f      	bne.n	8001164 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001224:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001228:	2b01      	cmp	r3, #1
 800122a:	d105      	bne.n	8001238 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800122c:	4b76      	ldr	r3, [pc, #472]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 800122e:	69db      	ldr	r3, [r3, #28]
 8001230:	4a75      	ldr	r2, [pc, #468]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001236:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 81a4 	beq.w	800158c <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001244:	4b70      	ldr	r3, [pc, #448]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 030c 	and.w	r3, r3, #12
 800124c:	2b08      	cmp	r3, #8
 800124e:	f000 819b 	beq.w	8001588 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	69db      	ldr	r3, [r3, #28]
 8001258:	2b02      	cmp	r3, #2
 800125a:	f040 8113 	bne.w	8001484 <HAL_RCC_OscConfig+0xcc4>
 800125e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001262:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001266:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001268:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	fa93 f2a3 	rbit	r2, r3
 8001272:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001276:	601a      	str	r2, [r3, #0]
  return(result);
 8001278:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800127c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800127e:	fab3 f383 	clz	r3, r3
 8001282:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001286:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	461a      	mov	r2, r3
 800128e:	2300      	movs	r3, #0
 8001290:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001292:	f7fe fff3 	bl	800027c <HAL_GetTick>
 8001296:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129a:	e009      	b.n	80012b0 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800129c:	f7fe ffee 	bl	800027c <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e16e      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80012b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	fa93 f2a3 	rbit	r2, r3
 80012c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80012c8:	601a      	str	r2, [r3, #0]
  return(result);
 80012ca:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80012ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d102      	bne.n	80012ea <HAL_RCC_OscConfig+0xb2a>
 80012e4:	4b48      	ldr	r3, [pc, #288]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	e01b      	b.n	8001322 <HAL_RCC_OscConfig+0xb62>
 80012ea:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	fa93 f2a3 	rbit	r2, r3
 80012fe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001308:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	fa93 f2a3 	rbit	r2, r3
 8001318:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	4b3a      	ldr	r3, [pc, #232]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001326:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800132a:	6011      	str	r1, [r2, #0]
 800132c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	fa92 f1a2 	rbit	r1, r2
 8001336:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800133a:	6011      	str	r1, [r2, #0]
  return(result);
 800133c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	fab2 f282 	clz	r2, r2
 8001346:	b252      	sxtb	r2, r2
 8001348:	f042 0220 	orr.w	r2, r2, #32
 800134c:	b252      	sxtb	r2, r2
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	f002 021f 	and.w	r2, r2, #31
 8001354:	2101      	movs	r1, #1
 8001356:	fa01 f202 	lsl.w	r2, r1, r2
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d19d      	bne.n	800129c <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001360:	4b29      	ldr	r3, [pc, #164]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	430b      	orrs	r3, r1
 8001376:	4924      	ldr	r1, [pc, #144]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001378:	4313      	orrs	r3, r2
 800137a:	604b      	str	r3, [r1, #4]
 800137c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001380:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001384:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001386:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	fa93 f2a3 	rbit	r2, r3
 8001390:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001394:	601a      	str	r2, [r3, #0]
  return(result);
 8001396:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800139a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800139c:	fab3 f383 	clz	r3, r3
 80013a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	461a      	mov	r2, r3
 80013ac:	2301      	movs	r3, #1
 80013ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b0:	f7fe ff64 	bl	800027c <HAL_GetTick>
 80013b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013b8:	e009      	b.n	80013ce <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ba:	f7fe ff5f 	bl	800027c <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0df      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80013ce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	fa93 f2a3 	rbit	r2, r3
 80013e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013e6:	601a      	str	r2, [r3, #0]
  return(result);
 80013e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ee:	fab3 f383 	clz	r3, r3
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	095b      	lsrs	r3, r3, #5
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d104      	bne.n	800140c <HAL_RCC_OscConfig+0xc4c>
 8001402:	4b01      	ldr	r3, [pc, #4]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	e01d      	b.n	8001444 <HAL_RCC_OscConfig+0xc84>
 8001408:	40021000 	.word	0x40021000
 800140c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001410:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001414:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001416:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	fa93 f2a3 	rbit	r2, r3
 8001420:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800142a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	fa93 f2a3 	rbit	r2, r3
 800143a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	4b55      	ldr	r3, [pc, #340]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001448:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800144c:	6011      	str	r1, [r2, #0]
 800144e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	fa92 f1a2 	rbit	r1, r2
 8001458:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800145c:	6011      	str	r1, [r2, #0]
  return(result);
 800145e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	fab2 f282 	clz	r2, r2
 8001468:	b252      	sxtb	r2, r2
 800146a:	f042 0220 	orr.w	r2, r2, #32
 800146e:	b252      	sxtb	r2, r2
 8001470:	b2d2      	uxtb	r2, r2
 8001472:	f002 021f 	and.w	r2, r2, #31
 8001476:	2101      	movs	r1, #1
 8001478:	fa01 f202 	lsl.w	r2, r1, r2
 800147c:	4013      	ands	r3, r2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d09b      	beq.n	80013ba <HAL_RCC_OscConfig+0xbfa>
 8001482:	e083      	b.n	800158c <HAL_RCC_OscConfig+0xdcc>
 8001484:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800148c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fa93 f2a3 	rbit	r2, r3
 8001498:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800149c:	601a      	str	r2, [r3, #0]
  return(result);
 800149e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014a2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a4:	fab3 f383 	clz	r3, r3
 80014a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	461a      	mov	r2, r3
 80014b4:	2300      	movs	r3, #0
 80014b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b8:	f7fe fee0 	bl	800027c <HAL_GetTick>
 80014bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c0:	e009      	b.n	80014d6 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c2:	f7fe fedb 	bl	800027c <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e05b      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80014d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	fa93 f2a3 	rbit	r2, r3
 80014ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ee:	601a      	str	r2, [r3, #0]
  return(result);
 80014f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f6:	fab3 f383 	clz	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	095b      	lsrs	r3, r3, #5
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b01      	cmp	r3, #1
 8001508:	d102      	bne.n	8001510 <HAL_RCC_OscConfig+0xd50>
 800150a:	4b23      	ldr	r3, [pc, #140]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	e01b      	b.n	8001548 <HAL_RCC_OscConfig+0xd88>
 8001510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001514:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001518:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	fa93 f2a3 	rbit	r2, r3
 8001524:	f107 0320 	add.w	r3, r7, #32
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	fa93 f2a3 	rbit	r2, r3
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	f107 0214 	add.w	r2, r7, #20
 800154c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001550:	6011      	str	r1, [r2, #0]
 8001552:	f107 0214 	add.w	r2, r7, #20
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	fa92 f1a2 	rbit	r1, r2
 800155c:	f107 0210 	add.w	r2, r7, #16
 8001560:	6011      	str	r1, [r2, #0]
  return(result);
 8001562:	f107 0210 	add.w	r2, r7, #16
 8001566:	6812      	ldr	r2, [r2, #0]
 8001568:	fab2 f282 	clz	r2, r2
 800156c:	b252      	sxtb	r2, r2
 800156e:	f042 0220 	orr.w	r2, r2, #32
 8001572:	b252      	sxtb	r2, r2
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	f002 021f 	and.w	r2, r2, #31
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f202 	lsl.w	r2, r1, r2
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d19d      	bne.n	80014c2 <HAL_RCC_OscConfig+0xd02>
 8001586:	e001      	b.n	800158c <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e000      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000

0800159c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b09e      	sub	sp, #120	; 0x78
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e164      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015b4:	4b92      	ldr	r3, [pc, #584]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d910      	bls.n	80015e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015c2:	4b8f      	ldr	r3, [pc, #572]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f023 0207 	bic.w	r2, r3, #7
 80015ca:	498d      	ldr	r1, [pc, #564]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d2:	4b8b      	ldr	r3, [pc, #556]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d001      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e14c      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d008      	beq.n	8001602 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f0:	4b84      	ldr	r3, [pc, #528]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	4981      	ldr	r1, [pc, #516]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 80df 	beq.w	80017ce <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d13d      	bne.n	8001694 <HAL_RCC_ClockConfig+0xf8>
 8001618:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800161c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001620:	fa93 f3a3 	rbit	r3, r3
 8001624:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001628:	fab3 f383 	clz	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	095b      	lsrs	r3, r3, #5
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d102      	bne.n	8001642 <HAL_RCC_ClockConfig+0xa6>
 800163c:	4b71      	ldr	r3, [pc, #452]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	e00f      	b.n	8001662 <HAL_RCC_ClockConfig+0xc6>
 8001642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001646:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001648:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800164a:	fa93 f3a3 	rbit	r3, r3
 800164e:	667b      	str	r3, [r7, #100]	; 0x64
 8001650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001654:	663b      	str	r3, [r7, #96]	; 0x60
 8001656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001658:	fa93 f3a3 	rbit	r3, r3
 800165c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800165e:	4b69      	ldr	r3, [pc, #420]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001666:	65ba      	str	r2, [r7, #88]	; 0x58
 8001668:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800166a:	fa92 f2a2 	rbit	r2, r2
 800166e:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001670:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001672:	fab2 f282 	clz	r2, r2
 8001676:	b252      	sxtb	r2, r2
 8001678:	f042 0220 	orr.w	r2, r2, #32
 800167c:	b252      	sxtb	r2, r2
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	f002 021f 	and.w	r2, r2, #31
 8001684:	2101      	movs	r1, #1
 8001686:	fa01 f202 	lsl.w	r2, r1, r2
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d17d      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e0f4      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d13d      	bne.n	8001718 <HAL_RCC_ClockConfig+0x17c>
 800169c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016a4:	fa93 f3a3 	rbit	r3, r3
 80016a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80016aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ac:	fab3 f383 	clz	r3, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d102      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x12a>
 80016c0:	4b50      	ldr	r3, [pc, #320]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	e00f      	b.n	80016e6 <HAL_RCC_ClockConfig+0x14a>
 80016c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016ca:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016ce:	fa93 f3a3 	rbit	r3, r3
 80016d2:	647b      	str	r3, [r7, #68]	; 0x44
 80016d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016d8:	643b      	str	r3, [r7, #64]	; 0x40
 80016da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016dc:	fa93 f3a3 	rbit	r3, r3
 80016e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e2:	4b48      	ldr	r3, [pc, #288]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ea:	63ba      	str	r2, [r7, #56]	; 0x38
 80016ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016ee:	fa92 f2a2 	rbit	r2, r2
 80016f2:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80016f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016f6:	fab2 f282 	clz	r2, r2
 80016fa:	b252      	sxtb	r2, r2
 80016fc:	f042 0220 	orr.w	r2, r2, #32
 8001700:	b252      	sxtb	r2, r2
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	f002 021f 	and.w	r2, r2, #31
 8001708:	2101      	movs	r1, #1
 800170a:	fa01 f202 	lsl.w	r2, r1, r2
 800170e:	4013      	ands	r3, r2
 8001710:	2b00      	cmp	r3, #0
 8001712:	d13b      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e0b2      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
 8001718:	2302      	movs	r3, #2
 800171a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001726:	fab3 f383 	clz	r3, r3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	b2db      	uxtb	r3, r3
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b01      	cmp	r3, #1
 8001738:	d102      	bne.n	8001740 <HAL_RCC_ClockConfig+0x1a4>
 800173a:	4b32      	ldr	r3, [pc, #200]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	e00d      	b.n	800175c <HAL_RCC_ClockConfig+0x1c0>
 8001740:	2302      	movs	r3, #2
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	627b      	str	r3, [r7, #36]	; 0x24
 800174c:	2302      	movs	r3, #2
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	6a3b      	ldr	r3, [r7, #32]
 8001752:	fa93 f3a3 	rbit	r3, r3
 8001756:	61fb      	str	r3, [r7, #28]
 8001758:	4b2a      	ldr	r3, [pc, #168]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	2202      	movs	r2, #2
 800175e:	61ba      	str	r2, [r7, #24]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	fa92 f2a2 	rbit	r2, r2
 8001766:	617a      	str	r2, [r7, #20]
  return(result);
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	fab2 f282 	clz	r2, r2
 800176e:	b252      	sxtb	r2, r2
 8001770:	f042 0220 	orr.w	r2, r2, #32
 8001774:	b252      	sxtb	r2, r2
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	f002 021f 	and.w	r2, r2, #31
 800177c:	2101      	movs	r1, #1
 800177e:	fa01 f202 	lsl.w	r2, r1, r2
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e078      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f023 0203 	bic.w	r2, r3, #3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	491a      	ldr	r1, [pc, #104]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800179a:	4313      	orrs	r3, r2
 800179c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800179e:	f7fe fd6d 	bl	800027c <HAL_GetTick>
 80017a2:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a4:	e00a      	b.n	80017bc <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a6:	f7fe fd69 	bl	800027c <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e060      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 020c 	and.w	r2, r3, #12
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d1eb      	bne.n	80017a6 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d215      	bcs.n	8001808 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 0207 	bic.w	r2, r3, #7
 80017e4:	4906      	ldr	r1, [pc, #24]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d006      	beq.n	8001808 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e03f      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
 80017fe:	bf00      	nop
 8001800:	40022000 	.word	0x40022000
 8001804:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001814:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4919      	ldr	r1, [pc, #100]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001822:	4313      	orrs	r3, r2
 8001824:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d009      	beq.n	8001846 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	4911      	ldr	r1, [pc, #68]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001842:	4313      	orrs	r3, r2
 8001844:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001846:	f000 f825 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 800184a:	4601      	mov	r1, r0
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001854:	23f0      	movs	r3, #240	; 0xf0
 8001856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	fa93 f3a3 	rbit	r3, r3
 800185e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	fab3 f383 	clz	r3, r3
 8001866:	fa22 f303 	lsr.w	r3, r2, r3
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <HAL_RCC_ClockConfig+0x2f0>)
 800186c:	5cd3      	ldrb	r3, [r2, r3]
 800186e:	fa21 f303 	lsr.w	r3, r1, r3
 8001872:	4a07      	ldr	r2, [pc, #28]	; (8001890 <HAL_RCC_ClockConfig+0x2f4>)
 8001874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001876:	2000      	movs	r0, #0
 8001878:	f7fe fcbc 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3778      	adds	r7, #120	; 0x78
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	080041b0 	.word	0x080041b0
 8001890:	20000008 	.word	0x20000008

08001894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001894:	b480      	push	{r7}
 8001896:	b08b      	sub	sp, #44	; 0x2c
 8001898:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80018ae:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 030c 	and.w	r3, r3, #12
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x30>
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x36>
 80018c2:	e03c      	b.n	800193e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018c4:	4b24      	ldr	r3, [pc, #144]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018c6:	623b      	str	r3, [r7, #32]
      break;
 80018c8:	e03c      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018d0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80018d4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	607b      	str	r3, [r7, #4]
  return(result);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
 80018e8:	4a1c      	ldr	r2, [pc, #112]	; (800195c <HAL_RCC_GetSysClockFreq+0xc8>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	f003 020f 	and.w	r2, r3, #15
 80018f6:	230f      	movs	r3, #15
 80018f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	fa93 f3a3 	rbit	r3, r3
 8001900:	60fb      	str	r3, [r7, #12]
  return(result);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	fab3 f383 	clz	r3, r3
 8001908:	fa22 f303 	lsr.w	r3, r2, r3
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_RCC_GetSysClockFreq+0xcc>)
 800190e:	5cd3      	ldrb	r3, [r2, r3]
 8001910:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800191c:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	fbb2 f2f3 	udiv	r2, r2, r3
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
 800192c:	e004      	b.n	8001938 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	4a0c      	ldr	r2, [pc, #48]	; (8001964 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001932:	fb02 f303 	mul.w	r3, r2, r3
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	623b      	str	r3, [r7, #32]
      break;
 800193c:	e002      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001940:	623b      	str	r3, [r7, #32]
      break;
 8001942:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001944:	6a3b      	ldr	r3, [r7, #32]
}
 8001946:	4618      	mov	r0, r3
 8001948:	372c      	adds	r7, #44	; 0x2c
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	007a1200 	.word	0x007a1200
 800195c:	0800415c 	.word	0x0800415c
 8001960:	0800416c 	.word	0x0800416c
 8001964:	003d0900 	.word	0x003d0900

08001968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <HAL_RCC_GetHCLKFreq+0x14>)
 800196e:	681b      	ldr	r3, [r3, #0]
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000008 	.word	0x20000008

08001980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001986:	f7ff ffef 	bl	8001968 <HAL_RCC_GetHCLKFreq>
 800198a:	4601      	mov	r1, r0
 800198c:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001994:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001998:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	603b      	str	r3, [r7, #0]
  return(result);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	080041c0 	.word	0x080041c0

080019c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80019ca:	f7ff ffcd 	bl	8001968 <HAL_RCC_GetHCLKFreq>
 80019ce:	4601      	mov	r1, r0
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80019d8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019dc:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	603b      	str	r3, [r7, #0]
  return(result);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	fab3 f383 	clz	r3, r3
 80019ec:	fa22 f303 	lsr.w	r3, r2, r3
 80019f0:	4a04      	ldr	r2, [pc, #16]	; (8001a04 <HAL_RCC_GetPCLK2Freq+0x40>)
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40021000 	.word	0x40021000
 8001a04:	080041c0 	.word	0x080041c0

08001a08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e084      	b.n	8001b24 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d106      	bne.n	8001a3a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f001 fcfb 	bl	8003430 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a50:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a5a:	d902      	bls.n	8001a62 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	e002      	b.n	8001a68 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a66:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001a70:	d007      	beq.n	8001a82 <HAL_SPI_Init+0x7a>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a7a:	d002      	beq.n	8001a82 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10b      	bne.n	8001aa2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a92:	d903      	bls.n	8001a9c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2202      	movs	r2, #2
 8001a98:	631a      	str	r2, [r3, #48]	; 0x30
 8001a9a:	e002      	b.n	8001aa2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	ea42 0103 	orr.w	r1, r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	0c1b      	lsrs	r3, r3, #16
 8001ae2:	f003 0204 	and.w	r2, r3, #4
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af0:	431a      	orrs	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	ea42 0103 	orr.w	r1, r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	69da      	ldr	r2, [r3, #28]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b12:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001b46:	2301      	movs	r3, #1
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d101      	bne.n	8001b5e <HAL_SPI_TransmitReceive+0x32>
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	e1e2      	b.n	8001f24 <HAL_SPI_TransmitReceive+0x3f8>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b66:	f7fe fb89 	bl	800027c <HAL_GetTick>
 8001b6a:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d00e      	beq.n	8001ba0 <HAL_SPI_TransmitReceive+0x74>
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001b88:	d106      	bne.n	8001b98 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <HAL_SPI_TransmitReceive+0x6c>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d003      	beq.n	8001ba0 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001b9e:	e1b7      	b.n	8001f10 <HAL_SPI_TransmitReceive+0x3e4>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d005      	beq.n	8001bb2 <HAL_SPI_TransmitReceive+0x86>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <HAL_SPI_TransmitReceive+0x86>
 8001bac:	887b      	ldrh	r3, [r7, #2]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d103      	bne.n	8001bba <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001bb8:	e1aa      	b.n	8001f10 <HAL_SPI_TransmitReceive+0x3e4>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d003      	beq.n	8001bce <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2205      	movs	r2, #5
 8001bca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	887a      	ldrh	r2, [r7, #2]
 8001bde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	887a      	ldrh	r2, [r7, #2]
 8001be6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	887a      	ldrh	r2, [r7, #2]
 8001bf4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	887a      	ldrh	r2, [r7, #2]
 8001bfa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001c10:	d805      	bhi.n	8001c1e <HAL_SPI_TransmitReceive+0xf2>
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d908      	bls.n	8001c30 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	685a      	ldr	r2, [r3, #4]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	e007      	b.n	8001c40 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c3e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c4a:	2b40      	cmp	r3, #64	; 0x40
 8001c4c:	d007      	beq.n	8001c5e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001c66:	d975      	bls.n	8001d54 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d004      	beq.n	8001c7a <HAL_SPI_TransmitReceive+0x14e>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d160      	bne.n	8001d3c <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	881a      	ldrh	r2, [r3, #0]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	3302      	adds	r3, #2
 8001c88:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	3b01      	subs	r3, #1
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c98:	e050      	b.n	8001d3c <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d01c      	beq.n	8001cda <HAL_SPI_TransmitReceive+0x1ae>
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d017      	beq.n	8001cda <HAL_SPI_TransmitReceive+0x1ae>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d110      	bne.n	8001cda <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	881a      	ldrh	r2, [r3, #0]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d01a      	beq.n	8001d1c <HAL_SPI_TransmitReceive+0x1f0>
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d113      	bne.n	8001d1c <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3302      	adds	r3, #2
 8001d04:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d22:	d00b      	beq.n	8001d3c <HAL_SPI_TransmitReceive+0x210>
 8001d24:	f7fe faaa 	bl	800027c <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d803      	bhi.n	8001d3c <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001d3a:	e0e9      	b.n	8001f10 <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1a9      	bne.n	8001c9a <HAL_SPI_TransmitReceive+0x16e>
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1a3      	bne.n	8001c9a <HAL_SPI_TransmitReceive+0x16e>
 8001d52:	e0c9      	b.n	8001ee8 <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <HAL_SPI_TransmitReceive+0x23c>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	f040 80b3 	bne.w	8001ece <HAL_SPI_TransmitReceive+0x3a2>
    {
      if (hspi->TxXferCount > 1U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d90f      	bls.n	8001d92 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	881a      	ldrh	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	3302      	adds	r3, #2
 8001d80:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	3b02      	subs	r3, #2
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d90:	e09d      	b.n	8001ece <HAL_SPI_TransmitReceive+0x3a2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	60ba      	str	r2, [r7, #8]
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	320c      	adds	r2, #12
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	3b01      	subs	r3, #1
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001db0:	e08d      	b.n	8001ece <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d031      	beq.n	8001e1c <HAL_SPI_TransmitReceive+0x2f0>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d02c      	beq.n	8001e1c <HAL_SPI_TransmitReceive+0x2f0>
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d125      	bne.n	8001e1c <HAL_SPI_TransmitReceive+0x2f0>
      {
        if (hspi->TxXferCount > 1U)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d90f      	bls.n	8001dfa <HAL_SPI_TransmitReceive+0x2ce>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	881a      	ldrh	r2, [r3, #0]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	3302      	adds	r3, #2
 8001de8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	3b02      	subs	r3, #2
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001df8:	e00e      	b.n	8001e18 <HAL_SPI_TransmitReceive+0x2ec>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	60ba      	str	r2, [r7, #8]
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	320c      	adds	r2, #12
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	3b01      	subs	r3, #1
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d042      	beq.n	8001eae <HAL_SPI_TransmitReceive+0x382>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d13b      	bne.n	8001eae <HAL_SPI_TransmitReceive+0x382>
      {
        if (hspi->RxXferCount > 1U)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d920      	bls.n	8001e84 <HAL_SPI_TransmitReceive+0x358>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3302      	adds	r3, #2
 8001e52:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	3b02      	subs	r3, #2
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d81b      	bhi.n	8001eaa <HAL_SPI_TransmitReceive+0x37e>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685a      	ldr	r2, [r3, #4]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	e012      	b.n	8001eaa <HAL_SPI_TransmitReceive+0x37e>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f103 020c 	add.w	r2, r3, #12
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	1c59      	adds	r1, r3, #1
 8001e90:	6079      	str	r1, [r7, #4]
 8001e92:	7812      	ldrb	r2, [r2, #0]
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb4:	d00b      	beq.n	8001ece <HAL_SPI_TransmitReceive+0x3a2>
 8001eb6:	f7fe f9e1 	bl	800027c <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d803      	bhi.n	8001ece <HAL_SPI_TransmitReceive+0x3a2>
      {
        errorcode = HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001ecc:	e020      	b.n	8001f10 <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f47f af6c 	bne.w	8001db2 <HAL_SPI_TransmitReceive+0x286>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f47f af65 	bne.w	8001db2 <HAL_SPI_TransmitReceive+0x286>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f8f5 	bl	80020dc <SPI_EndRxTxTransaction>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d002      	beq.n	8001efe <HAL_SPI_TransmitReceive+0x3d2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2220      	movs	r2, #32
 8001efc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001f0c:	e000      	b.n	8001f10 <HAL_SPI_TransmitReceive+0x3e4>
  }

error :
 8001f0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001f20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f3a:	e04c      	b.n	8001fd6 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f42:	d048      	beq.n	8001fd6 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d007      	beq.n	8001f5a <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001f4a:	f7fe f997 	bl	800027c <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d83d      	bhi.n	8001fd6 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001f68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f72:	d111      	bne.n	8001f98 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f7c:	d004      	beq.n	8001f88 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f86:	d107      	bne.n	8001f98 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fa0:	d10f      	bne.n	8001fc2 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e00e      	b.n	8001ff4 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	68ba      	ldr	r2, [r7, #8]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d101      	bne.n	8001fea <SPI_WaitFlagStateUntilTimeout+0xbe>
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	e000      	b.n	8001fec <SPI_WaitFlagStateUntilTimeout+0xc0>
 8001fea:	2200      	movs	r2, #0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d1a4      	bne.n	8001f3c <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
 8002008:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 800200a:	e05a      	b.n	80020c2 <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002012:	d109      	bne.n	8002028 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d106      	bne.n	8002028 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	330c      	adds	r3, #12
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002026:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202e:	d048      	beq.n	80020c2 <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d007      	beq.n	8002046 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8002036:	f7fe f921 	bl	800027c <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	6a3b      	ldr	r3, [r7, #32]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d83d      	bhi.n	80020c2 <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800205e:	d111      	bne.n	8002084 <SPI_WaitFifoStateUntilTimeout+0x88>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002068:	d004      	beq.n	8002074 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002072:	d107      	bne.n	8002084 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800208c:	d10f      	bne.n	80020ae <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2201      	movs	r2, #1
 80020b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e008      	b.n	80020d4 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4013      	ands	r3, r2
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d19c      	bne.n	800200c <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f7ff ff81 	bl	8001ffc <SPI_WaitFifoStateUntilTimeout>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d007      	beq.n	8002110 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002104:	f043 0220 	orr.w	r2, r3, #32
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e027      	b.n	8002160 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2200      	movs	r2, #0
 8002118:	2180      	movs	r1, #128	; 0x80
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f7ff ff06 	bl	8001f2c <SPI_WaitFlagStateUntilTimeout>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800212a:	f043 0220 	orr.w	r2, r3, #32
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e014      	b.n	8002160 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f7ff ff5a 	bl	8001ffc <SPI_WaitFifoStateUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d007      	beq.n	800215e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002152:	f043 0220 	orr.w	r2, r3, #32
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e000      	b.n	8002160 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e043      	b.n	8002202 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d106      	bne.n	8002194 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f001 f9b0 	bl	80034f4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2224      	movs	r2, #36	; 0x24
 8002198:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f8b9 	bl	8002324 <UART_SetConfig>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e022      	b.n	8002202 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d002      	beq.n	80021ca <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 fa13 	bl	80025f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021e8:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 0201 	orr.w	r2, r2, #1
 80021f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 fa9a 	bl	8002734 <UART_CheckIdleState>
 8002200:	4603      	mov	r3, r0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b088      	sub	sp, #32
 800220e:	af02      	add	r7, sp, #8
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b20      	cmp	r3, #32
 8002228:	d177      	bne.n	800231a <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <HAL_UART_Transmit+0x2c>
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e070      	b.n	800231c <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002240:	2b01      	cmp	r3, #1
 8002242:	d101      	bne.n	8002248 <HAL_UART_Transmit+0x3e>
 8002244:	2302      	movs	r3, #2
 8002246:	e069      	b.n	800231c <HAL_UART_Transmit+0x112>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2221      	movs	r2, #33	; 0x21
 800225a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800225e:	f7fe f80d 	bl	800027c <HAL_GetTick>
 8002262:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	88fa      	ldrh	r2, [r7, #6]
 8002268:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	88fa      	ldrh	r2, [r7, #6]
 8002270:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002274:	e034      	b.n	80022e0 <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800227c:	b29b      	uxth	r3, r3
 800227e:	3b01      	subs	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2200      	movs	r2, #0
 8002290:	2180      	movs	r1, #128	; 0x80
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 fa97 	bl	80027c6 <UART_WaitOnFlagUntilTimeout>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e03c      	b.n	800231c <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022aa:	d111      	bne.n	80022d0 <HAL_UART_Transmit+0xc6>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10d      	bne.n	80022d0 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	881a      	ldrh	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022c4:	b292      	uxth	r2, r2
 80022c6:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	3302      	adds	r3, #2
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	e007      	b.n	80022e0 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	60ba      	str	r2, [r7, #8]
 80022d6:	781a      	ldrb	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	b292      	uxth	r2, r2
 80022de:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1c4      	bne.n	8002276 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2200      	movs	r2, #0
 80022f4:	2140      	movs	r1, #64	; 0x40
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	f000 fa65 	bl	80027c6 <UART_WaitOnFlagUntilTimeout>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e00a      	b.n	800231c <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2220      	movs	r2, #32
 800230a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8002316:	2300      	movs	r3, #0
 8002318:	e000      	b.n	800231c <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 800231a:	2302      	movs	r3, #2
  }
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002330:	2310      	movs	r3, #16
 8002332:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002334:	2300      	movs	r3, #0
 8002336:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002338:	2300      	movs	r3, #0
 800233a:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	4313      	orrs	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	4b9f      	ldr	r3, [pc, #636]	; (80025dc <UART_SetConfig+0x2b8>)
 8002360:	4013      	ands	r3, r2
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	68f9      	ldr	r1, [r7, #12]
 8002368:	430b      	orrs	r3, r1
 800236a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4313      	orrs	r3, r2
 800238c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	430a      	orrs	r2, r1
 80023a0:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a8e      	ldr	r2, [pc, #568]	; (80025e0 <UART_SetConfig+0x2bc>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d121      	bne.n	80023f0 <UART_SetConfig+0xcc>
 80023ac:	4b8d      	ldr	r3, [pc, #564]	; (80025e4 <UART_SetConfig+0x2c0>)
 80023ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	d817      	bhi.n	80023e8 <UART_SetConfig+0xc4>
 80023b8:	a201      	add	r2, pc, #4	; (adr r2, 80023c0 <UART_SetConfig+0x9c>)
 80023ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023be:	bf00      	nop
 80023c0:	080023d1 	.word	0x080023d1
 80023c4:	080023dd 	.word	0x080023dd
 80023c8:	080023e3 	.word	0x080023e3
 80023cc:	080023d7 	.word	0x080023d7
 80023d0:	2300      	movs	r3, #0
 80023d2:	75fb      	strb	r3, [r7, #23]
 80023d4:	e01e      	b.n	8002414 <UART_SetConfig+0xf0>
 80023d6:	2302      	movs	r3, #2
 80023d8:	75fb      	strb	r3, [r7, #23]
 80023da:	e01b      	b.n	8002414 <UART_SetConfig+0xf0>
 80023dc:	2304      	movs	r3, #4
 80023de:	75fb      	strb	r3, [r7, #23]
 80023e0:	e018      	b.n	8002414 <UART_SetConfig+0xf0>
 80023e2:	2308      	movs	r3, #8
 80023e4:	75fb      	strb	r3, [r7, #23]
 80023e6:	e015      	b.n	8002414 <UART_SetConfig+0xf0>
 80023e8:	2310      	movs	r3, #16
 80023ea:	75fb      	strb	r3, [r7, #23]
 80023ec:	bf00      	nop
 80023ee:	e011      	b.n	8002414 <UART_SetConfig+0xf0>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a7c      	ldr	r2, [pc, #496]	; (80025e8 <UART_SetConfig+0x2c4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d102      	bne.n	8002400 <UART_SetConfig+0xdc>
 80023fa:	2300      	movs	r3, #0
 80023fc:	75fb      	strb	r3, [r7, #23]
 80023fe:	e009      	b.n	8002414 <UART_SetConfig+0xf0>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a79      	ldr	r2, [pc, #484]	; (80025ec <UART_SetConfig+0x2c8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d102      	bne.n	8002410 <UART_SetConfig+0xec>
 800240a:	2300      	movs	r3, #0
 800240c:	75fb      	strb	r3, [r7, #23]
 800240e:	e001      	b.n	8002414 <UART_SetConfig+0xf0>
 8002410:	2310      	movs	r3, #16
 8002412:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800241c:	d16f      	bne.n	80024fe <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 800241e:	7dfb      	ldrb	r3, [r7, #23]
 8002420:	2b08      	cmp	r3, #8
 8002422:	d857      	bhi.n	80024d4 <UART_SetConfig+0x1b0>
 8002424:	a201      	add	r2, pc, #4	; (adr r2, 800242c <UART_SetConfig+0x108>)
 8002426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242a:	bf00      	nop
 800242c:	08002451 	.word	0x08002451
 8002430:	0800246d 	.word	0x0800246d
 8002434:	08002489 	.word	0x08002489
 8002438:	080024d5 	.word	0x080024d5
 800243c:	080024a3 	.word	0x080024a3
 8002440:	080024d5 	.word	0x080024d5
 8002444:	080024d5 	.word	0x080024d5
 8002448:	080024d5 	.word	0x080024d5
 800244c:	080024bf 	.word	0x080024bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002450:	f7ff fa96 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8002454:	4603      	mov	r3, r0
 8002456:	005a      	lsls	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	085b      	lsrs	r3, r3, #1
 800245e:	441a      	add	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	fbb2 f3f3 	udiv	r3, r2, r3
 8002468:	82bb      	strh	r3, [r7, #20]
        break;
 800246a:	e036      	b.n	80024da <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800246c:	f7ff faaa 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8002470:	4603      	mov	r3, r0
 8002472:	005a      	lsls	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	085b      	lsrs	r3, r3, #1
 800247a:	441a      	add	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	fbb2 f3f3 	udiv	r3, r2, r3
 8002484:	82bb      	strh	r3, [r7, #20]
        break;
 8002486:	e028      	b.n	80024da <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	085b      	lsrs	r3, r3, #1
 800248e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002492:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6852      	ldr	r2, [r2, #4]
 800249a:	fbb3 f3f2 	udiv	r3, r3, r2
 800249e:	82bb      	strh	r3, [r7, #20]
        break;
 80024a0:	e01b      	b.n	80024da <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024a2:	f7ff f9f7 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 80024a6:	4603      	mov	r3, r0
 80024a8:	005a      	lsls	r2, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	085b      	lsrs	r3, r3, #1
 80024b0:	441a      	add	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ba:	82bb      	strh	r3, [r7, #20]
        break;
 80024bc:	e00d      	b.n	80024da <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	085b      	lsrs	r3, r3, #1
 80024c4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d0:	82bb      	strh	r3, [r7, #20]
        break;
 80024d2:	e002      	b.n	80024da <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	74fb      	strb	r3, [r7, #19]
        break;
 80024d8:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80024da:	8abb      	ldrh	r3, [r7, #20]
 80024dc:	f023 030f 	bic.w	r3, r3, #15
 80024e0:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024e2:	8abb      	ldrh	r3, [r7, #20]
 80024e4:	105b      	asrs	r3, r3, #1
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	897b      	ldrh	r3, [r7, #10]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	897a      	ldrh	r2, [r7, #10]
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	e069      	b.n	80025d2 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
 8002500:	2b08      	cmp	r3, #8
 8002502:	d863      	bhi.n	80025cc <UART_SetConfig+0x2a8>
 8002504:	a201      	add	r2, pc, #4	; (adr r2, 800250c <UART_SetConfig+0x1e8>)
 8002506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800250a:	bf00      	nop
 800250c:	08002531 	.word	0x08002531
 8002510:	08002551 	.word	0x08002551
 8002514:	08002571 	.word	0x08002571
 8002518:	080025cd 	.word	0x080025cd
 800251c:	08002591 	.word	0x08002591
 8002520:	080025cd 	.word	0x080025cd
 8002524:	080025cd 	.word	0x080025cd
 8002528:	080025cd 	.word	0x080025cd
 800252c:	080025b1 	.word	0x080025b1
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002530:	f7ff fa26 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8002534:	4602      	mov	r2, r0
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	085b      	lsrs	r3, r3, #1
 800253c:	441a      	add	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	fbb2 f3f3 	udiv	r3, r2, r3
 8002546:	b29a      	uxth	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	60da      	str	r2, [r3, #12]
        break;
 800254e:	e040      	b.n	80025d2 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002550:	f7ff fa38 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8002554:	4602      	mov	r2, r0
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	085b      	lsrs	r3, r3, #1
 800255c:	441a      	add	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	b29a      	uxth	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	60da      	str	r2, [r3, #12]
        break;
 800256e:	e030      	b.n	80025d2 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800257a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6852      	ldr	r2, [r2, #4]
 8002582:	fbb3 f3f2 	udiv	r3, r3, r2
 8002586:	b29a      	uxth	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60da      	str	r2, [r3, #12]
        break;
 800258e:	e020      	b.n	80025d2 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002590:	f7ff f980 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8002594:	4602      	mov	r2, r0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	085b      	lsrs	r3, r3, #1
 800259c:	441a      	add	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	60da      	str	r2, [r3, #12]
        break;
 80025ae:	e010      	b.n	80025d2 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	085b      	lsrs	r3, r3, #1
 80025b6:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	60da      	str	r2, [r3, #12]
        break;
 80025ca:	e002      	b.n	80025d2 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	74fb      	strb	r3, [r7, #19]
        break;
 80025d0:	bf00      	nop
    }
  }

  return ret;
 80025d2:	7cfb      	ldrb	r3, [r7, #19]

}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	efff69f3 	.word	0xefff69f3
 80025e0:	40013800 	.word	0x40013800
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40004400 	.word	0x40004400
 80025ec:	40004800 	.word	0x40004800

080025f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002684:	f003 0310 	and.w	r3, r3, #16
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01a      	beq.n	8002706 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026ee:	d10a      	bne.n	8002706 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00a      	beq.n	8002728 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	605a      	str	r2, [r3, #4]
  }
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af02      	add	r7, sp, #8
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002746:	f7fd fd99 	bl	800027c <HAL_GetTick>
 800274a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	2b08      	cmp	r3, #8
 8002758:	d10e      	bne.n	8002778 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800275a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f82c 	bl	80027c6 <UART_WaitOnFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e022      	b.n	80027be <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b04      	cmp	r3, #4
 8002784:	d10e      	bne.n	80027a4 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002786:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 f816 	bl	80027c6 <UART_WaitOnFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e00c      	b.n	80027be <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2220      	movs	r2, #32
 80027b0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	603b      	str	r3, [r7, #0]
 80027d2:	4613      	mov	r3, r2
 80027d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027d6:	e02c      	b.n	8002832 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d028      	beq.n	8002832 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d007      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80027e6:	f7fd fd49 	bl	800027c <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d21d      	bcs.n	8002832 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002804:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0201 	bic.w	r2, r2, #1
 8002814:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2220      	movs	r2, #32
 800281a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2220      	movs	r2, #32
 8002822:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e00f      	b.n	8002852 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	69da      	ldr	r2, [r3, #28]
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	4013      	ands	r3, r2
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	429a      	cmp	r2, r3
 8002840:	bf0c      	ite	eq
 8002842:	2301      	moveq	r3, #1
 8002844:	2300      	movne	r3, #0
 8002846:	b2db      	uxtb	r3, r3
 8002848:	461a      	mov	r2, r3
 800284a:	79fb      	ldrb	r3, [r7, #7]
 800284c:	429a      	cmp	r2, r3
 800284e:	d0c3      	beq.n	80027d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
	...

0800285c <send_packet>:
	  HAL_GPIO_WritePin(GPIOB, SPI_CE, GPIO_PIN_SET);
}


int send_packet(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
//	Data Rate        = 1MBPS
//	Model            = nRF24L01+
//	CRC Length       = 16 bits
//	PA Power         = PA_MAX

	uint8_t ADDR[] = { 0xe7, 0xe7, 0xe7, 0xe7, 0xe7 }; // the TX address
 8002862:	4a2c      	ldr	r2, [pc, #176]	; (8002914 <send_packet+0xb8>)
 8002864:	f107 0308 	add.w	r3, r7, #8
 8002868:	e892 0003 	ldmia.w	r2, {r0, r1}
 800286c:	6018      	str	r0, [r3, #0]
 800286e:	3304      	adds	r3, #4
 8002870:	7019      	strb	r1, [r3, #0]
	nRF24_DisableAA(0xFF); // disable ShockBurst
 8002872:	20ff      	movs	r0, #255	; 0xff
 8002874:	f000 fc50 	bl	8003118 <nRF24_DisableAA>
	nRF24_SetRFChannel(0x4c); // set RF channel to 2490MHz
 8002878:	204c      	movs	r0, #76	; 0x4c
 800287a:	f000 fb9e 	bl	8002fba <nRF24_SetRFChannel>
	nRF24_SetDataRate(nRF24_DR_1Mbps); // 2Mbit/s data rate
 800287e:	2000      	movs	r0, #0
 8002880:	f000 fc2f 	bl	80030e2 <nRF24_SetDataRate>
	nRF24_SetCRCScheme(nRF24_CRC_2byte); // 1-byte CRC scheme
 8002884:	200c      	movs	r0, #12
 8002886:	f000 fb77 	bl	8002f78 <nRF24_SetCRCScheme>
	nRF24_SetAddrWidth(5); // address width is 5 bytes
 800288a:	2005      	movs	r0, #5
 800288c:	f000 fba3 	bl	8002fd6 <nRF24_SetAddrWidth>
	nRF24_SetTXPower(nRF24_TXPWR_0dBm); // configure TX power
 8002890:	2006      	movs	r0, #6
 8002892:	f000 fc0b 	bl	80030ac <nRF24_SetTXPower>
	nRF24_SetAddr(nRF24_PIPETX, ADDR); // program TX address
 8002896:	f107 0308 	add.w	r3, r7, #8
 800289a:	4619      	mov	r1, r3
 800289c:	2006      	movs	r0, #6
 800289e:	f000 fbab 	bl	8002ff8 <nRF24_SetAddr>
	nRF24_SetOperationalMode(nRF24_MODE_TX); // switch transceiver to the TX mode
 80028a2:	2000      	movs	r0, #0
 80028a4:	f000 fb47 	bl	8002f36 <nRF24_SetOperationalMode>
	nRF24_SetPowerMode(nRF24_PWR_UP); // wake-up transceiver (in case if it sleeping)
 80028a8:	2002      	movs	r0, #2
 80028aa:	f000 fb25 	bl	8002ef8 <nRF24_SetPowerMode>

	uint8_t pBuf[] = {'H', 'e'};
 80028ae:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <send_packet+0xbc>)
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	80bb      	strh	r3, [r7, #4]
	uint8_t status;
	nRF24_WritePayload(pBuf, 2); // transfer payload data to transceiver
 80028b4:	1d3b      	adds	r3, r7, #4
 80028b6:	2102      	movs	r1, #2
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 fc81 	bl	80031c0 <nRF24_WritePayload>
	nRF24_CE_H(); // assert CE pin (transmission starts)
 80028be:	2201      	movs	r2, #1
 80028c0:	2104      	movs	r1, #4
 80028c2:	4816      	ldr	r0, [pc, #88]	; (800291c <send_packet+0xc0>)
 80028c4:	f7fd ff64 	bl	8000790 <HAL_GPIO_WritePin>
	while (1) {
	    status = nRF24_GetStatus();
 80028c8:	f000 fc4d 	bl	8003166 <nRF24_GetStatus>
 80028cc:	4603      	mov	r3, r0
 80028ce:	73fb      	strb	r3, [r7, #15]
	    if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d100      	bne.n	80028dc <send_packet+0x80>
	    status = nRF24_GetStatus();
 80028da:	e7f5      	b.n	80028c8 <send_packet+0x6c>
	        // transmission ended, exit loop
	        break;
 80028dc:	bf00      	nop
	    }
	}
	nRF24_CE_H(); // de-assert CE pin (nRF24 goes to StandBy-I mode)
 80028de:	2201      	movs	r2, #1
 80028e0:	2104      	movs	r1, #4
 80028e2:	480e      	ldr	r0, [pc, #56]	; (800291c <send_packet+0xc0>)
 80028e4:	f7fd ff54 	bl	8000790 <HAL_GPIO_WritePin>
	nRF24_ClearIRQFlags(); // clear any pending IRQ flags
 80028e8:	f000 fc55 	bl	8003196 <nRF24_ClearIRQFlags>
	if (status & nRF24_FLAG_MAX_RT) {
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <send_packet+0x9e>
	    // Auto retransmit counter exceeds the programmed maximum limit (payload in FIFO is not removed)
	    // Also the software can flush the TX FIFO here...
	    return 0;
 80028f6:	2300      	movs	r3, #0
 80028f8:	e008      	b.n	800290c <send_packet+0xb0>
	}
	if (status & nRF24_FLAG_TX_DS) {
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <send_packet+0xac>
	    // Successful transmission
	    return 1;
 8002904:	2301      	movs	r3, #1
 8002906:	e001      	b.n	800290c <send_packet+0xb0>
	}
	// In fact that should not happen
	return -4;
 8002908:	f06f 0303 	mvn.w	r3, #3
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	08003e44 	.word	0x08003e44
 8002918:	08003e4c 	.word	0x08003e4c
 800291c:	48000400 	.word	0x48000400

08002920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af02      	add	r7, sp, #8


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002926:	f7fd fc4f 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800292a:	f000 f887 	bl	8002a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800292e:	f000 f92f 	bl	8002b90 <MX_GPIO_Init>
  MX_SPI2_Init();
 8002932:	f000 f8bf 	bl	8002ab4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8002936:	f000 f8fb 	bl	8002b30 <MX_USART2_UART_Init>
  while (1)
  {

	  HAL_StatusTypeDef error;

	  log_info("System started\r");
 800293a:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <main+0xf4>)
 800293c:	22e2      	movs	r2, #226	; 0xe2
 800293e:	4936      	ldr	r1, [pc, #216]	; (8002a18 <main+0xf8>)
 8002940:	4836      	ldr	r0, [pc, #216]	; (8002a1c <main+0xfc>)
 8002942:	f000 febf 	bl	80036c4 <debug_printf>
	  if (!nRF24_Check())
 8002946:	f000 faa9 	bl	8002e9c <nRF24_Check>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d146      	bne.n	80029de <main+0xbe>
	  {
		  log_err("Check failed \r");
 8002950:	f000 ffa4 	bl	800389c <__errno>
 8002954:	4603      	mov	r3, r0
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <main+0x4e>
 800295c:	f000 ff9e 	bl	800389c <__errno>
 8002960:	4603      	mov	r3, r0
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f001 f9b1 	bl	8003ccc <strerror>
 800296a:	4603      	mov	r3, r0
 800296c:	e000      	b.n	8002970 <main+0x50>
 800296e:	4b2c      	ldr	r3, [pc, #176]	; (8002a20 <main+0x100>)
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <main+0xf4>)
 8002974:	22e5      	movs	r2, #229	; 0xe5
 8002976:	4928      	ldr	r1, [pc, #160]	; (8002a18 <main+0xf8>)
 8002978:	482a      	ldr	r0, [pc, #168]	; (8002a24 <main+0x104>)
 800297a:	f000 fea3 	bl	80036c4 <debug_printf>
		  log_info("Retrying...");
 800297e:	4b25      	ldr	r3, [pc, #148]	; (8002a14 <main+0xf4>)
 8002980:	22e6      	movs	r2, #230	; 0xe6
 8002982:	4925      	ldr	r1, [pc, #148]	; (8002a18 <main+0xf8>)
 8002984:	4828      	ldr	r0, [pc, #160]	; (8002a28 <main+0x108>)
 8002986:	f000 fe9d 	bl	80036c4 <debug_printf>
		  HAL_Delay(500); //delay just to make sure
 800298a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800298e:	f7fd fc81 	bl	8000294 <HAL_Delay>
		  if (!nRF24_Check())
 8002992:	f000 fa83 	bl	8002e9c <nRF24_Check>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d119      	bne.n	80029d0 <main+0xb0>
		  {
			  log_err("Check failed again \r");
 800299c:	f000 ff7e 	bl	800389c <__errno>
 80029a0:	4603      	mov	r3, r0
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d008      	beq.n	80029ba <main+0x9a>
 80029a8:	f000 ff78 	bl	800389c <__errno>
 80029ac:	4603      	mov	r3, r0
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f001 f98b 	bl	8003ccc <strerror>
 80029b6:	4603      	mov	r3, r0
 80029b8:	e000      	b.n	80029bc <main+0x9c>
 80029ba:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <main+0x100>)
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <main+0xf4>)
 80029c0:	22ea      	movs	r2, #234	; 0xea
 80029c2:	4915      	ldr	r1, [pc, #84]	; (8002a18 <main+0xf8>)
 80029c4:	4819      	ldr	r0, [pc, #100]	; (8002a2c <main+0x10c>)
 80029c6:	f000 fe7d 	bl	80036c4 <debug_printf>
			  Error_Handler();
 80029ca:	f000 f933 	bl	8002c34 <Error_Handler>
 80029ce:	e00c      	b.n	80029ea <main+0xca>
		  }
		  else
		  log_info("Check successful after retry\r");
 80029d0:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <main+0xf4>)
 80029d2:	22ee      	movs	r2, #238	; 0xee
 80029d4:	4910      	ldr	r1, [pc, #64]	; (8002a18 <main+0xf8>)
 80029d6:	4816      	ldr	r0, [pc, #88]	; (8002a30 <main+0x110>)
 80029d8:	f000 fe74 	bl	80036c4 <debug_printf>
 80029dc:	e005      	b.n	80029ea <main+0xca>

	  }
	  else
		  log_info("Check successful\r");
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <main+0xf4>)
 80029e0:	22f2      	movs	r2, #242	; 0xf2
 80029e2:	490d      	ldr	r1, [pc, #52]	; (8002a18 <main+0xf8>)
 80029e4:	4813      	ldr	r0, [pc, #76]	; (8002a34 <main+0x114>)
 80029e6:	f000 fe6d 	bl	80036c4 <debug_printf>


	  HAL_Delay(500);
 80029ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80029ee:	f7fd fc51 	bl	8000294 <HAL_Delay>

	  nRF24_Init();
 80029f2:	f000 fa01 	bl	8002df8 <nRF24_Init>

	  log_info("System running\r");
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <main+0xf4>)
 80029f8:	22f9      	movs	r2, #249	; 0xf9
 80029fa:	4907      	ldr	r1, [pc, #28]	; (8002a18 <main+0xf8>)
 80029fc:	480e      	ldr	r0, [pc, #56]	; (8002a38 <main+0x118>)
 80029fe:	f000 fe61 	bl	80036c4 <debug_printf>
	  send_packet();
 8002a02:	f7ff ff2b 	bl	800285c <send_packet>
	  HAL_Delay(1000);
 8002a06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a0a:	f7fd fc43 	bl	8000294 <HAL_Delay>
	  nRF24_dump_config();
 8002a0e:	f000 fbe7 	bl	80031e0 <nRF24_dump_config>


	  while(1)
 8002a12:	e7fe      	b.n	8002a12 <main+0xf2>
 8002a14:	0800417c 	.word	0x0800417c
 8002a18:	08003d20 	.word	0x08003d20
 8002a1c:	08003e50 	.word	0x08003e50
 8002a20:	08003d54 	.word	0x08003d54
 8002a24:	08003e74 	.word	0x08003e74
 8002a28:	08003ea4 	.word	0x08003ea4
 8002a2c:	08003ec4 	.word	0x08003ec4
 8002a30:	08003efc 	.word	0x08003efc
 8002a34:	08003f30 	.word	0x08003f30
 8002a38:	08003f58 	.word	0x08003f58

08002a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b090      	sub	sp, #64	; 0x40
 8002a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a42:	f107 0318 	add.w	r3, r7, #24
 8002a46:	2228      	movs	r2, #40	; 0x28
 8002a48:	2100      	movs	r1, #0
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 ff50 	bl	80038f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
 8002a5c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a62:	2301      	movs	r3, #1
 8002a64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a66:	2310      	movs	r3, #16
 8002a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a6e:	f107 0318 	add.w	r3, r7, #24
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fea4 	bl	80007c0 <HAL_RCC_OscConfig>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002a7e:	f000 f8d9 	bl	8002c34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a82:	230f      	movs	r3, #15
 8002a84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a96:	1d3b      	adds	r3, r7, #4
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe fd7e 	bl	800159c <HAL_RCC_ClockConfig>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002aa6:	f000 f8c5 	bl	8002c34 <Error_Handler>
  }
}
 8002aaa:	bf00      	nop
 8002aac:	3740      	adds	r7, #64	; 0x40
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002ab8:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002aba:	4a1c      	ldr	r2, [pc, #112]	; (8002b2c <MX_SPI2_Init+0x78>)
 8002abc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002abe:	4b1a      	ldr	r3, [pc, #104]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002ac0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ac4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ac6:	4b18      	ldr	r3, [pc, #96]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002acc:	4b16      	ldr	r3, [pc, #88]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002ace:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ad2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ad4:	4b14      	ldr	r3, [pc, #80]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ada:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ae6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ae8:	4b0f      	ldr	r3, [pc, #60]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002aee:	4b0e      	ldr	r3, [pc, #56]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002af4:	4b0c      	ldr	r3, [pc, #48]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002afa:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002b02:	2207      	movs	r2, #7
 8002b04:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b12:	4805      	ldr	r0, [pc, #20]	; (8002b28 <MX_SPI2_Init+0x74>)
 8002b14:	f7fe ff78 	bl	8001a08 <HAL_SPI_Init>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002b1e:	f000 f889 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	200000d8 	.word	0x200000d8
 8002b2c:	40003800 	.word	0x40003800

08002b30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b34:	4b14      	ldr	r3, [pc, #80]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b36:	4a15      	ldr	r2, [pc, #84]	; (8002b8c <MX_USART2_UART_Init+0x5c>)
 8002b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002b3a:	4b13      	ldr	r3, [pc, #76]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b3c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b42:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b48:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b4e:	4b0e      	ldr	r3, [pc, #56]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b54:	4b0c      	ldr	r3, [pc, #48]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b56:	220c      	movs	r2, #12
 8002b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b60:	4b09      	ldr	r3, [pc, #36]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b72:	4805      	ldr	r0, [pc, #20]	; (8002b88 <MX_USART2_UART_Init+0x58>)
 8002b74:	f7ff faf8 	bl	8002168 <HAL_UART_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002b7e:	f000 f859 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	2000013c 	.word	0x2000013c
 8002b8c:	40004400 	.word	0x40004400

08002b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b96:	f107 030c 	add.w	r3, r7, #12
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	605a      	str	r2, [r3, #4]
 8002ba0:	609a      	str	r2, [r3, #8]
 8002ba2:	60da      	str	r2, [r3, #12]
 8002ba4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ba6:	4b21      	ldr	r3, [pc, #132]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	4a20      	ldr	r2, [pc, #128]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bb0:	6153      	str	r3, [r2, #20]
 8002bb2:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbe:	4b1b      	ldr	r3, [pc, #108]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	4a1a      	ldr	r2, [pc, #104]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bc8:	6153      	str	r3, [r2, #20]
 8002bca:	4b18      	ldr	r3, [pc, #96]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	4a14      	ldr	r2, [pc, #80]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002bdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002be0:	6153      	str	r3, [r2, #20]
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <MX_GPIO_Init+0x9c>)
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_11, GPIO_PIN_SET);
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f640 0104 	movw	r1, #2052	; 0x804
 8002bf4:	480e      	ldr	r0, [pc, #56]	; (8002c30 <MX_GPIO_Init+0xa0>)
 8002bf6:	f7fd fdcb 	bl	8000790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c00:	480b      	ldr	r0, [pc, #44]	; (8002c30 <MX_GPIO_Init+0xa0>)
 8002c02:	f7fd fdc5 	bl	8000790 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 PB11 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_13;
 8002c06:	f642 0304 	movw	r3, #10244	; 0x2804
 8002c0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c14:	2300      	movs	r3, #0
 8002c16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c18:	f107 030c 	add.w	r3, r7, #12
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4804      	ldr	r0, [pc, #16]	; (8002c30 <MX_GPIO_Init+0xa0>)
 8002c20:	f7fd fc40 	bl	80004a4 <HAL_GPIO_Init>

}
 8002c24:	bf00      	nop
 8002c26:	3720      	adds	r7, #32
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	48000400 	.word	0x48000400

08002c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	log_err("Error occurred, restart system!");
 8002c3a:	f000 fe2f 	bl	800389c <__errno>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d008      	beq.n	8002c58 <Error_Handler+0x24>
 8002c46:	f000 fe29 	bl	800389c <__errno>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f001 f83c 	bl	8003ccc <strerror>
 8002c54:	4603      	mov	r3, r0
 8002c56:	e000      	b.n	8002c5a <Error_Handler+0x26>
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <Error_Handler+0x38>)
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	4b04      	ldr	r3, [pc, #16]	; (8002c70 <Error_Handler+0x3c>)
 8002c5e:	f240 12a5 	movw	r2, #421	; 0x1a5
 8002c62:	4904      	ldr	r1, [pc, #16]	; (8002c74 <Error_Handler+0x40>)
 8002c64:	4804      	ldr	r0, [pc, #16]	; (8002c78 <Error_Handler+0x44>)
 8002c66:	f000 fd2d 	bl	80036c4 <debug_printf>
	while(1);
 8002c6a:	e7fe      	b.n	8002c6a <Error_Handler+0x36>
 8002c6c:	08003d54 	.word	0x08003d54
 8002c70:	08004184 	.word	0x08004184
 8002c74:	08003d20 	.word	0x08003d20
 8002c78:	08003f7c 	.word	0x08003f7c

08002c7c <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8002c86:	2200      	movs	r2, #0
 8002c88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c8c:	480c      	ldr	r0, [pc, #48]	; (8002cc0 <nRF24_ReadReg+0x44>)
 8002c8e:	f7fd fd7f 	bl	8000790 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fb88 	bl	80033b0 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8002ca0:	20ff      	movs	r0, #255	; 0xff
 8002ca2:	f000 fb85 	bl	80033b0 <nRF24_LL_RW>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8002caa:	2201      	movs	r2, #1
 8002cac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cb0:	4803      	ldr	r0, [pc, #12]	; (8002cc0 <nRF24_ReadReg+0x44>)
 8002cb2:	f7fd fd6d 	bl	8000790 <HAL_GPIO_WritePin>

	return value;
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	48000400 	.word	0x48000400

08002cc4 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	460a      	mov	r2, r1
 8002cce:	71fb      	strb	r3, [r7, #7]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cda:	481a      	ldr	r0, [pc, #104]	; (8002d44 <nRF24_WriteReg+0x80>)
 8002cdc:	f7fd fd58 	bl	8000790 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2b1f      	cmp	r3, #31
 8002ce4:	d810      	bhi.n	8002d08 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8002ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	b25b      	sxtb	r3, r3
 8002cf0:	f043 0320 	orr.w	r3, r3, #32
 8002cf4:	b25b      	sxtb	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fb59 	bl	80033b0 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8002cfe:	79bb      	ldrb	r3, [r7, #6]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fb55 	bl	80033b0 <nRF24_LL_RW>
 8002d06:	e013      	b.n	8002d30 <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 fb50 	bl	80033b0 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	2be1      	cmp	r3, #225	; 0xe1
 8002d14:	d00c      	beq.n	8002d30 <nRF24_WriteReg+0x6c>
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2be2      	cmp	r3, #226	; 0xe2
 8002d1a:	d009      	beq.n	8002d30 <nRF24_WriteReg+0x6c>
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	2be3      	cmp	r3, #227	; 0xe3
 8002d20:	d006      	beq.n	8002d30 <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	2bff      	cmp	r3, #255	; 0xff
 8002d26:	d003      	beq.n	8002d30 <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 8002d28:	79bb      	ldrb	r3, [r7, #6]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 fb40 	bl	80033b0 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8002d30:	2201      	movs	r2, #1
 8002d32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d36:	4803      	ldr	r0, [pc, #12]	; (8002d44 <nRF24_WriteReg+0x80>)
 8002d38:	f7fd fd2a 	bl	8000790 <HAL_GPIO_WritePin>
}
 8002d3c:	bf00      	nop
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	48000400 	.word	0x48000400

08002d48 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8002d48:	b590      	push	{r4, r7, lr}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	6039      	str	r1, [r7, #0]
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	4613      	mov	r3, r2
 8002d56:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d5e:	480f      	ldr	r0, [pc, #60]	; (8002d9c <nRF24_ReadMBReg+0x54>)
 8002d60:	f7fd fd16 	bl	8000790 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fb22 	bl	80033b0 <nRF24_LL_RW>
	while (count--) {
 8002d6c:	e007      	b.n	8002d7e <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8002d6e:	683c      	ldr	r4, [r7, #0]
 8002d70:	1c63      	adds	r3, r4, #1
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	20ff      	movs	r0, #255	; 0xff
 8002d76:	f000 fb1b 	bl	80033b0 <nRF24_LL_RW>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8002d7e:	79bb      	ldrb	r3, [r7, #6]
 8002d80:	1e5a      	subs	r2, r3, #1
 8002d82:	71ba      	strb	r2, [r7, #6]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1f2      	bne.n	8002d6e <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d8e:	4803      	ldr	r0, [pc, #12]	; (8002d9c <nRF24_ReadMBReg+0x54>)
 8002d90:	f7fd fcfe 	bl	8000790 <HAL_GPIO_WritePin>
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd90      	pop	{r4, r7, pc}
 8002d9c:	48000400 	.word	0x48000400

08002da0 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	6039      	str	r1, [r7, #0]
 8002daa:	71fb      	strb	r3, [r7, #7]
 8002dac:	4613      	mov	r3, r2
 8002dae:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8002db0:	2200      	movs	r2, #0
 8002db2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002db6:	480f      	ldr	r0, [pc, #60]	; (8002df4 <nRF24_WriteMBReg+0x54>)
 8002db8:	f7fd fcea 	bl	8000790 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f000 faf6 	bl	80033b0 <nRF24_LL_RW>
	while (count--) {
 8002dc4:	e006      	b.n	8002dd4 <nRF24_WriteMBReg+0x34>
		nRF24_LL_RW(*pBuf++);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	603a      	str	r2, [r7, #0]
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 faee 	bl	80033b0 <nRF24_LL_RW>
	while (count--) {
 8002dd4:	79bb      	ldrb	r3, [r7, #6]
 8002dd6:	1e5a      	subs	r2, r3, #1
 8002dd8:	71ba      	strb	r2, [r7, #6]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f3      	bne.n	8002dc6 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 8002dde:	2201      	movs	r2, #1
 8002de0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de4:	4803      	ldr	r0, [pc, #12]	; (8002df4 <nRF24_WriteMBReg+0x54>)
 8002de6:	f7fd fcd3 	bl	8000790 <HAL_GPIO_WritePin>
}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	48000400 	.word	0x48000400

08002df8 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8002dfc:	2108      	movs	r1, #8
 8002dfe:	2000      	movs	r0, #0
 8002e00:	f7ff ff60 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8002e04:	213f      	movs	r1, #63	; 0x3f
 8002e06:	2001      	movs	r0, #1
 8002e08:	f7ff ff5c 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8002e0c:	2103      	movs	r1, #3
 8002e0e:	2002      	movs	r0, #2
 8002e10:	f7ff ff58 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8002e14:	2103      	movs	r1, #3
 8002e16:	2003      	movs	r0, #3
 8002e18:	f7ff ff54 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8002e1c:	2103      	movs	r1, #3
 8002e1e:	2004      	movs	r0, #4
 8002e20:	f7ff ff50 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8002e24:	2102      	movs	r1, #2
 8002e26:	2005      	movs	r0, #5
 8002e28:	f7ff ff4c 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8002e2c:	210e      	movs	r1, #14
 8002e2e:	2006      	movs	r0, #6
 8002e30:	f7ff ff48 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8002e34:	2100      	movs	r1, #0
 8002e36:	2007      	movs	r0, #7
 8002e38:	f7ff ff44 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	2011      	movs	r0, #17
 8002e40:	f7ff ff40 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8002e44:	2100      	movs	r1, #0
 8002e46:	2012      	movs	r0, #18
 8002e48:	f7ff ff3c 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	2013      	movs	r0, #19
 8002e50:	f7ff ff38 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8002e54:	2100      	movs	r1, #0
 8002e56:	2014      	movs	r0, #20
 8002e58:	f7ff ff34 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	2015      	movs	r0, #21
 8002e60:	f7ff ff30 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8002e64:	2100      	movs	r1, #0
 8002e66:	2016      	movs	r0, #22
 8002e68:	f7ff ff2c 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	201c      	movs	r0, #28
 8002e70:	f7ff ff28 	bl	8002cc4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8002e74:	2100      	movs	r1, #0
 8002e76:	201d      	movs	r0, #29
 8002e78:	f7ff ff24 	bl	8002cc4 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8002e7c:	f000 f983 	bl	8003186 <nRF24_FlushRX>
	nRF24_FlushTX();
 8002e80:	f000 f979 	bl	8003176 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8002e84:	f000 f987 	bl	8003196 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e8e:	4802      	ldr	r0, [pc, #8]	; (8002e98 <nRF24_Init+0xa0>)
 8002e90:	f7fd fc7e 	bl	8000790 <HAL_GPIO_WritePin>
}
 8002e94:	bf00      	nop
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	48000400 	.word	0x48000400

08002e9c <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8002ea2:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <nRF24_Check+0x58>)
 8002ea4:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8002ea6:	2205      	movs	r2, #5
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	2030      	movs	r0, #48	; 0x30
 8002eac:	f7ff ff78 	bl	8002da0 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	2205      	movs	r2, #5
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	2010      	movs	r0, #16
 8002eb8:	f7ff ff46 	bl	8002d48 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
 8002ec0:	e010      	b.n	8002ee4 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	f107 0210 	add.w	r2, r7, #16
 8002ec8:	4413      	add	r3, r2
 8002eca:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	1c59      	adds	r1, r3, #1
 8002ed2:	60b9      	str	r1, [r7, #8]
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d001      	beq.n	8002ede <nRF24_Check+0x42>
 8002eda:	2300      	movs	r3, #0
 8002edc:	e006      	b.n	8002eec <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	73fb      	strb	r3, [r7, #15]
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d9eb      	bls.n	8002ec2 <nRF24_Check+0x26>
	}

	return 1;
 8002eea:	2301      	movs	r3, #1
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	08003fbc 	.word	0x08003fbc

08002ef8 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7ff feba 	bl	8002c7c <nRF24_ReadReg>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d104      	bne.n	8002f1c <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	f043 0302 	orr.w	r3, r3, #2
 8002f18:	73fb      	strb	r3, [r7, #15]
 8002f1a:	e003      	b.n	8002f24 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	f023 0302 	bic.w	r3, r3, #2
 8002f22:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	4619      	mov	r1, r3
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7ff fecb 	bl	8002cc4 <nRF24_WriteReg>
}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b084      	sub	sp, #16
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002f40:	2000      	movs	r0, #0
 8002f42:	f7ff fe9b 	bl	8002c7c <nRF24_ReadReg>
 8002f46:	4603      	mov	r3, r0
 8002f48:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8002f4a:	7bfb      	ldrb	r3, [r7, #15]
 8002f4c:	f023 0301 	bic.w	r3, r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8002f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	b25a      	sxtb	r2, r3
 8002f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	b25b      	sxtb	r3, r3
 8002f64:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	4619      	mov	r1, r3
 8002f6a:	2000      	movs	r0, #0
 8002f6c:	f7ff feaa 	bl	8002cc4 <nRF24_WriteReg>
}
 8002f70:	bf00      	nop
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002f82:	2000      	movs	r0, #0
 8002f84:	f7ff fe7a 	bl	8002c7c <nRF24_ReadReg>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
 8002f8e:	f023 030c 	bic.w	r3, r3, #12
 8002f92:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8002f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f98:	f003 030c 	and.w	r3, r3, #12
 8002f9c:	b25a      	sxtb	r2, r3
 8002f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b25b      	sxtb	r3, r3
 8002fa6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	4619      	mov	r1, r3
 8002fac:	2000      	movs	r0, #0
 8002fae:	f7ff fe89 	bl	8002cc4 <nRF24_WriteReg>
}
 8002fb2:	bf00      	nop
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b082      	sub	sp, #8
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	2005      	movs	r0, #5
 8002fca:	f7ff fe7b 	bl	8002cc4 <nRF24_WriteReg>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	3b02      	subs	r3, #2
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	2003      	movs	r0, #3
 8002fea:	f7ff fe6b 	bl	8002cc4 <nRF24_WriteReg>
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	4603      	mov	r3, r0
 8003000:	6039      	str	r1, [r7, #0]
 8003002:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	2b06      	cmp	r3, #6
 8003008:	d846      	bhi.n	8003098 <nRF24_SetAddr+0xa0>
 800300a:	a201      	add	r2, pc, #4	; (adr r2, 8003010 <nRF24_SetAddr+0x18>)
 800300c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003010:	0800302d 	.word	0x0800302d
 8003014:	0800302d 	.word	0x0800302d
 8003018:	08003085 	.word	0x08003085
 800301c:	08003085 	.word	0x08003085
 8003020:	08003085 	.word	0x08003085
 8003024:	08003085 	.word	0x08003085
 8003028:	0800302d 	.word	0x0800302d
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 800302c:	2003      	movs	r0, #3
 800302e:	f7ff fe25 	bl	8002c7c <nRF24_ReadReg>
 8003032:	4603      	mov	r3, r0
 8003034:	3301      	adds	r3, #1
 8003036:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	4413      	add	r3, r2
 800303e:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8003040:	2200      	movs	r2, #0
 8003042:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003046:	4817      	ldr	r0, [pc, #92]	; (80030a4 <nRF24_SetAddr+0xac>)
 8003048:	f7fd fba2 	bl	8000790 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	4a16      	ldr	r2, [pc, #88]	; (80030a8 <nRF24_SetAddr+0xb0>)
 8003050:	5cd3      	ldrb	r3, [r2, r3]
 8003052:	f043 0320 	orr.w	r3, r3, #32
 8003056:	b2db      	uxtb	r3, r3
 8003058:	4618      	mov	r0, r3
 800305a:	f000 f9a9 	bl	80033b0 <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	1e5a      	subs	r2, r3, #1
 8003062:	603a      	str	r2, [r7, #0]
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f9a2 	bl	80033b0 <nRF24_LL_RW>
			} while (addr_width--);
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	1e5a      	subs	r2, r3, #1
 8003070:	73fa      	strb	r2, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f3      	bne.n	800305e <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 8003076:	2201      	movs	r2, #1
 8003078:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800307c:	4809      	ldr	r0, [pc, #36]	; (80030a4 <nRF24_SetAddr+0xac>)
 800307e:	f7fd fb87 	bl	8000790 <HAL_GPIO_WritePin>
			break;
 8003082:	e00a      	b.n	800309a <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	4a08      	ldr	r2, [pc, #32]	; (80030a8 <nRF24_SetAddr+0xb0>)
 8003088:	5cd2      	ldrb	r2, [r2, r3]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	4619      	mov	r1, r3
 8003090:	4610      	mov	r0, r2
 8003092:	f7ff fe17 	bl	8002cc4 <nRF24_WriteReg>
			break;
 8003096:	e000      	b.n	800309a <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 8003098:	bf00      	nop
	}
}
 800309a:	bf00      	nop
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	48000400 	.word	0x48000400
 80030a8:	08004194 	.word	0x08004194

080030ac <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80030b6:	2006      	movs	r0, #6
 80030b8:	f7ff fde0 	bl	8002c7c <nRF24_ReadReg>
 80030bc:	4603      	mov	r3, r0
 80030be:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	f023 0306 	bic.w	r3, r3, #6
 80030c6:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 80030c8:	7bfa      	ldrb	r2, [r7, #15]
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	4619      	mov	r1, r3
 80030d4:	2006      	movs	r0, #6
 80030d6:	f7ff fdf5 	bl	8002cc4 <nRF24_WriteReg>
}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b084      	sub	sp, #16
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	4603      	mov	r3, r0
 80030ea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80030ec:	2006      	movs	r0, #6
 80030ee:	f7ff fdc5 	bl	8002c7c <nRF24_ReadReg>
 80030f2:	4603      	mov	r3, r0
 80030f4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80030fc:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 80030fe:	7bfa      	ldrb	r2, [r7, #15]
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	4313      	orrs	r3, r2
 8003104:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8003106:	7bfb      	ldrb	r3, [r7, #15]
 8003108:	4619      	mov	r1, r3
 800310a:	2006      	movs	r0, #6
 800310c:	f7ff fdda 	bl	8002cc4 <nRF24_WriteReg>
}
 8003110:	bf00      	nop
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	2b05      	cmp	r3, #5
 8003126:	d904      	bls.n	8003132 <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 8003128:	2100      	movs	r1, #0
 800312a:	2001      	movs	r0, #1
 800312c:	f7ff fdca 	bl	8002cc4 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 8003130:	e015      	b.n	800315e <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8003132:	2001      	movs	r0, #1
 8003134:	f7ff fda2 	bl	8002c7c <nRF24_ReadReg>
 8003138:	4603      	mov	r3, r0
 800313a:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	2201      	movs	r2, #1
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	b25b      	sxtb	r3, r3
 8003146:	43db      	mvns	r3, r3
 8003148:	b25a      	sxtb	r2, r3
 800314a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800314e:	4013      	ands	r3, r2
 8003150:	b25b      	sxtb	r3, r3
 8003152:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	4619      	mov	r1, r3
 8003158:	2001      	movs	r0, #1
 800315a:	f7ff fdb3 	bl	8002cc4 <nRF24_WriteReg>
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8003166:	b580      	push	{r7, lr}
 8003168:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 800316a:	2007      	movs	r0, #7
 800316c:	f7ff fd86 	bl	8002c7c <nRF24_ReadReg>
 8003170:	4603      	mov	r3, r0
}
 8003172:	4618      	mov	r0, r3
 8003174:	bd80      	pop	{r7, pc}

08003176 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8003176:	b580      	push	{r7, lr}
 8003178:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 800317a:	21ff      	movs	r1, #255	; 0xff
 800317c:	20e1      	movs	r0, #225	; 0xe1
 800317e:	f7ff fda1 	bl	8002cc4 <nRF24_WriteReg>
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}

08003186 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8003186:	b580      	push	{r7, lr}
 8003188:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 800318a:	21ff      	movs	r1, #255	; 0xff
 800318c:	20e2      	movs	r0, #226	; 0xe2
 800318e:	f7ff fd99 	bl	8002cc4 <nRF24_WriteReg>
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}

08003196 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8003196:	b580      	push	{r7, lr}
 8003198:	b082      	sub	sp, #8
 800319a:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 800319c:	2007      	movs	r0, #7
 800319e:	f7ff fd6d 	bl	8002c7c <nRF24_ReadReg>
 80031a2:	4603      	mov	r3, r0
 80031a4:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80031ac:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	4619      	mov	r1, r3
 80031b2:	2007      	movs	r0, #7
 80031b4:	f7ff fd86 	bl	8002cc4 <nRF24_WriteReg>
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 80031cc:	78fb      	ldrb	r3, [r7, #3]
 80031ce:	461a      	mov	r2, r3
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	20a0      	movs	r0, #160	; 0xa0
 80031d4:	f7ff fde4 	bl	8002da0 <nRF24_WriteMBReg>
}
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <nRF24_dump_config>:
	return nRF24_RX_EMPTY;
}


void nRF24_dump_config(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af02      	add	r7, sp, #8
	//	Data Rate        = 1MBPS
	//	Model            = nRF24L01+
	//	CRC Length       = 16 bits
	//	PA Power         = PA_MAX

	uint8_t i=0;
 80031e6:	2300      	movs	r3, #0
 80031e8:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[5];
	uint8_t aw;
	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 80031ea:	2000      	movs	r0, #0
 80031ec:	f7ff fd46 	bl	8002c7c <nRF24_ReadReg>
 80031f0:	4603      	mov	r3, r0
 80031f2:	71fb      	strb	r3, [r7, #7]
	log_info("Status: 0x%x", i);
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	4b61      	ldr	r3, [pc, #388]	; (8003380 <nRF24_dump_config+0x1a0>)
 80031fa:	f240 12d9 	movw	r2, #473	; 0x1d9
 80031fe:	4961      	ldr	r1, [pc, #388]	; (8003384 <nRF24_dump_config+0x1a4>)
 8003200:	4861      	ldr	r0, [pc, #388]	; (8003388 <nRF24_dump_config+0x1a8>)
 8003202:	f000 fa5f 	bl	80036c4 <debug_printf>

	i = nRF24_ReadReg(nRF24_REG_RF_CH);
 8003206:	2005      	movs	r0, #5
 8003208:	f7ff fd38 	bl	8002c7c <nRF24_ReadReg>
 800320c:	4603      	mov	r3, r0
 800320e:	71fb      	strb	r3, [r7, #7]
	log_info("RF Channel: 0x%x", i);
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	4b5a      	ldr	r3, [pc, #360]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003216:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 800321a:	495a      	ldr	r1, [pc, #360]	; (8003384 <nRF24_dump_config+0x1a4>)
 800321c:	485b      	ldr	r0, [pc, #364]	; (800338c <nRF24_dump_config+0x1ac>)
 800321e:	f000 fa51 	bl	80036c4 <debug_printf>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8003222:	2006      	movs	r0, #6
 8003224:	f7ff fd2a 	bl	8002c7c <nRF24_ReadReg>
 8003228:	4603      	mov	r3, r0
 800322a:	71fb      	strb	r3, [r7, #7]
	log_info("RF setup: 0x%x", i);
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	4b53      	ldr	r3, [pc, #332]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003232:	f240 12df 	movw	r2, #479	; 0x1df
 8003236:	4953      	ldr	r1, [pc, #332]	; (8003384 <nRF24_dump_config+0x1a4>)
 8003238:	4855      	ldr	r0, [pc, #340]	; (8003390 <nRF24_dump_config+0x1b0>)
 800323a:	f000 fa43 	bl	80036c4 <debug_printf>

	// SETUP_AW
	i = nRF24_ReadReg(nRF24_REG_SETUP_AW);
 800323e:	2003      	movs	r0, #3
 8003240:	f7ff fd1c 	bl	8002c7c <nRF24_ReadReg>
 8003244:	4603      	mov	r3, r0
 8003246:	71fb      	strb	r3, [r7, #7]
	aw = (i & 0x03) + 2;
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	3302      	adds	r3, #2
 8003252:	71bb      	strb	r3, [r7, #6]

	nRF24_ReadMBReg(nRF24_REG_TX_ADDR,buf,aw);
 8003254:	79ba      	ldrb	r2, [r7, #6]
 8003256:	463b      	mov	r3, r7
 8003258:	4619      	mov	r1, r3
 800325a:	2010      	movs	r0, #16
 800325c:	f7ff fd74 	bl	8002d48 <nRF24_ReadMBReg>
	for (i = 0; i < aw; i++) log_info("TX ADDR: %x",buf[i]);
 8003260:	2300      	movs	r3, #0
 8003262:	71fb      	strb	r3, [r7, #7]
 8003264:	e010      	b.n	8003288 <nRF24_dump_config+0xa8>
 8003266:	79fb      	ldrb	r3, [r7, #7]
 8003268:	f107 0208 	add.w	r2, r7, #8
 800326c:	4413      	add	r3, r2
 800326e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	4b42      	ldr	r3, [pc, #264]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003276:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800327a:	4942      	ldr	r1, [pc, #264]	; (8003384 <nRF24_dump_config+0x1a4>)
 800327c:	4845      	ldr	r0, [pc, #276]	; (8003394 <nRF24_dump_config+0x1b4>)
 800327e:	f000 fa21 	bl	80036c4 <debug_printf>
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	3301      	adds	r3, #1
 8003286:	71fb      	strb	r3, [r7, #7]
 8003288:	79fa      	ldrb	r2, [r7, #7]
 800328a:	79bb      	ldrb	r3, [r7, #6]
 800328c:	429a      	cmp	r2, r3
 800328e:	d3ea      	bcc.n	8003266 <nRF24_dump_config+0x86>

	// RX_ADDR_P0
	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P0,buf,aw);
 8003290:	79ba      	ldrb	r2, [r7, #6]
 8003292:	463b      	mov	r3, r7
 8003294:	4619      	mov	r1, r3
 8003296:	200a      	movs	r0, #10
 8003298:	f7ff fd56 	bl	8002d48 <nRF24_ReadMBReg>
	for (i = 0; i < aw; i++) log_info("RX_ADDR_P0: %x",buf[i]);
 800329c:	2300      	movs	r3, #0
 800329e:	71fb      	strb	r3, [r7, #7]
 80032a0:	e010      	b.n	80032c4 <nRF24_dump_config+0xe4>
 80032a2:	79fb      	ldrb	r3, [r7, #7]
 80032a4:	f107 0208 	add.w	r2, r7, #8
 80032a8:	4413      	add	r3, r2
 80032aa:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	4b33      	ldr	r3, [pc, #204]	; (8003380 <nRF24_dump_config+0x1a0>)
 80032b2:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
 80032b6:	4933      	ldr	r1, [pc, #204]	; (8003384 <nRF24_dump_config+0x1a4>)
 80032b8:	4837      	ldr	r0, [pc, #220]	; (8003398 <nRF24_dump_config+0x1b8>)
 80032ba:	f000 fa03 	bl	80036c4 <debug_printf>
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	3301      	adds	r3, #1
 80032c2:	71fb      	strb	r3, [r7, #7]
 80032c4:	79fa      	ldrb	r2, [r7, #7]
 80032c6:	79bb      	ldrb	r3, [r7, #6]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d3ea      	bcc.n	80032a2 <nRF24_dump_config+0xc2>
	// RX_ADDR_P1
	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P1,buf,aw);
 80032cc:	79ba      	ldrb	r2, [r7, #6]
 80032ce:	463b      	mov	r3, r7
 80032d0:	4619      	mov	r1, r3
 80032d2:	200b      	movs	r0, #11
 80032d4:	f7ff fd38 	bl	8002d48 <nRF24_ReadMBReg>
	for (i = 0; i < aw; i++) log_info("RX_ADDR_P1: %x",buf[i]);
 80032d8:	2300      	movs	r3, #0
 80032da:	71fb      	strb	r3, [r7, #7]
 80032dc:	e010      	b.n	8003300 <nRF24_dump_config+0x120>
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	f107 0208 	add.w	r2, r7, #8
 80032e4:	4413      	add	r3, r2
 80032e6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	4b24      	ldr	r3, [pc, #144]	; (8003380 <nRF24_dump_config+0x1a0>)
 80032ee:	f240 12ed 	movw	r2, #493	; 0x1ed
 80032f2:	4924      	ldr	r1, [pc, #144]	; (8003384 <nRF24_dump_config+0x1a4>)
 80032f4:	4829      	ldr	r0, [pc, #164]	; (800339c <nRF24_dump_config+0x1bc>)
 80032f6:	f000 f9e5 	bl	80036c4 <debug_printf>
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	3301      	adds	r3, #1
 80032fe:	71fb      	strb	r3, [r7, #7]
 8003300:	79fa      	ldrb	r2, [r7, #7]
 8003302:	79bb      	ldrb	r3, [r7, #6]
 8003304:	429a      	cmp	r2, r3
 8003306:	d3ea      	bcc.n	80032de <nRF24_dump_config+0xfe>

	// RX_ADDR_P2
	i = nRF24_ReadReg(nRF24_REG_RX_ADDR_P2);
 8003308:	200c      	movs	r0, #12
 800330a:	f7ff fcb7 	bl	8002c7c <nRF24_ReadReg>
 800330e:	4603      	mov	r3, r0
 8003310:	71fb      	strb	r3, [r7, #7]
	log_info("REG_RX_ADDR_P2: 0x%x", i);
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	4b1a      	ldr	r3, [pc, #104]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003318:	f240 12f1 	movw	r2, #497	; 0x1f1
 800331c:	4919      	ldr	r1, [pc, #100]	; (8003384 <nRF24_dump_config+0x1a4>)
 800331e:	4820      	ldr	r0, [pc, #128]	; (80033a0 <nRF24_dump_config+0x1c0>)
 8003320:	f000 f9d0 	bl	80036c4 <debug_printf>

	i = nRF24_ReadReg(nRF24_REG_RX_ADDR_P3);
 8003324:	200d      	movs	r0, #13
 8003326:	f7ff fca9 	bl	8002c7c <nRF24_ReadReg>
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
	log_info("REG_RX_ADDR_P3: 0x%x", i);
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	4b13      	ldr	r3, [pc, #76]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003334:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003338:	4912      	ldr	r1, [pc, #72]	; (8003384 <nRF24_dump_config+0x1a4>)
 800333a:	481a      	ldr	r0, [pc, #104]	; (80033a4 <nRF24_dump_config+0x1c4>)
 800333c:	f000 f9c2 	bl	80036c4 <debug_printf>

	i = nRF24_ReadReg(nRF24_REG_RX_ADDR_P4);
 8003340:	200e      	movs	r0, #14
 8003342:	f7ff fc9b 	bl	8002c7c <nRF24_ReadReg>
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
	log_info("REG_RX_ADDR_P4: 0x%x", i);
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <nRF24_dump_config+0x1a0>)
 8003350:	f240 12f7 	movw	r2, #503	; 0x1f7
 8003354:	490b      	ldr	r1, [pc, #44]	; (8003384 <nRF24_dump_config+0x1a4>)
 8003356:	4814      	ldr	r0, [pc, #80]	; (80033a8 <nRF24_dump_config+0x1c8>)
 8003358:	f000 f9b4 	bl	80036c4 <debug_printf>

	i = nRF24_ReadReg(nRF24_REG_RX_ADDR_P5);
 800335c:	200f      	movs	r0, #15
 800335e:	f7ff fc8d 	bl	8002c7c <nRF24_ReadReg>
 8003362:	4603      	mov	r3, r0
 8003364:	71fb      	strb	r3, [r7, #7]
	log_info("REG_RX_ADDR_P5: 0x%x", i);
 8003366:	79fb      	ldrb	r3, [r7, #7]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	4b05      	ldr	r3, [pc, #20]	; (8003380 <nRF24_dump_config+0x1a0>)
 800336c:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
 8003370:	4904      	ldr	r1, [pc, #16]	; (8003384 <nRF24_dump_config+0x1a4>)
 8003372:	480e      	ldr	r0, [pc, #56]	; (80033ac <nRF24_dump_config+0x1cc>)
 8003374:	f000 f9a6 	bl	80036c4 <debug_printf>





}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	0800419c 	.word	0x0800419c
 8003384:	08003fc4 	.word	0x08003fc4
 8003388:	08003fd4 	.word	0x08003fd4
 800338c:	08003ff8 	.word	0x08003ff8
 8003390:	08004020 	.word	0x08004020
 8003394:	08004044 	.word	0x08004044
 8003398:	08004064 	.word	0x08004064
 800339c:	08004088 	.word	0x08004088
 80033a0:	080040ac 	.word	0x080040ac
 80033a4:	080040d8 	.word	0x080040d8
 80033a8:	08004104 	.word	0x08004104
 80033ac:	08004130 	.word	0x08004130

080033b0 <nRF24_LL_RW>:

// Low level SPI transmit/receive function (hardware depended)
// input:
//   data - value to transmit via SPI
// return: value received from SPI
uint8_t nRF24_LL_RW(uint8_t data) {
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	4603      	mov	r3, r0
 80033b8:	71fb      	strb	r3, [r7, #7]

	uint8_t pRxData = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef errorcode = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
	errorcode = HAL_SPI_TransmitReceive(nRF24_SPI_PORT, &data, &pRxData, 1, HAL_MAX_DELAY);
 80033c2:	f107 020e 	add.w	r2, r7, #14
 80033c6:	1df9      	adds	r1, r7, #7
 80033c8:	f04f 33ff 	mov.w	r3, #4294967295
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	2301      	movs	r3, #1
 80033d0:	4804      	ldr	r0, [pc, #16]	; (80033e4 <nRF24_LL_RW+0x34>)
 80033d2:	f7fe fbab 	bl	8001b2c <HAL_SPI_TransmitReceive>
 80033d6:	4603      	mov	r3, r0
 80033d8:	73fb      	strb	r3, [r7, #15]
	return pRxData;
 80033da:	7bbb      	ldrb	r3, [r7, #14]


}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	200000d8 	.word	0x200000d8

080033e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ee:	4b0f      	ldr	r3, [pc, #60]	; (800342c <HAL_MspInit+0x44>)
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	4a0e      	ldr	r2, [pc, #56]	; (800342c <HAL_MspInit+0x44>)
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	6193      	str	r3, [r2, #24]
 80033fa:	4b0c      	ldr	r3, [pc, #48]	; (800342c <HAL_MspInit+0x44>)
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	607b      	str	r3, [r7, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003406:	4b09      	ldr	r3, [pc, #36]	; (800342c <HAL_MspInit+0x44>)
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	4a08      	ldr	r2, [pc, #32]	; (800342c <HAL_MspInit+0x44>)
 800340c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003410:	61d3      	str	r3, [r2, #28]
 8003412:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_MspInit+0x44>)
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000

08003430 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08a      	sub	sp, #40	; 0x28
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003438:	f107 0314 	add.w	r3, r7, #20
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]
 8003446:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a25      	ldr	r2, [pc, #148]	; (80034e4 <HAL_SPI_MspInit+0xb4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d144      	bne.n	80034dc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003452:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	4a24      	ldr	r2, [pc, #144]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003458:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800345c:	61d3      	str	r3, [r2, #28]
 800345e:	4b22      	ldr	r3, [pc, #136]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003466:	613b      	str	r3, [r7, #16]
 8003468:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800346a:	4b1f      	ldr	r3, [pc, #124]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	4a1e      	ldr	r2, [pc, #120]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003470:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003474:	6153      	str	r3, [r2, #20]
 8003476:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003482:	4b19      	ldr	r3, [pc, #100]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	4a18      	ldr	r2, [pc, #96]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800348c:	6153      	str	r3, [r2, #20]
 800348e:	4b16      	ldr	r3, [pc, #88]	; (80034e8 <HAL_SPI_MspInit+0xb8>)
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PF1-OSC_OUT     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800349a:	2302      	movs	r3, #2
 800349c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349e:	2302      	movs	r3, #2
 80034a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034a6:	2303      	movs	r3, #3
 80034a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034aa:	2305      	movs	r3, #5
 80034ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80034ae:	f107 0314 	add.w	r3, r7, #20
 80034b2:	4619      	mov	r1, r3
 80034b4:	480d      	ldr	r0, [pc, #52]	; (80034ec <HAL_SPI_MspInit+0xbc>)
 80034b6:	f7fc fff5 	bl	80004a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80034ba:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80034be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c0:	2302      	movs	r3, #2
 80034c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034c8:	2303      	movs	r3, #3
 80034ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034cc:	2305      	movs	r3, #5
 80034ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034d0:	f107 0314 	add.w	r3, r7, #20
 80034d4:	4619      	mov	r1, r3
 80034d6:	4806      	ldr	r0, [pc, #24]	; (80034f0 <HAL_SPI_MspInit+0xc0>)
 80034d8:	f7fc ffe4 	bl	80004a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80034dc:	bf00      	nop
 80034de:	3728      	adds	r7, #40	; 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40003800 	.word	0x40003800
 80034e8:	40021000 	.word	0x40021000
 80034ec:	48001400 	.word	0x48001400
 80034f0:	48000400 	.word	0x48000400

080034f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08a      	sub	sp, #40	; 0x28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	f107 0314 	add.w	r3, r7, #20
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a17      	ldr	r2, [pc, #92]	; (8003570 <HAL_UART_MspInit+0x7c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d128      	bne.n	8003568 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003516:	4b17      	ldr	r3, [pc, #92]	; (8003574 <HAL_UART_MspInit+0x80>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	4a16      	ldr	r2, [pc, #88]	; (8003574 <HAL_UART_MspInit+0x80>)
 800351c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003520:	61d3      	str	r3, [r2, #28]
 8003522:	4b14      	ldr	r3, [pc, #80]	; (8003574 <HAL_UART_MspInit+0x80>)
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352e:	4b11      	ldr	r3, [pc, #68]	; (8003574 <HAL_UART_MspInit+0x80>)
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	4a10      	ldr	r2, [pc, #64]	; (8003574 <HAL_UART_MspInit+0x80>)
 8003534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003538:	6153      	str	r3, [r2, #20]
 800353a:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <HAL_UART_MspInit+0x80>)
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003546:	230c      	movs	r3, #12
 8003548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354a:	2302      	movs	r3, #2
 800354c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354e:	2300      	movs	r3, #0
 8003550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003552:	2303      	movs	r3, #3
 8003554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003556:	2307      	movs	r3, #7
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355a:	f107 0314 	add.w	r3, r7, #20
 800355e:	4619      	mov	r1, r3
 8003560:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003564:	f7fc ff9e 	bl	80004a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003568:	bf00      	nop
 800356a:	3728      	adds	r7, #40	; 0x28
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40004400 	.word	0x40004400
 8003574:	40021000 	.word	0x40021000

08003578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003586:	b480      	push	{r7}
 8003588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800358a:	e7fe      	b.n	800358a <HardFault_Handler+0x4>

0800358c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003590:	e7fe      	b.n	8003590 <MemManage_Handler+0x4>

08003592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003592:	b480      	push	{r7}
 8003594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003596:	e7fe      	b.n	8003596 <BusFault_Handler+0x4>

08003598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800359c:	e7fe      	b.n	800359c <UsageFault_Handler+0x4>

0800359e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800359e:	b480      	push	{r7}
 80035a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035a2:	bf00      	nop
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035b0:	bf00      	nop
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035ba:	b480      	push	{r7}
 80035bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035be:	bf00      	nop
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035cc:	f7fc fe42 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035d0:	bf00      	nop
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035d8:	4b1f      	ldr	r3, [pc, #124]	; (8003658 <SystemInit+0x84>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	4a1e      	ldr	r2, [pc, #120]	; (8003658 <SystemInit+0x84>)
 80035e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80035e8:	4b1c      	ldr	r3, [pc, #112]	; (800365c <SystemInit+0x88>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1b      	ldr	r2, [pc, #108]	; (800365c <SystemInit+0x88>)
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80035f4:	4b19      	ldr	r3, [pc, #100]	; (800365c <SystemInit+0x88>)
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	4918      	ldr	r1, [pc, #96]	; (800365c <SystemInit+0x88>)
 80035fa:	4b19      	ldr	r3, [pc, #100]	; (8003660 <SystemInit+0x8c>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003600:	4b16      	ldr	r3, [pc, #88]	; (800365c <SystemInit+0x88>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a15      	ldr	r2, [pc, #84]	; (800365c <SystemInit+0x88>)
 8003606:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800360a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800360e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003610:	4b12      	ldr	r3, [pc, #72]	; (800365c <SystemInit+0x88>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a11      	ldr	r2, [pc, #68]	; (800365c <SystemInit+0x88>)
 8003616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800361a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800361c:	4b0f      	ldr	r3, [pc, #60]	; (800365c <SystemInit+0x88>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4a0e      	ldr	r2, [pc, #56]	; (800365c <SystemInit+0x88>)
 8003622:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003626:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003628:	4b0c      	ldr	r3, [pc, #48]	; (800365c <SystemInit+0x88>)
 800362a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362c:	4a0b      	ldr	r2, [pc, #44]	; (800365c <SystemInit+0x88>)
 800362e:	f023 030f 	bic.w	r3, r3, #15
 8003632:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003634:	4b09      	ldr	r3, [pc, #36]	; (800365c <SystemInit+0x88>)
 8003636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003638:	4908      	ldr	r1, [pc, #32]	; (800365c <SystemInit+0x88>)
 800363a:	4b0a      	ldr	r3, [pc, #40]	; (8003664 <SystemInit+0x90>)
 800363c:	4013      	ands	r3, r2
 800363e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003640:	4b06      	ldr	r3, [pc, #24]	; (800365c <SystemInit+0x88>)
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003646:	4b04      	ldr	r3, [pc, #16]	; (8003658 <SystemInit+0x84>)
 8003648:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800364c:	609a      	str	r2, [r3, #8]
#endif
}
 800364e:	bf00      	nop
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000ed00 	.word	0xe000ed00
 800365c:	40021000 	.word	0x40021000
 8003660:	f87fc00c 	.word	0xf87fc00c
 8003664:	ff00fccc 	.word	0xff00fccc

08003668 <my_print>:
#include "stm32f3xx_hal.h"
#include "uart_msg.h"
#include <stdarg.h>

void my_print(uint8_t *string)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef error;
	while( *string != '\0')
 8003670:	e00a      	b.n	8003688 <my_print+0x20>
	{
	error = HAL_UART_Transmit(&huart2, string++, sizeof(uint8_t), HAL_MAX_DELAY);
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	1c4b      	adds	r3, r1, #1
 8003676:	607b      	str	r3, [r7, #4]
 8003678:	f04f 33ff 	mov.w	r3, #4294967295
 800367c:	2201      	movs	r2, #1
 800367e:	4806      	ldr	r0, [pc, #24]	; (8003698 <my_print+0x30>)
 8003680:	f7fe fdc3 	bl	800220a <HAL_UART_Transmit>
 8003684:	4603      	mov	r3, r0
 8003686:	73fb      	strb	r3, [r7, #15]
	while( *string != '\0')
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f0      	bne.n	8003672 <my_print+0xa>
	}
}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	2000013c 	.word	0x2000013c

0800369c <my_print_char>:

HAL_StatusTypeDef my_print_char(uint8_t *character)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef error;
	error = HAL_UART_Transmit(&huart2, character, sizeof(uint8_t), HAL_MAX_DELAY);
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
 80036a8:	2201      	movs	r2, #1
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	4804      	ldr	r0, [pc, #16]	; (80036c0 <my_print_char+0x24>)
 80036ae:	f7fe fdac 	bl	800220a <HAL_UART_Transmit>
 80036b2:	4603      	mov	r3, r0
 80036b4:	73fb      	strb	r3, [r7, #15]
	return error;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	2000013c 	.word	0x2000013c

080036c4 <debug_printf>:


void debug_printf(uint8_t* format,...)
{
 80036c4:	b40f      	push	{r0, r1, r2, r3}
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t *s;

	//Module 1: Initializing Myprintf's arguments
	va_list arg;
	va_start(arg, format);
 80036cc:	f107 031c 	add.w	r3, r7, #28
 80036d0:	603b      	str	r3, [r7, #0]

	for(traverse = format; *traverse != '\0'; traverse++)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	e07a      	b.n	80037ce <debug_printf+0x10a>
	{
		while( *traverse != '%' )
		{
			if(*traverse == '\0')
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d07b      	beq.n	80037d8 <debug_printf+0x114>
				goto end;
			//need to add check for string end!!!!
			my_print_char(traverse);
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f7ff ffdb 	bl	800369c <my_print_char>
			traverse++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	3301      	adds	r3, #1
 80036ea:	60fb      	str	r3, [r7, #12]
		while( *traverse != '%' )
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b25      	cmp	r3, #37	; 0x25
 80036f2:	d1f1      	bne.n	80036d8 <debug_printf+0x14>
		}

		traverse++;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	3301      	adds	r3, #1
 80036f8:	60fb      	str	r3, [r7, #12]

		//Module 2: Fetching and executing arguments
		switch(*traverse)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	3b63      	subs	r3, #99	; 0x63
 8003700:	2b15      	cmp	r3, #21
 8003702:	d861      	bhi.n	80037c8 <debug_printf+0x104>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <debug_printf+0x48>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	08003765 	.word	0x08003765
 8003710:	08003779 	.word	0x08003779
 8003714:	080037c9 	.word	0x080037c9
 8003718:	080037c9 	.word	0x080037c9
 800371c:	080037c9 	.word	0x080037c9
 8003720:	080037c9 	.word	0x080037c9
 8003724:	080037c9 	.word	0x080037c9
 8003728:	080037c9 	.word	0x080037c9
 800372c:	080037c9 	.word	0x080037c9
 8003730:	080037c9 	.word	0x080037c9
 8003734:	080037c9 	.word	0x080037c9
 8003738:	080037c9 	.word	0x080037c9
 800373c:	08003797 	.word	0x08003797
 8003740:	080037c9 	.word	0x080037c9
 8003744:	080037c9 	.word	0x080037c9
 8003748:	080037c9 	.word	0x080037c9
 800374c:	08003799 	.word	0x08003799
 8003750:	080037c9 	.word	0x080037c9
 8003754:	080037c9 	.word	0x080037c9
 8003758:	080037c9 	.word	0x080037c9
 800375c:	080037c9 	.word	0x080037c9
 8003760:	080037ab 	.word	0x080037ab
		{
			case 'c' : i = va_arg(arg,int);		//Fetch char argument
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	1d1a      	adds	r2, r3, #4
 8003768:	603a      	str	r2, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	72fb      	strb	r3, [r7, #11]
						my_print(i);
 800376e:	7afb      	ldrb	r3, [r7, #11]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff79 	bl	8003668 <my_print>
						break;
 8003776:	e027      	b.n	80037c8 <debug_printf+0x104>

			case 'd' : i = va_arg(arg,int); 		//Fetch Decimal/Integer argument
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	1d1a      	adds	r2, r3, #4
 800377c:	603a      	str	r2, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	72fb      	strb	r3, [r7, #11]
						if(i<0)
						{
							i = -i;
							my_print('-');
						}
						my_print(convert(i,10));
 8003782:	7afb      	ldrb	r3, [r7, #11]
 8003784:	210a      	movs	r1, #10
 8003786:	4618      	mov	r0, r3
 8003788:	f000 f82e 	bl	80037e8 <convert>
 800378c:	4603      	mov	r3, r0
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff ff6a 	bl	8003668 <my_print>
						break;
 8003794:	e018      	b.n	80037c8 <debug_printf+0x104>
 8003796:	deff      	udf	#255	; 0xff

			case 'o': i = va_arg(arg,uint8_t); //Fetch Octal representation
						my_print(convert(i,8));
						break;

			case 's': s = va_arg(arg,uint8_t *); 		//Fetch string
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	1d1a      	adds	r2, r3, #4
 800379c:	603a      	str	r2, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	607b      	str	r3, [r7, #4]
						my_print(s);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff ff60 	bl	8003668 <my_print>
						break;
 80037a8:	e00e      	b.n	80037c8 <debug_printf+0x104>

			case 'x': i = va_arg(arg,int); //Fetch Hexadecimal representation
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	1d1a      	adds	r2, r3, #4
 80037ae:	603a      	str	r2, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	72fb      	strb	r3, [r7, #11]
						my_print(convert(i,16));
 80037b4:	7afb      	ldrb	r3, [r7, #11]
 80037b6:	2110      	movs	r1, #16
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 f815 	bl	80037e8 <convert>
 80037be:	4603      	mov	r3, r0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff ff51 	bl	8003668 <my_print>
						break;
 80037c6:	bf00      	nop
	for(traverse = format; *traverse != '\0'; traverse++)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d18a      	bne.n	80036ec <debug_printf+0x28>
		}
	}

	//Module 3: Closing argument list to necessary clean-up
	end:
 80037d6:	e000      	b.n	80037da <debug_printf+0x116>
				goto end;
 80037d8:	bf00      	nop
	va_end(arg);
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037e4:	b004      	add	sp, #16
 80037e6:	4770      	bx	lr

080037e8 <convert>:

uint8_t *convert(uint8_t num, uint8_t base)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	460a      	mov	r2, r1
 80037f2:	71fb      	strb	r3, [r7, #7]
 80037f4:	4613      	mov	r3, r2
 80037f6:	71bb      	strb	r3, [r7, #6]
	static uint8_t Representation[]= "0123456789ABCDEF";
	static uint8_t buffer[50];
	uint8_t *ptr;

	ptr = &buffer[49];
 80037f8:	4b11      	ldr	r3, [pc, #68]	; (8003840 <convert+0x58>)
 80037fa:	60fb      	str	r3, [r7, #12]
	*ptr = '\0';
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	701a      	strb	r2, [r3, #0]

	do
	{
		*--ptr = Representation[num%base];
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	79ba      	ldrb	r2, [r7, #6]
 8003806:	fbb3 f1f2 	udiv	r1, r3, r2
 800380a:	fb02 f201 	mul.w	r2, r2, r1
 800380e:	1a9b      	subs	r3, r3, r2
 8003810:	b2db      	uxtb	r3, r3
 8003812:	461a      	mov	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	3b01      	subs	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <convert+0x5c>)
 800381c:	5c9a      	ldrb	r2, [r3, r2]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	701a      	strb	r2, [r3, #0]
		num /= base;
 8003822:	79fa      	ldrb	r2, [r7, #7]
 8003824:	79bb      	ldrb	r3, [r7, #6]
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	71fb      	strb	r3, [r7, #7]
	}while(num != 0);
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1e7      	bne.n	8003802 <convert+0x1a>

	return(ptr);
 8003832:	68fb      	ldr	r3, [r7, #12]
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	200000d1 	.word	0x200000d1
 8003844:	2000000c 	.word	0x2000000c

08003848 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003848:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003880 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800384c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800384e:	e003      	b.n	8003858 <LoopCopyDataInit>

08003850 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003850:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003852:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003854:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003856:	3104      	adds	r1, #4

08003858 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003858:	480b      	ldr	r0, [pc, #44]	; (8003888 <LoopForever+0xa>)
	ldr	r3, =_edata
 800385a:	4b0c      	ldr	r3, [pc, #48]	; (800388c <LoopForever+0xe>)
	adds	r2, r0, r1
 800385c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800385e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003860:	d3f6      	bcc.n	8003850 <CopyDataInit>
	ldr	r2, =_sbss
 8003862:	4a0b      	ldr	r2, [pc, #44]	; (8003890 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003864:	e002      	b.n	800386c <LoopFillZerobss>

08003866 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003866:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003868:	f842 3b04 	str.w	r3, [r2], #4

0800386c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800386c:	4b09      	ldr	r3, [pc, #36]	; (8003894 <LoopForever+0x16>)
	cmp	r2, r3
 800386e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003870:	d3f9      	bcc.n	8003866 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003872:	f7ff feaf 	bl	80035d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003876:	f000 f817 	bl	80038a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800387a:	f7ff f851 	bl	8002920 <main>

0800387e <LoopForever>:

LoopForever:
    b LoopForever
 800387e:	e7fe      	b.n	800387e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003880:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8003884:	08004868 	.word	0x08004868
	ldr	r0, =_sdata
 8003888:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800388c:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 8003890:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 8003894:	200001ac 	.word	0x200001ac

08003898 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003898:	e7fe      	b.n	8003898 <ADC1_IRQHandler>
	...

0800389c <__errno>:
 800389c:	4b01      	ldr	r3, [pc, #4]	; (80038a4 <__errno+0x8>)
 800389e:	6818      	ldr	r0, [r3, #0]
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20000020 	.word	0x20000020

080038a8 <__libc_init_array>:
 80038a8:	b570      	push	{r4, r5, r6, lr}
 80038aa:	4e0d      	ldr	r6, [pc, #52]	; (80038e0 <__libc_init_array+0x38>)
 80038ac:	4c0d      	ldr	r4, [pc, #52]	; (80038e4 <__libc_init_array+0x3c>)
 80038ae:	1ba4      	subs	r4, r4, r6
 80038b0:	10a4      	asrs	r4, r4, #2
 80038b2:	2500      	movs	r5, #0
 80038b4:	42a5      	cmp	r5, r4
 80038b6:	d109      	bne.n	80038cc <__libc_init_array+0x24>
 80038b8:	4e0b      	ldr	r6, [pc, #44]	; (80038e8 <__libc_init_array+0x40>)
 80038ba:	4c0c      	ldr	r4, [pc, #48]	; (80038ec <__libc_init_array+0x44>)
 80038bc:	f000 fa12 	bl	8003ce4 <_init>
 80038c0:	1ba4      	subs	r4, r4, r6
 80038c2:	10a4      	asrs	r4, r4, #2
 80038c4:	2500      	movs	r5, #0
 80038c6:	42a5      	cmp	r5, r4
 80038c8:	d105      	bne.n	80038d6 <__libc_init_array+0x2e>
 80038ca:	bd70      	pop	{r4, r5, r6, pc}
 80038cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038d0:	4798      	blx	r3
 80038d2:	3501      	adds	r5, #1
 80038d4:	e7ee      	b.n	80038b4 <__libc_init_array+0xc>
 80038d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038da:	4798      	blx	r3
 80038dc:	3501      	adds	r5, #1
 80038de:	e7f2      	b.n	80038c6 <__libc_init_array+0x1e>
 80038e0:	08004860 	.word	0x08004860
 80038e4:	08004860 	.word	0x08004860
 80038e8:	08004860 	.word	0x08004860
 80038ec:	08004864 	.word	0x08004864

080038f0 <memset>:
 80038f0:	4402      	add	r2, r0
 80038f2:	4603      	mov	r3, r0
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d100      	bne.n	80038fa <memset+0xa>
 80038f8:	4770      	bx	lr
 80038fa:	f803 1b01 	strb.w	r1, [r3], #1
 80038fe:	e7f9      	b.n	80038f4 <memset+0x4>

08003900 <_strerror_r>:
 8003900:	b510      	push	{r4, lr}
 8003902:	4604      	mov	r4, r0
 8003904:	4608      	mov	r0, r1
 8003906:	4611      	mov	r1, r2
 8003908:	288e      	cmp	r0, #142	; 0x8e
 800390a:	f200 812f 	bhi.w	8003b6c <_strerror_r+0x26c>
 800390e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003912:	0138      	.short	0x0138
 8003914:	0091008f 	.word	0x0091008f
 8003918:	00950093 	.word	0x00950093
 800391c:	00990097 	.word	0x00990097
 8003920:	009d009b 	.word	0x009d009b
 8003924:	00a300a1 	.word	0x00a300a1
 8003928:	00a900a7 	.word	0x00a900a7
 800392c:	00ad00ab 	.word	0x00ad00ab
 8003930:	00af012d 	.word	0x00af012d
 8003934:	00b300b1 	.word	0x00b300b1
 8003938:	00b700b5 	.word	0x00b700b5
 800393c:	00bf00bd 	.word	0x00bf00bd
 8003940:	00c700c5 	.word	0x00c700c5
 8003944:	00cb00c9 	.word	0x00cb00c9
 8003948:	00d100cd 	.word	0x00d100cd
 800394c:	00d700d5 	.word	0x00d700d5
 8003950:	00db00d9 	.word	0x00db00d9
 8003954:	00df00dd 	.word	0x00df00dd
 8003958:	00e300e1 	.word	0x00e300e1
 800395c:	012d012d 	.word	0x012d012d
 8003960:	012d012d 	.word	0x012d012d
 8003964:	012d012d 	.word	0x012d012d
 8003968:	012d012d 	.word	0x012d012d
 800396c:	00eb00e7 	.word	0x00eb00e7
 8003970:	012d012d 	.word	0x012d012d
 8003974:	012d012d 	.word	0x012d012d
 8003978:	012d012d 	.word	0x012d012d
 800397c:	012d012d 	.word	0x012d012d
 8003980:	012d012d 	.word	0x012d012d
 8003984:	012d012d 	.word	0x012d012d
 8003988:	00ed012d 	.word	0x00ed012d
 800398c:	00ef0107 	.word	0x00ef0107
 8003990:	012d00f1 	.word	0x012d00f1
 8003994:	012d012d 	.word	0x012d012d
 8003998:	012d00f3 	.word	0x012d00f3
 800399c:	012d012d 	.word	0x012d012d
 80039a0:	012d00f5 	.word	0x012d00f5
 80039a4:	00f9012d 	.word	0x00f9012d
 80039a8:	012d012d 	.word	0x012d012d
 80039ac:	012d00fb 	.word	0x012d00fb
 80039b0:	012d012d 	.word	0x012d012d
 80039b4:	012d012d 	.word	0x012d012d
 80039b8:	012d012d 	.word	0x012d012d
 80039bc:	012d012d 	.word	0x012d012d
 80039c0:	00fd012d 	.word	0x00fd012d
 80039c4:	00ff012d 	.word	0x00ff012d
 80039c8:	01030101 	.word	0x01030101
 80039cc:	012d012d 	.word	0x012d012d
 80039d0:	012d0125 	.word	0x012d0125
 80039d4:	012d012d 	.word	0x012d012d
 80039d8:	012d012d 	.word	0x012d012d
 80039dc:	012d012d 	.word	0x012d012d
 80039e0:	0113012d 	.word	0x0113012d
 80039e4:	01090105 	.word	0x01090105
 80039e8:	010d010b 	.word	0x010d010b
 80039ec:	012d010f 	.word	0x012d010f
 80039f0:	01150111 	.word	0x01150111
 80039f4:	00e90119 	.word	0x00e90119
 80039f8:	012b00c1 	.word	0x012b00c1
 80039fc:	00cf00b9 	.word	0x00cf00b9
 8003a00:	009f00bb 	.word	0x009f00bb
 8003a04:	012900a5 	.word	0x012900a5
 8003a08:	012d00f7 	.word	0x012d00f7
 8003a0c:	00c30117 	.word	0x00c30117
 8003a10:	011b011d 	.word	0x011b011d
 8003a14:	012d012d 	.word	0x012d012d
 8003a18:	012d012d 	.word	0x012d012d
 8003a1c:	00d3012d 	.word	0x00d3012d
 8003a20:	012d012d 	.word	0x012d012d
 8003a24:	00e5012d 	.word	0x00e5012d
 8003a28:	011f0127 	.word	0x011f0127
 8003a2c:	01230121 	.word	0x01230121
 8003a30:	4855      	ldr	r0, [pc, #340]	; (8003b88 <_strerror_r+0x288>)
 8003a32:	bd10      	pop	{r4, pc}
 8003a34:	4855      	ldr	r0, [pc, #340]	; (8003b8c <_strerror_r+0x28c>)
 8003a36:	e7fc      	b.n	8003a32 <_strerror_r+0x132>
 8003a38:	4855      	ldr	r0, [pc, #340]	; (8003b90 <_strerror_r+0x290>)
 8003a3a:	e7fa      	b.n	8003a32 <_strerror_r+0x132>
 8003a3c:	4855      	ldr	r0, [pc, #340]	; (8003b94 <_strerror_r+0x294>)
 8003a3e:	e7f8      	b.n	8003a32 <_strerror_r+0x132>
 8003a40:	4855      	ldr	r0, [pc, #340]	; (8003b98 <_strerror_r+0x298>)
 8003a42:	e7f6      	b.n	8003a32 <_strerror_r+0x132>
 8003a44:	4855      	ldr	r0, [pc, #340]	; (8003b9c <_strerror_r+0x29c>)
 8003a46:	e7f4      	b.n	8003a32 <_strerror_r+0x132>
 8003a48:	4855      	ldr	r0, [pc, #340]	; (8003ba0 <_strerror_r+0x2a0>)
 8003a4a:	e7f2      	b.n	8003a32 <_strerror_r+0x132>
 8003a4c:	4855      	ldr	r0, [pc, #340]	; (8003ba4 <_strerror_r+0x2a4>)
 8003a4e:	e7f0      	b.n	8003a32 <_strerror_r+0x132>
 8003a50:	4855      	ldr	r0, [pc, #340]	; (8003ba8 <_strerror_r+0x2a8>)
 8003a52:	e7ee      	b.n	8003a32 <_strerror_r+0x132>
 8003a54:	4855      	ldr	r0, [pc, #340]	; (8003bac <_strerror_r+0x2ac>)
 8003a56:	e7ec      	b.n	8003a32 <_strerror_r+0x132>
 8003a58:	4855      	ldr	r0, [pc, #340]	; (8003bb0 <_strerror_r+0x2b0>)
 8003a5a:	e7ea      	b.n	8003a32 <_strerror_r+0x132>
 8003a5c:	4855      	ldr	r0, [pc, #340]	; (8003bb4 <_strerror_r+0x2b4>)
 8003a5e:	e7e8      	b.n	8003a32 <_strerror_r+0x132>
 8003a60:	4855      	ldr	r0, [pc, #340]	; (8003bb8 <_strerror_r+0x2b8>)
 8003a62:	e7e6      	b.n	8003a32 <_strerror_r+0x132>
 8003a64:	4855      	ldr	r0, [pc, #340]	; (8003bbc <_strerror_r+0x2bc>)
 8003a66:	e7e4      	b.n	8003a32 <_strerror_r+0x132>
 8003a68:	4855      	ldr	r0, [pc, #340]	; (8003bc0 <_strerror_r+0x2c0>)
 8003a6a:	e7e2      	b.n	8003a32 <_strerror_r+0x132>
 8003a6c:	4855      	ldr	r0, [pc, #340]	; (8003bc4 <_strerror_r+0x2c4>)
 8003a6e:	e7e0      	b.n	8003a32 <_strerror_r+0x132>
 8003a70:	4855      	ldr	r0, [pc, #340]	; (8003bc8 <_strerror_r+0x2c8>)
 8003a72:	e7de      	b.n	8003a32 <_strerror_r+0x132>
 8003a74:	4855      	ldr	r0, [pc, #340]	; (8003bcc <_strerror_r+0x2cc>)
 8003a76:	e7dc      	b.n	8003a32 <_strerror_r+0x132>
 8003a78:	4855      	ldr	r0, [pc, #340]	; (8003bd0 <_strerror_r+0x2d0>)
 8003a7a:	e7da      	b.n	8003a32 <_strerror_r+0x132>
 8003a7c:	4855      	ldr	r0, [pc, #340]	; (8003bd4 <_strerror_r+0x2d4>)
 8003a7e:	e7d8      	b.n	8003a32 <_strerror_r+0x132>
 8003a80:	4855      	ldr	r0, [pc, #340]	; (8003bd8 <_strerror_r+0x2d8>)
 8003a82:	e7d6      	b.n	8003a32 <_strerror_r+0x132>
 8003a84:	4855      	ldr	r0, [pc, #340]	; (8003bdc <_strerror_r+0x2dc>)
 8003a86:	e7d4      	b.n	8003a32 <_strerror_r+0x132>
 8003a88:	4855      	ldr	r0, [pc, #340]	; (8003be0 <_strerror_r+0x2e0>)
 8003a8a:	e7d2      	b.n	8003a32 <_strerror_r+0x132>
 8003a8c:	4855      	ldr	r0, [pc, #340]	; (8003be4 <_strerror_r+0x2e4>)
 8003a8e:	e7d0      	b.n	8003a32 <_strerror_r+0x132>
 8003a90:	4855      	ldr	r0, [pc, #340]	; (8003be8 <_strerror_r+0x2e8>)
 8003a92:	e7ce      	b.n	8003a32 <_strerror_r+0x132>
 8003a94:	4855      	ldr	r0, [pc, #340]	; (8003bec <_strerror_r+0x2ec>)
 8003a96:	e7cc      	b.n	8003a32 <_strerror_r+0x132>
 8003a98:	4855      	ldr	r0, [pc, #340]	; (8003bf0 <_strerror_r+0x2f0>)
 8003a9a:	e7ca      	b.n	8003a32 <_strerror_r+0x132>
 8003a9c:	4855      	ldr	r0, [pc, #340]	; (8003bf4 <_strerror_r+0x2f4>)
 8003a9e:	e7c8      	b.n	8003a32 <_strerror_r+0x132>
 8003aa0:	4855      	ldr	r0, [pc, #340]	; (8003bf8 <_strerror_r+0x2f8>)
 8003aa2:	e7c6      	b.n	8003a32 <_strerror_r+0x132>
 8003aa4:	4855      	ldr	r0, [pc, #340]	; (8003bfc <_strerror_r+0x2fc>)
 8003aa6:	e7c4      	b.n	8003a32 <_strerror_r+0x132>
 8003aa8:	4855      	ldr	r0, [pc, #340]	; (8003c00 <_strerror_r+0x300>)
 8003aaa:	e7c2      	b.n	8003a32 <_strerror_r+0x132>
 8003aac:	4855      	ldr	r0, [pc, #340]	; (8003c04 <_strerror_r+0x304>)
 8003aae:	e7c0      	b.n	8003a32 <_strerror_r+0x132>
 8003ab0:	4855      	ldr	r0, [pc, #340]	; (8003c08 <_strerror_r+0x308>)
 8003ab2:	e7be      	b.n	8003a32 <_strerror_r+0x132>
 8003ab4:	4855      	ldr	r0, [pc, #340]	; (8003c0c <_strerror_r+0x30c>)
 8003ab6:	e7bc      	b.n	8003a32 <_strerror_r+0x132>
 8003ab8:	4855      	ldr	r0, [pc, #340]	; (8003c10 <_strerror_r+0x310>)
 8003aba:	e7ba      	b.n	8003a32 <_strerror_r+0x132>
 8003abc:	4855      	ldr	r0, [pc, #340]	; (8003c14 <_strerror_r+0x314>)
 8003abe:	e7b8      	b.n	8003a32 <_strerror_r+0x132>
 8003ac0:	4855      	ldr	r0, [pc, #340]	; (8003c18 <_strerror_r+0x318>)
 8003ac2:	e7b6      	b.n	8003a32 <_strerror_r+0x132>
 8003ac4:	4855      	ldr	r0, [pc, #340]	; (8003c1c <_strerror_r+0x31c>)
 8003ac6:	e7b4      	b.n	8003a32 <_strerror_r+0x132>
 8003ac8:	4855      	ldr	r0, [pc, #340]	; (8003c20 <_strerror_r+0x320>)
 8003aca:	e7b2      	b.n	8003a32 <_strerror_r+0x132>
 8003acc:	4855      	ldr	r0, [pc, #340]	; (8003c24 <_strerror_r+0x324>)
 8003ace:	e7b0      	b.n	8003a32 <_strerror_r+0x132>
 8003ad0:	4855      	ldr	r0, [pc, #340]	; (8003c28 <_strerror_r+0x328>)
 8003ad2:	e7ae      	b.n	8003a32 <_strerror_r+0x132>
 8003ad4:	4855      	ldr	r0, [pc, #340]	; (8003c2c <_strerror_r+0x32c>)
 8003ad6:	e7ac      	b.n	8003a32 <_strerror_r+0x132>
 8003ad8:	4855      	ldr	r0, [pc, #340]	; (8003c30 <_strerror_r+0x330>)
 8003ada:	e7aa      	b.n	8003a32 <_strerror_r+0x132>
 8003adc:	4855      	ldr	r0, [pc, #340]	; (8003c34 <_strerror_r+0x334>)
 8003ade:	e7a8      	b.n	8003a32 <_strerror_r+0x132>
 8003ae0:	4855      	ldr	r0, [pc, #340]	; (8003c38 <_strerror_r+0x338>)
 8003ae2:	e7a6      	b.n	8003a32 <_strerror_r+0x132>
 8003ae4:	4855      	ldr	r0, [pc, #340]	; (8003c3c <_strerror_r+0x33c>)
 8003ae6:	e7a4      	b.n	8003a32 <_strerror_r+0x132>
 8003ae8:	4855      	ldr	r0, [pc, #340]	; (8003c40 <_strerror_r+0x340>)
 8003aea:	e7a2      	b.n	8003a32 <_strerror_r+0x132>
 8003aec:	4855      	ldr	r0, [pc, #340]	; (8003c44 <_strerror_r+0x344>)
 8003aee:	e7a0      	b.n	8003a32 <_strerror_r+0x132>
 8003af0:	4855      	ldr	r0, [pc, #340]	; (8003c48 <_strerror_r+0x348>)
 8003af2:	e79e      	b.n	8003a32 <_strerror_r+0x132>
 8003af4:	4855      	ldr	r0, [pc, #340]	; (8003c4c <_strerror_r+0x34c>)
 8003af6:	e79c      	b.n	8003a32 <_strerror_r+0x132>
 8003af8:	4855      	ldr	r0, [pc, #340]	; (8003c50 <_strerror_r+0x350>)
 8003afa:	e79a      	b.n	8003a32 <_strerror_r+0x132>
 8003afc:	4855      	ldr	r0, [pc, #340]	; (8003c54 <_strerror_r+0x354>)
 8003afe:	e798      	b.n	8003a32 <_strerror_r+0x132>
 8003b00:	4855      	ldr	r0, [pc, #340]	; (8003c58 <_strerror_r+0x358>)
 8003b02:	e796      	b.n	8003a32 <_strerror_r+0x132>
 8003b04:	4855      	ldr	r0, [pc, #340]	; (8003c5c <_strerror_r+0x35c>)
 8003b06:	e794      	b.n	8003a32 <_strerror_r+0x132>
 8003b08:	4855      	ldr	r0, [pc, #340]	; (8003c60 <_strerror_r+0x360>)
 8003b0a:	e792      	b.n	8003a32 <_strerror_r+0x132>
 8003b0c:	4855      	ldr	r0, [pc, #340]	; (8003c64 <_strerror_r+0x364>)
 8003b0e:	e790      	b.n	8003a32 <_strerror_r+0x132>
 8003b10:	4855      	ldr	r0, [pc, #340]	; (8003c68 <_strerror_r+0x368>)
 8003b12:	e78e      	b.n	8003a32 <_strerror_r+0x132>
 8003b14:	4855      	ldr	r0, [pc, #340]	; (8003c6c <_strerror_r+0x36c>)
 8003b16:	e78c      	b.n	8003a32 <_strerror_r+0x132>
 8003b18:	4855      	ldr	r0, [pc, #340]	; (8003c70 <_strerror_r+0x370>)
 8003b1a:	e78a      	b.n	8003a32 <_strerror_r+0x132>
 8003b1c:	4855      	ldr	r0, [pc, #340]	; (8003c74 <_strerror_r+0x374>)
 8003b1e:	e788      	b.n	8003a32 <_strerror_r+0x132>
 8003b20:	4855      	ldr	r0, [pc, #340]	; (8003c78 <_strerror_r+0x378>)
 8003b22:	e786      	b.n	8003a32 <_strerror_r+0x132>
 8003b24:	4855      	ldr	r0, [pc, #340]	; (8003c7c <_strerror_r+0x37c>)
 8003b26:	e784      	b.n	8003a32 <_strerror_r+0x132>
 8003b28:	4855      	ldr	r0, [pc, #340]	; (8003c80 <_strerror_r+0x380>)
 8003b2a:	e782      	b.n	8003a32 <_strerror_r+0x132>
 8003b2c:	4855      	ldr	r0, [pc, #340]	; (8003c84 <_strerror_r+0x384>)
 8003b2e:	e780      	b.n	8003a32 <_strerror_r+0x132>
 8003b30:	4855      	ldr	r0, [pc, #340]	; (8003c88 <_strerror_r+0x388>)
 8003b32:	e77e      	b.n	8003a32 <_strerror_r+0x132>
 8003b34:	4855      	ldr	r0, [pc, #340]	; (8003c8c <_strerror_r+0x38c>)
 8003b36:	e77c      	b.n	8003a32 <_strerror_r+0x132>
 8003b38:	4855      	ldr	r0, [pc, #340]	; (8003c90 <_strerror_r+0x390>)
 8003b3a:	e77a      	b.n	8003a32 <_strerror_r+0x132>
 8003b3c:	4855      	ldr	r0, [pc, #340]	; (8003c94 <_strerror_r+0x394>)
 8003b3e:	e778      	b.n	8003a32 <_strerror_r+0x132>
 8003b40:	4855      	ldr	r0, [pc, #340]	; (8003c98 <_strerror_r+0x398>)
 8003b42:	e776      	b.n	8003a32 <_strerror_r+0x132>
 8003b44:	4855      	ldr	r0, [pc, #340]	; (8003c9c <_strerror_r+0x39c>)
 8003b46:	e774      	b.n	8003a32 <_strerror_r+0x132>
 8003b48:	4855      	ldr	r0, [pc, #340]	; (8003ca0 <_strerror_r+0x3a0>)
 8003b4a:	e772      	b.n	8003a32 <_strerror_r+0x132>
 8003b4c:	4855      	ldr	r0, [pc, #340]	; (8003ca4 <_strerror_r+0x3a4>)
 8003b4e:	e770      	b.n	8003a32 <_strerror_r+0x132>
 8003b50:	4855      	ldr	r0, [pc, #340]	; (8003ca8 <_strerror_r+0x3a8>)
 8003b52:	e76e      	b.n	8003a32 <_strerror_r+0x132>
 8003b54:	4855      	ldr	r0, [pc, #340]	; (8003cac <_strerror_r+0x3ac>)
 8003b56:	e76c      	b.n	8003a32 <_strerror_r+0x132>
 8003b58:	4855      	ldr	r0, [pc, #340]	; (8003cb0 <_strerror_r+0x3b0>)
 8003b5a:	e76a      	b.n	8003a32 <_strerror_r+0x132>
 8003b5c:	4855      	ldr	r0, [pc, #340]	; (8003cb4 <_strerror_r+0x3b4>)
 8003b5e:	e768      	b.n	8003a32 <_strerror_r+0x132>
 8003b60:	4855      	ldr	r0, [pc, #340]	; (8003cb8 <_strerror_r+0x3b8>)
 8003b62:	e766      	b.n	8003a32 <_strerror_r+0x132>
 8003b64:	4855      	ldr	r0, [pc, #340]	; (8003cbc <_strerror_r+0x3bc>)
 8003b66:	e764      	b.n	8003a32 <_strerror_r+0x132>
 8003b68:	4855      	ldr	r0, [pc, #340]	; (8003cc0 <_strerror_r+0x3c0>)
 8003b6a:	e762      	b.n	8003a32 <_strerror_r+0x132>
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf14      	ite	ne
 8003b70:	461a      	movne	r2, r3
 8003b72:	4622      	moveq	r2, r4
 8003b74:	f000 f8b4 	bl	8003ce0 <_user_strerror>
 8003b78:	4b52      	ldr	r3, [pc, #328]	; (8003cc4 <_strerror_r+0x3c4>)
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	bf08      	it	eq
 8003b7e:	4618      	moveq	r0, r3
 8003b80:	e757      	b.n	8003a32 <_strerror_r+0x132>
 8003b82:	4851      	ldr	r0, [pc, #324]	; (8003cc8 <_strerror_r+0x3c8>)
 8003b84:	e755      	b.n	8003a32 <_strerror_r+0x132>
 8003b86:	bf00      	nop
 8003b88:	080041d0 	.word	0x080041d0
 8003b8c:	080041da 	.word	0x080041da
 8003b90:	080041f4 	.word	0x080041f4
 8003b94:	08004204 	.word	0x08004204
 8003b98:	0800421c 	.word	0x0800421c
 8003b9c:	08004226 	.word	0x08004226
 8003ba0:	08004240 	.word	0x08004240
 8003ba4:	08004252 	.word	0x08004252
 8003ba8:	08004264 	.word	0x08004264
 8003bac:	0800427d 	.word	0x0800427d
 8003bb0:	0800428d 	.word	0x0800428d
 8003bb4:	08004299 	.word	0x08004299
 8003bb8:	080042b6 	.word	0x080042b6
 8003bbc:	080042c8 	.word	0x080042c8
 8003bc0:	080042d9 	.word	0x080042d9
 8003bc4:	080042eb 	.word	0x080042eb
 8003bc8:	080042f7 	.word	0x080042f7
 8003bcc:	0800430f 	.word	0x0800430f
 8003bd0:	0800431b 	.word	0x0800431b
 8003bd4:	0800432d 	.word	0x0800432d
 8003bd8:	0800433c 	.word	0x0800433c
 8003bdc:	0800434c 	.word	0x0800434c
 8003be0:	08004359 	.word	0x08004359
 8003be4:	08004378 	.word	0x08004378
 8003be8:	08004387 	.word	0x08004387
 8003bec:	08004398 	.word	0x08004398
 8003bf0:	080043bc 	.word	0x080043bc
 8003bf4:	080043da 	.word	0x080043da
 8003bf8:	080043f8 	.word	0x080043f8
 8003bfc:	08004418 	.word	0x08004418
 8003c00:	0800442f 	.word	0x0800442f
 8003c04:	0800443e 	.word	0x0800443e
 8003c08:	0800444d 	.word	0x0800444d
 8003c0c:	08004461 	.word	0x08004461
 8003c10:	08004479 	.word	0x08004479
 8003c14:	08004487 	.word	0x08004487
 8003c18:	08004494 	.word	0x08004494
 8003c1c:	080044aa 	.word	0x080044aa
 8003c20:	080044b9 	.word	0x080044b9
 8003c24:	080044c5 	.word	0x080044c5
 8003c28:	080044f4 	.word	0x080044f4
 8003c2c:	08004505 	.word	0x08004505
 8003c30:	08004520 	.word	0x08004520
 8003c34:	08004533 	.word	0x08004533
 8003c38:	08004549 	.word	0x08004549
 8003c3c:	08004552 	.word	0x08004552
 8003c40:	08004569 	.word	0x08004569
 8003c44:	08004571 	.word	0x08004571
 8003c48:	0800457e 	.word	0x0800457e
 8003c4c:	08004593 	.word	0x08004593
 8003c50:	080045a7 	.word	0x080045a7
 8003c54:	080045bf 	.word	0x080045bf
 8003c58:	080045ce 	.word	0x080045ce
 8003c5c:	080045df 	.word	0x080045df
 8003c60:	080045f2 	.word	0x080045f2
 8003c64:	080045fe 	.word	0x080045fe
 8003c68:	08004617 	.word	0x08004617
 8003c6c:	0800462b 	.word	0x0800462b
 8003c70:	08004646 	.word	0x08004646
 8003c74:	0800465e 	.word	0x0800465e
 8003c78:	08004678 	.word	0x08004678
 8003c7c:	08004680 	.word	0x08004680
 8003c80:	080046b0 	.word	0x080046b0
 8003c84:	080046cf 	.word	0x080046cf
 8003c88:	080046ee 	.word	0x080046ee
 8003c8c:	08004705 	.word	0x08004705
 8003c90:	08004718 	.word	0x08004718
 8003c94:	08004731 	.word	0x08004731
 8003c98:	08004748 	.word	0x08004748
 8003c9c:	0800475e 	.word	0x0800475e
 8003ca0:	0800477f 	.word	0x0800477f
 8003ca4:	08004797 	.word	0x08004797
 8003ca8:	080047b3 	.word	0x080047b3
 8003cac:	080047c6 	.word	0x080047c6
 8003cb0:	080047dc 	.word	0x080047dc
 8003cb4:	080047f0 	.word	0x080047f0
 8003cb8:	08004812 	.word	0x08004812
 8003cbc:	08004838 	.word	0x08004838
 8003cc0:	08004849 	.word	0x08004849
 8003cc4:	0800467f 	.word	0x0800467f
 8003cc8:	080041c8 	.word	0x080041c8

08003ccc <strerror>:
 8003ccc:	4601      	mov	r1, r0
 8003cce:	4803      	ldr	r0, [pc, #12]	; (8003cdc <strerror+0x10>)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	6800      	ldr	r0, [r0, #0]
 8003cd6:	f7ff be13 	b.w	8003900 <_strerror_r>
 8003cda:	bf00      	nop
 8003cdc:	20000020 	.word	0x20000020

08003ce0 <_user_strerror>:
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	4770      	bx	lr

08003ce4 <_init>:
 8003ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce6:	bf00      	nop
 8003ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cea:	bc08      	pop	{r3}
 8003cec:	469e      	mov	lr, r3
 8003cee:	4770      	bx	lr

08003cf0 <_fini>:
 8003cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf2:	bf00      	nop
 8003cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cf6:	bc08      	pop	{r3}
 8003cf8:	469e      	mov	lr, r3
 8003cfa:	4770      	bx	lr
