Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 10 ns : File "C:/Verilog/02_05/range_specification/range_specification.srcs/sim_1/new/sim_range.v" Line 42
