# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.testbench_decode(tb_decode)
# vsim -gui work.testbench_decode(tb_decode) 
# Start time: 11:54:04 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_decode(tb_decode)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
add wave -position end sim:/testbench_decode/DUT/*
run
# ** Error: regs(1) Fail to Read
#    Time: 41 ps  Iteration: 0  Instance: /testbench_decode
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.testbench_decode(tb_decode)
# End time: 11:55:31 on Oct 26,2021, Elapsed time: 0:01:27
# Errors: 1, Warnings: 3
# vsim -gui work.testbench_decode(tb_decode) 
# Start time: 11:55:31 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_decode(tb_decode)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
add wave -position end sim:/testbench_decode/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Error: regs(1) Fail to Read
#    Time: 41 ps  Iteration: 0  Instance: /testbench_decode
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.testbench_decode(tb_decode)
# End time: 11:59:14 on Oct 26,2021, Elapsed time: 0:03:43
# Errors: 1, Warnings: 4
# vsim -gui work.testbench_decode(tb_decode) 
# Start time: 11:59:14 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_decode(tb_decode)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# A time value could not be extracted from the current line
add wave -position end sim:/testbench_decode/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd failed with 2 errors.
# Compile of control.vhd was successful.
# 12 compiles, 1 failed with 2 errors.
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.testbench_decode(tb_decode)
# End time: 14:27:02 on Oct 26,2021, Elapsed time: 2:27:48
# Errors: 0, Warnings: 5
# vsim -gui work.testbench_decode(tb_decode) 
# Start time: 14:27:02 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_decode(tb_decode)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# A time value could not be extracted from the current line
add wave -position end sim:/testbench_decode/DUT/*
# (vish-4014) No objects found matching 'sim:/testbench_decode/DUT/*'.
add wave -position end sim:/testbench_decode/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Error: #6: Immediate Fail
#    Time: 42 ps  Iteration: 0  Instance: /testbench_decode
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd failed with 1 errors.
# Compile of control.vhd was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.testbench_decode(tb_decode)
# End time: 14:28:54 on Oct 26,2021, Elapsed time: 0:01:52
# Errors: 1, Warnings: 5
# vsim -gui work.testbench_decode(tb_decode) 
# Start time: 14:28:54 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_decode(tb_decode)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
add wave -position end sim:/testbench_decode/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_decode/DUT/regBank
