
# Async FIFO + CDC Synchronization Bridge

This project implements an asynchronous FIFO and a synchronization bridge between two distinct clock domains (80â€¯MHz and 50â€¯MHz), making it possible to burst data transfer with full CDC protection. Designed for an advanced digital logic lab, it features proper use of Gray-coded pointers, dual flip-flop synchronizers, and handshake-based control paths.

---

## ğŸ“¦ Features

- **Async FIFO**:
  - Dual-clock domain support (write: 80â€¯MHz, read: 50â€¯MHz)
  - Gray-coded read/write pointers with bin2gray and gray2bin modules
  - Full/Empty logic based on pointer synchronization
  - FIFO depth: 16 words Ã— 8-bit
- **Synchronization Bridge**:
  - CDC-safe request/acknowledge mechanism
  - Pulse synchronizer from clkb â†’ clka
  - Dual flip-flop reset synchronizer
- **Testbench**:
  - Dual-agent driver simulates burst sender/receiver
  - Monitor and checker modules verify integrity of all 20-byte bursts
  - Uses SystemVerilog queue for dynamic verification

---

## ğŸ“ Directory Structure

```
async-fifo-sync-bridge/
â”œâ”€â”€ rtl/                 # RTL files: async_fifo.sv, sync_bridge.sv, gray_coding.sv
â”œâ”€â”€ sim/                 # Testbench and validation waveforms
â”œâ”€â”€ docs/                # Diagrams, waveform screenshots, timing results
â””â”€â”€ README.md
```

---

## ğŸ“Š FIFO Depth Calculation

- Write clock (clka): 80 MHz â†’ Tclka = 12.5 ns
- Read clock (clkb): 50 MHz â†’ Tclkb = 20 ns
- Time to write 20 bytes â‰ˆ 500 ns
- Read time (3 idle cycles): â‰ˆ 80 ns
- Read during write ratio â‰ˆ 6.25 â†’ FIFO depth = 16 (next power of 2)

---

## â›“ï¸ Modules

- `async_fifo.sv` â€“ Dual-clock FIFO with synchronized pointers
- `gray2bin.sv` / `bin2gray.sv` â€“ Pointer encoders
- `pulse_sync1-3.sv` â€“ Pulse synchronizers for various clock relationships
- `sync_bridge.sv` â€“ Top-level synchronization bridge integrating all above
- `sync_bridge_tb.sv` â€“ Testbench including burst simulation, monitors, and checker

---

## ğŸ’¡ Simulation Details

- Fully randomized 20-byte burst from clka domain
- Single-cycle `data_req` signal from clkb domain
- Data integrity confirmed on receiver side with checker
- Waveform validation via ModelSim (see `sim/`)

