{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733755936601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733755936601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 21:52:16 2024 " "Processing started: Mon Dec 09 21:52:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733755936601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733755936601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab06_ban1_code -c lab06_ban1_code --generate_functional_sim_netlist " "Command: quartus_map lab06_ban1_code -c lab06_ban1_code --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733755936601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733755936781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "../DA_CK/DA_optimate/Lab4/Shift_Register.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(21) " "Verilog HDL warning at RegisterFile.v(21): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733755936810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(22) " "Verilog HDL warning at RegisterFile.v(22): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733755936810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "../DA_CK/DA_optimate/Lab4/Register4Bit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter_tb " "Found entity 1: One_Counter_tb" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter " "Found entity 1: One_Counter" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/giaithua.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/giaithua.v" { { "Info" "ISGN_ENTITY_NAME" "1 giaithua " "Found entity 1: giaithua" {  } { { "../DA_CK/DA_optimate/Lab4/giaithua.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/giaithua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936819 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Xor.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733755936821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936821 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Or.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733755936822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux16_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux4_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../DA_CK/DA_optimate/Lab3/Multiplier.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../DA_CK/DA_optimate/Lab3/LED.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../DA_CK/DA_optimate/Lab3/comp.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936834 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And2.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733755936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936835 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733755936836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733755936837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/CE118/Lab06/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/CE118/Lab06/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936840 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state.v(6) " "Verilog HDL warning at tri_state.v(6): extended using \"x\" or \"z\"" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733755936842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_reg " "Found entity 1: Shift_reg" {  } { { "Shift_reg.v" "" { Text "C:/CE118/Lab06/Shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(21) " "Verilog HDL warning at register_file.v(21): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733755936847 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(22) " "Verilog HDL warning at register_file.v(22): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733755936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_op.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_op " "Found entity 1: Control_Unit_op" {  } { { "Control_Unit_op.v" "" { Text "C:/CE118/Lab06/Control_Unit_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullSubtracter.v(37) " "Verilog HDL Implicit Net warning at FullSubtracter.v(37): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullSubtracter.v(40) " "Verilog HDL Implicit Net warning at FullSubtracter.v(40): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullSubtracter.v(43) " "Verilog HDL Implicit Net warning at FullSubtracter.v(43): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullSubtracter.v(46) " "Verilog HDL Implicit Net warning at FullSubtracter.v(46): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullSubtracter.v(49) " "Verilog HDL Implicit Net warning at FullSubtracter.v(49): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullSubtracter.v(52) " "Verilog HDL Implicit Net warning at FullSubtracter.v(52): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullSubtracter.v(55) " "Verilog HDL Implicit Net warning at FullSubtracter.v(55): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullSubtracter.v(58) " "Verilog HDL Implicit Net warning at FullSubtracter.v(58): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullAdder.v(34) " "Verilog HDL Implicit Net warning at FullAdder.v(34): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullAdder.v(37) " "Verilog HDL Implicit Net warning at FullAdder.v(37): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullAdder.v(40) " "Verilog HDL Implicit Net warning at FullAdder.v(40): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullAdder.v(43) " "Verilog HDL Implicit Net warning at FullAdder.v(43): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullAdder.v(46) " "Verilog HDL Implicit Net warning at FullAdder.v(46): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullAdder.v(49) " "Verilog HDL Implicit Net warning at FullAdder.v(49): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullAdder.v(52) " "Verilog HDL Implicit Net warning at FullAdder.v(52): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullAdder.v(55) " "Verilog HDL Implicit Net warning at FullAdder.v(55): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936853 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_led.v(23) " "Verilog HDL Instantiation warning at bcd_to_led.v(23): instance has no name" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1733755936855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Path " "Elaborating entity \"Data_Path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733755936874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux\"" {  } { { "Data_Path.v" "mux" { Text "C:/CE118/Lab06/Data_Path.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:Reg " "Elaborating entity \"register_file\" for hierarchy \"register_file:Reg\"" {  } { { "Data_Path.v" "Reg" { Text "C:/CE118/Lab06/Data_Path.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936883 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "register_file.v(21) " "Verilog HDL or VHDL warning at the register_file.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1733755936883 "|Data_Path|register_file:Reg"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "register_file.v(22) " "Verilog HDL or VHDL warning at the register_file.v(22): index expression is not wide enough to address all of the elements in the array" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1733755936883 "|Data_Path|register_file:Reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 register_file.v(27) " "Verilog HDL assignment warning at register_file.v(27): truncated value with size 16 to match size of target (4)" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733755936883 "|Data_Path|register_file:Reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 register_file.v(30) " "Verilog HDL assignment warning at register_file.v(30): truncated value with size 16 to match size of target (4)" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733755936883 "|Data_Path|register_file:Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Data_Path.v" "alu" { Text "C:/CE118/Lab06/Data_Path.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(14) " "Verilog HDL assignment warning at alu.v(14): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733755936887 "|Data_Path|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733755936887 "|Data_Path|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_reg Shift_reg:shift " "Elaborating entity \"Shift_reg\" for hierarchy \"Shift_reg:shift\"" {  } { { "Data_Path.v" "shift" { Text "C:/CE118/Lab06/Data_Path.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state tri_state:tri_state " "Elaborating entity \"tri_state\" for hierarchy \"tri_state:tri_state\"" {  } { { "Data_Path.v" "tri_state" { Text "C:/CE118/Lab06/Data_Path.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936892 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu\|Mux12\"" {  } { { "alu.v" "Mux12" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu\|Mux13\"" {  } { { "alu.v" "Mux13" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu\|Mux14\"" {  } { { "alu.v" "Mux14" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:alu\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:alu\|Mux15\"" {  } { { "alu.v" "Mux15" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux0\"" {  } { { "register_file.v" "Mux0" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux1\"" {  } { { "register_file.v" "Mux1" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux2\"" {  } { { "register_file.v" "Mux2" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux3\"" {  } { { "register_file.v" "Mux3" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux4\"" {  } { { "register_file.v" "Mux4" { Text "C:/CE118/Lab06/register_file.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux5\"" {  } { { "register_file.v" "Mux5" { Text "C:/CE118/Lab06/register_file.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux6\"" {  } { { "register_file.v" "Mux6" { Text "C:/CE118/Lab06/register_file.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_file:Reg\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_file:Reg\|Mux7\"" {  } { { "register_file.v" "Mux7" { Text "C:/CE118/Lab06/register_file.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936921 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733755936921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"alu:alu\|lpm_mux:Mux12\"" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755936946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_mux:Mux12 " "Instantiated megafunction \"alu:alu\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755936947 ""}  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733755936947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/CE118/Lab06/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755936990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755936990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:Reg\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"register_file:Reg\|lpm_mux:Mux0\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733755937002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:Reg\|lpm_mux:Mux0 " "Instantiated megafunction \"register_file:Reg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755937003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755937003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755937003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733755937003 ""}  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733755937003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/CE118/Lab06/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733755937039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733755937039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733755937084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 21:52:17 2024 " "Processing ended: Mon Dec 09 21:52:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733755937084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733755937084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733755937084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733755937084 ""}
