<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="filter_core_sim/dspba_library_package.vhd" type="VHDL" />
 <file path="filter_core_sim/dspba_library.vhd" type="VHDL" />
 <file path="filter_core_sim/auk_dspip_math_pkg_hpfir.vhd" type="VHDL" />
 <file path="filter_core_sim/auk_dspip_lib_pkg_hpfir.vhd" type="VHDL" />
 <file
   path="filter_core_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL" />
 <file
   path="filter_core_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL" />
 <file
   path="filter_core_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL" />
 <file path="filter_core_sim/auk_dspip_roundsat_hpfir.vhd" type="VHDL" />
 <file path="filter_core_sim/altera_avalon_sc_fifo.v" type="VERILOG" />
 <file path="filter_core_sim/filter_core_rtl_core_rm.hex" type="HEX" />
 <file path="filter_core_sim/filter_core_rtl_core.vhd" type="VHDL" />
 <file path="filter_core_sim/filter_core_ast.vhd" type="VHDL" />
 <file path="filter_core_sim/filter_core.vhd" type="VHDL" />
 <file path="filter_core_sim/filter_core_nativelink.tcl" type="OTHER" />
 <file path="filter_core_sim/filter_core_msim.tcl" type="OTHER" />
 <file path="filter_core_sim/filter_core_tb.vhd" type="VHDL" />
 <file path="filter_core_sim/filter_core_mlab.m" type="OTHER" />
 <file path="filter_core_sim/filter_core_model.m" type="OTHER" />
 <file path="filter_core_sim/filter_core_coef_int.txt" type="OTHER" />
 <file path="filter_core_sim/filter_core_coef_reload.txt" type="OTHER" />
 <file path="filter_core_sim/filter_core_coef_reload_rtl.txt" type="OTHER" />
 <file path="filter_core_sim/filter_core_input.txt" type="OTHER" />
 <file path="filter_core_sim/filter_core_param.txt" type="OTHER" />
 <topLevel name="filter_core" />
 <deviceFamily name="cyclonev" />
</simPackage>
