#pragma once
/*
 * Copyright (c) 2021 by Future Design Systems.
 * All right reserved.
 * http://www.future-ds.com
 *
 * @file hw_defines.h
 * @brief This file contains functions for print out.
 * @author Ando Ki
 * @date 2021.03.13.
 */

#ifdef __cplusplus
extern "C" {
#endif

// Memory address allocation
#define  PARAM_ADDR_DDR3         0x80000000

#define  MEM_ADDR_WEIGHTS       (PARAM_ADDR_DDR3+0x00000000)
#define  MEM_ADDR_BIASES        (PARAM_ADDR_DDR3+0x03000000)
#define  MEM_ADDR_SCALES        (PARAM_ADDR_DDR3+0x03003000)
#define  MEM_ADDR_MEANS         (PARAM_ADDR_DDR3+0x03006000)
#define  MEM_ADDR_VARIANCES     (PARAM_ADDR_DDR3+0x03009000)

#define  MEM_ADDR_INPUT_IMAGE   (PARAM_ADDR_DDR3+0x0300C000)
#define  MEM_ADDR_RESULT        (PARAM_ADDR_DDR3+0x03300000)

#define  MEM_ADDR_BUFFER_CONV   (PARAM_ADDR_DDR3+0x03400000)
#define  MEM_ADDR_BUFFER_NORM   (PARAM_ADDR_DDR3+0x03F00000)
#define  MEM_ADDR_BUFFER_ACTI   (PARAM_ADDR_DDR3+0x04A00000)
#define  MEM_ADDR_BUFFER_POOL   (PARAM_ADDR_DDR3+0x05500000)

// CSR address in the inference engine
#define  PARAM_ADDR_ENGINE       0x70000000

#define CSR_ADDR_AP_CTRL                  (PARAM_ADDR_ENGINE+0x000)
#define CSR_ADDR_GIE                      (PARAM_ADDR_ENGINE+0x004)
#define CSR_ADDR_IER                      (PARAM_ADDR_ENGINE+0x008)
#define CSR_ADDR_ISR                      (PARAM_ADDR_ENGINE+0x00c)
#define CSR_ADDR_CONV_BUFFER_DATA         (PARAM_ADDR_ENGINE+0x010)
#define CSR_ADDR_NORM_BUFFER_DATA         (PARAM_ADDR_ENGINE+0x018)
#define CSR_ADDR_ACTI_BUFFER_DATA         (PARAM_ADDR_ENGINE+0x020)
#define CSR_ADDR_POOL_BUFFER_DATA         (PARAM_ADDR_ENGINE+0x028)
#define CSR_ADDR_IN_DATA_DATA             (PARAM_ADDR_ENGINE+0x030)
#define CSR_ADDR_CONV_KERNEL_DATA         (PARAM_ADDR_ENGINE+0x038)
#define CSR_ADDR_CONV_BIAS_DATA           (PARAM_ADDR_ENGINE+0x040)
#define CSR_ADDR_CONV_OUT_SIZE_DATA       (PARAM_ADDR_ENGINE+0x048)
#define CSR_ADDR_CONV_IN_SIZE_DATA        (PARAM_ADDR_ENGINE+0x050)
#define CSR_ADDR_CONV_KERNEL_SIZE_DATA    (PARAM_ADDR_ENGINE+0x058)
#define CSR_ADDR_CONV_BIAS_SIZE_DATA      (PARAM_ADDR_ENGINE+0x060)
#define CSR_ADDR_CONV_IN_CHANNEL_DATA     (PARAM_ADDR_ENGINE+0x068)
#define CSR_ADDR_CONV_OUT_CHANNEL_DATA    (PARAM_ADDR_ENGINE+0x070)
#define CSR_ADDR_CONV_STRIDE_DATA         (PARAM_ADDR_ENGINE+0x078)
#define CSR_ADDR_CONV_PADDING_DATA        (PARAM_ADDR_ENGINE+0x080)
#define CSR_ADDR_NORM_RUNNING_MEAN_DATA   (PARAM_ADDR_ENGINE+0x088)
#define CSR_ADDR_NORM_RUNNING_VAR_DATA    (PARAM_ADDR_ENGINE+0x090)
#define CSR_ADDR_NORM_SCALE_DATA          (PARAM_ADDR_ENGINE+0x098)
#define CSR_ADDR_NORM_BIAS_DATA           (PARAM_ADDR_ENGINE+0x0a0)
#define CSR_ADDR_NORM_IN_SIZE_DATA        (PARAM_ADDR_ENGINE+0x0a8)
#define CSR_ADDR_NORM_SCALE_SIZE_DATA     (PARAM_ADDR_ENGINE+0x0b0)
#define CSR_ADDR_NORM_BIAS_SIZE_DATA      (PARAM_ADDR_ENGINE+0x0b8)
#define CSR_ADDR_NORM_IN_CHANNEL_DATA     (PARAM_ADDR_ENGINE+0x0c0)
#define CSR_ADDR_NORM_EPSILON_DATA        (PARAM_ADDR_ENGINE+0x0c8)
#define CSR_ADDR_ACTI_SIZE_DATA           (PARAM_ADDR_ENGINE+0x0d0)
#define CSR_ADDR_ACTI_CHANNEL_DATA        (PARAM_ADDR_ENGINE+0x0d8)
#define CSR_ADDR_ACTI_NEGATIVE_SLOPE_DATA (PARAM_ADDR_ENGINE+0x0e0)
#define CSR_ADDR_POOL_OUT_SIZE_DATA       (PARAM_ADDR_ENGINE+0x0e8)
#define CSR_ADDR_POOL_IN_SIZE_DATA        (PARAM_ADDR_ENGINE+0x0f0)
#define CSR_ADDR_POOL_KERNEL_SIZE_DATA    (PARAM_ADDR_ENGINE+0x0f8)
#define CSR_ADDR_POOL_CHANNEL_DATA        (PARAM_ADDR_ENGINE+0x100)
#define CSR_ADDR_POOL_STRIDE_DATA         (PARAM_ADDR_ENGINE+0x108)
#define CSR_ADDR_POOL_PADDING_DATA        (PARAM_ADDR_ENGINE+0x110)
#define CSR_ADDR_POOL_CEIL_MODE_DATA      (PARAM_ADDR_ENGINE+0x118)

#ifdef __cplusplus
}
#endif

/*
 * Revision history
 *
 * 2021.03.13: Started by Ando Ki (adki@future-ds.com)
 */
