0.6
2019.2
Nov  6 2019
21:42:20
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_ba_sa.v,1735517009,systemVerilog,,,,AESL_automem_sa_ba_sa,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_ready.v,1735517009,systemVerilog,,,,AESL_automem_sa_buffer_a_li_ready,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_value.v,1735517009,systemVerilog,,,,AESL_automem_sa_buffer_a_li_value,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_ready.v,1735517009,systemVerilog,,,,AESL_automem_sa_buffer_b_tw_ready,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_value.v,1735517009,systemVerilog,,,,AESL_automem_sa_buffer_b_tw_value,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ba.v,1735517009,systemVerilog,,,,AESL_automem_sa_pe_ba,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_bw.v,1735517009,systemVerilog,,,,AESL_automem_sa_pe_bw,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_li.v,1735517009,systemVerilog,,,,AESL_automem_sa_pe_li,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ri.v,1735517009,systemVerilog,,,,AESL_automem_sa_pe_ri,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_tw.v,1735517009,systemVerilog,,,,AESL_automem_sa_pe_tw,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.autotb.v,1735517009,systemVerilog,,,,apatb_sa_compute_top,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.v,1735516938,systemVerilog,,,,sa_compute,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
