IDLE 0 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
INJECT_T 768 [(1,0)] D [] [] [] [] [] [] none
MERGE 769 [(1,0),(0,0)] D [] [771,772,773,774] [] [] [((0,0),(1,0))] [] none
DISCARD 770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 771 [(1,0),(0,0)] D [769] [] [] [] [((0,0),(1,0))] [771,772,773,774] CONDITIONAL_S
Y_MEAS 772 [(1,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 773 [(0,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
DISCARD 774 [(1,0)] 0 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 775 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 776 [(0,1)] D [] [] [] [] [] [] none
MERGE 777 [(0,1),(0,0)] D [] [779,780,781,782] [] [] [((0,0),(0,1))] [] none
DISCARD 778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 779 [(0,1),(0,0)] D [777] [] [] [] [((0,0),(0,1))] [779,780,781,782] CONDITIONAL_S
Y_MEAS 780 [(0,1)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 781 [(0,0)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
DISCARD 782 [(0,1)] 0 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 783 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 784 [(1,0)] D [] [] [] [] [] [] none
MERGE 785 [(1,0),(0,0)] D [] [787,788,789,790] [] [] [((0,0),(1,0))] [] none
DISCARD 786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 787 [(1,0),(0,0)] D [785] [] [] [] [((0,0),(1,0))] [787,788,789,790] CONDITIONAL_S
Y_MEAS 788 [(1,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 789 [(0,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
DISCARD 790 [(1,0)] 0 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 791 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 792 [(0,1)] D [] [] [] [] [] [] none
MERGE 793 [(0,1),(0,0)] D [] [795,796,797,798] [] [] [((0,0),(0,1))] [] none
DISCARD 794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 795 [(0,1),(0,0)] D [793] [] [] [] [((0,0),(0,1))] [795,796,797,798] CONDITIONAL_S
Y_MEAS 796 [(0,1)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 797 [(0,0)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
DISCARD 798 [(0,1)] 0 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 799 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 800 [(1,0)] D [] [] [] [] [] [] none
MERGE 801 [(1,0),(0,0)] D [] [803,804,805,806] [] [] [((0,0),(1,0))] [] none
DISCARD 802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 803 [(1,0),(0,0)] D [801] [] [] [] [((0,0),(1,0))] [803,804,805,806] CONDITIONAL_S
Y_MEAS 804 [(1,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 805 [(0,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
DISCARD 806 [(1,0)] 0 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 807 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 808 [(0,1)] D [] [] [] [] [] [] none
MERGE 809 [(0,1),(0,0)] D [] [811,812,813,814] [] [] [((0,0),(0,1))] [] none
DISCARD 810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 811 [(0,1),(0,0)] D [809] [] [] [] [((0,0),(0,1))] [811,812,813,814] CONDITIONAL_S
Y_MEAS 812 [(0,1)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 813 [(0,0)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
DISCARD 814 [(0,1)] 0 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 815 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 816 [(1,0)] D [] [] [] [] [] [] none
MERGE 817 [(1,0),(0,0)] D [] [819,820,821,822] [] [] [((0,0),(1,0))] [] none
DISCARD 818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 819 [(1,0),(0,0)] D [817] [] [] [] [((0,0),(1,0))] [819,820,821,822] CONDITIONAL_S
Y_MEAS 820 [(1,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 821 [(0,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
DISCARD 822 [(1,0)] 0 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 823 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 824 [(0,1)] D [] [] [] [] [] [] none
MERGE 825 [(0,1),(0,0)] D [] [827,828,829,830] [] [] [((0,0),(0,1))] [] none
DISCARD 826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 827 [(0,1),(0,0)] D [825] [] [] [] [((0,0),(0,1))] [827,828,829,830] CONDITIONAL_S
Y_MEAS 828 [(0,1)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 829 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
DISCARD 830 [(0,1)] 0 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 831 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 832 [(1,0)] D [] [] [] [] [] [] none
MERGE 833 [(1,0),(0,0)] D [] [835,836,837,838] [] [] [((0,0),(1,0))] [] none
DISCARD 834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 835 [(1,0),(0,0)] D [833] [] [] [] [((0,0),(1,0))] [835,836,837,838] CONDITIONAL_S
Y_MEAS 836 [(1,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 837 [(0,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
DISCARD 838 [(1,0)] 0 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 839 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 840 [(0,1)] D [] [] [] [] [] [] none
MERGE 841 [(0,1),(0,0)] D [] [843,844,845,846] [] [] [((0,0),(0,1))] [] none
DISCARD 842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 843 [(0,1),(0,0)] D [841] [] [] [] [((0,0),(0,1))] [843,844,845,846] CONDITIONAL_S
Y_MEAS 844 [(0,1)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 845 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
DISCARD 846 [(0,1)] 0 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 847 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 951 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 952 [(0,1)] D [] [] [] [] [] [] none
MERGE 953 [(0,1),(0,0)] D [] [955,956,957,958] [] [] [((0,0),(0,1))] [] none
DISCARD 954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 955 [(0,1),(0,0)] D [953] [] [] [] [((0,0),(0,1))] [955,956,957,958] CONDITIONAL_S
Y_MEAS 956 [(0,1)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 957 [(0,0)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
DISCARD 958 [(0,1)] 0 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 959 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 960 [(1,0)] D [] [] [] [] [] [] none
MERGE 961 [(1,0),(0,0)] D [] [963,964,965,966] [] [] [((0,0),(1,0))] [] none
DISCARD 962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 963 [(1,0),(0,0)] D [961] [] [] [] [((0,0),(1,0))] [963,964,965,966] CONDITIONAL_S
Y_MEAS 964 [(1,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 965 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
DISCARD 966 [(1,0)] 0 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 967 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 968 [(0,1)] D [] [] [] [] [] [] none
MERGE 969 [(0,1),(0,0)] D [] [971,972,973,974] [] [] [((0,0),(0,1))] [] none
DISCARD 970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 971 [(0,1),(0,0)] D [969] [] [] [] [((0,0),(0,1))] [971,972,973,974] CONDITIONAL_S
Y_MEAS 972 [(0,1)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 973 [(0,0)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
DISCARD 974 [(0,1)] 0 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 975 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 976 [(1,0)] D [] [] [] [] [] [] none
MERGE 977 [(1,0),(0,0)] D [] [979,980,981,982] [] [] [((0,0),(1,0))] [] none
DISCARD 978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 979 [(1,0),(0,0)] D [977] [] [] [] [((0,0),(1,0))] [979,980,981,982] CONDITIONAL_S
Y_MEAS 980 [(1,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 981 [(0,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
DISCARD 982 [(1,0)] 0 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 983 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 984 [(0,1)] D [] [] [] [] [] [] none
MERGE 985 [(0,1),(0,0)] D [] [987,988,989,990] [] [] [((0,0),(0,1))] [] none
DISCARD 986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 987 [(0,1),(0,0)] D [985] [] [] [] [((0,0),(0,1))] [987,988,989,990] CONDITIONAL_S
Y_MEAS 988 [(0,1)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 989 [(0,0)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
DISCARD 990 [(0,1)] 0 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 991 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 992 [(1,0)] D [] [] [] [] [] [] none
MERGE 993 [(1,0),(0,0)] D [] [995,996,997,998] [] [] [((0,0),(1,0))] [] none
DISCARD 994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 995 [(1,0),(0,0)] D [993] [] [] [] [((0,0),(1,0))] [995,996,997,998] CONDITIONAL_S
Y_MEAS 996 [(1,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 997 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
DISCARD 998 [(1,0)] 0 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 999 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1000 [(0,1)] D [] [] [] [] [] [] none
MERGE 1001 [(0,1),(0,0)] D [] [1003,1004,1005,1006] [] [] [((0,0),(0,1))] [] none
DISCARD 1002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1003 [(0,1),(0,0)] D [1001] [] [] [] [((0,0),(0,1))] [1003,1004,1005,1006] CONDITIONAL_S
Y_MEAS 1004 [(0,1)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1005 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
DISCARD 1006 [(0,1)] 0 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1007 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1008 [(1,0)] D [] [] [] [] [] [] none
MERGE 1009 [(1,0),(0,0)] D [] [1011,1012,1013,1014] [] [] [((0,0),(1,0))] [] none
DISCARD 1010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1011 [(1,0),(0,0)] D [1009] [] [] [] [((0,0),(1,0))] [1011,1012,1013,1014] CONDITIONAL_S
Y_MEAS 1012 [(1,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1013 [(0,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
DISCARD 1014 [(1,0)] 0 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1015 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 1016 [(0,1)] D [] [] [] [] [] [] none
MERGE 1017 [(0,1),(0,0)] D [] [1019,1020,1021,1022] [] [] [((0,0),(0,1))] [] none
DISCARD 1018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1019 [(0,1),(0,0)] D [1017] [] [] [] [((0,0),(0,1))] [1019,1020,1021,1022] CONDITIONAL_S
Y_MEAS 1020 [(0,1)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1021 [(0,0)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
DISCARD 1022 [(0,1)] 0 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1023 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1024 [(1,0)] D [] [] [] [] [] [] none
MERGE 1025 [(1,0),(0,0)] D [] [1027,1028,1029,1030] [] [] [((0,0),(1,0))] [] none
DISCARD 1026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1027 [(1,0),(0,0)] D [1025] [] [] [] [((0,0),(1,0))] [1027,1028,1029,1030] CONDITIONAL_S
Y_MEAS 1028 [(1,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1029 [(0,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
DISCARD 1030 [(1,0)] 0 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1031 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1032 [(0,1)] D [] [] [] [] [] [] none
MERGE 1033 [(0,1),(0,0)] D [] [1035,1036,1037,1038] [] [] [((0,0),(0,1))] [] none
DISCARD 1034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1035 [(0,1),(0,0)] D [1033] [] [] [] [((0,0),(0,1))] [1035,1036,1037,1038] CONDITIONAL_S
Y_MEAS 1036 [(0,1)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1037 [(0,0)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
DISCARD 1038 [(0,1)] 0 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1039 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1040 [(1,0)] D [] [] [] [] [] [] none
MERGE 1041 [(1,0),(0,0)] D [] [1043,1044,1045,1046] [] [] [((0,0),(1,0))] [] none
DISCARD 1042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1043 [(1,0),(0,0)] D [1041] [] [] [] [((0,0),(1,0))] [1043,1044,1045,1046] CONDITIONAL_S
Y_MEAS 1044 [(1,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1045 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
DISCARD 1046 [(1,0)] 0 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1047 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1048 [(0,1)] D [] [] [] [] [] [] none
MERGE 1049 [(0,1),(0,0)] D [] [1051,1052,1053,1054] [] [] [((0,0),(0,1))] [] none
DISCARD 1050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1051 [(0,1),(0,0)] D [1049] [] [] [] [((0,0),(0,1))] [1051,1052,1053,1054] CONDITIONAL_S
Y_MEAS 1052 [(0,1)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1053 [(0,0)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
DISCARD 1054 [(0,1)] 0 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1055 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 1056 [(1,0)] D [] [] [] [] [] [] none
MERGE 1057 [(1,0),(0,0)] D [] [1059,1060,1061,1062] [] [] [((0,0),(1,0))] [] none
DISCARD 1058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1059 [(1,0),(0,0)] D [1057] [] [] [] [((0,0),(1,0))] [1059,1060,1061,1062] CONDITIONAL_S
Y_MEAS 1060 [(1,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1061 [(0,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
DISCARD 1062 [(1,0)] 0 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1063 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1064 [(0,1)] D [] [] [] [] [] [] none
MERGE 1065 [(0,1),(0,0)] D [] [1067,1068,1069,1070] [] [] [((0,0),(0,1))] [] none
DISCARD 1066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1067 [(0,1),(0,0)] D [1065] [] [] [] [((0,0),(0,1))] [1067,1068,1069,1070] CONDITIONAL_S
Y_MEAS 1068 [(0,1)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1069 [(0,0)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
DISCARD 1070 [(0,1)] 0 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1071 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1072 [(1,0)] D [] [] [] [] [] [] none
MERGE 1073 [(1,0),(0,0)] D [] [1075,1076,1077,1078] [] [] [((0,0),(1,0))] [] none
DISCARD 1074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1075 [(1,0),(0,0)] D [1073] [] [] [] [((0,0),(1,0))] [1075,1076,1077,1078] CONDITIONAL_S
Y_MEAS 1076 [(1,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1077 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
DISCARD 1078 [(1,0)] 0 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1079 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1080 [(0,1)] D [] [] [] [] [] [] none
MERGE 1081 [(0,1),(0,0)] D [] [1083,1084,1085,1086] [] [] [((0,0),(0,1))] [] none
DISCARD 1082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1083 [(0,1),(0,0)] D [1081] [] [] [] [((0,0),(0,1))] [1083,1084,1085,1086] CONDITIONAL_S
Y_MEAS 1084 [(0,1)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1085 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
DISCARD 1086 [(0,1)] 0 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1087 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1088 [(1,0)] D [] [] [] [] [] [] none
MERGE 1089 [(1,0),(0,0)] D [] [1091,1092,1093,1094] [] [] [((0,0),(1,0))] [] none
DISCARD 1090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1091 [(1,0),(0,0)] D [1089] [] [] [] [((0,0),(1,0))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(1,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(0,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(1,0)] 0 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1095 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1096 [(0,1)] D [] [] [] [] [] [] none
MERGE 1097 [(0,1),(0,0)] D [] [1099,1100,1101,1102] [] [] [((0,0),(0,1))] [] none
DISCARD 1098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1099 [(0,1),(0,0)] D [1097] [] [] [] [((0,0),(0,1))] [1099,1100,1101,1102] CONDITIONAL_S
Y_MEAS 1100 [(0,1)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1101 [(0,0)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
DISCARD 1102 [(0,1)] 0 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1103 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1104 [(1,0)] D [] [] [] [] [] [] none
MERGE 1105 [(1,0),(0,0)] D [] [1107,1108,1109,1110] [] [] [((0,0),(1,0))] [] none
DISCARD 1106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1107 [(1,0),(0,0)] D [1105] [] [] [] [((0,0),(1,0))] [1107,1108,1109,1110] CONDITIONAL_S
Y_MEAS 1108 [(1,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1109 [(0,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
DISCARD 1110 [(1,0)] 0 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1111 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1112 [(0,1)] D [] [] [] [] [] [] none
MERGE 1113 [(0,1),(0,0)] D [] [1115,1116,1117,1118] [] [] [((0,0),(0,1))] [] none
DISCARD 1114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1115 [(0,1),(0,0)] D [1113] [] [] [] [((0,0),(0,1))] [1115,1116,1117,1118] CONDITIONAL_S
Y_MEAS 1116 [(0,1)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1117 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
DISCARD 1118 [(0,1)] 0 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1119 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 1120 [(1,0)] D [] [] [] [] [] [] none
MERGE 1121 [(1,0),(0,0)] D [] [1123,1124,1125,1126] [] [] [((0,0),(1,0))] [] none
DISCARD 1122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1123 [(1,0),(0,0)] D [1121] [] [] [] [((0,0),(1,0))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(1,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(1,0)] 0 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1127 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1128 [(0,1)] D [] [] [] [] [] [] none
MERGE 1129 [(0,1),(0,0)] D [] [1131,1132,1133,1134] [] [] [((0,0),(0,1))] [] none
DISCARD 1130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1131 [(0,1),(0,0)] D [1129] [] [] [] [((0,0),(0,1))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(0,1)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(0,0)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(0,1)] 0 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1135 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1136 [(1,0)] D [] [] [] [] [] [] none
MERGE 1137 [(1,0),(0,0)] D [] [1139,1140,1141,1142] [] [] [((0,0),(1,0))] [] none
DISCARD 1138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1139 [(1,0),(0,0)] D [1137] [] [] [] [((0,0),(1,0))] [1139,1140,1141,1142] CONDITIONAL_S
Y_MEAS 1140 [(1,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1141 [(0,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
DISCARD 1142 [(1,0)] 0 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1143 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1144 [(0,1)] D [] [] [] [] [] [] none
MERGE 1145 [(0,1),(0,0)] D [] [1147,1148,1149,1150] [] [] [((0,0),(0,1))] [] none
DISCARD 1146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1147 [(0,1),(0,0)] D [1145] [] [] [] [((0,0),(0,1))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(0,1)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(0,0)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(0,1)] 0 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1151 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1152 [(1,0)] D [] [] [] [] [] [] none
MERGE 1153 [(1,0),(0,0)] D [] [1155,1156,1157,1158] [] [] [((0,0),(1,0))] [] none
DISCARD 1154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1155 [(1,0),(0,0)] D [1153] [] [] [] [((0,0),(1,0))] [1155,1156,1157,1158] CONDITIONAL_S
Y_MEAS 1156 [(1,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1157 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
DISCARD 1158 [(1,0)] 0 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1159 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1160 [(0,1)] D [] [] [] [] [] [] none
MERGE 1161 [(0,1),(0,0)] D [] [1163,1164,1165,1166] [] [] [((0,0),(0,1))] [] none
DISCARD 1162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1163 [(0,1),(0,0)] D [1161] [] [] [] [((0,0),(0,1))] [1163,1164,1165,1166] CONDITIONAL_S
Y_MEAS 1164 [(0,1)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1165 [(0,0)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
DISCARD 1166 [(0,1)] 0 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1167 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1168 [(1,0)] D [] [] [] [] [] [] none
MERGE 1169 [(1,0),(0,0)] D [] [1171,1172,1173,1174] [] [] [((0,0),(1,0))] [] none
DISCARD 1170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1171 [(1,0),(0,0)] D [1169] [] [] [] [((0,0),(1,0))] [1171,1172,1173,1174] CONDITIONAL_S
Y_MEAS 1172 [(1,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1173 [(0,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
DISCARD 1174 [(1,0)] 0 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1175 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1176 [(0,1)] D [] [] [] [] [] [] none
MERGE 1177 [(0,1),(0,0)] D [] [1179,1180,1181,1182] [] [] [((0,0),(0,1))] [] none
DISCARD 1178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1179 [(0,1),(0,0)] D [1177] [] [] [] [((0,0),(0,1))] [1179,1180,1181,1182] CONDITIONAL_S
Y_MEAS 1180 [(0,1)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1181 [(0,0)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
DISCARD 1182 [(0,1)] 0 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1183 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1184 [(1,0)] D [] [] [] [] [] [] none
MERGE 1185 [(1,0),(0,0)] D [] [1187,1188,1189,1190] [] [] [((0,0),(1,0))] [] none
DISCARD 1186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1187 [(1,0),(0,0)] D [1185] [] [] [] [((0,0),(1,0))] [1187,1188,1189,1190] CONDITIONAL_S
Y_MEAS 1188 [(1,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1189 [(0,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
DISCARD 1190 [(1,0)] 0 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1191 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1192 [(0,1)] D [] [] [] [] [] [] none
MERGE 1193 [(0,1),(0,0)] D [] [1195,1196,1197,1198] [] [] [((0,0),(0,1))] [] none
DISCARD 1194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1195 [(0,1),(0,0)] D [1193] [] [] [] [((0,0),(0,1))] [1195,1196,1197,1198] CONDITIONAL_S
Y_MEAS 1196 [(0,1)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1197 [(0,0)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
DISCARD 1198 [(0,1)] 0 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1199 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1200 [(1,0)] D [] [] [] [] [] [] none
MERGE 1201 [(1,0),(0,0)] D [] [1203,1204,1205,1206] [] [] [((0,0),(1,0))] [] none
DISCARD 1202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1203 [(1,0),(0,0)] D [1201] [] [] [] [((0,0),(1,0))] [1203,1204,1205,1206] CONDITIONAL_S
Y_MEAS 1204 [(1,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1205 [(0,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
DISCARD 1206 [(1,0)] 0 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1207 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1208 [(0,1)] D [] [] [] [] [] [] none
MERGE 1209 [(0,1),(0,0)] D [] [1211,1212,1213,1214] [] [] [((0,0),(0,1))] [] none
DISCARD 1210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1211 [(0,1),(0,0)] D [1209] [] [] [] [((0,0),(0,1))] [1211,1212,1213,1214] CONDITIONAL_S
Y_MEAS 1212 [(0,1)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1213 [(0,0)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
DISCARD 1214 [(0,1)] 0 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1215 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1216 [(1,0)] D [] [] [] [] [] [] none
MERGE 1217 [(1,0),(0,0)] D [] [1219,1220,1221,1222] [] [] [((0,0),(1,0))] [] none
DISCARD 1218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1219 [(1,0),(0,0)] D [1217] [] [] [] [((0,0),(1,0))] [1219,1220,1221,1222] CONDITIONAL_S
Y_MEAS 1220 [(1,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1221 [(0,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
DISCARD 1222 [(1,0)] 0 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1223 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1224 [(0,1)] D [] [] [] [] [] [] none
MERGE 1225 [(0,1),(0,0)] D [] [1227,1228,1229,1230] [] [] [((0,0),(0,1))] [] none
DISCARD 1226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1227 [(0,1),(0,0)] D [1225] [] [] [] [((0,0),(0,1))] [1227,1228,1229,1230] CONDITIONAL_S
Y_MEAS 1228 [(0,1)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1229 [(0,0)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
DISCARD 1230 [(0,1)] 0 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1231 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1232 [(1,0)] D [] [] [] [] [] [] none
MERGE 1233 [(1,0),(0,0)] D [] [1235,1236,1237,1238] [] [] [((0,0),(1,0))] [] none
DISCARD 1234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1235 [(1,0),(0,0)] D [1233] [] [] [] [((0,0),(1,0))] [1235,1236,1237,1238] CONDITIONAL_S
Y_MEAS 1236 [(1,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1237 [(0,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
DISCARD 1238 [(1,0)] 0 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1239 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1240 [(0,1)] D [] [] [] [] [] [] none
MERGE 1241 [(0,1),(0,0)] D [] [1243,1244,1245,1246] [] [] [((0,0),(0,1))] [] none
DISCARD 1242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1243 [(0,1),(0,0)] D [1241] [] [] [] [((0,0),(0,1))] [1243,1244,1245,1246] CONDITIONAL_S
Y_MEAS 1244 [(0,1)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1245 [(0,0)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
DISCARD 1246 [(0,1)] 0 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1247 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1248 [(1,0)] D [] [] [] [] [] [] none
MERGE 1249 [(1,0),(0,0)] D [] [1251,1252,1253,1254] [] [] [((0,0),(1,0))] [] none
DISCARD 1250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1251 [(1,0),(0,0)] D [1249] [] [] [] [((0,0),(1,0))] [1251,1252,1253,1254] CONDITIONAL_S
Y_MEAS 1252 [(1,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1253 [(0,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
DISCARD 1254 [(1,0)] 0 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1255 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 1256 [(0,1)] D [] [] [] [] [] [] none
MERGE 1257 [(0,1),(0,0)] D [] [1259,1260,1261,1262] [] [] [((0,0),(0,1))] [] none
DISCARD 1258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1259 [(0,1),(0,0)] D [1257] [] [] [] [((0,0),(0,1))] [1259,1260,1261,1262] CONDITIONAL_S
Y_MEAS 1260 [(0,1)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1261 [(0,0)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
DISCARD 1262 [(0,1)] 0 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1263 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 1264 [(1,0)] D [] [] [] [] [] [] none
MERGE 1265 [(1,0),(0,0)] D [] [1267,1268,1269,1270] [] [] [((0,0),(1,0))] [] none
DISCARD 1266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1267 [(1,0),(0,0)] D [1265] [] [] [] [((0,0),(1,0))] [1267,1268,1269,1270] CONDITIONAL_S
Y_MEAS 1268 [(1,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1269 [(0,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
DISCARD 1270 [(1,0)] 0 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1271 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1272 [(0,1)] D [] [] [] [] [] [] none
MERGE 1273 [(0,1),(0,0)] D [] [1275,1276,1277,1278] [] [] [((0,0),(0,1))] [] none
DISCARD 1274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1275 [(0,1),(0,0)] D [1273] [] [] [] [((0,0),(0,1))] [1275,1276,1277,1278] CONDITIONAL_S
Y_MEAS 1276 [(0,1)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1277 [(0,0)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
DISCARD 1278 [(0,1)] 0 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1279 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1280 [(1,0)] D [] [] [] [] [] [] none
MERGE 1281 [(1,0),(0,0)] D [] [1283,1284,1285,1286] [] [] [((0,0),(1,0))] [] none
DISCARD 1282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1283 [(1,0),(0,0)] D [1281] [] [] [] [((0,0),(1,0))] [1283,1284,1285,1286] CONDITIONAL_S
Y_MEAS 1284 [(1,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1285 [(0,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
DISCARD 1286 [(1,0)] 0 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1287 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1288 [(0,1)] D [] [] [] [] [] [] none
MERGE 1289 [(0,1),(0,0)] D [] [1291,1292,1293,1294] [] [] [((0,0),(0,1))] [] none
DISCARD 1290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1291 [(0,1),(0,0)] D [1289] [] [] [] [((0,0),(0,1))] [1291,1292,1293,1294] CONDITIONAL_S
Y_MEAS 1292 [(0,1)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1293 [(0,0)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
DISCARD 1294 [(0,1)] 0 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1295 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1296 [(1,0)] D [] [] [] [] [] [] none
MERGE 1297 [(1,0),(0,0)] D [] [1299,1300,1301,1302] [] [] [((0,0),(1,0))] [] none
DISCARD 1298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1299 [(1,0),(0,0)] D [1297] [] [] [] [((0,0),(1,0))] [1299,1300,1301,1302] CONDITIONAL_S
Y_MEAS 1300 [(1,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1301 [(0,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
DISCARD 1302 [(1,0)] 0 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1303 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1304 [(0,1)] D [] [] [] [] [] [] none
MERGE 1305 [(0,1),(0,0)] D [] [1307,1308,1309,1310] [] [] [((0,0),(0,1))] [] none
DISCARD 1306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1307 [(0,1),(0,0)] D [1305] [] [] [] [((0,0),(0,1))] [1307,1308,1309,1310] CONDITIONAL_S
Y_MEAS 1308 [(0,1)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1309 [(0,0)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
DISCARD 1310 [(0,1)] 0 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1311 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1312 [(1,0)] D [] [] [] [] [] [] none
MERGE 1313 [(1,0),(0,0)] D [] [1315,1316,1317,1318] [] [] [((0,0),(1,0))] [] none
DISCARD 1314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1315 [(1,0),(0,0)] D [1313] [] [] [] [((0,0),(1,0))] [1315,1316,1317,1318] CONDITIONAL_S
Y_MEAS 1316 [(1,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1317 [(0,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
DISCARD 1318 [(1,0)] 0 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1319 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1320 [(0,1)] D [] [] [] [] [] [] none
MERGE 1321 [(0,1),(0,0)] D [] [1323,1324,1325,1326] [] [] [((0,0),(0,1))] [] none
DISCARD 1322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1323 [(0,1),(0,0)] D [1321] [] [] [] [((0,0),(0,1))] [1323,1324,1325,1326] CONDITIONAL_S
Y_MEAS 1324 [(0,1)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1325 [(0,0)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
DISCARD 1326 [(0,1)] 0 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1327 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 1328 [(1,0)] D [] [] [] [] [] [] none
MERGE 1329 [(1,0),(0,0)] D [] [1331,1332,1333,1334] [] [] [((0,0),(1,0))] [] none
DISCARD 1330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1331 [(1,0),(0,0)] D [1329] [] [] [] [((0,0),(1,0))] [1331,1332,1333,1334] CONDITIONAL_S
Y_MEAS 1332 [(1,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1333 [(0,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
DISCARD 1334 [(1,0)] 0 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1335 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1336 [(0,1)] D [] [] [] [] [] [] none
MERGE 1337 [(0,1),(0,0)] D [] [1339,1340,1341,1342] [] [] [((0,0),(0,1))] [] none
DISCARD 1338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1339 [(0,1),(0,0)] D [1337] [] [] [] [((0,0),(0,1))] [1339,1340,1341,1342] CONDITIONAL_S
Y_MEAS 1340 [(0,1)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1341 [(0,0)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
DISCARD 1342 [(0,1)] 0 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1343 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1344 [(1,0)] D [] [] [] [] [] [] none
MERGE 1345 [(1,0),(0,0)] D [] [1347,1348,1349,1350] [] [] [((0,0),(1,0))] [] none
DISCARD 1346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1347 [(1,0),(0,0)] D [1345] [] [] [] [((0,0),(1,0))] [1347,1348,1349,1350] CONDITIONAL_S
Y_MEAS 1348 [(1,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1349 [(0,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
DISCARD 1350 [(1,0)] 0 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1351 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1352 [(0,1)] D [] [] [] [] [] [] none
MERGE 1353 [(0,1),(0,0)] D [] [1355,1356,1357,1358] [] [] [((0,0),(0,1))] [] none
DISCARD 1354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1355 [(0,1),(0,0)] D [1353] [] [] [] [((0,0),(0,1))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(0,1)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(0,0)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(0,1)] 0 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1359 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1360 [(1,0)] D [] [] [] [] [] [] none
MERGE 1361 [(1,0),(0,0)] D [] [1363,1364,1365,1366] [] [] [((0,0),(1,0))] [] none
DISCARD 1362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1363 [(1,0),(0,0)] D [1361] [] [] [] [((0,0),(1,0))] [1363,1364,1365,1366] CONDITIONAL_S
Y_MEAS 1364 [(1,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1365 [(0,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
DISCARD 1366 [(1,0)] 0 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1367 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1368 [(0,1)] D [] [] [] [] [] [] none
MERGE 1369 [(0,1),(0,0)] D [] [1371,1372,1373,1374] [] [] [((0,0),(0,1))] [] none
DISCARD 1370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1371 [(0,1),(0,0)] D [1369] [] [] [] [((0,0),(0,1))] [1371,1372,1373,1374] CONDITIONAL_S
Y_MEAS 1372 [(0,1)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1373 [(0,0)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
DISCARD 1374 [(0,1)] 0 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1375 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1376 [(1,0)] D [] [] [] [] [] [] none
MERGE 1377 [(1,0),(0,0)] D [] [1379,1380,1381,1382] [] [] [((0,0),(1,0))] [] none
DISCARD 1378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(1,0),(0,0)] D [1377] [] [] [] [((0,0),(1,0))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(1,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(0,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(1,0)] 0 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1383 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1384 [(0,1)] D [] [] [] [] [] [] none
MERGE 1385 [(0,1),(0,0)] D [] [1387,1388,1389,1390] [] [] [((0,0),(0,1))] [] none
DISCARD 1386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1387 [(0,1),(0,0)] D [1385] [] [] [] [((0,0),(0,1))] [1387,1388,1389,1390] CONDITIONAL_S
Y_MEAS 1388 [(0,1)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1389 [(0,0)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
DISCARD 1390 [(0,1)] 0 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1391 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1392 [(1,0)] D [] [] [] [] [] [] none
MERGE 1393 [(1,0),(0,0)] D [] [1395,1396,1397,1398] [] [] [((0,0),(1,0))] [] none
DISCARD 1394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1395 [(1,0),(0,0)] D [1393] [] [] [] [((0,0),(1,0))] [1395,1396,1397,1398] CONDITIONAL_S
Y_MEAS 1396 [(1,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1397 [(0,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
DISCARD 1398 [(1,0)] 0 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1399 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1400 [(0,1)] D [] [] [] [] [] [] none
MERGE 1401 [(0,1),(0,0)] D [] [1403,1404,1405,1406] [] [] [((0,0),(0,1))] [] none
DISCARD 1402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1403 [(0,1),(0,0)] D [1401] [] [] [] [((0,0),(0,1))] [1403,1404,1405,1406] CONDITIONAL_S
Y_MEAS 1404 [(0,1)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1405 [(0,0)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
DISCARD 1406 [(0,1)] 0 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1407 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1408 [(1,0)] D [] [] [] [] [] [] none
MERGE 1409 [(1,0),(0,0)] D [] [1411,1412,1413,1414] [] [] [((0,0),(1,0))] [] none
DISCARD 1410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1411 [(1,0),(0,0)] D [1409] [] [] [] [((0,0),(1,0))] [1411,1412,1413,1414] CONDITIONAL_S
Y_MEAS 1412 [(1,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1413 [(0,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
DISCARD 1414 [(1,0)] 0 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1415 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1416 [(0,1)] D [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [] [1419,1420,1421,1422] [] [] [((0,0),(0,1))] [] none
DISCARD 1418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1419 [(0,1),(0,0)] D [1417] [] [] [] [((0,0),(0,1))] [1419,1420,1421,1422] CONDITIONAL_S
Y_MEAS 1420 [(0,1)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1421 [(0,0)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
DISCARD 1422 [(0,1)] 0 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1423 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1424 [(1,0)] D [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [] [1427,1428,1429,1430] [] [] [((0,0),(1,0))] [] none
DISCARD 1426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(1,0),(0,0)] D [1425] [] [] [] [((0,0),(1,0))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(1,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(0,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(1,0)] 0 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1431 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1432 [(0,1)] D [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [] [1435,1436,1437,1438] [] [] [((0,0),(0,1))] [] none
DISCARD 1434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1435 [(0,1),(0,0)] D [1433] [] [] [] [((0,0),(0,1))] [1435,1436,1437,1438] CONDITIONAL_S
Y_MEAS 1436 [(0,1)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1437 [(0,0)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
DISCARD 1438 [(0,1)] 0 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1439 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1440 [(1,0)] D [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [] [1443,1444,1445,1446] [] [] [((0,0),(1,0))] [] none
DISCARD 1442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1443 [(1,0),(0,0)] D [1441] [] [] [] [((0,0),(1,0))] [1443,1444,1445,1446] CONDITIONAL_S
Y_MEAS 1444 [(1,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1445 [(0,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
DISCARD 1446 [(1,0)] 0 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1447 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1448 [(0,1)] D [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [] [1451,1452,1453,1454] [] [] [((0,0),(0,1))] [] none
DISCARD 1450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1451 [(0,1),(0,0)] D [1449] [] [] [] [((0,0),(0,1))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(0,1)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(0,0)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(0,1)] 0 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1455 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1456 [(1,0)] D [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [] [1459,1460,1461,1462] [] [] [((0,0),(1,0))] [] none
DISCARD 1458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1459 [(1,0),(0,0)] D [1457] [] [] [] [((0,0),(1,0))] [1459,1460,1461,1462] CONDITIONAL_S
Y_MEAS 1460 [(1,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1461 [(0,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
DISCARD 1462 [(1,0)] 0 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1463 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1464 [(0,1)] D [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [] [1467,1468,1469,1470] [] [] [((0,0),(0,1))] [] none
DISCARD 1466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1467 [(0,1),(0,0)] D [1465] [] [] [] [((0,0),(0,1))] [1467,1468,1469,1470] CONDITIONAL_S
Y_MEAS 1468 [(0,1)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1469 [(0,0)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
DISCARD 1470 [(0,1)] 0 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1471 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 1472 [(1,0)] D [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [] [1475,1476,1477,1478] [] [] [((0,0),(1,0))] [] none
DISCARD 1474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1475 [(1,0),(0,0)] D [1473] [] [] [] [((0,0),(1,0))] [1475,1476,1477,1478] CONDITIONAL_S
Y_MEAS 1476 [(1,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1477 [(0,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
DISCARD 1478 [(1,0)] 0 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1479 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1480 [(0,1)] D [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [] [1483,1484,1485,1486] [] [] [((0,0),(0,1))] [] none
DISCARD 1482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1483 [(0,1),(0,0)] D [1481] [] [] [] [((0,0),(0,1))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(0,1)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(0,0)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(0,1)] 0 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1487 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1488 [(1,0)] D [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [] [1491,1492,1493,1494] [] [] [((0,0),(1,0))] [] none
DISCARD 1490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1491 [(1,0),(0,0)] D [1489] [] [] [] [((0,0),(1,0))] [1491,1492,1493,1494] CONDITIONAL_S
Y_MEAS 1492 [(1,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1493 [(0,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
DISCARD 1494 [(1,0)] 0 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1495 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1496 [(0,1)] D [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [] [1499,1500,1501,1502] [] [] [((0,0),(0,1))] [] none
DISCARD 1498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1499 [(0,1),(0,0)] D [1497] [] [] [] [((0,0),(0,1))] [1499,1500,1501,1502] CONDITIONAL_S
Y_MEAS 1500 [(0,1)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1501 [(0,0)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
DISCARD 1502 [(0,1)] 0 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1503 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1504 [(1,0)] D [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [] [1507,1508,1509,1510] [] [] [((0,0),(1,0))] [] none
DISCARD 1506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1507 [(1,0),(0,0)] D [1505] [] [] [] [((0,0),(1,0))] [1507,1508,1509,1510] CONDITIONAL_S
Y_MEAS 1508 [(1,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1509 [(0,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
DISCARD 1510 [(1,0)] 0 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1511 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1512 [(0,1)] D [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [] [1515,1516,1517,1518] [] [] [((0,0),(0,1))] [] none
DISCARD 1514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1515 [(0,1),(0,0)] D [1513] [] [] [] [((0,0),(0,1))] [1515,1516,1517,1518] CONDITIONAL_S
Y_MEAS 1516 [(0,1)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1517 [(0,0)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
DISCARD 1518 [(0,1)] 0 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1519 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1520 [(1,0)] D [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [] [1523,1524,1525,1526] [] [] [((0,0),(1,0))] [] none
DISCARD 1522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1523 [(1,0),(0,0)] D [1521] [] [] [] [((0,0),(1,0))] [1523,1524,1525,1526] CONDITIONAL_S
Y_MEAS 1524 [(1,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1525 [(0,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
DISCARD 1526 [(1,0)] 0 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1527 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1528 [(0,1)] D [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [] [1531,1532,1533,1534] [] [] [((0,0),(0,1))] [] none
DISCARD 1530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1531 [(0,1),(0,0)] D [1529] [] [] [] [((0,0),(0,1))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(0,1)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(0,0)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(0,1)] 0 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1535 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1536 [(1,0)] D [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [] [1539,1540,1541,1542] [] [] [((0,0),(1,0))] [] none
DISCARD 1538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1539 [(1,0),(0,0)] D [1537] [] [] [] [((0,0),(1,0))] [1539,1540,1541,1542] CONDITIONAL_S
Y_MEAS 1540 [(1,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1541 [(0,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
DISCARD 1542 [(1,0)] 0 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1543 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1544 [(0,1)] D [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [] [1547,1548,1549,1550] [] [] [((0,0),(0,1))] [] none
DISCARD 1546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1547 [(0,1),(0,0)] D [1545] [] [] [] [((0,0),(0,1))] [1547,1548,1549,1550] CONDITIONAL_S
Y_MEAS 1548 [(0,1)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1549 [(0,0)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
DISCARD 1550 [(0,1)] 0 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1551 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1552 [(1,0)] D [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [] [1555,1556,1557,1558] [] [] [((0,0),(1,0))] [] none
DISCARD 1554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1555 [(1,0),(0,0)] D [1553] [] [] [] [((0,0),(1,0))] [1555,1556,1557,1558] CONDITIONAL_S
Y_MEAS 1556 [(1,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1557 [(0,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
DISCARD 1558 [(1,0)] 0 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1559 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1560 [(0,1)] D [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [] [1563,1564,1565,1566] [] [] [((0,0),(0,1))] [] none
DISCARD 1562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1563 [(0,1),(0,0)] D [1561] [] [] [] [((0,0),(0,1))] [1563,1564,1565,1566] CONDITIONAL_S
Y_MEAS 1564 [(0,1)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1565 [(0,0)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
DISCARD 1566 [(0,1)] 0 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1567 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1568 [(1,0)] D [] [] [] [] [] [] none
MERGE 1569 [(1,0),(0,0)] D [] [1571,1572,1573,1574] [] [] [((0,0),(1,0))] [] none
DISCARD 1570 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1571 [(1,0),(0,0)] D [1569] [] [] [] [((0,0),(1,0))] [1571,1572,1573,1574] CONDITIONAL_S
Y_MEAS 1572 [(1,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1573 [(0,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
DISCARD 1574 [(1,0)] 0 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1575 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 1576 [(0,1)] D [] [] [] [] [] [] none
MERGE 1577 [(0,1),(0,0)] D [] [1579,1580,1581,1582] [] [] [((0,0),(0,1))] [] none
DISCARD 1578 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1579 [(0,1),(0,0)] D [1577] [] [] [] [((0,0),(0,1))] [1579,1580,1581,1582] CONDITIONAL_S
Y_MEAS 1580 [(0,1)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1581 [(0,0)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
DISCARD 1582 [(0,1)] 0 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1583 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1584 [(1,0)] D [] [] [] [] [] [] none
MERGE 1585 [(1,0),(0,0)] D [] [1587,1588,1589,1590] [] [] [((0,0),(1,0))] [] none
DISCARD 1586 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1587 [(1,0),(0,0)] D [1585] [] [] [] [((0,0),(1,0))] [1587,1588,1589,1590] CONDITIONAL_S
Y_MEAS 1588 [(1,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1589 [(0,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
DISCARD 1590 [(1,0)] 0 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1591 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1592 [(0,1)] D [] [] [] [] [] [] none
MERGE 1593 [(0,1),(0,0)] D [] [1595,1596,1597,1598] [] [] [((0,0),(0,1))] [] none
DISCARD 1594 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1595 [(0,1),(0,0)] D [1593] [] [] [] [((0,0),(0,1))] [1595,1596,1597,1598] CONDITIONAL_S
Y_MEAS 1596 [(0,1)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1597 [(0,0)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
DISCARD 1598 [(0,1)] 0 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1599 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1600 [(1,0)] D [] [] [] [] [] [] none
MERGE 1601 [(1,0),(0,0)] D [] [1603,1604,1605,1606] [] [] [((0,0),(1,0))] [] none
DISCARD 1602 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1603 [(1,0),(0,0)] D [1601] [] [] [] [((0,0),(1,0))] [1603,1604,1605,1606] CONDITIONAL_S
Y_MEAS 1604 [(1,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1605 [(0,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
DISCARD 1606 [(1,0)] 0 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1607 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1608 [(0,1)] D [] [] [] [] [] [] none
MERGE 1609 [(0,1),(0,0)] D [] [1611,1612,1613,1614] [] [] [((0,0),(0,1))] [] none
DISCARD 1610 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1611 [(0,1),(0,0)] D [1609] [] [] [] [((0,0),(0,1))] [1611,1612,1613,1614] CONDITIONAL_S
Y_MEAS 1612 [(0,1)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1613 [(0,0)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
DISCARD 1614 [(0,1)] 0 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1615 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1616 [(1,0)] D [] [] [] [] [] [] none
MERGE 1617 [(1,0),(0,0)] D [] [1619,1620,1621,1622] [] [] [((0,0),(1,0))] [] none
DISCARD 1618 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1619 [(1,0),(0,0)] D [1617] [] [] [] [((0,0),(1,0))] [1619,1620,1621,1622] CONDITIONAL_S
Y_MEAS 1620 [(1,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1621 [(0,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
DISCARD 1622 [(1,0)] 0 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1623 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1624 [(0,1)] D [] [] [] [] [] [] none
MERGE 1625 [(0,1),(0,0)] D [] [1627,1628,1629,1630] [] [] [((0,0),(0,1))] [] none
DISCARD 1626 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1627 [(0,1),(0,0)] D [1625] [] [] [] [((0,0),(0,1))] [1627,1628,1629,1630] CONDITIONAL_S
Y_MEAS 1628 [(0,1)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1629 [(0,0)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
DISCARD 1630 [(0,1)] 0 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1631 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1632 [(1,0)] D [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [] [1635,1636,1637,1638] [] [] [((0,0),(1,0))] [] none
DISCARD 1634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1635 [(1,0),(0,0)] D [1633] [] [] [] [((0,0),(1,0))] [1635,1636,1637,1638] CONDITIONAL_S
Y_MEAS 1636 [(1,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1637 [(0,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
DISCARD 1638 [(1,0)] 0 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1639 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1640 [(0,1)] D [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [] [1643,1644,1645,1646] [] [] [((0,0),(0,1))] [] none
DISCARD 1642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1643 [(0,1),(0,0)] D [1641] [] [] [] [((0,0),(0,1))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(0,1)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(0,1)] 0 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1647 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1648 [(1,0)] D [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [] [1651,1652,1653,1654] [] [] [((0,0),(1,0))] [] none
DISCARD 1650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1651 [(1,0),(0,0)] D [1649] [] [] [] [((0,0),(1,0))] [1651,1652,1653,1654] CONDITIONAL_S
Y_MEAS 1652 [(1,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1653 [(0,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
DISCARD 1654 [(1,0)] 0 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1655 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1656 [(0,1)] D [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [] [1659,1660,1661,1662] [] [] [((0,0),(0,1))] [] none
DISCARD 1658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1659 [(0,1),(0,0)] D [1657] [] [] [] [((0,0),(0,1))] [1659,1660,1661,1662] CONDITIONAL_S
Y_MEAS 1660 [(0,1)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1661 [(0,0)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
DISCARD 1662 [(0,1)] 0 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1663 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1664 [(1,0)] D [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [] [1667,1668,1669,1670] [] [] [((0,0),(1,0))] [] none
DISCARD 1666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1667 [(1,0),(0,0)] D [1665] [] [] [] [((0,0),(1,0))] [1667,1668,1669,1670] CONDITIONAL_S
Y_MEAS 1668 [(1,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1669 [(0,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
DISCARD 1670 [(1,0)] 0 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1671 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1672 [(0,1)] D [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [] [1675,1676,1677,1678] [] [] [((0,0),(0,1))] [] none
DISCARD 1674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1675 [(0,1),(0,0)] D [1673] [] [] [] [((0,0),(0,1))] [1675,1676,1677,1678] CONDITIONAL_S
Y_MEAS 1676 [(0,1)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1677 [(0,0)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
DISCARD 1678 [(0,1)] 0 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1679 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1680 [(1,0)] D [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [] [1683,1684,1685,1686] [] [] [((0,0),(1,0))] [] none
DISCARD 1682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1683 [(1,0),(0,0)] D [1681] [] [] [] [((0,0),(1,0))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(1,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(1,0)] 0 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1687 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1688 [(0,1)] D [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [] [1691,1692,1693,1694] [] [] [((0,0),(0,1))] [] none
DISCARD 1690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1691 [(0,1),(0,0)] D [1689] [] [] [] [((0,0),(0,1))] [1691,1692,1693,1694] CONDITIONAL_S
Y_MEAS 1692 [(0,1)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1693 [(0,0)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
DISCARD 1694 [(0,1)] 0 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1695 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1696 [(1,0)] D [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [] [1699,1700,1701,1702] [] [] [((0,0),(1,0))] [] none
DISCARD 1698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1699 [(1,0),(0,0)] D [1697] [] [] [] [((0,0),(1,0))] [1699,1700,1701,1702] CONDITIONAL_S
Y_MEAS 1700 [(1,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1701 [(0,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
DISCARD 1702 [(1,0)] 0 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1703 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1704 [(0,1)] D [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [] [1707,1708,1709,1710] [] [] [((0,0),(0,1))] [] none
DISCARD 1706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1707 [(0,1),(0,0)] D [1705] [] [] [] [((0,0),(0,1))] [1707,1708,1709,1710] CONDITIONAL_S
Y_MEAS 1708 [(0,1)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1709 [(0,0)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
DISCARD 1710 [(0,1)] 0 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1711 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 1712 [(1,0)] D [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [] [1715,1716,1717,1718] [] [] [((0,0),(1,0))] [] none
DISCARD 1714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1715 [(1,0),(0,0)] D [1713] [] [] [] [((0,0),(1,0))] [1715,1716,1717,1718] CONDITIONAL_S
Y_MEAS 1716 [(1,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1717 [(0,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
DISCARD 1718 [(1,0)] 0 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1719 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1720 [(0,1)] D [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [] [1723,1724,1725,1726] [] [] [((0,0),(0,1))] [] none
DISCARD 1722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1723 [(0,1),(0,0)] D [1721] [] [] [] [((0,0),(0,1))] [1723,1724,1725,1726] CONDITIONAL_S
Y_MEAS 1724 [(0,1)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1725 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
DISCARD 1726 [(0,1)] 0 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1727 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 1728 [(1,0)] D [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [] [1731,1732,1733,1734] [] [] [((0,0),(1,0))] [] none
DISCARD 1730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1731 [(1,0),(0,0)] D [1729] [] [] [] [((0,0),(1,0))] [1731,1732,1733,1734] CONDITIONAL_S
Y_MEAS 1732 [(1,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1733 [(0,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
DISCARD 1734 [(1,0)] 0 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1735 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1736 [(0,1)] D [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [] [1739,1740,1741,1742] [] [] [((0,0),(0,1))] [] none
DISCARD 1738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1739 [(0,1),(0,0)] D [1737] [] [] [] [((0,0),(0,1))] [1739,1740,1741,1742] CONDITIONAL_S
Y_MEAS 1740 [(0,1)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1741 [(0,0)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
DISCARD 1742 [(0,1)] 0 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1743 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1744 [(1,0)] D [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [] [1747,1748,1749,1750] [] [] [((0,0),(1,0))] [] none
DISCARD 1746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1747 [(1,0),(0,0)] D [1745] [] [] [] [((0,0),(1,0))] [1747,1748,1749,1750] CONDITIONAL_S
Y_MEAS 1748 [(1,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1749 [(0,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
DISCARD 1750 [(1,0)] 0 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1751 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1752 [(0,1)] D [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [] [1755,1756,1757,1758] [] [] [((0,0),(0,1))] [] none
DISCARD 1754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1755 [(0,1),(0,0)] D [1753] [] [] [] [((0,0),(0,1))] [1755,1756,1757,1758] CONDITIONAL_S
Y_MEAS 1756 [(0,1)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1757 [(0,0)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
DISCARD 1758 [(0,1)] 0 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1759 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1760 [(1,0)] D [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [] [1763,1764,1765,1766] [] [] [((0,0),(1,0))] [] none
DISCARD 1762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1763 [(1,0),(0,0)] D [1761] [] [] [] [((0,0),(1,0))] [1763,1764,1765,1766] CONDITIONAL_S
Y_MEAS 1764 [(1,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1765 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
DISCARD 1766 [(1,0)] 0 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1767 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1768 [(0,1)] D [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [] [1771,1772,1773,1774] [] [] [((0,0),(0,1))] [] none
DISCARD 1770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1771 [(0,1),(0,0)] D [1769] [] [] [] [((0,0),(0,1))] [1771,1772,1773,1774] CONDITIONAL_S
Y_MEAS 1772 [(0,1)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1773 [(0,0)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
DISCARD 1774 [(0,1)] 0 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1775 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1776 [(1,0)] D [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [] [1779,1780,1781,1782] [] [] [((0,0),(1,0))] [] none
DISCARD 1778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1779 [(1,0),(0,0)] D [1777] [] [] [] [((0,0),(1,0))] [1779,1780,1781,1782] CONDITIONAL_S
Y_MEAS 1780 [(1,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1781 [(0,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
DISCARD 1782 [(1,0)] 0 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1783 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1784 [(0,1)] D [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [] [1787,1788,1789,1790] [] [] [((0,0),(0,1))] [] none
DISCARD 1786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1787 [(0,1),(0,0)] D [1785] [] [] [] [((0,0),(0,1))] [1787,1788,1789,1790] CONDITIONAL_S
Y_MEAS 1788 [(0,1)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1789 [(0,0)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
DISCARD 1790 [(0,1)] 0 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1791 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1792 [(1,0)] D [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [] [1795,1796,1797,1798] [] [] [((0,0),(1,0))] [] none
DISCARD 1794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1795 [(1,0),(0,0)] D [1793] [] [] [] [((0,0),(1,0))] [1795,1796,1797,1798] CONDITIONAL_S
Y_MEAS 1796 [(1,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1797 [(0,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
DISCARD 1798 [(1,0)] 0 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1799 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1800 [(0,1)] D [] [] [] [] [] [] none
MERGE 1801 [(0,1),(0,0)] D [] [1803,1804,1805,1806] [] [] [((0,0),(0,1))] [] none
DISCARD 1802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1803 [(0,1),(0,0)] D [1801] [] [] [] [((0,0),(0,1))] [1803,1804,1805,1806] CONDITIONAL_S
Y_MEAS 1804 [(0,1)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1805 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
DISCARD 1806 [(0,1)] 0 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1807 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1808 [(1,0)] D [] [] [] [] [] [] none
MERGE 1809 [(1,0),(0,0)] D [] [1811,1812,1813,1814] [] [] [((0,0),(1,0))] [] none
DISCARD 1810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1811 [(1,0),(0,0)] D [1809] [] [] [] [((0,0),(1,0))] [1811,1812,1813,1814] CONDITIONAL_S
Y_MEAS 1812 [(1,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1813 [(0,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
DISCARD 1814 [(1,0)] 0 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1815 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1816 [(0,1)] D [] [] [] [] [] [] none
MERGE 1817 [(0,1),(0,0)] D [] [1819,1820,1821,1822] [] [] [((0,0),(0,1))] [] none
DISCARD 1818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1819 [(0,1),(0,0)] D [1817] [] [] [] [((0,0),(0,1))] [1819,1820,1821,1822] CONDITIONAL_S
Y_MEAS 1820 [(0,1)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1821 [(0,0)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
DISCARD 1822 [(0,1)] 0 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1823 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 1824 [(1,0)] D [] [] [] [] [] [] none
MERGE 1825 [(1,0),(0,0)] D [] [1827,1828,1829,1830] [] [] [((0,0),(1,0))] [] none
DISCARD 1826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1827 [(1,0),(0,0)] D [1825] [] [] [] [((0,0),(1,0))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(1,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(0,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(1,0)] 0 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1831 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 1832 [(0,1)] D [] [] [] [] [] [] none
MERGE 1833 [(0,1),(0,0)] D [] [1835,1836,1837,1838] [] [] [((0,0),(0,1))] [] none
DISCARD 1834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1835 [(0,1),(0,0)] D [1833] [] [] [] [((0,0),(0,1))] [1835,1836,1837,1838] CONDITIONAL_S
Y_MEAS 1836 [(0,1)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1837 [(0,0)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
DISCARD 1838 [(0,1)] 0 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1839 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1840 [(1,0)] D [] [] [] [] [] [] none
MERGE 1841 [(1,0),(0,0)] D [] [1843,1844,1845,1846] [] [] [((0,0),(1,0))] [] none
DISCARD 1842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1843 [(1,0),(0,0)] D [1841] [] [] [] [((0,0),(1,0))] [1843,1844,1845,1846] CONDITIONAL_S
Y_MEAS 1844 [(1,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1845 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
DISCARD 1846 [(1,0)] 0 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1847 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1848 [(0,1)] D [] [] [] [] [] [] none
MERGE 1849 [(0,1),(0,0)] D [] [1851,1852,1853,1854] [] [] [((0,0),(0,1))] [] none
DISCARD 1850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1851 [(0,1),(0,0)] D [1849] [] [] [] [((0,0),(0,1))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(0,1)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(0,0)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(0,1)] 0 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1855 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1856 [(1,0)] D [] [] [] [] [] [] none
MERGE 1857 [(1,0),(0,0)] D [] [1859,1860,1861,1862] [] [] [((0,0),(1,0))] [] none
DISCARD 1858 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1859 [(1,0),(0,0)] D [1857] [] [] [] [((0,0),(1,0))] [1859,1860,1861,1862] CONDITIONAL_S
Y_MEAS 1860 [(1,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1861 [(0,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
DISCARD 1862 [(1,0)] 0 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1863 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1864 [(0,1)] D [] [] [] [] [] [] none
MERGE 1865 [(0,1),(0,0)] D [] [1867,1868,1869,1870] [] [] [((0,0),(0,1))] [] none
DISCARD 1866 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1867 [(0,1),(0,0)] D [1865] [] [] [] [((0,0),(0,1))] [1867,1868,1869,1870] CONDITIONAL_S
Y_MEAS 1868 [(0,1)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1869 [(0,0)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
DISCARD 1870 [(0,1)] 0 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1871 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1872 [(1,0)] D [] [] [] [] [] [] none
MERGE 1873 [(1,0),(0,0)] D [] [1875,1876,1877,1878] [] [] [((0,0),(1,0))] [] none
DISCARD 1874 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1875 [(1,0),(0,0)] D [1873] [] [] [] [((0,0),(1,0))] [1875,1876,1877,1878] CONDITIONAL_S
Y_MEAS 1876 [(1,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1877 [(0,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
DISCARD 1878 [(1,0)] 0 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1879 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1880 [(0,1)] D [] [] [] [] [] [] none
MERGE 1881 [(0,1),(0,0)] D [] [1883,1884,1885,1886] [] [] [((0,0),(0,1))] [] none
DISCARD 1882 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1883 [(0,1),(0,0)] D [1881] [] [] [] [((0,0),(0,1))] [1883,1884,1885,1886] CONDITIONAL_S
Y_MEAS 1884 [(0,1)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1885 [(0,0)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
DISCARD 1886 [(0,1)] 0 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1887 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1888 [(1,0)] D [] [] [] [] [] [] none
MERGE 1889 [(1,0),(0,0)] D [] [1891,1892,1893,1894] [] [] [((0,0),(1,0))] [] none
DISCARD 1890 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1891 [(1,0),(0,0)] D [1889] [] [] [] [((0,0),(1,0))] [1891,1892,1893,1894] CONDITIONAL_S
Y_MEAS 1892 [(1,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1893 [(0,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
DISCARD 1894 [(1,0)] 0 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1895 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1896 [(0,1)] D [] [] [] [] [] [] none
MERGE 1897 [(0,1),(0,0)] D [] [1899,1900,1901,1902] [] [] [((0,0),(0,1))] [] none
DISCARD 1898 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1899 [(0,1),(0,0)] D [1897] [] [] [] [((0,0),(0,1))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(0,1)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(0,0)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(0,1)] 0 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1903 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1904 [(1,0)] D [] [] [] [] [] [] none
MERGE 1905 [(1,0),(0,0)] D [] [1907,1908,1909,1910] [] [] [((0,0),(1,0))] [] none
DISCARD 1906 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1907 [(1,0),(0,0)] D [1905] [] [] [] [((0,0),(1,0))] [1907,1908,1909,1910] CONDITIONAL_S
Y_MEAS 1908 [(1,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1909 [(0,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
DISCARD 1910 [(1,0)] 0 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1911 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1912 [(0,1)] D [] [] [] [] [] [] none
MERGE 1913 [(0,1),(0,0)] D [] [1915,1916,1917,1918] [] [] [((0,0),(0,1))] [] none
DISCARD 1914 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1915 [(0,1),(0,0)] D [1913] [] [] [] [((0,0),(0,1))] [1915,1916,1917,1918] CONDITIONAL_S
Y_MEAS 1916 [(0,1)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1917 [(0,0)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
DISCARD 1918 [(0,1)] 0 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1919 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1920 [(1,0)] D [] [] [] [] [] [] none
MERGE 1921 [(1,0),(0,0)] D [] [1923,1924,1925,1926] [] [] [((0,0),(1,0))] [] none
DISCARD 1922 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1923 [(1,0),(0,0)] D [1921] [] [] [] [((0,0),(1,0))] [1923,1924,1925,1926] CONDITIONAL_S
Y_MEAS 1924 [(1,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1925 [(0,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
DISCARD 1926 [(1,0)] 0 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1927 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1928 [(0,1)] D [] [] [] [] [] [] none
MERGE 1929 [(0,1),(0,0)] D [] [1931,1932,1933,1934] [] [] [((0,0),(0,1))] [] none
DISCARD 1930 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1931 [(0,1),(0,0)] D [1929] [] [] [] [((0,0),(0,1))] [1931,1932,1933,1934] CONDITIONAL_S
Y_MEAS 1932 [(0,1)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1933 [(0,0)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
DISCARD 1934 [(0,1)] 0 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1935 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1936 [(1,0)] D [] [] [] [] [] [] none
MERGE 1937 [(1,0),(0,0)] D [] [1939,1940,1941,1942] [] [] [((0,0),(1,0))] [] none
DISCARD 1938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1939 [(1,0),(0,0)] D [1937] [] [] [] [((0,0),(1,0))] [1939,1940,1941,1942] CONDITIONAL_S
Y_MEAS 1940 [(1,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1941 [(0,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
DISCARD 1942 [(1,0)] 0 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1943 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1944 [(0,1)] D [] [] [] [] [] [] none
MERGE 1945 [(0,1),(0,0)] D [] [1947,1948,1949,1950] [] [] [((0,0),(0,1))] [] none
DISCARD 1946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1947 [(0,1),(0,0)] D [1945] [] [] [] [((0,0),(0,1))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(0,1)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(0,0)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(0,1)] 0 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1951 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1952 [(1,0)] D [] [] [] [] [] [] none
MERGE 1953 [(1,0),(0,0)] D [] [1955,1956,1957,1958] [] [] [((0,0),(1,0))] [] none
DISCARD 1954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1955 [(1,0),(0,0)] D [1953] [] [] [] [((0,0),(1,0))] [1955,1956,1957,1958] CONDITIONAL_S
Y_MEAS 1956 [(1,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1957 [(0,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
DISCARD 1958 [(1,0)] 0 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1959 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1960 [(0,1)] D [] [] [] [] [] [] none
MERGE 1961 [(0,1),(0,0)] D [] [1963,1964,1965,1966] [] [] [((0,0),(0,1))] [] none
DISCARD 1962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1963 [(0,1),(0,0)] D [1961] [] [] [] [((0,0),(0,1))] [1963,1964,1965,1966] CONDITIONAL_S
Y_MEAS 1964 [(0,1)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1965 [(0,0)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
DISCARD 1966 [(0,1)] 0 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1967 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1968 [(1,0)] D [] [] [] [] [] [] none
MERGE 1969 [(1,0),(0,0)] D [] [1971,1972,1973,1974] [] [] [((0,0),(1,0))] [] none
DISCARD 1970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1971 [(1,0),(0,0)] D [1969] [] [] [] [((0,0),(1,0))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(1,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(0,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(1,0)] 0 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1975 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1976 [(0,1)] D [] [] [] [] [] [] none
MERGE 1977 [(0,1),(0,0)] D [] [1979,1980,1981,1982] [] [] [((0,0),(0,1))] [] none
DISCARD 1978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1979 [(0,1),(0,0)] D [1977] [] [] [] [((0,0),(0,1))] [1979,1980,1981,1982] CONDITIONAL_S
Y_MEAS 1980 [(0,1)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1981 [(0,0)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
DISCARD 1982 [(0,1)] 0 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1983 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1984 [(1,0)] D [] [] [] [] [] [] none
MERGE 1985 [(1,0),(0,0)] D [] [1987,1988,1989,1990] [] [] [((0,0),(1,0))] [] none
DISCARD 1986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1987 [(1,0),(0,0)] D [1985] [] [] [] [((0,0),(1,0))] [1987,1988,1989,1990] CONDITIONAL_S
Y_MEAS 1988 [(1,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1989 [(0,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
DISCARD 1990 [(1,0)] 0 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1991 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1992 [(0,1)] D [] [] [] [] [] [] none
MERGE 1993 [(0,1),(0,0)] D [] [1995,1996,1997,1998] [] [] [((0,0),(0,1))] [] none
DISCARD 1994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1995 [(0,1),(0,0)] D [1993] [] [] [] [((0,0),(0,1))] [1995,1996,1997,1998] CONDITIONAL_S
Y_MEAS 1996 [(0,1)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1997 [(0,0)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
DISCARD 1998 [(0,1)] 0 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1999 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2000 [(1,0)] D [] [] [] [] [] [] none
MERGE 2001 [(1,0),(0,0)] D [] [2003,2004,2005,2006] [] [] [((0,0),(1,0))] [] none
DISCARD 2002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2003 [(1,0),(0,0)] D [2001] [] [] [] [((0,0),(1,0))] [2003,2004,2005,2006] CONDITIONAL_S
Y_MEAS 2004 [(1,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2005 [(0,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
DISCARD 2006 [(1,0)] 0 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2007 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2008 [(0,1)] D [] [] [] [] [] [] none
MERGE 2009 [(0,1),(0,0)] D [] [2011,2012,2013,2014] [] [] [((0,0),(0,1))] [] none
DISCARD 2010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2011 [(0,1),(0,0)] D [2009] [] [] [] [((0,0),(0,1))] [2011,2012,2013,2014] CONDITIONAL_S
Y_MEAS 2012 [(0,1)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2013 [(0,0)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
DISCARD 2014 [(0,1)] 0 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2015 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2016 [(1,0)] D [] [] [] [] [] [] none
MERGE 2017 [(1,0),(0,0)] D [] [2019,2020,2021,2022] [] [] [((0,0),(1,0))] [] none
DISCARD 2018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2019 [(1,0),(0,0)] D [2017] [] [] [] [((0,0),(1,0))] [2019,2020,2021,2022] CONDITIONAL_S
Y_MEAS 2020 [(1,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2021 [(0,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
DISCARD 2022 [(1,0)] 0 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2023 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2024 [(0,1)] D [] [] [] [] [] [] none
MERGE 2025 [(0,1),(0,0)] D [] [2027,2028,2029,2030] [] [] [((0,0),(0,1))] [] none
DISCARD 2026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2027 [(0,1),(0,0)] D [2025] [] [] [] [((0,0),(0,1))] [2027,2028,2029,2030] CONDITIONAL_S
Y_MEAS 2028 [(0,1)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2029 [(0,0)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
DISCARD 2030 [(0,1)] 0 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2031 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2032 [(1,0)] D [] [] [] [] [] [] none
MERGE 2033 [(1,0),(0,0)] D [] [2035,2036,2037,2038] [] [] [((0,0),(1,0))] [] none
DISCARD 2034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2035 [(1,0),(0,0)] D [2033] [] [] [] [((0,0),(1,0))] [2035,2036,2037,2038] CONDITIONAL_S
Y_MEAS 2036 [(1,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2037 [(0,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
DISCARD 2038 [(1,0)] 0 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2039 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2040 [(0,1)] D [] [] [] [] [] [] none
MERGE 2041 [(0,1),(0,0)] D [] [2043,2044,2045,2046] [] [] [((0,0),(0,1))] [] none
DISCARD 2042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2043 [(0,1),(0,0)] D [2041] [] [] [] [((0,0),(0,1))] [2043,2044,2045,2046] CONDITIONAL_S
Y_MEAS 2044 [(0,1)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2045 [(0,0)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
DISCARD 2046 [(0,1)] 0 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2047 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2048 [(1,0)] D [] [] [] [] [] [] none
MERGE 2049 [(1,0),(0,0)] D [] [2051,2052,2053,2054] [] [] [((0,0),(1,0))] [] none
DISCARD 2050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2051 [(1,0),(0,0)] D [2049] [] [] [] [((0,0),(1,0))] [2051,2052,2053,2054] CONDITIONAL_S
Y_MEAS 2052 [(1,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2053 [(0,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
DISCARD 2054 [(1,0)] 0 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2055 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2056 [(0,1)] D [] [] [] [] [] [] none
MERGE 2057 [(0,1),(0,0)] D [] [2059,2060,2061,2062] [] [] [((0,0),(0,1))] [] none
DISCARD 2058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2059 [(0,1),(0,0)] D [2057] [] [] [] [((0,0),(0,1))] [2059,2060,2061,2062] CONDITIONAL_S
Y_MEAS 2060 [(0,1)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2061 [(0,0)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
DISCARD 2062 [(0,1)] 0 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2063 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 2064 [(1,0)] D [] [] [] [] [] [] none
MERGE 2065 [(1,0),(0,0)] D [] [2067,2068,2069,2070] [] [] [((0,0),(1,0))] [] none
DISCARD 2066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2067 [(1,0),(0,0)] D [2065] [] [] [] [((0,0),(1,0))] [2067,2068,2069,2070] CONDITIONAL_S
Y_MEAS 2068 [(1,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2069 [(0,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
DISCARD 2070 [(1,0)] 0 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2071 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2072 [(0,1)] D [] [] [] [] [] [] none
MERGE 2073 [(0,1),(0,0)] D [] [2075,2076,2077,2078] [] [] [((0,0),(0,1))] [] none
DISCARD 2074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2075 [(0,1),(0,0)] D [2073] [] [] [] [((0,0),(0,1))] [2075,2076,2077,2078] CONDITIONAL_S
Y_MEAS 2076 [(0,1)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2077 [(0,0)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
DISCARD 2078 [(0,1)] 0 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2079 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2080 [(1,0)] D [] [] [] [] [] [] none
MERGE 2081 [(1,0),(0,0)] D [] [2083,2084,2085,2086] [] [] [((0,0),(1,0))] [] none
DISCARD 2082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2083 [(1,0),(0,0)] D [2081] [] [] [] [((0,0),(1,0))] [2083,2084,2085,2086] CONDITIONAL_S
Y_MEAS 2084 [(1,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2085 [(0,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
DISCARD 2086 [(1,0)] 0 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2087 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2088 [(0,1)] D [] [] [] [] [] [] none
MERGE 2089 [(0,1),(0,0)] D [] [2091,2092,2093,2094] [] [] [((0,0),(0,1))] [] none
DISCARD 2090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2091 [(0,1),(0,0)] D [2089] [] [] [] [((0,0),(0,1))] [2091,2092,2093,2094] CONDITIONAL_S
Y_MEAS 2092 [(0,1)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2093 [(0,0)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
DISCARD 2094 [(0,1)] 0 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2095 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2096 [(1,0)] D [] [] [] [] [] [] none
MERGE 2097 [(1,0),(0,0)] D [] [2099,2100,2101,2102] [] [] [((0,0),(1,0))] [] none
DISCARD 2098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2099 [(1,0),(0,0)] D [2097] [] [] [] [((0,0),(1,0))] [2099,2100,2101,2102] CONDITIONAL_S
Y_MEAS 2100 [(1,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2101 [(0,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
DISCARD 2102 [(1,0)] 0 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2103 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2104 [(0,1)] D [] [] [] [] [] [] none
MERGE 2105 [(0,1),(0,0)] D [] [2107,2108,2109,2110] [] [] [((0,0),(0,1))] [] none
DISCARD 2106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2107 [(0,1),(0,0)] D [2105] [] [] [] [((0,0),(0,1))] [2107,2108,2109,2110] CONDITIONAL_S
Y_MEAS 2108 [(0,1)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2109 [(0,0)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
DISCARD 2110 [(0,1)] 0 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2111 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2112 [(1,0)] D [] [] [] [] [] [] none
MERGE 2113 [(1,0),(0,0)] D [] [2115,2116,2117,2118] [] [] [((0,0),(1,0))] [] none
DISCARD 2114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2115 [(1,0),(0,0)] D [2113] [] [] [] [((0,0),(1,0))] [2115,2116,2117,2118] CONDITIONAL_S
Y_MEAS 2116 [(1,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2117 [(0,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
DISCARD 2118 [(1,0)] 0 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2119 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2120 [(0,1)] D [] [] [] [] [] [] none
MERGE 2121 [(0,1),(0,0)] D [] [2123,2124,2125,2126] [] [] [((0,0),(0,1))] [] none
DISCARD 2122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2123 [(0,1),(0,0)] D [2121] [] [] [] [((0,0),(0,1))] [2123,2124,2125,2126] CONDITIONAL_S
Y_MEAS 2124 [(0,1)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2125 [(0,0)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
DISCARD 2126 [(0,1)] 0 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2127 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 2128 [(1,0)] D [] [] [] [] [] [] none
MERGE 2129 [(1,0),(0,0)] D [] [2131,2132,2133,2134] [] [] [((0,0),(1,0))] [] none
DISCARD 2130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2131 [(1,0),(0,0)] D [2129] [] [] [] [((0,0),(1,0))] [2131,2132,2133,2134] CONDITIONAL_S
Y_MEAS 2132 [(1,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2133 [(0,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
DISCARD 2134 [(1,0)] 0 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2135 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2136 [(0,1)] D [] [] [] [] [] [] none
MERGE 2137 [(0,1),(0,0)] D [] [2139,2140,2141,2142] [] [] [((0,0),(0,1))] [] none
DISCARD 2138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2139 [(0,1),(0,0)] D [2137] [] [] [] [((0,0),(0,1))] [2139,2140,2141,2142] CONDITIONAL_S
Y_MEAS 2140 [(0,1)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2141 [(0,0)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
DISCARD 2142 [(0,1)] 0 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2143 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2144 [(1,0)] D [] [] [] [] [] [] none
MERGE 2145 [(1,0),(0,0)] D [] [2147,2148,2149,2150] [] [] [((0,0),(1,0))] [] none
DISCARD 2146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2147 [(1,0),(0,0)] D [2145] [] [] [] [((0,0),(1,0))] [2147,2148,2149,2150] CONDITIONAL_S
Y_MEAS 2148 [(1,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2149 [(0,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
DISCARD 2150 [(1,0)] 0 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2151 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2152 [(0,1)] D [] [] [] [] [] [] none
MERGE 2153 [(0,1),(0,0)] D [] [2155,2156,2157,2158] [] [] [((0,0),(0,1))] [] none
DISCARD 2154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2155 [(0,1),(0,0)] D [2153] [] [] [] [((0,0),(0,1))] [2155,2156,2157,2158] CONDITIONAL_S
Y_MEAS 2156 [(0,1)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2157 [(0,0)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
DISCARD 2158 [(0,1)] 0 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2159 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 2160 [(1,0)] D [] [] [] [] [] [] none
MERGE 2161 [(1,0),(0,0)] D [] [2163,2164,2165,2166] [] [] [((0,0),(1,0))] [] none
DISCARD 2162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2163 [(1,0),(0,0)] D [2161] [] [] [] [((0,0),(1,0))] [2163,2164,2165,2166] CONDITIONAL_S
Y_MEAS 2164 [(1,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2165 [(0,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
DISCARD 2166 [(1,0)] 0 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2167 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 2168 [(0,1)] D [] [] [] [] [] [] none
MERGE 2169 [(0,1),(0,0)] D [] [2171,2172,2173,2174] [] [] [((0,0),(0,1))] [] none
DISCARD 2170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2171 [(0,1),(0,0)] D [2169] [] [] [] [((0,0),(0,1))] [2171,2172,2173,2174] CONDITIONAL_S
Y_MEAS 2172 [(0,1)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2173 [(0,0)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
DISCARD 2174 [(0,1)] 0 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2175 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2176 [(1,0)] D [] [] [] [] [] [] none
MERGE 2177 [(1,0),(0,0)] D [] [2179,2180,2181,2182] [] [] [((0,0),(1,0))] [] none
DISCARD 2178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2179 [(1,0),(0,0)] D [2177] [] [] [] [((0,0),(1,0))] [2179,2180,2181,2182] CONDITIONAL_S
Y_MEAS 2180 [(1,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2181 [(0,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
DISCARD 2182 [(1,0)] 0 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2183 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2184 [(0,1)] D [] [] [] [] [] [] none
MERGE 2185 [(0,1),(0,0)] D [] [2187,2188,2189,2190] [] [] [((0,0),(0,1))] [] none
DISCARD 2186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2187 [(0,1),(0,0)] D [2185] [] [] [] [((0,0),(0,1))] [2187,2188,2189,2190] CONDITIONAL_S
Y_MEAS 2188 [(0,1)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2189 [(0,0)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
DISCARD 2190 [(0,1)] 0 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2191 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2192 [(1,0)] D [] [] [] [] [] [] none
MERGE 2193 [(1,0),(0,0)] D [] [2195,2196,2197,2198] [] [] [((0,0),(1,0))] [] none
DISCARD 2194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2195 [(1,0),(0,0)] D [2193] [] [] [] [((0,0),(1,0))] [2195,2196,2197,2198] CONDITIONAL_S
Y_MEAS 2196 [(1,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2197 [(0,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
DISCARD 2198 [(1,0)] 0 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2199 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2200 [(0,1)] D [] [] [] [] [] [] none
MERGE 2201 [(0,1),(0,0)] D [] [2203,2204,2205,2206] [] [] [((0,0),(0,1))] [] none
DISCARD 2202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2203 [(0,1),(0,0)] D [2201] [] [] [] [((0,0),(0,1))] [2203,2204,2205,2206] CONDITIONAL_S
Y_MEAS 2204 [(0,1)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2205 [(0,0)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
DISCARD 2206 [(0,1)] 0 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2207 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2208 [(1,0)] D [] [] [] [] [] [] none
MERGE 2209 [(1,0),(0,0)] D [] [2211,2212,2213,2214] [] [] [((0,0),(1,0))] [] none
DISCARD 2210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2211 [(1,0),(0,0)] D [2209] [] [] [] [((0,0),(1,0))] [2211,2212,2213,2214] CONDITIONAL_S
Y_MEAS 2212 [(1,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2213 [(0,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
DISCARD 2214 [(1,0)] 0 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2215 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2216 [(0,1)] D [] [] [] [] [] [] none
MERGE 2217 [(0,1),(0,0)] D [] [2219,2220,2221,2222] [] [] [((0,0),(0,1))] [] none
DISCARD 2218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2219 [(0,1),(0,0)] D [2217] [] [] [] [((0,0),(0,1))] [2219,2220,2221,2222] CONDITIONAL_S
Y_MEAS 2220 [(0,1)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2221 [(0,0)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
DISCARD 2222 [(0,1)] 0 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2223 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2224 [(1,0)] D [] [] [] [] [] [] none
MERGE 2225 [(1,0),(0,0)] D [] [2227,2228,2229,2230] [] [] [((0,0),(1,0))] [] none
DISCARD 2226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2227 [(1,0),(0,0)] D [2225] [] [] [] [((0,0),(1,0))] [2227,2228,2229,2230] CONDITIONAL_S
Y_MEAS 2228 [(1,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2229 [(0,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
DISCARD 2230 [(1,0)] 0 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2231 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2232 [(0,1)] D [] [] [] [] [] [] none
MERGE 2233 [(0,1),(0,0)] D [] [2235,2236,2237,2238] [] [] [((0,0),(0,1))] [] none
DISCARD 2234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2235 [(0,1),(0,0)] D [2233] [] [] [] [((0,0),(0,1))] [2235,2236,2237,2238] CONDITIONAL_S
Y_MEAS 2236 [(0,1)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2237 [(0,0)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
DISCARD 2238 [(0,1)] 0 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2239 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2240 [(1,0)] D [] [] [] [] [] [] none
MERGE 2241 [(1,0),(0,0)] D [] [2243,2244,2245,2246] [] [] [((0,0),(1,0))] [] none
DISCARD 2242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2243 [(1,0),(0,0)] D [2241] [] [] [] [((0,0),(1,0))] [2243,2244,2245,2246] CONDITIONAL_S
Y_MEAS 2244 [(1,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2245 [(0,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
DISCARD 2246 [(1,0)] 0 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2247 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2248 [(0,1)] D [] [] [] [] [] [] none
MERGE 2249 [(0,1),(0,0)] D [] [2251,2252,2253,2254] [] [] [((0,0),(0,1))] [] none
DISCARD 2250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2251 [(0,1),(0,0)] D [2249] [] [] [] [((0,0),(0,1))] [2251,2252,2253,2254] CONDITIONAL_S
Y_MEAS 2252 [(0,1)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2253 [(0,0)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
DISCARD 2254 [(0,1)] 0 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2255 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2256 [(1,0)] D [] [] [] [] [] [] none
MERGE 2257 [(1,0),(0,0)] D [] [2259,2260,2261,2262] [] [] [((0,0),(1,0))] [] none
DISCARD 2258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2259 [(1,0),(0,0)] D [2257] [] [] [] [((0,0),(1,0))] [2259,2260,2261,2262] CONDITIONAL_S
Y_MEAS 2260 [(1,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2261 [(0,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
DISCARD 2262 [(1,0)] 0 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2263 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2264 [(0,1)] D [] [] [] [] [] [] none
MERGE 2265 [(0,1),(0,0)] D [] [2267,2268,2269,2270] [] [] [((0,0),(0,1))] [] none
DISCARD 2266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2267 [(0,1),(0,0)] D [2265] [] [] [] [((0,0),(0,1))] [2267,2268,2269,2270] CONDITIONAL_S
Y_MEAS 2268 [(0,1)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2269 [(0,0)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
DISCARD 2270 [(0,1)] 0 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2271 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 2272 [(1,0)] D [] [] [] [] [] [] none
MERGE 2273 [(1,0),(0,0)] D [] [2275,2276,2277,2278] [] [] [((0,0),(1,0))] [] none
DISCARD 2274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2275 [(1,0),(0,0)] D [2273] [] [] [] [((0,0),(1,0))] [2275,2276,2277,2278] CONDITIONAL_S
Y_MEAS 2276 [(1,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2277 [(0,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
DISCARD 2278 [(1,0)] 0 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2279 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2280 [(0,1)] D [] [] [] [] [] [] none
MERGE 2281 [(0,1),(0,0)] D [] [2283,2284,2285,2286] [] [] [((0,0),(0,1))] [] none
DISCARD 2282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2283 [(0,1),(0,0)] D [2281] [] [] [] [((0,0),(0,1))] [2283,2284,2285,2286] CONDITIONAL_S
Y_MEAS 2284 [(0,1)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2285 [(0,0)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
DISCARD 2286 [(0,1)] 0 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2287 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2288 [(1,0)] D [] [] [] [] [] [] none
MERGE 2289 [(1,0),(0,0)] D [] [2291,2292,2293,2294] [] [] [((0,0),(1,0))] [] none
DISCARD 2290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2291 [(1,0),(0,0)] D [2289] [] [] [] [((0,0),(1,0))] [2291,2292,2293,2294] CONDITIONAL_S
Y_MEAS 2292 [(1,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2293 [(0,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
DISCARD 2294 [(1,0)] 0 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2295 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2296 [(0,1)] D [] [] [] [] [] [] none
MERGE 2297 [(0,1),(0,0)] D [] [2299,2300,2301,2302] [] [] [((0,0),(0,1))] [] none
DISCARD 2298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2299 [(0,1),(0,0)] D [2297] [] [] [] [((0,0),(0,1))] [2299,2300,2301,2302] CONDITIONAL_S
Y_MEAS 2300 [(0,1)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2301 [(0,0)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
DISCARD 2302 [(0,1)] 0 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2303 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2304 [(1,0)] D [] [] [] [] [] [] none
MERGE 2305 [(1,0),(0,0)] D [] [2307,2308,2309,2310] [] [] [((0,0),(1,0))] [] none
DISCARD 2306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2307 [(1,0),(0,0)] D [2305] [] [] [] [((0,0),(1,0))] [2307,2308,2309,2310] CONDITIONAL_S
Y_MEAS 2308 [(1,0)] HALF_D_PLUS_2 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
IDLE 2309 [(0,0)] HALF_D_PLUS_2 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
DISCARD 2310 [(1,0)] 0 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
IDLE 2311 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2312 [(0,1)] D [] [] [] [] [] [] none
MERGE 2313 [(0,1),(0,0)] D [] [2315,2316,2317,2318] [] [] [((0,0),(0,1))] [] none
DISCARD 2314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2315 [(0,1),(0,0)] D [2313] [] [] [] [((0,0),(0,1))] [2315,2316,2317,2318] CONDITIONAL_S
Y_MEAS 2316 [(0,1)] HALF_D_PLUS_2 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
IDLE 2317 [(0,0)] HALF_D_PLUS_2 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
DISCARD 2318 [(0,1)] 0 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
IDLE 2319 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2320 [(1,0)] D [] [] [] [] [] [] none
MERGE 2321 [(1,0),(0,0)] D [] [2323,2324,2325,2326] [] [] [((0,0),(1,0))] [] none
DISCARD 2322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2323 [(1,0),(0,0)] D [2321] [] [] [] [((0,0),(1,0))] [2323,2324,2325,2326] CONDITIONAL_S
Y_MEAS 2324 [(1,0)] HALF_D_PLUS_2 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
IDLE 2325 [(0,0)] HALF_D_PLUS_2 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
DISCARD 2326 [(1,0)] 0 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
IDLE 2327 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 2328 [(0,1)] D [] [] [] [] [] [] none
MERGE 2329 [(0,1),(0,0)] D [] [2331,2332,2333,2334] [] [] [((0,0),(0,1))] [] none
DISCARD 2330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2331 [(0,1),(0,0)] D [2329] [] [] [] [((0,0),(0,1))] [2331,2332,2333,2334] CONDITIONAL_S
Y_MEAS 2332 [(0,1)] HALF_D_PLUS_2 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
IDLE 2333 [(0,0)] HALF_D_PLUS_2 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
DISCARD 2334 [(0,1)] 0 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
IDLE 2335 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2336 [(1,0)] D [] [] [] [] [] [] none
MERGE 2337 [(1,0),(0,0)] D [] [2339,2340,2341,2342] [] [] [((0,0),(1,0))] [] none
DISCARD 2338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2339 [(1,0),(0,0)] D [2337] [] [] [] [((0,0),(1,0))] [2339,2340,2341,2342] CONDITIONAL_S
Y_MEAS 2340 [(1,0)] HALF_D_PLUS_2 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
IDLE 2341 [(0,0)] HALF_D_PLUS_2 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
DISCARD 2342 [(1,0)] 0 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
IDLE 2343 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2344 [(0,1)] D [] [] [] [] [] [] none
MERGE 2345 [(0,1),(0,0)] D [] [2347,2348,2349,2350] [] [] [((0,0),(0,1))] [] none
DISCARD 2346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2347 [(0,1),(0,0)] D [2345] [] [] [] [((0,0),(0,1))] [2347,2348,2349,2350] CONDITIONAL_S
Y_MEAS 2348 [(0,1)] HALF_D_PLUS_2 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
IDLE 2349 [(0,0)] HALF_D_PLUS_2 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
DISCARD 2350 [(0,1)] 0 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
IDLE 2351 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2352 [(1,0)] D [] [] [] [] [] [] none
MERGE 2353 [(1,0),(0,0)] D [] [2355,2356,2357,2358] [] [] [((0,0),(1,0))] [] none
DISCARD 2354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2355 [(1,0),(0,0)] D [2353] [] [] [] [((0,0),(1,0))] [2355,2356,2357,2358] CONDITIONAL_S
Y_MEAS 2356 [(1,0)] HALF_D_PLUS_2 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
IDLE 2357 [(0,0)] HALF_D_PLUS_2 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
DISCARD 2358 [(1,0)] 0 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
IDLE 2359 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2360 [(0,1)] D [] [] [] [] [] [] none
MERGE 2361 [(0,1),(0,0)] D [] [2363,2364,2365,2366] [] [] [((0,0),(0,1))] [] none
DISCARD 2362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2363 [(0,1),(0,0)] D [2361] [] [] [] [((0,0),(0,1))] [2363,2364,2365,2366] CONDITIONAL_S
Y_MEAS 2364 [(0,1)] HALF_D_PLUS_2 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
IDLE 2365 [(0,0)] HALF_D_PLUS_2 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
DISCARD 2366 [(0,1)] 0 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
IDLE 2367 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2368 [(1,0)] D [] [] [] [] [] [] none
MERGE 2369 [(1,0),(0,0)] D [] [2371,2372,2373,2374] [] [] [((0,0),(1,0))] [] none
DISCARD 2370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2371 [(1,0),(0,0)] D [2369] [] [] [] [((0,0),(1,0))] [2371,2372,2373,2374] CONDITIONAL_S
Y_MEAS 2372 [(1,0)] HALF_D_PLUS_2 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
IDLE 2373 [(0,0)] HALF_D_PLUS_2 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
DISCARD 2374 [(1,0)] 0 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
IDLE 2375 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2376 [(0,1)] D [] [] [] [] [] [] none
MERGE 2377 [(0,1),(0,0)] D [] [2379,2380,2381,2382] [] [] [((0,0),(0,1))] [] none
DISCARD 2378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2379 [(0,1),(0,0)] D [2377] [] [] [] [((0,0),(0,1))] [2379,2380,2381,2382] CONDITIONAL_S
Y_MEAS 2380 [(0,1)] HALF_D_PLUS_2 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
IDLE 2381 [(0,0)] HALF_D_PLUS_2 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
DISCARD 2382 [(0,1)] 0 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
IDLE 2383 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2384 [(1,0)] D [] [] [] [] [] [] none
MERGE 2385 [(1,0),(0,0)] D [] [2387,2388,2389,2390] [] [] [((0,0),(1,0))] [] none
DISCARD 2386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2387 [(1,0),(0,0)] D [2385] [] [] [] [((0,0),(1,0))] [2387,2388,2389,2390] CONDITIONAL_S
Y_MEAS 2388 [(1,0)] HALF_D_PLUS_2 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
IDLE 2389 [(0,0)] HALF_D_PLUS_2 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
DISCARD 2390 [(1,0)] 0 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
IDLE 2391 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2392 [(0,1)] D [] [] [] [] [] [] none
MERGE 2393 [(0,1),(0,0)] D [] [2395,2396,2397,2398] [] [] [((0,0),(0,1))] [] none
DISCARD 2394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2395 [(0,1),(0,0)] D [2393] [] [] [] [((0,0),(0,1))] [2395,2396,2397,2398] CONDITIONAL_S
Y_MEAS 2396 [(0,1)] HALF_D_PLUS_2 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
IDLE 2397 [(0,0)] HALF_D_PLUS_2 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
DISCARD 2398 [(0,1)] 0 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
IDLE 2399 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2400 [(1,0)] D [] [] [] [] [] [] none
MERGE 2401 [(1,0),(0,0)] D [] [2403,2404,2405,2406] [] [] [((0,0),(1,0))] [] none
DISCARD 2402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2403 [(1,0),(0,0)] D [2401] [] [] [] [((0,0),(1,0))] [2403,2404,2405,2406] CONDITIONAL_S
Y_MEAS 2404 [(1,0)] HALF_D_PLUS_2 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
IDLE 2405 [(0,0)] HALF_D_PLUS_2 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
DISCARD 2406 [(1,0)] 0 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
IDLE 2407 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2408 [(0,1)] D [] [] [] [] [] [] none
MERGE 2409 [(0,1),(0,0)] D [] [2411,2412,2413,2414] [] [] [((0,0),(0,1))] [] none
DISCARD 2410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2411 [(0,1),(0,0)] D [2409] [] [] [] [((0,0),(0,1))] [2411,2412,2413,2414] CONDITIONAL_S
Y_MEAS 2412 [(0,1)] HALF_D_PLUS_2 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2413 [(0,0)] HALF_D_PLUS_2 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
DISCARD 2414 [(0,1)] 0 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2415 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2416 [(1,0)] D [] [] [] [] [] [] none
MERGE 2417 [(1,0),(0,0)] D [] [2419,2420,2421,2422] [] [] [((0,0),(1,0))] [] none
DISCARD 2418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2419 [(1,0),(0,0)] D [2417] [] [] [] [((0,0),(1,0))] [2419,2420,2421,2422] CONDITIONAL_S
Y_MEAS 2420 [(1,0)] HALF_D_PLUS_2 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
IDLE 2421 [(0,0)] HALF_D_PLUS_2 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
DISCARD 2422 [(1,0)] 0 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
IDLE 2423 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2424 [(0,1)] D [] [] [] [] [] [] none
MERGE 2425 [(0,1),(0,0)] D [] [2427,2428,2429,2430] [] [] [((0,0),(0,1))] [] none
DISCARD 2426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2427 [(0,1),(0,0)] D [2425] [] [] [] [((0,0),(0,1))] [2427,2428,2429,2430] CONDITIONAL_S
Y_MEAS 2428 [(0,1)] HALF_D_PLUS_2 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
IDLE 2429 [(0,0)] HALF_D_PLUS_2 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
DISCARD 2430 [(0,1)] 0 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
IDLE 2431 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 2432 [(1,0)] D [] [] [] [] [] [] none
MERGE 2433 [(1,0),(0,0)] D [] [2435,2436,2437,2438] [] [] [((0,0),(1,0))] [] none
DISCARD 2434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2435 [(1,0),(0,0)] D [2433] [] [] [] [((0,0),(1,0))] [2435,2436,2437,2438] CONDITIONAL_S
Y_MEAS 2436 [(1,0)] HALF_D_PLUS_2 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
IDLE 2437 [(0,0)] HALF_D_PLUS_2 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
DISCARD 2438 [(1,0)] 0 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
IDLE 2439 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2440 [(0,1)] D [] [] [] [] [] [] none
MERGE 2441 [(0,1),(0,0)] D [] [2443,2444,2445,2446] [] [] [((0,0),(0,1))] [] none
DISCARD 2442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2443 [(0,1),(0,0)] D [2441] [] [] [] [((0,0),(0,1))] [2443,2444,2445,2446] CONDITIONAL_S
Y_MEAS 2444 [(0,1)] HALF_D_PLUS_2 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
IDLE 2445 [(0,0)] HALF_D_PLUS_2 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
DISCARD 2446 [(0,1)] 0 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
IDLE 2447 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2448 [(1,0)] D [] [] [] [] [] [] none
MERGE 2449 [(1,0),(0,0)] D [] [2451,2452,2453,2454] [] [] [((0,0),(1,0))] [] none
DISCARD 2450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2451 [(1,0),(0,0)] D [2449] [] [] [] [((0,0),(1,0))] [2451,2452,2453,2454] CONDITIONAL_S
Y_MEAS 2452 [(1,0)] HALF_D_PLUS_2 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
IDLE 2453 [(0,0)] HALF_D_PLUS_2 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
DISCARD 2454 [(1,0)] 0 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
IDLE 2455 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2456 [(0,1)] D [] [] [] [] [] [] none
MERGE 2457 [(0,1),(0,0)] D [] [2459,2460,2461,2462] [] [] [((0,0),(0,1))] [] none
DISCARD 2458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2459 [(0,1),(0,0)] D [2457] [] [] [] [((0,0),(0,1))] [2459,2460,2461,2462] CONDITIONAL_S
Y_MEAS 2460 [(0,1)] HALF_D_PLUS_2 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
IDLE 2461 [(0,0)] HALF_D_PLUS_2 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
DISCARD 2462 [(0,1)] 0 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
IDLE 2463 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2464 [(1,0)] D [] [] [] [] [] [] none
MERGE 2465 [(1,0),(0,0)] D [] [2467,2468,2469,2470] [] [] [((0,0),(1,0))] [] none
DISCARD 2466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2467 [(1,0),(0,0)] D [2465] [] [] [] [((0,0),(1,0))] [2467,2468,2469,2470] CONDITIONAL_S
Y_MEAS 2468 [(1,0)] HALF_D_PLUS_2 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
IDLE 2469 [(0,0)] HALF_D_PLUS_2 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
DISCARD 2470 [(1,0)] 0 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
IDLE 2471 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2472 [(0,1)] D [] [] [] [] [] [] none
MERGE 2473 [(0,1),(0,0)] D [] [2475,2476,2477,2478] [] [] [((0,0),(0,1))] [] none
DISCARD 2474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2475 [(0,1),(0,0)] D [2473] [] [] [] [((0,0),(0,1))] [2475,2476,2477,2478] CONDITIONAL_S
Y_MEAS 2476 [(0,1)] HALF_D_PLUS_2 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2477 [(0,0)] HALF_D_PLUS_2 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
DISCARD 2478 [(0,1)] 0 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2479 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2480 [(1,0)] D [] [] [] [] [] [] none
MERGE 2481 [(1,0),(0,0)] D [] [2483,2484,2485,2486] [] [] [((0,0),(1,0))] [] none
DISCARD 2482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2483 [(1,0),(0,0)] D [2481] [] [] [] [((0,0),(1,0))] [2483,2484,2485,2486] CONDITIONAL_S
Y_MEAS 2484 [(1,0)] HALF_D_PLUS_2 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
IDLE 2485 [(0,0)] HALF_D_PLUS_2 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
DISCARD 2486 [(1,0)] 0 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
IDLE 2487 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2488 [(0,1)] D [] [] [] [] [] [] none
MERGE 2489 [(0,1),(0,0)] D [] [2491,2492,2493,2494] [] [] [((0,0),(0,1))] [] none
DISCARD 2490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2491 [(0,1),(0,0)] D [2489] [] [] [] [((0,0),(0,1))] [2491,2492,2493,2494] CONDITIONAL_S
Y_MEAS 2492 [(0,1)] HALF_D_PLUS_2 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
IDLE 2493 [(0,0)] HALF_D_PLUS_2 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
DISCARD 2494 [(0,1)] 0 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
IDLE 2495 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2496 [(1,0)] D [] [] [] [] [] [] none
MERGE 2497 [(1,0),(0,0)] D [] [2499,2500,2501,2502] [] [] [((0,0),(1,0))] [] none
DISCARD 2498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2499 [(1,0),(0,0)] D [2497] [] [] [] [((0,0),(1,0))] [2499,2500,2501,2502] CONDITIONAL_S
Y_MEAS 2500 [(1,0)] HALF_D_PLUS_2 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
IDLE 2501 [(0,0)] HALF_D_PLUS_2 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
DISCARD 2502 [(1,0)] 0 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
IDLE 2503 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2504 [(0,1)] D [] [] [] [] [] [] none
MERGE 2505 [(0,1),(0,0)] D [] [2507,2508,2509,2510] [] [] [((0,0),(0,1))] [] none
DISCARD 2506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2507 [(0,1),(0,0)] D [2505] [] [] [] [((0,0),(0,1))] [2507,2508,2509,2510] CONDITIONAL_S
Y_MEAS 2508 [(0,1)] HALF_D_PLUS_2 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
IDLE 2509 [(0,0)] HALF_D_PLUS_2 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
DISCARD 2510 [(0,1)] 0 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
IDLE 2511 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2512 [(1,0)] D [] [] [] [] [] [] none
MERGE 2513 [(1,0),(0,0)] D [] [2515,2516,2517,2518] [] [] [((0,0),(1,0))] [] none
DISCARD 2514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2515 [(1,0),(0,0)] D [2513] [] [] [] [((0,0),(1,0))] [2515,2516,2517,2518] CONDITIONAL_S
Y_MEAS 2516 [(1,0)] HALF_D_PLUS_2 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2517 [(0,0)] HALF_D_PLUS_2 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
DISCARD 2518 [(1,0)] 0 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2519 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2520 [(0,1)] D [] [] [] [] [] [] none
MERGE 2521 [(0,1),(0,0)] D [] [2523,2524,2525,2526] [] [] [((0,0),(0,1))] [] none
DISCARD 2522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2523 [(0,1),(0,0)] D [2521] [] [] [] [((0,0),(0,1))] [2523,2524,2525,2526] CONDITIONAL_S
Y_MEAS 2524 [(0,1)] HALF_D_PLUS_2 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
IDLE 2525 [(0,0)] HALF_D_PLUS_2 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
DISCARD 2526 [(0,1)] 0 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
IDLE 2527 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2528 [(1,0)] D [] [] [] [] [] [] none
MERGE 2529 [(1,0),(0,0)] D [] [2531,2532,2533,2534] [] [] [((0,0),(1,0))] [] none
DISCARD 2530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2531 [(1,0),(0,0)] D [2529] [] [] [] [((0,0),(1,0))] [2531,2532,2533,2534] CONDITIONAL_S
Y_MEAS 2532 [(1,0)] HALF_D_PLUS_2 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2533 [(0,0)] HALF_D_PLUS_2 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
DISCARD 2534 [(1,0)] 0 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2535 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2536 [(0,1)] D [] [] [] [] [] [] none
MERGE 2537 [(0,1),(0,0)] D [] [2539,2540,2541,2542] [] [] [((0,0),(0,1))] [] none
DISCARD 2538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2539 [(0,1),(0,0)] D [2537] [] [] [] [((0,0),(0,1))] [2539,2540,2541,2542] CONDITIONAL_S
Y_MEAS 2540 [(0,1)] HALF_D_PLUS_2 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
IDLE 2541 [(0,0)] HALF_D_PLUS_2 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
DISCARD 2542 [(0,1)] 0 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
IDLE 2543 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2544 [(1,0)] D [] [] [] [] [] [] none
MERGE 2545 [(1,0),(0,0)] D [] [2547,2548,2549,2550] [] [] [((0,0),(1,0))] [] none
DISCARD 2546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2547 [(1,0),(0,0)] D [2545] [] [] [] [((0,0),(1,0))] [2547,2548,2549,2550] CONDITIONAL_S
Y_MEAS 2548 [(1,0)] HALF_D_PLUS_2 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
IDLE 2549 [(0,0)] HALF_D_PLUS_2 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
DISCARD 2550 [(1,0)] 0 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
IDLE 2551 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2552 [(0,1)] D [] [] [] [] [] [] none
MERGE 2553 [(0,1),(0,0)] D [] [2555,2556,2557,2558] [] [] [((0,0),(0,1))] [] none
DISCARD 2554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2555 [(0,1),(0,0)] D [2553] [] [] [] [((0,0),(0,1))] [2555,2556,2557,2558] CONDITIONAL_S
Y_MEAS 2556 [(0,1)] HALF_D_PLUS_2 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
IDLE 2557 [(0,0)] HALF_D_PLUS_2 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
DISCARD 2558 [(0,1)] 0 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
IDLE 2559 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2560 [(1,0)] D [] [] [] [] [] [] none
MERGE 2561 [(1,0),(0,0)] D [] [2563,2564,2565,2566] [] [] [((0,0),(1,0))] [] none
DISCARD 2562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2563 [(1,0),(0,0)] D [2561] [] [] [] [((0,0),(1,0))] [2563,2564,2565,2566] CONDITIONAL_S
Y_MEAS 2564 [(1,0)] HALF_D_PLUS_2 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
IDLE 2565 [(0,0)] HALF_D_PLUS_2 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
DISCARD 2566 [(1,0)] 0 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
IDLE 2567 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2568 [(0,1)] D [] [] [] [] [] [] none
MERGE 2569 [(0,1),(0,0)] D [] [2571,2572,2573,2574] [] [] [((0,0),(0,1))] [] none
DISCARD 2570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2571 [(0,1),(0,0)] D [2569] [] [] [] [((0,0),(0,1))] [2571,2572,2573,2574] CONDITIONAL_S
Y_MEAS 2572 [(0,1)] HALF_D_PLUS_2 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
IDLE 2573 [(0,0)] HALF_D_PLUS_2 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
DISCARD 2574 [(0,1)] 0 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
IDLE 2575 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2576 [(1,0)] D [] [] [] [] [] [] none
MERGE 2577 [(1,0),(0,0)] D [] [2579,2580,2581,2582] [] [] [((0,0),(1,0))] [] none
DISCARD 2578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2579 [(1,0),(0,0)] D [2577] [] [] [] [((0,0),(1,0))] [2579,2580,2581,2582] CONDITIONAL_S
Y_MEAS 2580 [(1,0)] HALF_D_PLUS_2 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
IDLE 2581 [(0,0)] HALF_D_PLUS_2 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
DISCARD 2582 [(1,0)] 0 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
IDLE 2583 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 2584 [(0,1)] D [] [] [] [] [] [] none
MERGE 2585 [(0,1),(0,0)] D [] [2587,2588,2589,2590] [] [] [((0,0),(0,1))] [] none
DISCARD 2586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2587 [(0,1),(0,0)] D [2585] [] [] [] [((0,0),(0,1))] [2587,2588,2589,2590] CONDITIONAL_S
Y_MEAS 2588 [(0,1)] HALF_D_PLUS_2 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
IDLE 2589 [(0,0)] HALF_D_PLUS_2 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
DISCARD 2590 [(0,1)] 0 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
IDLE 2591 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2592 [(1,0)] D [] [] [] [] [] [] none
MERGE 2593 [(1,0),(0,0)] D [] [2595,2596,2597,2598] [] [] [((0,0),(1,0))] [] none
DISCARD 2594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2595 [(1,0),(0,0)] D [2593] [] [] [] [((0,0),(1,0))] [2595,2596,2597,2598] CONDITIONAL_S
Y_MEAS 2596 [(1,0)] HALF_D_PLUS_2 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2597 [(0,0)] HALF_D_PLUS_2 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
DISCARD 2598 [(1,0)] 0 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2599 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2600 [(0,1)] D [] [] [] [] [] [] none
MERGE 2601 [(0,1),(0,0)] D [] [2603,2604,2605,2606] [] [] [((0,0),(0,1))] [] none
DISCARD 2602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2603 [(0,1),(0,0)] D [2601] [] [] [] [((0,0),(0,1))] [2603,2604,2605,2606] CONDITIONAL_S
Y_MEAS 2604 [(0,1)] HALF_D_PLUS_2 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
IDLE 2605 [(0,0)] HALF_D_PLUS_2 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
DISCARD 2606 [(0,1)] 0 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
IDLE 2607 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 2608 [(1,0)] D [] [] [] [] [] [] none
MERGE 2609 [(1,0),(0,0)] D [] [2611,2612,2613,2614] [] [] [((0,0),(1,0))] [] none
DISCARD 2610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2611 [(1,0),(0,0)] D [2609] [] [] [] [((0,0),(1,0))] [2611,2612,2613,2614] CONDITIONAL_S
Y_MEAS 2612 [(1,0)] HALF_D_PLUS_2 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
IDLE 2613 [(0,0)] HALF_D_PLUS_2 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
DISCARD 2614 [(1,0)] 0 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
IDLE 2615 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2616 [(0,1)] D [] [] [] [] [] [] none
MERGE 2617 [(0,1),(0,0)] D [] [2619,2620,2621,2622] [] [] [((0,0),(0,1))] [] none
DISCARD 2618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2619 [(0,1),(0,0)] D [2617] [] [] [] [((0,0),(0,1))] [2619,2620,2621,2622] CONDITIONAL_S
Y_MEAS 2620 [(0,1)] HALF_D_PLUS_2 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
IDLE 2621 [(0,0)] HALF_D_PLUS_2 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
DISCARD 2622 [(0,1)] 0 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
IDLE 2623 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2624 [(1,0)] D [] [] [] [] [] [] none
MERGE 2625 [(1,0),(0,0)] D [] [2627,2628,2629,2630] [] [] [((0,0),(1,0))] [] none
DISCARD 2626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2627 [(1,0),(0,0)] D [2625] [] [] [] [((0,0),(1,0))] [2627,2628,2629,2630] CONDITIONAL_S
Y_MEAS 2628 [(1,0)] HALF_D_PLUS_2 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
IDLE 2629 [(0,0)] HALF_D_PLUS_2 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
DISCARD 2630 [(1,0)] 0 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
IDLE 2631 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2632 [(0,1)] D [] [] [] [] [] [] none
MERGE 2633 [(0,1),(0,0)] D [] [2635,2636,2637,2638] [] [] [((0,0),(0,1))] [] none
DISCARD 2634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2635 [(0,1),(0,0)] D [2633] [] [] [] [((0,0),(0,1))] [2635,2636,2637,2638] CONDITIONAL_S
Y_MEAS 2636 [(0,1)] HALF_D_PLUS_2 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2637 [(0,0)] HALF_D_PLUS_2 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
DISCARD 2638 [(0,1)] 0 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2639 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2640 [(1,0)] D [] [] [] [] [] [] none
MERGE 2641 [(1,0),(0,0)] D [] [2643,2644,2645,2646] [] [] [((0,0),(1,0))] [] none
DISCARD 2642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2643 [(1,0),(0,0)] D [2641] [] [] [] [((0,0),(1,0))] [2643,2644,2645,2646] CONDITIONAL_S
Y_MEAS 2644 [(1,0)] HALF_D_PLUS_2 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
IDLE 2645 [(0,0)] HALF_D_PLUS_2 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
DISCARD 2646 [(1,0)] 0 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
IDLE 2647 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2648 [(0,1)] D [] [] [] [] [] [] none
MERGE 2649 [(0,1),(0,0)] D [] [2651,2652,2653,2654] [] [] [((0,0),(0,1))] [] none
DISCARD 2650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2651 [(0,1),(0,0)] D [2649] [] [] [] [((0,0),(0,1))] [2651,2652,2653,2654] CONDITIONAL_S
Y_MEAS 2652 [(0,1)] HALF_D_PLUS_2 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
IDLE 2653 [(0,0)] HALF_D_PLUS_2 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
DISCARD 2654 [(0,1)] 0 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
IDLE 2655 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2656 [(1,0)] D [] [] [] [] [] [] none
MERGE 2657 [(1,0),(0,0)] D [] [2659,2660,2661,2662] [] [] [((0,0),(1,0))] [] none
DISCARD 2658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2659 [(1,0),(0,0)] D [2657] [] [] [] [((0,0),(1,0))] [2659,2660,2661,2662] CONDITIONAL_S
Y_MEAS 2660 [(1,0)] HALF_D_PLUS_2 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
IDLE 2661 [(0,0)] HALF_D_PLUS_2 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
DISCARD 2662 [(1,0)] 0 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
IDLE 2663 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2664 [(0,1)] D [] [] [] [] [] [] none
MERGE 2665 [(0,1),(0,0)] D [] [2667,2668,2669,2670] [] [] [((0,0),(0,1))] [] none
DISCARD 2666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2667 [(0,1),(0,0)] D [2665] [] [] [] [((0,0),(0,1))] [2667,2668,2669,2670] CONDITIONAL_S
Y_MEAS 2668 [(0,1)] HALF_D_PLUS_2 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
IDLE 2669 [(0,0)] HALF_D_PLUS_2 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
DISCARD 2670 [(0,1)] 0 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
IDLE 2671 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2672 [(1,0)] D [] [] [] [] [] [] none
MERGE 2673 [(1,0),(0,0)] D [] [2675,2676,2677,2678] [] [] [((0,0),(1,0))] [] none
DISCARD 2674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2675 [(1,0),(0,0)] D [2673] [] [] [] [((0,0),(1,0))] [2675,2676,2677,2678] CONDITIONAL_S
Y_MEAS 2676 [(1,0)] HALF_D_PLUS_2 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
IDLE 2677 [(0,0)] HALF_D_PLUS_2 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
DISCARD 2678 [(1,0)] 0 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
IDLE 2679 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2680 [(0,1)] D [] [] [] [] [] [] none
MERGE 2681 [(0,1),(0,0)] D [] [2683,2684,2685,2686] [] [] [((0,0),(0,1))] [] none
DISCARD 2682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2683 [(0,1),(0,0)] D [2681] [] [] [] [((0,0),(0,1))] [2683,2684,2685,2686] CONDITIONAL_S
Y_MEAS 2684 [(0,1)] HALF_D_PLUS_2 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2685 [(0,0)] HALF_D_PLUS_2 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
DISCARD 2686 [(0,1)] 0 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2687 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2688 [(1,0)] D [] [] [] [] [] [] none
MERGE 2689 [(1,0),(0,0)] D [] [2691,2692,2693,2694] [] [] [((0,0),(1,0))] [] none
DISCARD 2690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2691 [(1,0),(0,0)] D [2689] [] [] [] [((0,0),(1,0))] [2691,2692,2693,2694] CONDITIONAL_S
Y_MEAS 2692 [(1,0)] HALF_D_PLUS_2 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
IDLE 2693 [(0,0)] HALF_D_PLUS_2 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
DISCARD 2694 [(1,0)] 0 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
IDLE 2695 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2696 [(0,1)] D [] [] [] [] [] [] none
MERGE 2697 [(0,1),(0,0)] D [] [2699,2700,2701,2702] [] [] [((0,0),(0,1))] [] none
DISCARD 2698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2699 [(0,1),(0,0)] D [2697] [] [] [] [((0,0),(0,1))] [2699,2700,2701,2702] CONDITIONAL_S
Y_MEAS 2700 [(0,1)] HALF_D_PLUS_2 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
IDLE 2701 [(0,0)] HALF_D_PLUS_2 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
DISCARD 2702 [(0,1)] 0 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
IDLE 2703 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 2704 [(1,0)] D [] [] [] [] [] [] none
MERGE 2705 [(1,0),(0,0)] D [] [2707,2708,2709,2710] [] [] [((0,0),(1,0))] [] none
DISCARD 2706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2707 [(1,0),(0,0)] D [2705] [] [] [] [((0,0),(1,0))] [2707,2708,2709,2710] CONDITIONAL_S
Y_MEAS 2708 [(1,0)] HALF_D_PLUS_2 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
IDLE 2709 [(0,0)] HALF_D_PLUS_2 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
DISCARD 2710 [(1,0)] 0 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
IDLE 2711 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2712 [(0,1)] D [] [] [] [] [] [] none
MERGE 2713 [(0,1),(0,0)] D [] [2715,2716,2717,2718] [] [] [((0,0),(0,1))] [] none
DISCARD 2714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2715 [(0,1),(0,0)] D [2713] [] [] [] [((0,0),(0,1))] [2715,2716,2717,2718] CONDITIONAL_S
Y_MEAS 2716 [(0,1)] HALF_D_PLUS_2 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
IDLE 2717 [(0,0)] HALF_D_PLUS_2 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
DISCARD 2718 [(0,1)] 0 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
IDLE 2719 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2720 [(1,0)] D [] [] [] [] [] [] none
MERGE 2721 [(1,0),(0,0)] D [] [2723,2724,2725,2726] [] [] [((0,0),(1,0))] [] none
DISCARD 2722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2723 [(1,0),(0,0)] D [2721] [] [] [] [((0,0),(1,0))] [2723,2724,2725,2726] CONDITIONAL_S
Y_MEAS 2724 [(1,0)] HALF_D_PLUS_2 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
IDLE 2725 [(0,0)] HALF_D_PLUS_2 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
DISCARD 2726 [(1,0)] 0 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
IDLE 2727 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2728 [(0,1)] D [] [] [] [] [] [] none
MERGE 2729 [(0,1),(0,0)] D [] [2731,2732,2733,2734] [] [] [((0,0),(0,1))] [] none
DISCARD 2730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2731 [(0,1),(0,0)] D [2729] [] [] [] [((0,0),(0,1))] [2731,2732,2733,2734] CONDITIONAL_S
Y_MEAS 2732 [(0,1)] HALF_D_PLUS_2 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
IDLE 2733 [(0,0)] HALF_D_PLUS_2 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
DISCARD 2734 [(0,1)] 0 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
IDLE 2735 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2736 [(1,0)] D [] [] [] [] [] [] none
MERGE 2737 [(1,0),(0,0)] D [] [2739,2740,2741,2742] [] [] [((0,0),(1,0))] [] none
DISCARD 2738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2739 [(1,0),(0,0)] D [2737] [] [] [] [((0,0),(1,0))] [2739,2740,2741,2742] CONDITIONAL_S
Y_MEAS 2740 [(1,0)] HALF_D_PLUS_2 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2741 [(0,0)] HALF_D_PLUS_2 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
DISCARD 2742 [(1,0)] 0 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2743 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2744 [(0,1)] D [] [] [] [] [] [] none
MERGE 2745 [(0,1),(0,0)] D [] [2747,2748,2749,2750] [] [] [((0,0),(0,1))] [] none
DISCARD 2746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2747 [(0,1),(0,0)] D [2745] [] [] [] [((0,0),(0,1))] [2747,2748,2749,2750] CONDITIONAL_S
Y_MEAS 2748 [(0,1)] HALF_D_PLUS_2 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
IDLE 2749 [(0,0)] HALF_D_PLUS_2 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
DISCARD 2750 [(0,1)] 0 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
IDLE 2751 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2752 [(1,0)] D [] [] [] [] [] [] none
MERGE 2753 [(1,0),(0,0)] D [] [2755,2756,2757,2758] [] [] [((0,0),(1,0))] [] none
DISCARD 2754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2755 [(1,0),(0,0)] D [2753] [] [] [] [((0,0),(1,0))] [2755,2756,2757,2758] CONDITIONAL_S
Y_MEAS 2756 [(1,0)] HALF_D_PLUS_2 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
IDLE 2757 [(0,0)] HALF_D_PLUS_2 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
DISCARD 2758 [(1,0)] 0 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
IDLE 2759 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2760 [(0,1)] D [] [] [] [] [] [] none
MERGE 2761 [(0,1),(0,0)] D [] [2763,2764,2765,2766] [] [] [((0,0),(0,1))] [] none
DISCARD 2762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2763 [(0,1),(0,0)] D [2761] [] [] [] [((0,0),(0,1))] [2763,2764,2765,2766] CONDITIONAL_S
Y_MEAS 2764 [(0,1)] HALF_D_PLUS_2 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
IDLE 2765 [(0,0)] HALF_D_PLUS_2 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
DISCARD 2766 [(0,1)] 0 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
IDLE 2767 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2768 [(1,0)] D [] [] [] [] [] [] none
MERGE 2769 [(1,0),(0,0)] D [] [2771,2772,2773,2774] [] [] [((0,0),(1,0))] [] none
DISCARD 2770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2771 [(1,0),(0,0)] D [2769] [] [] [] [((0,0),(1,0))] [2771,2772,2773,2774] CONDITIONAL_S
Y_MEAS 2772 [(1,0)] HALF_D_PLUS_2 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
IDLE 2773 [(0,0)] HALF_D_PLUS_2 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
DISCARD 2774 [(1,0)] 0 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
IDLE 2775 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 2776 [(0,1)] D [] [] [] [] [] [] none
MERGE 2777 [(0,1),(0,0)] D [] [2779,2780,2781,2782] [] [] [((0,0),(0,1))] [] none
DISCARD 2778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2779 [(0,1),(0,0)] D [2777] [] [] [] [((0,0),(0,1))] [2779,2780,2781,2782] CONDITIONAL_S
Y_MEAS 2780 [(0,1)] HALF_D_PLUS_2 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
IDLE 2781 [(0,0)] HALF_D_PLUS_2 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
DISCARD 2782 [(0,1)] 0 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
IDLE 2783 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2784 [(1,0)] D [] [] [] [] [] [] none
MERGE 2785 [(1,0),(0,0)] D [] [2787,2788,2789,2790] [] [] [((0,0),(1,0))] [] none
DISCARD 2786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2787 [(1,0),(0,0)] D [2785] [] [] [] [((0,0),(1,0))] [2787,2788,2789,2790] CONDITIONAL_S
Y_MEAS 2788 [(1,0)] HALF_D_PLUS_2 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2789 [(0,0)] HALF_D_PLUS_2 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
DISCARD 2790 [(1,0)] 0 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2791 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2792 [(0,1)] D [] [] [] [] [] [] none
MERGE 2793 [(0,1),(0,0)] D [] [2795,2796,2797,2798] [] [] [((0,0),(0,1))] [] none
DISCARD 2794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2795 [(0,1),(0,0)] D [2793] [] [] [] [((0,0),(0,1))] [2795,2796,2797,2798] CONDITIONAL_S
Y_MEAS 2796 [(0,1)] HALF_D_PLUS_2 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
IDLE 2797 [(0,0)] HALF_D_PLUS_2 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
DISCARD 2798 [(0,1)] 0 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
IDLE 2799 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2800 [(1,0)] D [] [] [] [] [] [] none
MERGE 2801 [(1,0),(0,0)] D [] [2803,2804,2805,2806] [] [] [((0,0),(1,0))] [] none
DISCARD 2802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2803 [(1,0),(0,0)] D [2801] [] [] [] [((0,0),(1,0))] [2803,2804,2805,2806] CONDITIONAL_S
Y_MEAS 2804 [(1,0)] HALF_D_PLUS_2 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
IDLE 2805 [(0,0)] HALF_D_PLUS_2 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
DISCARD 2806 [(1,0)] 0 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
IDLE 2807 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2808 [(0,1)] D [] [] [] [] [] [] none
MERGE 2809 [(0,1),(0,0)] D [] [2811,2812,2813,2814] [] [] [((0,0),(0,1))] [] none
DISCARD 2810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2811 [(0,1),(0,0)] D [2809] [] [] [] [((0,0),(0,1))] [2811,2812,2813,2814] CONDITIONAL_S
Y_MEAS 2812 [(0,1)] HALF_D_PLUS_2 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
IDLE 2813 [(0,0)] HALF_D_PLUS_2 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
DISCARD 2814 [(0,1)] 0 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
IDLE 2815 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2816 [(1,0)] D [] [] [] [] [] [] none
MERGE 2817 [(1,0),(0,0)] D [] [2819,2820,2821,2822] [] [] [((0,0),(1,0))] [] none
DISCARD 2818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2819 [(1,0),(0,0)] D [2817] [] [] [] [((0,0),(1,0))] [2819,2820,2821,2822] CONDITIONAL_S
Y_MEAS 2820 [(1,0)] HALF_D_PLUS_2 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
IDLE 2821 [(0,0)] HALF_D_PLUS_2 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
DISCARD 2822 [(1,0)] 0 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
IDLE 2823 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 2824 [(0,1)] D [] [] [] [] [] [] none
MERGE 2825 [(0,1),(0,0)] D [] [2827,2828,2829,2830] [] [] [((0,0),(0,1))] [] none
DISCARD 2826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2827 [(0,1),(0,0)] D [2825] [] [] [] [((0,0),(0,1))] [2827,2828,2829,2830] CONDITIONAL_S
Y_MEAS 2828 [(0,1)] HALF_D_PLUS_2 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
IDLE 2829 [(0,0)] HALF_D_PLUS_2 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
DISCARD 2830 [(0,1)] 0 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
IDLE 2831 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 2832 [(1,0)] D [] [] [] [] [] [] none
MERGE 2833 [(1,0),(0,0)] D [] [2835,2836,2837,2838] [] [] [((0,0),(1,0))] [] none
DISCARD 2834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2835 [(1,0),(0,0)] D [2833] [] [] [] [((0,0),(1,0))] [2835,2836,2837,2838] CONDITIONAL_S
Y_MEAS 2836 [(1,0)] HALF_D_PLUS_2 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
IDLE 2837 [(0,0)] HALF_D_PLUS_2 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
DISCARD 2838 [(1,0)] 0 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
IDLE 2839 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2840 [(0,1)] D [] [] [] [] [] [] none
MERGE 2841 [(0,1),(0,0)] D [] [2843,2844,2845,2846] [] [] [((0,0),(0,1))] [] none
DISCARD 2842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2843 [(0,1),(0,0)] D [2841] [] [] [] [((0,0),(0,1))] [2843,2844,2845,2846] CONDITIONAL_S
Y_MEAS 2844 [(0,1)] HALF_D_PLUS_2 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
IDLE 2845 [(0,0)] HALF_D_PLUS_2 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
DISCARD 2846 [(0,1)] 0 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
IDLE 2847 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2848 [(1,0)] D [] [] [] [] [] [] none
MERGE 2849 [(1,0),(0,0)] D [] [2851,2852,2853,2854] [] [] [((0,0),(1,0))] [] none
DISCARD 2850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2851 [(1,0),(0,0)] D [2849] [] [] [] [((0,0),(1,0))] [2851,2852,2853,2854] CONDITIONAL_S
Y_MEAS 2852 [(1,0)] HALF_D_PLUS_2 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
IDLE 2853 [(0,0)] HALF_D_PLUS_2 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
DISCARD 2854 [(1,0)] 0 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
IDLE 2855 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 2856 [(0,1)] D [] [] [] [] [] [] none
MERGE 2857 [(0,1),(0,0)] D [] [2859,2860,2861,2862] [] [] [((0,0),(0,1))] [] none
DISCARD 2858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2859 [(0,1),(0,0)] D [2857] [] [] [] [((0,0),(0,1))] [2859,2860,2861,2862] CONDITIONAL_S
Y_MEAS 2860 [(0,1)] HALF_D_PLUS_2 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2861 [(0,0)] HALF_D_PLUS_2 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
DISCARD 2862 [(0,1)] 0 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2863 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2864 [(1,0)] D [] [] [] [] [] [] none
MERGE 2865 [(1,0),(0,0)] D [] [2867,2868,2869,2870] [] [] [((0,0),(1,0))] [] none
DISCARD 2866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2867 [(1,0),(0,0)] D [2865] [] [] [] [((0,0),(1,0))] [2867,2868,2869,2870] CONDITIONAL_S
Y_MEAS 2868 [(1,0)] HALF_D_PLUS_2 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
IDLE 2869 [(0,0)] HALF_D_PLUS_2 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
DISCARD 2870 [(1,0)] 0 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
IDLE 2871 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2872 [(0,1)] D [] [] [] [] [] [] none
MERGE 2873 [(0,1),(0,0)] D [] [2875,2876,2877,2878] [] [] [((0,0),(0,1))] [] none
DISCARD 2874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2875 [(0,1),(0,0)] D [2873] [] [] [] [((0,0),(0,1))] [2875,2876,2877,2878] CONDITIONAL_S
Y_MEAS 2876 [(0,1)] HALF_D_PLUS_2 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
IDLE 2877 [(0,0)] HALF_D_PLUS_2 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
DISCARD 2878 [(0,1)] 0 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
IDLE 2879 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2880 [(1,0)] D [] [] [] [] [] [] none
MERGE 2881 [(1,0),(0,0)] D [] [2883,2884,2885,2886] [] [] [((0,0),(1,0))] [] none
DISCARD 2882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2883 [(1,0),(0,0)] D [2881] [] [] [] [((0,0),(1,0))] [2883,2884,2885,2886] CONDITIONAL_S
Y_MEAS 2884 [(1,0)] HALF_D_PLUS_2 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2885 [(0,0)] HALF_D_PLUS_2 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
DISCARD 2886 [(1,0)] 0 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2887 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2888 [(0,1)] D [] [] [] [] [] [] none
MERGE 2889 [(0,1),(0,0)] D [] [2891,2892,2893,2894] [] [] [((0,0),(0,1))] [] none
DISCARD 2890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2891 [(0,1),(0,0)] D [2889] [] [] [] [((0,0),(0,1))] [2891,2892,2893,2894] CONDITIONAL_S
Y_MEAS 2892 [(0,1)] HALF_D_PLUS_2 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
IDLE 2893 [(0,0)] HALF_D_PLUS_2 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
DISCARD 2894 [(0,1)] 0 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
IDLE 2895 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2896 [(1,0)] D [] [] [] [] [] [] none
MERGE 2897 [(1,0),(0,0)] D [] [2899,2900,2901,2902] [] [] [((0,0),(1,0))] [] none
DISCARD 2898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2899 [(1,0),(0,0)] D [2897] [] [] [] [((0,0),(1,0))] [2899,2900,2901,2902] CONDITIONAL_S
Y_MEAS 2900 [(1,0)] HALF_D_PLUS_2 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
IDLE 2901 [(0,0)] HALF_D_PLUS_2 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
DISCARD 2902 [(1,0)] 0 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
IDLE 2903 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2904 [(0,1)] D [] [] [] [] [] [] none
MERGE 2905 [(0,1),(0,0)] D [] [2907,2908,2909,2910] [] [] [((0,0),(0,1))] [] none
DISCARD 2906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2907 [(0,1),(0,0)] D [2905] [] [] [] [((0,0),(0,1))] [2907,2908,2909,2910] CONDITIONAL_S
Y_MEAS 2908 [(0,1)] HALF_D_PLUS_2 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2909 [(0,0)] HALF_D_PLUS_2 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
DISCARD 2910 [(0,1)] 0 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2911 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2912 [(1,0)] D [] [] [] [] [] [] none
MERGE 2913 [(1,0),(0,0)] D [] [2915,2916,2917,2918] [] [] [((0,0),(1,0))] [] none
DISCARD 2914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2915 [(1,0),(0,0)] D [2913] [] [] [] [((0,0),(1,0))] [2915,2916,2917,2918] CONDITIONAL_S
Y_MEAS 2916 [(1,0)] HALF_D_PLUS_2 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
IDLE 2917 [(0,0)] HALF_D_PLUS_2 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
DISCARD 2918 [(1,0)] 0 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
IDLE 2919 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 2920 [(0,1)] D [] [] [] [] [] [] none
MERGE 2921 [(0,1),(0,0)] D [] [2923,2924,2925,2926] [] [] [((0,0),(0,1))] [] none
DISCARD 2922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2923 [(0,1),(0,0)] D [2921] [] [] [] [((0,0),(0,1))] [2923,2924,2925,2926] CONDITIONAL_S
Y_MEAS 2924 [(0,1)] HALF_D_PLUS_2 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
IDLE 2925 [(0,0)] HALF_D_PLUS_2 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
DISCARD 2926 [(0,1)] 0 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
IDLE 2927 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 2928 [(1,0)] D [] [] [] [] [] [] none
MERGE 2929 [(1,0),(0,0)] D [] [2931,2932,2933,2934] [] [] [((0,0),(1,0))] [] none
DISCARD 2930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2931 [(1,0),(0,0)] D [2929] [] [] [] [((0,0),(1,0))] [2931,2932,2933,2934] CONDITIONAL_S
Y_MEAS 2932 [(1,0)] HALF_D_PLUS_2 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
IDLE 2933 [(0,0)] HALF_D_PLUS_2 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
DISCARD 2934 [(1,0)] 0 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
IDLE 2935 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2936 [(0,1)] D [] [] [] [] [] [] none
MERGE 2937 [(0,1),(0,0)] D [] [2939,2940,2941,2942] [] [] [((0,0),(0,1))] [] none
DISCARD 2938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2939 [(0,1),(0,0)] D [2937] [] [] [] [((0,0),(0,1))] [2939,2940,2941,2942] CONDITIONAL_S
Y_MEAS 2940 [(0,1)] HALF_D_PLUS_2 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
IDLE 2941 [(0,0)] HALF_D_PLUS_2 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
DISCARD 2942 [(0,1)] 0 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
IDLE 2943 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 2944 [(1,0)] D [] [] [] [] [] [] none
MERGE 2945 [(1,0),(0,0)] D [] [2947,2948,2949,2950] [] [] [((0,0),(1,0))] [] none
DISCARD 2946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2947 [(1,0),(0,0)] D [2945] [] [] [] [((0,0),(1,0))] [2947,2948,2949,2950] CONDITIONAL_S
Y_MEAS 2948 [(1,0)] HALF_D_PLUS_2 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
IDLE 2949 [(0,0)] HALF_D_PLUS_2 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
DISCARD 2950 [(1,0)] 0 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
IDLE 2951 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2952 [(0,1)] D [] [] [] [] [] [] none
MERGE 2953 [(0,1),(0,0)] D [] [2955,2956,2957,2958] [] [] [((0,0),(0,1))] [] none
DISCARD 2954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2955 [(0,1),(0,0)] D [2953] [] [] [] [((0,0),(0,1))] [2955,2956,2957,2958] CONDITIONAL_S
Y_MEAS 2956 [(0,1)] HALF_D_PLUS_2 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
IDLE 2957 [(0,0)] HALF_D_PLUS_2 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
DISCARD 2958 [(0,1)] 0 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
IDLE 2959 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2960 [(1,0)] D [] [] [] [] [] [] none
MERGE 2961 [(1,0),(0,0)] D [] [2963,2964,2965,2966] [] [] [((0,0),(1,0))] [] none
DISCARD 2962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2963 [(1,0),(0,0)] D [2961] [] [] [] [((0,0),(1,0))] [2963,2964,2965,2966] CONDITIONAL_S
Y_MEAS 2964 [(1,0)] HALF_D_PLUS_2 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
IDLE 2965 [(0,0)] HALF_D_PLUS_2 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
DISCARD 2966 [(1,0)] 0 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
IDLE 2967 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2968 [(0,1)] D [] [] [] [] [] [] none
MERGE 2969 [(0,1),(0,0)] D [] [2971,2972,2973,2974] [] [] [((0,0),(0,1))] [] none
DISCARD 2970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2971 [(0,1),(0,0)] D [2969] [] [] [] [((0,0),(0,1))] [2971,2972,2973,2974] CONDITIONAL_S
Y_MEAS 2972 [(0,1)] HALF_D_PLUS_2 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
IDLE 2973 [(0,0)] HALF_D_PLUS_2 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
DISCARD 2974 [(0,1)] 0 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
IDLE 2975 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2976 [(1,0)] D [] [] [] [] [] [] none
MERGE 2977 [(1,0),(0,0)] D [] [2979,2980,2981,2982] [] [] [((0,0),(1,0))] [] none
DISCARD 2978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2979 [(1,0),(0,0)] D [2977] [] [] [] [((0,0),(1,0))] [2979,2980,2981,2982] CONDITIONAL_S
Y_MEAS 2980 [(1,0)] HALF_D_PLUS_2 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
IDLE 2981 [(0,0)] HALF_D_PLUS_2 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
DISCARD 2982 [(1,0)] 0 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
IDLE 2983 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2984 [(0,1)] D [] [] [] [] [] [] none
MERGE 2985 [(0,1),(0,0)] D [] [2987,2988,2989,2990] [] [] [((0,0),(0,1))] [] none
DISCARD 2986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2987 [(0,1),(0,0)] D [2985] [] [] [] [((0,0),(0,1))] [2987,2988,2989,2990] CONDITIONAL_S
Y_MEAS 2988 [(0,1)] HALF_D_PLUS_2 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
IDLE 2989 [(0,0)] HALF_D_PLUS_2 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
DISCARD 2990 [(0,1)] 0 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
IDLE 2991 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2992 [(1,0)] D [] [] [] [] [] [] none
MERGE 2993 [(1,0),(0,0)] D [] [2995,2996,2997,2998] [] [] [((0,0),(1,0))] [] none
DISCARD 2994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2995 [(1,0),(0,0)] D [2993] [] [] [] [((0,0),(1,0))] [2995,2996,2997,2998] CONDITIONAL_S
Y_MEAS 2996 [(1,0)] HALF_D_PLUS_2 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
IDLE 2997 [(0,0)] HALF_D_PLUS_2 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
DISCARD 2998 [(1,0)] 0 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
IDLE 2999 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3000 [(0,1)] D [] [] [] [] [] [] none
MERGE 3001 [(0,1),(0,0)] D [] [3003,3004,3005,3006] [] [] [((0,0),(0,1))] [] none
DISCARD 3002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3003 [(0,1),(0,0)] D [3001] [] [] [] [((0,0),(0,1))] [3003,3004,3005,3006] CONDITIONAL_S
Y_MEAS 3004 [(0,1)] HALF_D_PLUS_2 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3005 [(0,0)] HALF_D_PLUS_2 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
DISCARD 3006 [(0,1)] 0 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3007 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 3008 [(1,0)] D [] [] [] [] [] [] none
MERGE 3009 [(1,0),(0,0)] D [] [3011,3012,3013,3014] [] [] [((0,0),(1,0))] [] none
DISCARD 3010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3011 [(1,0),(0,0)] D [3009] [] [] [] [((0,0),(1,0))] [3011,3012,3013,3014] CONDITIONAL_S
Y_MEAS 3012 [(1,0)] HALF_D_PLUS_2 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
IDLE 3013 [(0,0)] HALF_D_PLUS_2 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
DISCARD 3014 [(1,0)] 0 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
IDLE 3015 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3016 [(0,1)] D [] [] [] [] [] [] none
MERGE 3017 [(0,1),(0,0)] D [] [3019,3020,3021,3022] [] [] [((0,0),(0,1))] [] none
DISCARD 3018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3019 [(0,1),(0,0)] D [3017] [] [] [] [((0,0),(0,1))] [3019,3020,3021,3022] CONDITIONAL_S
Y_MEAS 3020 [(0,1)] HALF_D_PLUS_2 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
IDLE 3021 [(0,0)] HALF_D_PLUS_2 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
DISCARD 3022 [(0,1)] 0 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
IDLE 3023 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3024 [(1,0)] D [] [] [] [] [] [] none
MERGE 3025 [(1,0),(0,0)] D [] [3027,3028,3029,3030] [] [] [((0,0),(1,0))] [] none
DISCARD 3026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3027 [(1,0),(0,0)] D [3025] [] [] [] [((0,0),(1,0))] [3027,3028,3029,3030] CONDITIONAL_S
Y_MEAS 3028 [(1,0)] HALF_D_PLUS_2 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
IDLE 3029 [(0,0)] HALF_D_PLUS_2 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
DISCARD 3030 [(1,0)] 0 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
IDLE 3031 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3032 [(0,1)] D [] [] [] [] [] [] none
MERGE 3033 [(0,1),(0,0)] D [] [3035,3036,3037,3038] [] [] [((0,0),(0,1))] [] none
DISCARD 3034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3035 [(0,1),(0,0)] D [3033] [] [] [] [((0,0),(0,1))] [3035,3036,3037,3038] CONDITIONAL_S
Y_MEAS 3036 [(0,1)] HALF_D_PLUS_2 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3037 [(0,0)] HALF_D_PLUS_2 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
DISCARD 3038 [(0,1)] 0 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3039 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 3040 [(1,0)] D [] [] [] [] [] [] none
MERGE 3041 [(1,0),(0,0)] D [] [3043,3044,3045,3046] [] [] [((0,0),(1,0))] [] none
DISCARD 3042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3043 [(1,0),(0,0)] D [3041] [] [] [] [((0,0),(1,0))] [3043,3044,3045,3046] CONDITIONAL_S
Y_MEAS 3044 [(1,0)] HALF_D_PLUS_2 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
IDLE 3045 [(0,0)] HALF_D_PLUS_2 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
DISCARD 3046 [(1,0)] 0 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
IDLE 3047 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3048 [(0,1)] D [] [] [] [] [] [] none
MERGE 3049 [(0,1),(0,0)] D [] [3051,3052,3053,3054] [] [] [((0,0),(0,1))] [] none
DISCARD 3050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3051 [(0,1),(0,0)] D [3049] [] [] [] [((0,0),(0,1))] [3051,3052,3053,3054] CONDITIONAL_S
Y_MEAS 3052 [(0,1)] HALF_D_PLUS_2 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3053 [(0,0)] HALF_D_PLUS_2 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
DISCARD 3054 [(0,1)] 0 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3055 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3056 [(1,0)] D [] [] [] [] [] [] none
MERGE 3057 [(1,0),(0,0)] D [] [3059,3060,3061,3062] [] [] [((0,0),(1,0))] [] none
DISCARD 3058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3059 [(1,0),(0,0)] D [3057] [] [] [] [((0,0),(1,0))] [3059,3060,3061,3062] CONDITIONAL_S
Y_MEAS 3060 [(1,0)] HALF_D_PLUS_2 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
IDLE 3061 [(0,0)] HALF_D_PLUS_2 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
DISCARD 3062 [(1,0)] 0 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
IDLE 3063 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3064 [(0,1)] D [] [] [] [] [] [] none
MERGE 3065 [(0,1),(0,0)] D [] [3067,3068,3069,3070] [] [] [((0,0),(0,1))] [] none
DISCARD 3066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3067 [(0,1),(0,0)] D [3065] [] [] [] [((0,0),(0,1))] [3067,3068,3069,3070] CONDITIONAL_S
Y_MEAS 3068 [(0,1)] HALF_D_PLUS_2 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3069 [(0,0)] HALF_D_PLUS_2 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
DISCARD 3070 [(0,1)] 0 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3071 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3072 [(1,0)] D [] [] [] [] [] [] none
MERGE 3073 [(1,0),(0,0)] D [] [3075,3076,3077,3078] [] [] [((0,0),(1,0))] [] none
DISCARD 3074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3075 [(1,0),(0,0)] D [3073] [] [] [] [((0,0),(1,0))] [3075,3076,3077,3078] CONDITIONAL_S
Y_MEAS 3076 [(1,0)] HALF_D_PLUS_2 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
IDLE 3077 [(0,0)] HALF_D_PLUS_2 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
DISCARD 3078 [(1,0)] 0 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
IDLE 3079 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3080 [(0,1)] D [] [] [] [] [] [] none
MERGE 3081 [(0,1),(0,0)] D [] [3083,3084,3085,3086] [] [] [((0,0),(0,1))] [] none
DISCARD 3082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3083 [(0,1),(0,0)] D [3081] [] [] [] [((0,0),(0,1))] [3083,3084,3085,3086] CONDITIONAL_S
Y_MEAS 3084 [(0,1)] HALF_D_PLUS_2 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
IDLE 3085 [(0,0)] HALF_D_PLUS_2 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
DISCARD 3086 [(0,1)] 0 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
IDLE 3087 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 3088 [(1,0)] D [] [] [] [] [] [] none
MERGE 3089 [(1,0),(0,0)] D [] [3091,3092,3093,3094] [] [] [((0,0),(1,0))] [] none
DISCARD 3090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3091 [(1,0),(0,0)] D [3089] [] [] [] [((0,0),(1,0))] [3091,3092,3093,3094] CONDITIONAL_S
Y_MEAS 3092 [(1,0)] HALF_D_PLUS_2 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
IDLE 3093 [(0,0)] HALF_D_PLUS_2 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
DISCARD 3094 [(1,0)] 0 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
IDLE 3095 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3096 [(0,1)] D [] [] [] [] [] [] none
MERGE 3097 [(0,1),(0,0)] D [] [3099,3100,3101,3102] [] [] [((0,0),(0,1))] [] none
DISCARD 3098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3099 [(0,1),(0,0)] D [3097] [] [] [] [((0,0),(0,1))] [3099,3100,3101,3102] CONDITIONAL_S
Y_MEAS 3100 [(0,1)] HALF_D_PLUS_2 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
IDLE 3101 [(0,0)] HALF_D_PLUS_2 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
DISCARD 3102 [(0,1)] 0 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
IDLE 3103 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3104 [(1,0)] D [] [] [] [] [] [] none
MERGE 3105 [(1,0),(0,0)] D [] [3107,3108,3109,3110] [] [] [((0,0),(1,0))] [] none
DISCARD 3106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3107 [(1,0),(0,0)] D [3105] [] [] [] [((0,0),(1,0))] [3107,3108,3109,3110] CONDITIONAL_S
Y_MEAS 3108 [(1,0)] HALF_D_PLUS_2 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
IDLE 3109 [(0,0)] HALF_D_PLUS_2 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
DISCARD 3110 [(1,0)] 0 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
IDLE 3111 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3112 [(0,1)] D [] [] [] [] [] [] none
MERGE 3113 [(0,1),(0,0)] D [] [3115,3116,3117,3118] [] [] [((0,0),(0,1))] [] none
DISCARD 3114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3115 [(0,1),(0,0)] D [3113] [] [] [] [((0,0),(0,1))] [3115,3116,3117,3118] CONDITIONAL_S
Y_MEAS 3116 [(0,1)] HALF_D_PLUS_2 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
IDLE 3117 [(0,0)] HALF_D_PLUS_2 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
DISCARD 3118 [(0,1)] 0 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
INJECT_T 3119 [(1,0)] D [] [] [] [] [] [] none
MERGE 3120 [(1,0),(0,0)] D [] [3122,3123,3124,3125] [] [] [((0,0),(1,0))] [] none
DISCARD 3121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3122 [(1,0),(0,0)] D [3120] [] [] [] [((0,0),(1,0))] [3122,3123,3124,3125] CONDITIONAL_S
Y_MEAS 3123 [(1,0)] HALF_D_PLUS_2 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
IDLE 3124 [(0,0)] HALF_D_PLUS_2 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
DISCARD 3125 [(1,0)] 0 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
IDLE 3126 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3127 [(0,1)] D [] [] [] [] [] [] none
MERGE 3128 [(0,1),(0,0)] D [] [3130,3131,3132,3133] [] [] [((0,0),(0,1))] [] none
DISCARD 3129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3130 [(0,1),(0,0)] D [3128] [] [] [] [((0,0),(0,1))] [3130,3131,3132,3133] CONDITIONAL_S
Y_MEAS 3131 [(0,1)] HALF_D_PLUS_2 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
IDLE 3132 [(0,0)] HALF_D_PLUS_2 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
DISCARD 3133 [(0,1)] 0 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
IDLE 3134 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3135 [(1,0)] D [] [] [] [] [] [] none
MERGE 3136 [(1,0),(0,0)] D [] [3138,3139,3140,3141] [] [] [((0,0),(1,0))] [] none
DISCARD 3137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3138 [(1,0),(0,0)] D [3136] [] [] [] [((0,0),(1,0))] [3138,3139,3140,3141] CONDITIONAL_S
Y_MEAS 3139 [(1,0)] HALF_D_PLUS_2 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
IDLE 3140 [(0,0)] HALF_D_PLUS_2 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
DISCARD 3141 [(1,0)] 0 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
IDLE 3142 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3143 [(0,1)] D [] [] [] [] [] [] none
MERGE 3144 [(0,1),(0,0)] D [] [3146,3147,3148,3149] [] [] [((0,0),(0,1))] [] none
DISCARD 3145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3146 [(0,1),(0,0)] D [3144] [] [] [] [((0,0),(0,1))] [3146,3147,3148,3149] CONDITIONAL_S
Y_MEAS 3147 [(0,1)] HALF_D_PLUS_2 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
IDLE 3148 [(0,0)] HALF_D_PLUS_2 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
DISCARD 3149 [(0,1)] 0 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
IDLE 3150 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3151 [(1,0)] D [] [] [] [] [] [] none
MERGE 3152 [(1,0),(0,0)] D [] [3154,3155,3156,3157] [] [] [((0,0),(1,0))] [] none
DISCARD 3153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3154 [(1,0),(0,0)] D [3152] [] [] [] [((0,0),(1,0))] [3154,3155,3156,3157] CONDITIONAL_S
Y_MEAS 3155 [(1,0)] HALF_D_PLUS_2 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
IDLE 3156 [(0,0)] HALF_D_PLUS_2 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
DISCARD 3157 [(1,0)] 0 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
IDLE 3158 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3159 [(0,1)] D [] [] [] [] [] [] none
MERGE 3160 [(0,1),(0,0)] D [] [3162,3163,3164,3165] [] [] [((0,0),(0,1))] [] none
DISCARD 3161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3162 [(0,1),(0,0)] D [3160] [] [] [] [((0,0),(0,1))] [3162,3163,3164,3165] CONDITIONAL_S
Y_MEAS 3163 [(0,1)] HALF_D_PLUS_2 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
IDLE 3164 [(0,0)] HALF_D_PLUS_2 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
DISCARD 3165 [(0,1)] 0 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
IDLE 3166 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3167 [(1,0)] D [] [] [] [] [] [] none
MERGE 3168 [(1,0),(0,0)] D [] [3170,3171,3172,3173] [] [] [((0,0),(1,0))] [] none
DISCARD 3169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3170 [(1,0),(0,0)] D [3168] [] [] [] [((0,0),(1,0))] [3170,3171,3172,3173] CONDITIONAL_S
Y_MEAS 3171 [(1,0)] HALF_D_PLUS_2 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
IDLE 3172 [(0,0)] HALF_D_PLUS_2 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
DISCARD 3173 [(1,0)] 0 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
IDLE 3174 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 3175 [(0,1)] D [] [] [] [] [] [] none
MERGE 3176 [(0,1),(0,0)] D [] [3178,3179,3180,3181] [] [] [((0,0),(0,1))] [] none
DISCARD 3177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3178 [(0,1),(0,0)] D [3176] [] [] [] [((0,0),(0,1))] [3178,3179,3180,3181] CONDITIONAL_S
Y_MEAS 3179 [(0,1)] HALF_D_PLUS_2 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
IDLE 3180 [(0,0)] HALF_D_PLUS_2 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
DISCARD 3181 [(0,1)] 0 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
IDLE 3182 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3183 [(1,0)] D [] [] [] [] [] [] none
MERGE 3184 [(1,0),(0,0)] D [] [3186,3187,3188,3189] [] [] [((0,0),(1,0))] [] none
DISCARD 3185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3186 [(1,0),(0,0)] D [3184] [] [] [] [((0,0),(1,0))] [3186,3187,3188,3189] CONDITIONAL_S
Y_MEAS 3187 [(1,0)] HALF_D_PLUS_2 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
IDLE 3188 [(0,0)] HALF_D_PLUS_2 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
DISCARD 3189 [(1,0)] 0 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
IDLE 3190 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3191 [(0,1)] D [] [] [] [] [] [] none
MERGE 3192 [(0,1),(0,0)] D [] [3194,3195,3196,3197] [] [] [((0,0),(0,1))] [] none
DISCARD 3193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3194 [(0,1),(0,0)] D [3192] [] [] [] [((0,0),(0,1))] [3194,3195,3196,3197] CONDITIONAL_S
Y_MEAS 3195 [(0,1)] HALF_D_PLUS_2 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
IDLE 3196 [(0,0)] HALF_D_PLUS_2 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
DISCARD 3197 [(0,1)] 0 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
INJECT_T 3198 [(1,0)] D [] [] [] [] [] [] none
MERGE 3199 [(1,0),(0,0)] D [] [3201,3202,3203,3204] [] [] [((0,0),(1,0))] [] none
DISCARD 3200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3201 [(1,0),(0,0)] D [3199] [] [] [] [((0,0),(1,0))] [3201,3202,3203,3204] CONDITIONAL_S
Y_MEAS 3202 [(1,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3203 [(0,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
DISCARD 3204 [(1,0)] 0 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3205 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 3206 [(0,1)] D [] [] [] [] [] [] none
MERGE 3207 [(0,1),(0,0)] D [] [3209,3210,3211,3212] [] [] [((0,0),(0,1))] [] none
DISCARD 3208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3209 [(0,1),(0,0)] D [3207] [] [] [] [((0,0),(0,1))] [3209,3210,3211,3212] CONDITIONAL_S
Y_MEAS 3210 [(0,1)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3211 [(0,0)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
DISCARD 3212 [(0,1)] 0 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3213 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3214 [(1,0)] D [] [] [] [] [] [] none
MERGE 3215 [(1,0),(0,0)] D [] [3217,3218,3219,3220] [] [] [((0,0),(1,0))] [] none
DISCARD 3216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3217 [(1,0),(0,0)] D [3215] [] [] [] [((0,0),(1,0))] [3217,3218,3219,3220] CONDITIONAL_S
Y_MEAS 3218 [(1,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3219 [(0,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
DISCARD 3220 [(1,0)] 0 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3221 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3222 [(0,1)] D [] [] [] [] [] [] none
MERGE 3223 [(0,1),(0,0)] D [] [3225,3226,3227,3228] [] [] [((0,0),(0,1))] [] none
DISCARD 3224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3225 [(0,1),(0,0)] D [3223] [] [] [] [((0,0),(0,1))] [3225,3226,3227,3228] CONDITIONAL_S
Y_MEAS 3226 [(0,1)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3227 [(0,0)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
DISCARD 3228 [(0,1)] 0 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3229 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3230 [(1,0)] D [] [] [] [] [] [] none
MERGE 3231 [(1,0),(0,0)] D [] [3233,3234,3235,3236] [] [] [((0,0),(1,0))] [] none
DISCARD 3232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3233 [(1,0),(0,0)] D [3231] [] [] [] [((0,0),(1,0))] [3233,3234,3235,3236] CONDITIONAL_S
Y_MEAS 3234 [(1,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3235 [(0,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
DISCARD 3236 [(1,0)] 0 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3237 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3238 [(0,1)] D [] [] [] [] [] [] none
MERGE 3239 [(0,1),(0,0)] D [] [3241,3242,3243,3244] [] [] [((0,0),(0,1))] [] none
DISCARD 3240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3241 [(0,1),(0,0)] D [3239] [] [] [] [((0,0),(0,1))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(0,1)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(0,0)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(0,1)] 0 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3245 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3246 [(1,0)] D [] [] [] [] [] [] none
MERGE 3247 [(1,0),(0,0)] D [] [3249,3250,3251,3252] [] [] [((0,0),(1,0))] [] none
DISCARD 3248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3249 [(1,0),(0,0)] D [3247] [] [] [] [((0,0),(1,0))] [3249,3250,3251,3252] CONDITIONAL_S
Y_MEAS 3250 [(1,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3251 [(0,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
DISCARD 3252 [(1,0)] 0 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3253 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3254 [(0,1)] D [] [] [] [] [] [] none
MERGE 3255 [(0,1),(0,0)] D [] [3257,3258,3259,3260] [] [] [((0,0),(0,1))] [] none
DISCARD 3256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3257 [(0,1),(0,0)] D [3255] [] [] [] [((0,0),(0,1))] [3257,3258,3259,3260] CONDITIONAL_S
Y_MEAS 3258 [(0,1)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3259 [(0,0)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
DISCARD 3260 [(0,1)] 0 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3261 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3262 [(1,0)] D [] [] [] [] [] [] none
MERGE 3263 [(1,0),(0,0)] D [] [3265,3266,3267,3268] [] [] [((0,0),(1,0))] [] none
DISCARD 3264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3265 [(1,0),(0,0)] D [3263] [] [] [] [((0,0),(1,0))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(1,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(0,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(1,0)] 0 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3269 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 3270 [(0,1)] D [] [] [] [] [] [] none
MERGE 3271 [(0,1),(0,0)] D [] [3273,3274,3275,3276] [] [] [((0,0),(0,1))] [] none
DISCARD 3272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3273 [(0,1),(0,0)] D [3271] [] [] [] [((0,0),(0,1))] [3273,3274,3275,3276] CONDITIONAL_S
Y_MEAS 3274 [(0,1)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3275 [(0,0)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
DISCARD 3276 [(0,1)] 0 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3277 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3278 [(1,0)] D [] [] [] [] [] [] none
MERGE 3279 [(1,0),(0,0)] D [] [3281,3282,3283,3284] [] [] [((0,0),(1,0))] [] none
DISCARD 3280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3281 [(1,0),(0,0)] D [3279] [] [] [] [((0,0),(1,0))] [3281,3282,3283,3284] CONDITIONAL_S
Y_MEAS 3282 [(1,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3283 [(0,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
DISCARD 3284 [(1,0)] 0 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3285 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3286 [(0,1)] D [] [] [] [] [] [] none
MERGE 3287 [(0,1),(0,0)] D [] [3289,3290,3291,3292] [] [] [((0,0),(0,1))] [] none
DISCARD 3288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3289 [(0,1),(0,0)] D [3287] [] [] [] [((0,0),(0,1))] [3289,3290,3291,3292] CONDITIONAL_S
Y_MEAS 3290 [(0,1)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3291 [(0,0)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
DISCARD 3292 [(0,1)] 0 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3293 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3294 [(1,0)] D [] [] [] [] [] [] none
MERGE 3295 [(1,0),(0,0)] D [] [3297,3298,3299,3300] [] [] [((0,0),(1,0))] [] none
DISCARD 3296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3297 [(1,0),(0,0)] D [3295] [] [] [] [((0,0),(1,0))] [3297,3298,3299,3300] CONDITIONAL_S
Y_MEAS 3298 [(1,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3299 [(0,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
DISCARD 3300 [(1,0)] 0 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3301 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3302 [(0,1)] D [] [] [] [] [] [] none
MERGE 3303 [(0,1),(0,0)] D [] [3305,3306,3307,3308] [] [] [((0,0),(0,1))] [] none
DISCARD 3304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3305 [(0,1),(0,0)] D [3303] [] [] [] [((0,0),(0,1))] [3305,3306,3307,3308] CONDITIONAL_S
Y_MEAS 3306 [(0,1)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3307 [(0,0)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
DISCARD 3308 [(0,1)] 0 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3309 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3310 [(1,0)] D [] [] [] [] [] [] none
MERGE 3311 [(1,0),(0,0)] D [] [3313,3314,3315,3316] [] [] [((0,0),(1,0))] [] none
DISCARD 3312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3313 [(1,0),(0,0)] D [3311] [] [] [] [((0,0),(1,0))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(1,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(0,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(1,0)] 0 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3317 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3318 [(0,1)] D [] [] [] [] [] [] none
MERGE 3319 [(0,1),(0,0)] D [] [3321,3322,3323,3324] [] [] [((0,0),(0,1))] [] none
DISCARD 3320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3321 [(0,1),(0,0)] D [3319] [] [] [] [((0,0),(0,1))] [3321,3322,3323,3324] CONDITIONAL_S
Y_MEAS 3322 [(0,1)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3323 [(0,0)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
DISCARD 3324 [(0,1)] 0 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3325 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3326 [(1,0)] D [] [] [] [] [] [] none
MERGE 3327 [(1,0),(0,0)] D [] [3329,3330,3331,3332] [] [] [((0,0),(1,0))] [] none
DISCARD 3328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3329 [(1,0),(0,0)] D [3327] [] [] [] [((0,0),(1,0))] [3329,3330,3331,3332] CONDITIONAL_S
Y_MEAS 3330 [(1,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3331 [(0,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
DISCARD 3332 [(1,0)] 0 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3333 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3334 [(0,1)] D [] [] [] [] [] [] none
MERGE 3335 [(0,1),(0,0)] D [] [3337,3338,3339,3340] [] [] [((0,0),(0,1))] [] none
DISCARD 3336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3337 [(0,1),(0,0)] D [3335] [] [] [] [((0,0),(0,1))] [3337,3338,3339,3340] CONDITIONAL_S
Y_MEAS 3338 [(0,1)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3339 [(0,0)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
DISCARD 3340 [(0,1)] 0 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3341 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3342 [(1,0)] D [] [] [] [] [] [] none
MERGE 3343 [(1,0),(0,0)] D [] [3345,3346,3347,3348] [] [] [((0,0),(1,0))] [] none
DISCARD 3344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3345 [(1,0),(0,0)] D [3343] [] [] [] [((0,0),(1,0))] [3345,3346,3347,3348] CONDITIONAL_S
Y_MEAS 3346 [(1,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3347 [(0,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
DISCARD 3348 [(1,0)] 0 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3349 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 3350 [(0,1)] D [] [] [] [] [] [] none
MERGE 3351 [(0,1),(0,0)] D [] [3353,3354,3355,3356] [] [] [((0,0),(0,1))] [] none
DISCARD 3352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3353 [(0,1),(0,0)] D [3351] [] [] [] [((0,0),(0,1))] [3353,3354,3355,3356] CONDITIONAL_S
Y_MEAS 3354 [(0,1)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3355 [(0,0)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
DISCARD 3356 [(0,1)] 0 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3357 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 3358 [(1,0)] D [] [] [] [] [] [] none
MERGE 3359 [(1,0),(0,0)] D [] [3361,3362,3363,3364] [] [] [((0,0),(1,0))] [] none
DISCARD 3360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3361 [(1,0),(0,0)] D [3359] [] [] [] [((0,0),(1,0))] [3361,3362,3363,3364] CONDITIONAL_S
Y_MEAS 3362 [(1,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3363 [(0,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
DISCARD 3364 [(1,0)] 0 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3365 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3366 [(0,1)] D [] [] [] [] [] [] none
MERGE 3367 [(0,1),(0,0)] D [] [3369,3370,3371,3372] [] [] [((0,0),(0,1))] [] none
DISCARD 3368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3369 [(0,1),(0,0)] D [3367] [] [] [] [((0,0),(0,1))] [3369,3370,3371,3372] CONDITIONAL_S
Y_MEAS 3370 [(0,1)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3371 [(0,0)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
DISCARD 3372 [(0,1)] 0 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3373 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 3374 [(1,0)] D [] [] [] [] [] [] none
MERGE 3375 [(1,0),(0,0)] D [] [3377,3378,3379,3380] [] [] [((0,0),(1,0))] [] none
DISCARD 3376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3377 [(1,0),(0,0)] D [3375] [] [] [] [((0,0),(1,0))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(1,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(0,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(1,0)] 0 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3381 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 3382 [(0,1)] D [] [] [] [] [] [] none
MERGE 3383 [(0,1),(0,0)] D [] [3385,3386,3387,3388] [] [] [((0,0),(0,1))] [] none
DISCARD 3384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3385 [(0,1),(0,0)] D [3383] [] [] [] [((0,0),(0,1))] [3385,3386,3387,3388] CONDITIONAL_S
Y_MEAS 3386 [(0,1)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3387 [(0,0)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
DISCARD 3388 [(0,1)] 0 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3389 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3390 [(1,0)] D [] [] [] [] [] [] none
MERGE 3391 [(1,0),(0,0)] D [] [3393,3394,3395,3396] [] [] [((0,0),(1,0))] [] none
DISCARD 3392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3393 [(1,0),(0,0)] D [3391] [] [] [] [((0,0),(1,0))] [3393,3394,3395,3396] CONDITIONAL_S
Y_MEAS 3394 [(1,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3395 [(0,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
DISCARD 3396 [(1,0)] 0 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3397 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3398 [(0,1)] D [] [] [] [] [] [] none
MERGE 3399 [(0,1),(0,0)] D [] [3401,3402,3403,3404] [] [] [((0,0),(0,1))] [] none
DISCARD 3400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3401 [(0,1),(0,0)] D [3399] [] [] [] [((0,0),(0,1))] [3401,3402,3403,3404] CONDITIONAL_S
Y_MEAS 3402 [(0,1)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3403 [(0,0)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
DISCARD 3404 [(0,1)] 0 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3405 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3406 [(1,0)] D [] [] [] [] [] [] none
MERGE 3407 [(1,0),(0,0)] D [] [3409,3410,3411,3412] [] [] [((0,0),(1,0))] [] none
DISCARD 3408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3409 [(1,0),(0,0)] D [3407] [] [] [] [((0,0),(1,0))] [3409,3410,3411,3412] CONDITIONAL_S
Y_MEAS 3410 [(1,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3411 [(0,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
DISCARD 3412 [(1,0)] 0 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3413 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3414 [(0,1)] D [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [] [3417,3418,3419,3420] [] [] [((0,0),(0,1))] [] none
DISCARD 3416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3417 [(0,1),(0,0)] D [3415] [] [] [] [((0,0),(0,1))] [3417,3418,3419,3420] CONDITIONAL_S
Y_MEAS 3418 [(0,1)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3419 [(0,0)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
DISCARD 3420 [(0,1)] 0 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3421 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3422 [(1,0)] D [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [] [3425,3426,3427,3428] [] [] [((0,0),(1,0))] [] none
DISCARD 3424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3425 [(1,0),(0,0)] D [3423] [] [] [] [((0,0),(1,0))] [3425,3426,3427,3428] CONDITIONAL_S
Y_MEAS 3426 [(1,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3427 [(0,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
DISCARD 3428 [(1,0)] 0 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3429 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 3430 [(0,1)] D [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [] [3433,3434,3435,3436] [] [] [((0,0),(0,1))] [] none
DISCARD 3432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3433 [(0,1),(0,0)] D [3431] [] [] [] [((0,0),(0,1))] [3433,3434,3435,3436] CONDITIONAL_S
Y_MEAS 3434 [(0,1)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3435 [(0,0)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
DISCARD 3436 [(0,1)] 0 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3437 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3438 [(1,0)] D [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [] [3441,3442,3443,3444] [] [] [((0,0),(1,0))] [] none
DISCARD 3440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3441 [(1,0),(0,0)] D [3439] [] [] [] [((0,0),(1,0))] [3441,3442,3443,3444] CONDITIONAL_S
Y_MEAS 3442 [(1,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3443 [(0,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
DISCARD 3444 [(1,0)] 0 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3445 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3446 [(0,1)] D [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [] [3449,3450,3451,3452] [] [] [((0,0),(0,1))] [] none
DISCARD 3448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3449 [(0,1),(0,0)] D [3447] [] [] [] [((0,0),(0,1))] [3449,3450,3451,3452] CONDITIONAL_S
Y_MEAS 3450 [(0,1)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3451 [(0,0)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
DISCARD 3452 [(0,1)] 0 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3453 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3454 [(1,0)] D [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [] [3457,3458,3459,3460] [] [] [((0,0),(1,0))] [] none
DISCARD 3456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3457 [(1,0),(0,0)] D [3455] [] [] [] [((0,0),(1,0))] [3457,3458,3459,3460] CONDITIONAL_S
Y_MEAS 3458 [(1,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3459 [(0,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
DISCARD 3460 [(1,0)] 0 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3461 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3462 [(0,1)] D [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [] [3465,3466,3467,3468] [] [] [((0,0),(0,1))] [] none
DISCARD 3464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3465 [(0,1),(0,0)] D [3463] [] [] [] [((0,0),(0,1))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(0,1)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(0,0)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(0,1)] 0 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3469 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3470 [(1,0)] D [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [] [3473,3474,3475,3476] [] [] [((0,0),(1,0))] [] none
DISCARD 3472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3473 [(1,0),(0,0)] D [3471] [] [] [] [((0,0),(1,0))] [3473,3474,3475,3476] CONDITIONAL_S
Y_MEAS 3474 [(1,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3475 [(0,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
DISCARD 3476 [(1,0)] 0 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3477 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3478 [(0,1)] D [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [] [3481,3482,3483,3484] [] [] [((0,0),(0,1))] [] none
DISCARD 3480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3481 [(0,1),(0,0)] D [3479] [] [] [] [((0,0),(0,1))] [3481,3482,3483,3484] CONDITIONAL_S
Y_MEAS 3482 [(0,1)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3483 [(0,0)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
DISCARD 3484 [(0,1)] 0 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3485 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3486 [(1,0)] D [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [] [3489,3490,3491,3492] [] [] [((0,0),(1,0))] [] none
DISCARD 3488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3489 [(1,0),(0,0)] D [3487] [] [] [] [((0,0),(1,0))] [3489,3490,3491,3492] CONDITIONAL_S
Y_MEAS 3490 [(1,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3491 [(0,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
DISCARD 3492 [(1,0)] 0 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3493 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 3494 [(0,1)] D [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [] [3497,3498,3499,3500] [] [] [((0,0),(0,1))] [] none
DISCARD 3496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3497 [(0,1),(0,0)] D [3495] [] [] [] [((0,0),(0,1))] [3497,3498,3499,3500] CONDITIONAL_S
Y_MEAS 3498 [(0,1)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3499 [(0,0)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
DISCARD 3500 [(0,1)] 0 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3501 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3502 [(1,0)] D [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [] [3505,3506,3507,3508] [] [] [((0,0),(1,0))] [] none
DISCARD 3504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3505 [(1,0),(0,0)] D [3503] [] [] [] [((0,0),(1,0))] [3505,3506,3507,3508] CONDITIONAL_S
Y_MEAS 3506 [(1,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3507 [(0,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
DISCARD 3508 [(1,0)] 0 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3509 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3510 [(0,1)] D [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [] [3513,3514,3515,3516] [] [] [((0,0),(0,1))] [] none
DISCARD 3512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3513 [(0,1),(0,0)] D [3511] [] [] [] [((0,0),(0,1))] [3513,3514,3515,3516] CONDITIONAL_S
Y_MEAS 3514 [(0,1)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3515 [(0,0)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
DISCARD 3516 [(0,1)] 0 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3517 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3518 [(1,0)] D [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [] [3521,3522,3523,3524] [] [] [((0,0),(1,0))] [] none
DISCARD 3520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3521 [(1,0),(0,0)] D [3519] [] [] [] [((0,0),(1,0))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(1,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(0,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(1,0)] 0 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3525 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3526 [(0,1)] D [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [] [3529,3530,3531,3532] [] [] [((0,0),(0,1))] [] none
DISCARD 3528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3529 [(0,1),(0,0)] D [3527] [] [] [] [((0,0),(0,1))] [3529,3530,3531,3532] CONDITIONAL_S
Y_MEAS 3530 [(0,1)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3531 [(0,0)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
DISCARD 3532 [(0,1)] 0 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3533 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3534 [(1,0)] D [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [] [3537,3538,3539,3540] [] [] [((0,0),(1,0))] [] none
DISCARD 3536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3537 [(1,0),(0,0)] D [3535] [] [] [] [((0,0),(1,0))] [3537,3538,3539,3540] CONDITIONAL_S
Y_MEAS 3538 [(1,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3539 [(0,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
DISCARD 3540 [(1,0)] 0 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3541 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3542 [(0,1)] D [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [] [3545,3546,3547,3548] [] [] [((0,0),(0,1))] [] none
DISCARD 3544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3545 [(0,1),(0,0)] D [3543] [] [] [] [((0,0),(0,1))] [3545,3546,3547,3548] CONDITIONAL_S
Y_MEAS 3546 [(0,1)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3547 [(0,0)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
DISCARD 3548 [(0,1)] 0 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3549 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3550 [(1,0)] D [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [] [3553,3554,3555,3556] [] [] [((0,0),(1,0))] [] none
DISCARD 3552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3553 [(1,0),(0,0)] D [3551] [] [] [] [((0,0),(1,0))] [3553,3554,3555,3556] CONDITIONAL_S
Y_MEAS 3554 [(1,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3555 [(0,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
DISCARD 3556 [(1,0)] 0 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3557 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3558 [(0,1)] D [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [] [3561,3562,3563,3564] [] [] [((0,0),(0,1))] [] none
DISCARD 3560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3561 [(0,1),(0,0)] D [3559] [] [] [] [((0,0),(0,1))] [3561,3562,3563,3564] CONDITIONAL_S
Y_MEAS 3562 [(0,1)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3563 [(0,0)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
DISCARD 3564 [(0,1)] 0 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3565 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3566 [(1,0)] D [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [] [3569,3570,3571,3572] [] [] [((0,0),(1,0))] [] none
DISCARD 3568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3569 [(1,0),(0,0)] D [3567] [] [] [] [((0,0),(1,0))] [3569,3570,3571,3572] CONDITIONAL_S
Y_MEAS 3570 [(1,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3571 [(0,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
DISCARD 3572 [(1,0)] 0 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3573 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 3574 [(0,1)] D [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [] [3577,3578,3579,3580] [] [] [((0,0),(0,1))] [] none
DISCARD 3576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3577 [(0,1),(0,0)] D [3575] [] [] [] [((0,0),(0,1))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(0,1)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(0,0)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(0,1)] 0 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3581 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3582 [(1,0)] D [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [] [3585,3586,3587,3588] [] [] [((0,0),(1,0))] [] none
DISCARD 3584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3585 [(1,0),(0,0)] D [3583] [] [] [] [((0,0),(1,0))] [3585,3586,3587,3588] CONDITIONAL_S
Y_MEAS 3586 [(1,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3587 [(0,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
DISCARD 3588 [(1,0)] 0 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3589 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 3590 [(0,1)] D [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [] [3593,3594,3595,3596] [] [] [((0,0),(0,1))] [] none
DISCARD 3592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3593 [(0,1),(0,0)] D [3591] [] [] [] [((0,0),(0,1))] [3593,3594,3595,3596] CONDITIONAL_S
Y_MEAS 3594 [(0,1)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3595 [(0,0)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
DISCARD 3596 [(0,1)] 0 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3597 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3598 [(1,0)] D [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [] [3601,3602,3603,3604] [] [] [((0,0),(1,0))] [] none
DISCARD 3600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3601 [(1,0),(0,0)] D [3599] [] [] [] [((0,0),(1,0))] [3601,3602,3603,3604] CONDITIONAL_S
Y_MEAS 3602 [(1,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3603 [(0,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
DISCARD 3604 [(1,0)] 0 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3605 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3606 [(0,1)] D [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [] [3609,3610,3611,3612] [] [] [((0,0),(0,1))] [] none
DISCARD 3608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3609 [(0,1),(0,0)] D [3607] [] [] [] [((0,0),(0,1))] [3609,3610,3611,3612] CONDITIONAL_S
Y_MEAS 3610 [(0,1)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3611 [(0,0)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
DISCARD 3612 [(0,1)] 0 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3613 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3614 [(1,0)] D [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [] [3617,3618,3619,3620] [] [] [((0,0),(1,0))] [] none
DISCARD 3616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3617 [(1,0),(0,0)] D [3615] [] [] [] [((0,0),(1,0))] [3617,3618,3619,3620] CONDITIONAL_S
Y_MEAS 3618 [(1,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3619 [(0,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
DISCARD 3620 [(1,0)] 0 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3621 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 3622 [(0,1)] D [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [] [3625,3626,3627,3628] [] [] [((0,0),(0,1))] [] none
DISCARD 3624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3625 [(0,1),(0,0)] D [3623] [] [] [] [((0,0),(0,1))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(0,1)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(0,0)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(0,1)] 0 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3629 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3630 [(1,0)] D [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [] [3633,3634,3635,3636] [] [] [((0,0),(1,0))] [] none
DISCARD 3632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3633 [(1,0),(0,0)] D [3631] [] [] [] [((0,0),(1,0))] [3633,3634,3635,3636] CONDITIONAL_S
Y_MEAS 3634 [(1,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3635 [(0,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
DISCARD 3636 [(1,0)] 0 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3637 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 3638 [(0,1)] D [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [] [3641,3642,3643,3644] [] [] [((0,0),(0,1))] [] none
DISCARD 3640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3641 [(0,1),(0,0)] D [3639] [] [] [] [((0,0),(0,1))] [3641,3642,3643,3644] CONDITIONAL_S
Y_MEAS 3642 [(0,1)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3643 [(0,0)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
DISCARD 3644 [(0,1)] 0 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3645 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3646 [(1,0)] D [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [] [3649,3650,3651,3652] [] [] [((0,0),(1,0))] [] none
DISCARD 3648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3649 [(1,0),(0,0)] D [3647] [] [] [] [((0,0),(1,0))] [3649,3650,3651,3652] CONDITIONAL_S
Y_MEAS 3650 [(1,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3651 [(0,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
DISCARD 3652 [(1,0)] 0 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3653 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3654 [(0,1)] D [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [] [3657,3658,3659,3660] [] [] [((0,0),(0,1))] [] none
DISCARD 3656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3657 [(0,1),(0,0)] D [3655] [] [] [] [((0,0),(0,1))] [3657,3658,3659,3660] CONDITIONAL_S
Y_MEAS 3658 [(0,1)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3659 [(0,0)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
DISCARD 3660 [(0,1)] 0 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3661 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3662 [(1,0)] D [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [] [3665,3666,3667,3668] [] [] [((0,0),(1,0))] [] none
DISCARD 3664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3665 [(1,0),(0,0)] D [3663] [] [] [] [((0,0),(1,0))] [3665,3666,3667,3668] CONDITIONAL_S
Y_MEAS 3666 [(1,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3667 [(0,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
DISCARD 3668 [(1,0)] 0 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3669 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 3670 [(0,1)] D [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [] [3673,3674,3675,3676] [] [] [((0,0),(0,1))] [] none
DISCARD 3672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3673 [(0,1),(0,0)] D [3671] [] [] [] [((0,0),(0,1))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(0,1)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(0,0)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(0,1)] 0 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3677 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3678 [(1,0)] D [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [] [3681,3682,3683,3684] [] [] [((0,0),(1,0))] [] none
DISCARD 3680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3681 [(1,0),(0,0)] D [3679] [] [] [] [((0,0),(1,0))] [3681,3682,3683,3684] CONDITIONAL_S
Y_MEAS 3682 [(1,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3683 [(0,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
DISCARD 3684 [(1,0)] 0 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3685 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3686 [(0,1)] D [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [] [3689,3690,3691,3692] [] [] [((0,0),(0,1))] [] none
DISCARD 3688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3689 [(0,1),(0,0)] D [3687] [] [] [] [((0,0),(0,1))] [3689,3690,3691,3692] CONDITIONAL_S
Y_MEAS 3690 [(0,1)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3691 [(0,0)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
DISCARD 3692 [(0,1)] 0 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3693 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3694 [(1,0)] D [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [] [3697,3698,3699,3700] [] [] [((0,0),(1,0))] [] none
DISCARD 3696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3697 [(1,0),(0,0)] D [3695] [] [] [] [((0,0),(1,0))] [3697,3698,3699,3700] CONDITIONAL_S
Y_MEAS 3698 [(1,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3699 [(0,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
DISCARD 3700 [(1,0)] 0 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3701 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 3702 [(0,1)] D [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [] [3705,3706,3707,3708] [] [] [((0,0),(0,1))] [] none
DISCARD 3704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3705 [(0,1),(0,0)] D [3703] [] [] [] [((0,0),(0,1))] [3705,3706,3707,3708] CONDITIONAL_S
Y_MEAS 3706 [(0,1)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3707 [(0,0)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
DISCARD 3708 [(0,1)] 0 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3709 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3710 [(1,0)] D [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [] [3713,3714,3715,3716] [] [] [((0,0),(1,0))] [] none
DISCARD 3712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3713 [(1,0),(0,0)] D [3711] [] [] [] [((0,0),(1,0))] [3713,3714,3715,3716] CONDITIONAL_S
Y_MEAS 3714 [(1,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3715 [(0,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
DISCARD 3716 [(1,0)] 0 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3717 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3718 [(0,1)] D [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [] [3721,3722,3723,3724] [] [] [((0,0),(0,1))] [] none
DISCARD 3720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3721 [(0,1),(0,0)] D [3719] [] [] [] [((0,0),(0,1))] [3721,3722,3723,3724] CONDITIONAL_S
Y_MEAS 3722 [(0,1)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3723 [(0,0)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
DISCARD 3724 [(0,1)] 0 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3725 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 3726 [(1,0)] D [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [] [3729,3730,3731,3732] [] [] [((0,0),(1,0))] [] none
DISCARD 3728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3729 [(1,0),(0,0)] D [3727] [] [] [] [((0,0),(1,0))] [3729,3730,3731,3732] CONDITIONAL_S
Y_MEAS 3730 [(1,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3731 [(0,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
DISCARD 3732 [(1,0)] 0 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3733 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 3734 [(0,1)] D [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [] [3737,3738,3739,3740] [] [] [((0,0),(0,1))] [] none
DISCARD 3736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3737 [(0,1),(0,0)] D [3735] [] [] [] [((0,0),(0,1))] [3737,3738,3739,3740] CONDITIONAL_S
Y_MEAS 3738 [(0,1)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3739 [(0,0)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
DISCARD 3740 [(0,1)] 0 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3741 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3742 [(1,0)] D [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [] [3745,3746,3747,3748] [] [] [((0,0),(1,0))] [] none
DISCARD 3744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3745 [(1,0),(0,0)] D [3743] [] [] [] [((0,0),(1,0))] [3745,3746,3747,3748] CONDITIONAL_S
Y_MEAS 3746 [(1,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3747 [(0,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
DISCARD 3748 [(1,0)] 0 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3749 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3750 [(0,1)] D [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [] [3753,3754,3755,3756] [] [] [((0,0),(0,1))] [] none
DISCARD 3752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3753 [(0,1),(0,0)] D [3751] [] [] [] [((0,0),(0,1))] [3753,3754,3755,3756] CONDITIONAL_S
Y_MEAS 3754 [(0,1)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3755 [(0,0)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
DISCARD 3756 [(0,1)] 0 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3757 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3758 [(1,0)] D [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [] [3761,3762,3763,3764] [] [] [((0,0),(1,0))] [] none
DISCARD 3760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3761 [(1,0),(0,0)] D [3759] [] [] [] [((0,0),(1,0))] [3761,3762,3763,3764] CONDITIONAL_S
Y_MEAS 3762 [(1,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3763 [(0,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
DISCARD 3764 [(1,0)] 0 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3765 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 3766 [(0,1)] D [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [] [3769,3770,3771,3772] [] [] [((0,0),(0,1))] [] none
DISCARD 3768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3769 [(0,1),(0,0)] D [3767] [] [] [] [((0,0),(0,1))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(0,1)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(0,0)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(0,1)] 0 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3773 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3774 [(1,0)] D [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [] [3777,3778,3779,3780] [] [] [((0,0),(1,0))] [] none
DISCARD 3776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3777 [(1,0),(0,0)] D [3775] [] [] [] [((0,0),(1,0))] [3777,3778,3779,3780] CONDITIONAL_S
Y_MEAS 3778 [(1,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3779 [(0,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
DISCARD 3780 [(1,0)] 0 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3781 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3782 [(0,1)] D [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [] [3785,3786,3787,3788] [] [] [((0,0),(0,1))] [] none
DISCARD 3784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3785 [(0,1),(0,0)] D [3783] [] [] [] [((0,0),(0,1))] [3785,3786,3787,3788] CONDITIONAL_S
Y_MEAS 3786 [(0,1)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3787 [(0,0)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
DISCARD 3788 [(0,1)] 0 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3789 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3790 [(1,0)] D [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [] [3793,3794,3795,3796] [] [] [((0,0),(1,0))] [] none
DISCARD 3792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3793 [(1,0),(0,0)] D [3791] [] [] [] [((0,0),(1,0))] [3793,3794,3795,3796] CONDITIONAL_S
Y_MEAS 3794 [(1,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3795 [(0,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
DISCARD 3796 [(1,0)] 0 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3797 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3798 [(0,1)] D [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [] [3801,3802,3803,3804] [] [] [((0,0),(0,1))] [] none
DISCARD 3800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3801 [(0,1),(0,0)] D [3799] [] [] [] [((0,0),(0,1))] [3801,3802,3803,3804] CONDITIONAL_S
Y_MEAS 3802 [(0,1)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3803 [(0,0)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
DISCARD 3804 [(0,1)] 0 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3805 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 3806 [(1,0)] D [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [] [3809,3810,3811,3812] [] [] [((0,0),(1,0))] [] none
DISCARD 3808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3809 [(1,0),(0,0)] D [3807] [] [] [] [((0,0),(1,0))] [3809,3810,3811,3812] CONDITIONAL_S
Y_MEAS 3810 [(1,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3811 [(0,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
DISCARD 3812 [(1,0)] 0 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3813 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3814 [(0,1)] D [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [] [3817,3818,3819,3820] [] [] [((0,0),(0,1))] [] none
DISCARD 3816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3817 [(0,1),(0,0)] D [3815] [] [] [] [((0,0),(0,1))] [3817,3818,3819,3820] CONDITIONAL_S
Y_MEAS 3818 [(0,1)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3819 [(0,0)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
DISCARD 3820 [(0,1)] 0 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3821 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3822 [(1,0)] D [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [] [3825,3826,3827,3828] [] [] [((0,0),(1,0))] [] none
DISCARD 3824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3825 [(1,0),(0,0)] D [3823] [] [] [] [((0,0),(1,0))] [3825,3826,3827,3828] CONDITIONAL_S
Y_MEAS 3826 [(1,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3827 [(0,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
DISCARD 3828 [(1,0)] 0 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3829 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3830 [(0,1)] D [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [] [3833,3834,3835,3836] [] [] [((0,0),(0,1))] [] none
DISCARD 3832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3833 [(0,1),(0,0)] D [3831] [] [] [] [((0,0),(0,1))] [3833,3834,3835,3836] CONDITIONAL_S
Y_MEAS 3834 [(0,1)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3835 [(0,0)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
DISCARD 3836 [(0,1)] 0 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3837 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3838 [(1,0)] D [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [] [3841,3842,3843,3844] [] [] [((0,0),(1,0))] [] none
DISCARD 3840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3841 [(1,0),(0,0)] D [3839] [] [] [] [((0,0),(1,0))] [3841,3842,3843,3844] CONDITIONAL_S
Y_MEAS 3842 [(1,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3843 [(0,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
DISCARD 3844 [(1,0)] 0 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3845 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 3846 [(0,1)] D [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [] [3849,3850,3851,3852] [] [] [((0,0),(0,1))] [] none
DISCARD 3848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3849 [(0,1),(0,0)] D [3847] [] [] [] [((0,0),(0,1))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(0,1)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(0,0)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(0,1)] 0 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3853 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3854 [(1,0)] D [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [] [3857,3858,3859,3860] [] [] [((0,0),(1,0))] [] none
DISCARD 3856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3857 [(1,0),(0,0)] D [3855] [] [] [] [((0,0),(1,0))] [3857,3858,3859,3860] CONDITIONAL_S
Y_MEAS 3858 [(1,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3859 [(0,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
DISCARD 3860 [(1,0)] 0 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3861 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3862 [(0,1)] D [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [] [3865,3866,3867,3868] [] [] [((0,0),(0,1))] [] none
DISCARD 3864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3865 [(0,1),(0,0)] D [3863] [] [] [] [((0,0),(0,1))] [3865,3866,3867,3868] CONDITIONAL_S
Y_MEAS 3866 [(0,1)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3867 [(0,0)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
DISCARD 3868 [(0,1)] 0 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3869 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3870 [(1,0)] D [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [] [3873,3874,3875,3876] [] [] [((0,0),(1,0))] [] none
DISCARD 3872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3873 [(1,0),(0,0)] D [3871] [] [] [] [((0,0),(1,0))] [3873,3874,3875,3876] CONDITIONAL_S
Y_MEAS 3874 [(1,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3875 [(0,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
DISCARD 3876 [(1,0)] 0 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3877 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3878 [(0,1)] D [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [] [3881,3882,3883,3884] [] [] [((0,0),(0,1))] [] none
DISCARD 3880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3881 [(0,1),(0,0)] D [3879] [] [] [] [((0,0),(0,1))] [3881,3882,3883,3884] CONDITIONAL_S
Y_MEAS 3882 [(0,1)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3883 [(0,0)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
DISCARD 3884 [(0,1)] 0 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3885 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 3886 [(1,0)] D [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [] [3889,3890,3891,3892] [] [] [((0,0),(1,0))] [] none
DISCARD 3888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3889 [(1,0),(0,0)] D [3887] [] [] [] [((0,0),(1,0))] [3889,3890,3891,3892] CONDITIONAL_S
Y_MEAS 3890 [(1,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3891 [(0,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
DISCARD 3892 [(1,0)] 0 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3893 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3894 [(0,1)] D [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [] [3897,3898,3899,3900] [] [] [((0,0),(0,1))] [] none
DISCARD 3896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3897 [(0,1),(0,0)] D [3895] [] [] [] [((0,0),(0,1))] [3897,3898,3899,3900] CONDITIONAL_S
Y_MEAS 3898 [(0,1)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3899 [(0,0)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
DISCARD 3900 [(0,1)] 0 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3901 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3902 [(1,0)] D [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [] [3905,3906,3907,3908] [] [] [((0,0),(1,0))] [] none
DISCARD 3904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3905 [(1,0),(0,0)] D [3903] [] [] [] [((0,0),(1,0))] [3905,3906,3907,3908] CONDITIONAL_S
Y_MEAS 3906 [(1,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3907 [(0,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
DISCARD 3908 [(1,0)] 0 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3909 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3910 [(0,1)] D [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [] [3913,3914,3915,3916] [] [] [((0,0),(0,1))] [] none
DISCARD 3912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3913 [(0,1),(0,0)] D [3911] [] [] [] [((0,0),(0,1))] [3913,3914,3915,3916] CONDITIONAL_S
Y_MEAS 3914 [(0,1)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3915 [(0,0)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
DISCARD 3916 [(0,1)] 0 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3917 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3918 [(1,0)] D [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [] [3921,3922,3923,3924] [] [] [((0,0),(1,0))] [] none
DISCARD 3920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3921 [(1,0),(0,0)] D [3919] [] [] [] [((0,0),(1,0))] [3921,3922,3923,3924] CONDITIONAL_S
Y_MEAS 3922 [(1,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3923 [(0,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
DISCARD 3924 [(1,0)] 0 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3925 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3926 [(0,1)] D [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [] [3929,3930,3931,3932] [] [] [((0,0),(0,1))] [] none
DISCARD 3928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3929 [(0,1),(0,0)] D [3927] [] [] [] [((0,0),(0,1))] [3929,3930,3931,3932] CONDITIONAL_S
Y_MEAS 3930 [(0,1)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3931 [(0,0)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
DISCARD 3932 [(0,1)] 0 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3933 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3934 [(1,0)] D [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [] [3937,3938,3939,3940] [] [] [((0,0),(1,0))] [] none
DISCARD 3936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [3935] [] [] [] [((0,0),(1,0))] [3937,3938,3939,3940] CONDITIONAL_S
Y_MEAS 3938 [(1,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3939 [(0,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
DISCARD 3940 [(1,0)] 0 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3941 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 3942 [(0,1)] D [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [] [3945,3946,3947,3948] [] [] [((0,0),(0,1))] [] none
DISCARD 3944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [3943] [] [] [] [((0,0),(0,1))] [3945,3946,3947,3948] CONDITIONAL_S
Y_MEAS 3946 [(0,1)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3947 [(0,0)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
DISCARD 3948 [(0,1)] 0 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3949 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 3950 [(1,0)] D [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [] [3953,3954,3955,3956] [] [] [((0,0),(1,0))] [] none
DISCARD 3952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [3951] [] [] [] [((0,0),(1,0))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(1,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(0,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(1,0)] 0 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3957 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3958 [(0,1)] D [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [] [3961,3962,3963,3964] [] [] [((0,0),(0,1))] [] none
DISCARD 3960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [3959] [] [] [] [((0,0),(0,1))] [3961,3962,3963,3964] CONDITIONAL_S
Y_MEAS 3962 [(0,1)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3963 [(0,0)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
DISCARD 3964 [(0,1)] 0 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3965 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 3966 [(1,0)] D [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [] [3969,3970,3971,3972] [] [] [((0,0),(1,0))] [] none
DISCARD 3968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [3967] [] [] [] [((0,0),(1,0))] [3969,3970,3971,3972] CONDITIONAL_S
Y_MEAS 3970 [(1,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3971 [(0,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
DISCARD 3972 [(1,0)] 0 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3973 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3974 [(0,1)] D [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [] [3977,3978,3979,3980] [] [] [((0,0),(0,1))] [] none
DISCARD 3976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [3975] [] [] [] [((0,0),(0,1))] [3977,3978,3979,3980] CONDITIONAL_S
Y_MEAS 3978 [(0,1)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3979 [(0,0)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
DISCARD 3980 [(0,1)] 0 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3981 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3982 [(1,0)] D [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [] [3985,3986,3987,3988] [] [] [((0,0),(1,0))] [] none
DISCARD 3984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [3983] [] [] [] [((0,0),(1,0))] [3985,3986,3987,3988] CONDITIONAL_S
Y_MEAS 3986 [(1,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3987 [(0,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
DISCARD 3988 [(1,0)] 0 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3989 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3990 [(0,1)] D [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [] [3993,3994,3995,3996] [] [] [((0,0),(0,1))] [] none
DISCARD 3992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [3991] [] [] [] [((0,0),(0,1))] [3993,3994,3995,3996] CONDITIONAL_S
Y_MEAS 3994 [(0,1)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3995 [(0,0)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
DISCARD 3996 [(0,1)] 0 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3997 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3998 [(1,0)] D [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [] [4001,4002,4003,4004] [] [] [((0,0),(1,0))] [] none
DISCARD 4000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [3999] [] [] [] [((0,0),(1,0))] [4001,4002,4003,4004] CONDITIONAL_S
Y_MEAS 4002 [(1,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4003 [(0,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
DISCARD 4004 [(1,0)] 0 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4005 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4006 [(0,1)] D [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [] [4009,4010,4011,4012] [] [] [((0,0),(0,1))] [] none
DISCARD 4008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [4007] [] [] [] [((0,0),(0,1))] [4009,4010,4011,4012] CONDITIONAL_S
Y_MEAS 4010 [(0,1)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4011 [(0,0)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
DISCARD 4012 [(0,1)] 0 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4013 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4014 [(1,0)] D [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [] [4017,4018,4019,4020] [] [] [((0,0),(1,0))] [] none
DISCARD 4016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [4015] [] [] [] [((0,0),(1,0))] [4017,4018,4019,4020] CONDITIONAL_S
Y_MEAS 4018 [(1,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4019 [(0,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
DISCARD 4020 [(1,0)] 0 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4021 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4022 [(0,1)] D [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [] [4025,4026,4027,4028] [] [] [((0,0),(0,1))] [] none
DISCARD 4024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [4023] [] [] [] [((0,0),(0,1))] [4025,4026,4027,4028] CONDITIONAL_S
Y_MEAS 4026 [(0,1)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4027 [(0,0)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
DISCARD 4028 [(0,1)] 0 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4029 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 4030 [(1,0)] D [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [] [4033,4034,4035,4036] [] [] [((0,0),(1,0))] [] none
DISCARD 4032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [4031] [] [] [] [((0,0),(1,0))] [4033,4034,4035,4036] CONDITIONAL_S
Y_MEAS 4034 [(1,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4035 [(0,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
DISCARD 4036 [(1,0)] 0 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4037 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4038 [(0,1)] D [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [] [4041,4042,4043,4044] [] [] [((0,0),(0,1))] [] none
DISCARD 4040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [4039] [] [] [] [((0,0),(0,1))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(0,1)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(0,0)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(0,1)] 0 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4045 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4046 [(1,0)] D [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [] [4049,4050,4051,4052] [] [] [((0,0),(1,0))] [] none
DISCARD 4048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [4047] [] [] [] [((0,0),(1,0))] [4049,4050,4051,4052] CONDITIONAL_S
Y_MEAS 4050 [(1,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4051 [(0,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
DISCARD 4052 [(1,0)] 0 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4053 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4054 [(0,1)] D [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [] [4057,4058,4059,4060] [] [] [((0,0),(0,1))] [] none
DISCARD 4056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [4055] [] [] [] [((0,0),(0,1))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(0,1)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(0,0)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(0,1)] 0 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4061 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4062 [(1,0)] D [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [] [4065,4066,4067,4068] [] [] [((0,0),(1,0))] [] none
DISCARD 4064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [4063] [] [] [] [((0,0),(1,0))] [4065,4066,4067,4068] CONDITIONAL_S
Y_MEAS 4066 [(1,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4067 [(0,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
DISCARD 4068 [(1,0)] 0 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4069 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 4070 [(0,1)] D [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [] [4073,4074,4075,4076] [] [] [((0,0),(0,1))] [] none
DISCARD 4072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [4071] [] [] [] [((0,0),(0,1))] [4073,4074,4075,4076] CONDITIONAL_S
Y_MEAS 4074 [(0,1)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4075 [(0,0)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
DISCARD 4076 [(0,1)] 0 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4077 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4078 [(1,0)] D [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [] [4081,4082,4083,4084] [] [] [((0,0),(1,0))] [] none
DISCARD 4080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [4079] [] [] [] [((0,0),(1,0))] [4081,4082,4083,4084] CONDITIONAL_S
Y_MEAS 4082 [(1,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4083 [(0,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
DISCARD 4084 [(1,0)] 0 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4085 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4086 [(0,1)] D [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [] [4089,4090,4091,4092] [] [] [((0,0),(0,1))] [] none
DISCARD 4088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [4087] [] [] [] [((0,0),(0,1))] [4089,4090,4091,4092] CONDITIONAL_S
Y_MEAS 4090 [(0,1)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4091 [(0,0)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
DISCARD 4092 [(0,1)] 0 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4093 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4094 [(1,0)] D [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [] [4097,4098,4099,4100] [] [] [((0,0),(1,0))] [] none
DISCARD 4096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [4095] [] [] [] [((0,0),(1,0))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(1,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(0,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(1,0)] 0 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4101 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 4102 [(0,1)] D [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [] [4105,4106,4107,4108] [] [] [((0,0),(0,1))] [] none
DISCARD 4104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [4103] [] [] [] [((0,0),(0,1))] [4105,4106,4107,4108] CONDITIONAL_S
Y_MEAS 4106 [(0,1)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4107 [(0,0)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
DISCARD 4108 [(0,1)] 0 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4109 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 4110 [(1,0)] D [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [] [4113,4114,4115,4116] [] [] [((0,0),(1,0))] [] none
DISCARD 4112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [4111] [] [] [] [((0,0),(1,0))] [4113,4114,4115,4116] CONDITIONAL_S
Y_MEAS 4114 [(1,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4115 [(0,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
DISCARD 4116 [(1,0)] 0 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4117 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4118 [(0,1)] D [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [] [4121,4122,4123,4124] [] [] [((0,0),(0,1))] [] none
DISCARD 4120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [4119] [] [] [] [((0,0),(0,1))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(0,1)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(0,0)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(0,1)] 0 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4125 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4126 [(1,0)] D [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [] [4129,4130,4131,4132] [] [] [((0,0),(1,0))] [] none
DISCARD 4128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [4127] [] [] [] [((0,0),(1,0))] [4129,4130,4131,4132] CONDITIONAL_S
Y_MEAS 4130 [(1,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4131 [(0,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
DISCARD 4132 [(1,0)] 0 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4133 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4134 [(0,1)] D [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [] [4137,4138,4139,4140] [] [] [((0,0),(0,1))] [] none
DISCARD 4136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [4135] [] [] [] [((0,0),(0,1))] [4137,4138,4139,4140] CONDITIONAL_S
Y_MEAS 4138 [(0,1)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4139 [(0,0)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
DISCARD 4140 [(0,1)] 0 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4141 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 4142 [(1,0)] D [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [] [4145,4146,4147,4148] [] [] [((0,0),(1,0))] [] none
DISCARD 4144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [4143] [] [] [] [((0,0),(1,0))] [4145,4146,4147,4148] CONDITIONAL_S
Y_MEAS 4146 [(1,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4147 [(0,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
DISCARD 4148 [(1,0)] 0 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4149 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4150 [(0,1)] D [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [] [4153,4154,4155,4156] [] [] [((0,0),(0,1))] [] none
DISCARD 4152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4153 [(0,1),(0,0)] D [4151] [] [] [] [((0,0),(0,1))] [4153,4154,4155,4156] CONDITIONAL_S
Y_MEAS 4154 [(0,1)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4155 [(0,0)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
DISCARD 4156 [(0,1)] 0 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4157 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4158 [(1,0)] D [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [] [4161,4162,4163,4164] [] [] [((0,0),(1,0))] [] none
DISCARD 4160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4161 [(1,0),(0,0)] D [4159] [] [] [] [((0,0),(1,0))] [4161,4162,4163,4164] CONDITIONAL_S
Y_MEAS 4162 [(1,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4163 [(0,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
DISCARD 4164 [(1,0)] 0 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4165 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4166 [(0,1)] D [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [] [4169,4170,4171,4172] [] [] [((0,0),(0,1))] [] none
DISCARD 4168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4169 [(0,1),(0,0)] D [4167] [] [] [] [((0,0),(0,1))] [4169,4170,4171,4172] CONDITIONAL_S
Y_MEAS 4170 [(0,1)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4171 [(0,0)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
DISCARD 4172 [(0,1)] 0 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4173 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4174 [(1,0)] D [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [] [4177,4178,4179,4180] [] [] [((0,0),(1,0))] [] none
DISCARD 4176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4177 [(1,0),(0,0)] D [4175] [] [] [] [((0,0),(1,0))] [4177,4178,4179,4180] CONDITIONAL_S
Y_MEAS 4178 [(1,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4179 [(0,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
DISCARD 4180 [(1,0)] 0 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4181 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4182 [(0,1)] D [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [] [4185,4186,4187,4188] [] [] [((0,0),(0,1))] [] none
DISCARD 4184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4185 [(0,1),(0,0)] D [4183] [] [] [] [((0,0),(0,1))] [4185,4186,4187,4188] CONDITIONAL_S
Y_MEAS 4186 [(0,1)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4187 [(0,0)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
DISCARD 4188 [(0,1)] 0 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4189 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 4190 [(1,0)] D [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [] [4193,4194,4195,4196] [] [] [((0,0),(1,0))] [] none
DISCARD 4192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4193 [(1,0),(0,0)] D [4191] [] [] [] [((0,0),(1,0))] [4193,4194,4195,4196] CONDITIONAL_S
Y_MEAS 4194 [(1,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4195 [(0,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
DISCARD 4196 [(1,0)] 0 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4197 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4198 [(0,1)] D [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [] [4201,4202,4203,4204] [] [] [((0,0),(0,1))] [] none
DISCARD 4200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4201 [(0,1),(0,0)] D [4199] [] [] [] [((0,0),(0,1))] [4201,4202,4203,4204] CONDITIONAL_S
Y_MEAS 4202 [(0,1)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4203 [(0,0)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
DISCARD 4204 [(0,1)] 0 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4205 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4206 [(1,0)] D [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [] [4209,4210,4211,4212] [] [] [((0,0),(1,0))] [] none
DISCARD 4208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4209 [(1,0),(0,0)] D [4207] [] [] [] [((0,0),(1,0))] [4209,4210,4211,4212] CONDITIONAL_S
Y_MEAS 4210 [(1,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4211 [(0,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
DISCARD 4212 [(1,0)] 0 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4213 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 4214 [(0,1)] D [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [] [4217,4218,4219,4220] [] [] [((0,0),(0,1))] [] none
DISCARD 4216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4217 [(0,1),(0,0)] D [4215] [] [] [] [((0,0),(0,1))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(0,1)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(0,0)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(0,1)] 0 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4221 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4222 [(1,0)] D [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [] [4225,4226,4227,4228] [] [] [((0,0),(1,0))] [] none
DISCARD 4224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4225 [(1,0),(0,0)] D [4223] [] [] [] [((0,0),(1,0))] [4225,4226,4227,4228] CONDITIONAL_S
Y_MEAS 4226 [(1,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4227 [(0,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
DISCARD 4228 [(1,0)] 0 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4229 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4230 [(0,1)] D [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [] [4233,4234,4235,4236] [] [] [((0,0),(0,1))] [] none
DISCARD 4232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4233 [(0,1),(0,0)] D [4231] [] [] [] [((0,0),(0,1))] [4233,4234,4235,4236] CONDITIONAL_S
Y_MEAS 4234 [(0,1)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4235 [(0,0)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
DISCARD 4236 [(0,1)] 0 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4237 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4238 [(1,0)] D [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [] [4241,4242,4243,4244] [] [] [((0,0),(1,0))] [] none
DISCARD 4240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4241 [(1,0),(0,0)] D [4239] [] [] [] [((0,0),(1,0))] [4241,4242,4243,4244] CONDITIONAL_S
Y_MEAS 4242 [(1,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4243 [(0,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
DISCARD 4244 [(1,0)] 0 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4245 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4246 [(0,1)] D [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [] [4249,4250,4251,4252] [] [] [((0,0),(0,1))] [] none
DISCARD 4248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4249 [(0,1),(0,0)] D [4247] [] [] [] [((0,0),(0,1))] [4249,4250,4251,4252] CONDITIONAL_S
Y_MEAS 4250 [(0,1)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4251 [(0,0)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
DISCARD 4252 [(0,1)] 0 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4253 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4254 [(1,0)] D [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [] [4257,4258,4259,4260] [] [] [((0,0),(1,0))] [] none
DISCARD 4256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4257 [(1,0),(0,0)] D [4255] [] [] [] [((0,0),(1,0))] [4257,4258,4259,4260] CONDITIONAL_S
Y_MEAS 4258 [(1,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4259 [(0,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
DISCARD 4260 [(1,0)] 0 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4261 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4262 [(0,1)] D [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [] [4265,4266,4267,4268] [] [] [((0,0),(0,1))] [] none
DISCARD 4264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4265 [(0,1),(0,0)] D [4263] [] [] [] [((0,0),(0,1))] [4265,4266,4267,4268] CONDITIONAL_S
Y_MEAS 4266 [(0,1)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4267 [(0,0)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
DISCARD 4268 [(0,1)] 0 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4269 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4270 [(1,0)] D [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [] [4273,4274,4275,4276] [] [] [((0,0),(1,0))] [] none
DISCARD 4272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4273 [(1,0),(0,0)] D [4271] [] [] [] [((0,0),(1,0))] [4273,4274,4275,4276] CONDITIONAL_S
Y_MEAS 4274 [(1,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4275 [(0,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
DISCARD 4276 [(1,0)] 0 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4277 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4278 [(0,1)] D [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [] [4281,4282,4283,4284] [] [] [((0,0),(0,1))] [] none
DISCARD 4280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4281 [(0,1),(0,0)] D [4279] [] [] [] [((0,0),(0,1))] [4281,4282,4283,4284] CONDITIONAL_S
Y_MEAS 4282 [(0,1)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4283 [(0,0)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
DISCARD 4284 [(0,1)] 0 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4285 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4286 [(1,0)] D [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [] [4289,4290,4291,4292] [] [] [((0,0),(1,0))] [] none
DISCARD 4288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4289 [(1,0),(0,0)] D [4287] [] [] [] [((0,0),(1,0))] [4289,4290,4291,4292] CONDITIONAL_S
Y_MEAS 4290 [(1,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4291 [(0,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
DISCARD 4292 [(1,0)] 0 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4293 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 4294 [(0,1)] D [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [] [4297,4298,4299,4300] [] [] [((0,0),(0,1))] [] none
DISCARD 4296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4297 [(0,1),(0,0)] D [4295] [] [] [] [((0,0),(0,1))] [4297,4298,4299,4300] CONDITIONAL_S
Y_MEAS 4298 [(0,1)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4299 [(0,0)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
DISCARD 4300 [(0,1)] 0 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4301 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4302 [(1,0)] D [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [] [4305,4306,4307,4308] [] [] [((0,0),(1,0))] [] none
DISCARD 4304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4305 [(1,0),(0,0)] D [4303] [] [] [] [((0,0),(1,0))] [4305,4306,4307,4308] CONDITIONAL_S
Y_MEAS 4306 [(1,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4307 [(0,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
DISCARD 4308 [(1,0)] 0 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4309 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4310 [(0,1)] D [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [] [4313,4314,4315,4316] [] [] [((0,0),(0,1))] [] none
DISCARD 4312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4313 [(0,1),(0,0)] D [4311] [] [] [] [((0,0),(0,1))] [4313,4314,4315,4316] CONDITIONAL_S
Y_MEAS 4314 [(0,1)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4315 [(0,0)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
DISCARD 4316 [(0,1)] 0 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4317 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4318 [(1,0)] D [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [] [4321,4322,4323,4324] [] [] [((0,0),(1,0))] [] none
DISCARD 4320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4321 [(1,0),(0,0)] D [4319] [] [] [] [((0,0),(1,0))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(1,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(0,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(1,0)] 0 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4325 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4326 [(0,1)] D [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [] [4329,4330,4331,4332] [] [] [((0,0),(0,1))] [] none
DISCARD 4328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4329 [(0,1),(0,0)] D [4327] [] [] [] [((0,0),(0,1))] [4329,4330,4331,4332] CONDITIONAL_S
Y_MEAS 4330 [(0,1)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4331 [(0,0)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
DISCARD 4332 [(0,1)] 0 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4333 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4334 [(1,0)] D [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [] [4337,4338,4339,4340] [] [] [((0,0),(1,0))] [] none
DISCARD 4336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4337 [(1,0),(0,0)] D [4335] [] [] [] [((0,0),(1,0))] [4337,4338,4339,4340] CONDITIONAL_S
Y_MEAS 4338 [(1,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4339 [(0,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
DISCARD 4340 [(1,0)] 0 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4341 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4342 [(0,1)] D [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [] [4345,4346,4347,4348] [] [] [((0,0),(0,1))] [] none
DISCARD 4344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4345 [(0,1),(0,0)] D [4343] [] [] [] [((0,0),(0,1))] [4345,4346,4347,4348] CONDITIONAL_S
Y_MEAS 4346 [(0,1)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4347 [(0,0)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
DISCARD 4348 [(0,1)] 0 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4349 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4350 [(1,0)] D [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [] [4353,4354,4355,4356] [] [] [((0,0),(1,0))] [] none
DISCARD 4352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4353 [(1,0),(0,0)] D [4351] [] [] [] [((0,0),(1,0))] [4353,4354,4355,4356] CONDITIONAL_S
Y_MEAS 4354 [(1,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4355 [(0,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
DISCARD 4356 [(1,0)] 0 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4357 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4358 [(0,1)] D [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [] [4361,4362,4363,4364] [] [] [((0,0),(0,1))] [] none
DISCARD 4360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4361 [(0,1),(0,0)] D [4359] [] [] [] [((0,0),(0,1))] [4361,4362,4363,4364] CONDITIONAL_S
Y_MEAS 4362 [(0,1)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4363 [(0,0)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
DISCARD 4364 [(0,1)] 0 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4365 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4366 [(1,0)] D [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [] [4369,4370,4371,4372] [] [] [((0,0),(1,0))] [] none
DISCARD 4368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4369 [(1,0),(0,0)] D [4367] [] [] [] [((0,0),(1,0))] [4369,4370,4371,4372] CONDITIONAL_S
Y_MEAS 4370 [(1,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4371 [(0,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
DISCARD 4372 [(1,0)] 0 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4373 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 4374 [(0,1)] D [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [] [4377,4378,4379,4380] [] [] [((0,0),(0,1))] [] none
DISCARD 4376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4377 [(0,1),(0,0)] D [4375] [] [] [] [((0,0),(0,1))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(0,1)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(0,0)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(0,1)] 0 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4381 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4382 [(1,0)] D [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [] [4385,4386,4387,4388] [] [] [((0,0),(1,0))] [] none
DISCARD 4384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4385 [(1,0),(0,0)] D [4383] [] [] [] [((0,0),(1,0))] [4385,4386,4387,4388] CONDITIONAL_S
Y_MEAS 4386 [(1,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4387 [(0,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
DISCARD 4388 [(1,0)] 0 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4389 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 4390 [(0,1)] D [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [] [4393,4394,4395,4396] [] [] [((0,0),(0,1))] [] none
DISCARD 4392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4393 [(0,1),(0,0)] D [4391] [] [] [] [((0,0),(0,1))] [4393,4394,4395,4396] CONDITIONAL_S
Y_MEAS 4394 [(0,1)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4395 [(0,0)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
DISCARD 4396 [(0,1)] 0 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4397 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4398 [(1,0)] D [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [] [4401,4402,4403,4404] [] [] [((0,0),(1,0))] [] none
DISCARD 4400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4401 [(1,0),(0,0)] D [4399] [] [] [] [((0,0),(1,0))] [4401,4402,4403,4404] CONDITIONAL_S
Y_MEAS 4402 [(1,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4403 [(0,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
DISCARD 4404 [(1,0)] 0 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4405 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4406 [(0,1)] D [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [] [4409,4410,4411,4412] [] [] [((0,0),(0,1))] [] none
DISCARD 4408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4409 [(0,1),(0,0)] D [4407] [] [] [] [((0,0),(0,1))] [4409,4410,4411,4412] CONDITIONAL_S
Y_MEAS 4410 [(0,1)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4411 [(0,0)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
DISCARD 4412 [(0,1)] 0 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4413 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4414 [(1,0)] D [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [] [4417,4418,4419,4420] [] [] [((0,0),(1,0))] [] none
DISCARD 4416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4417 [(1,0),(0,0)] D [4415] [] [] [] [((0,0),(1,0))] [4417,4418,4419,4420] CONDITIONAL_S
Y_MEAS 4418 [(1,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4419 [(0,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
DISCARD 4420 [(1,0)] 0 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4421 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4422 [(0,1)] D [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [] [4425,4426,4427,4428] [] [] [((0,0),(0,1))] [] none
DISCARD 4424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4425 [(0,1),(0,0)] D [4423] [] [] [] [((0,0),(0,1))] [4425,4426,4427,4428] CONDITIONAL_S
Y_MEAS 4426 [(0,1)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4427 [(0,0)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
DISCARD 4428 [(0,1)] 0 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4429 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 4430 [(1,0)] D [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [] [4433,4434,4435,4436] [] [] [((0,0),(1,0))] [] none
DISCARD 4432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4433 [(1,0),(0,0)] D [4431] [] [] [] [((0,0),(1,0))] [4433,4434,4435,4436] CONDITIONAL_S
Y_MEAS 4434 [(1,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4435 [(0,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
DISCARD 4436 [(1,0)] 0 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4437 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4438 [(0,1)] D [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [] [4441,4442,4443,4444] [] [] [((0,0),(0,1))] [] none
DISCARD 4440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4441 [(0,1),(0,0)] D [4439] [] [] [] [((0,0),(0,1))] [4441,4442,4443,4444] CONDITIONAL_S
Y_MEAS 4442 [(0,1)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4443 [(0,0)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
DISCARD 4444 [(0,1)] 0 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4445 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4446 [(1,0)] D [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [] [4449,4450,4451,4452] [] [] [((0,0),(1,0))] [] none
DISCARD 4448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4449 [(1,0),(0,0)] D [4447] [] [] [] [((0,0),(1,0))] [4449,4450,4451,4452] CONDITIONAL_S
Y_MEAS 4450 [(1,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4451 [(0,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
DISCARD 4452 [(1,0)] 0 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4453 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4454 [(0,1)] D [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [] [4457,4458,4459,4460] [] [] [((0,0),(0,1))] [] none
DISCARD 4456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4457 [(0,1),(0,0)] D [4455] [] [] [] [((0,0),(0,1))] [4457,4458,4459,4460] CONDITIONAL_S
Y_MEAS 4458 [(0,1)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4459 [(0,0)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
DISCARD 4460 [(0,1)] 0 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4461 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4462 [(1,0)] D [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [] [4465,4466,4467,4468] [] [] [((0,0),(1,0))] [] none
DISCARD 4464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4465 [(1,0),(0,0)] D [4463] [] [] [] [((0,0),(1,0))] [4465,4466,4467,4468] CONDITIONAL_S
Y_MEAS 4466 [(1,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4467 [(0,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
DISCARD 4468 [(1,0)] 0 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4469 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 4470 [(0,1)] D [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [] [4473,4474,4475,4476] [] [] [((0,0),(0,1))] [] none
DISCARD 4472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4473 [(0,1),(0,0)] D [4471] [] [] [] [((0,0),(0,1))] [4473,4474,4475,4476] CONDITIONAL_S
Y_MEAS 4474 [(0,1)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4475 [(0,0)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
DISCARD 4476 [(0,1)] 0 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4477 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4478 [(1,0)] D [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [] [4481,4482,4483,4484] [] [] [((0,0),(1,0))] [] none
DISCARD 4480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4481 [(1,0),(0,0)] D [4479] [] [] [] [((0,0),(1,0))] [4481,4482,4483,4484] CONDITIONAL_S
Y_MEAS 4482 [(1,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4483 [(0,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
DISCARD 4484 [(1,0)] 0 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4485 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4486 [(0,1)] D [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [] [4489,4490,4491,4492] [] [] [((0,0),(0,1))] [] none
DISCARD 4488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4489 [(0,1),(0,0)] D [4487] [] [] [] [((0,0),(0,1))] [4489,4490,4491,4492] CONDITIONAL_S
Y_MEAS 4490 [(0,1)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4491 [(0,0)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
DISCARD 4492 [(0,1)] 0 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4493 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4494 [(1,0)] D [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [] [4497,4498,4499,4500] [] [] [((0,0),(1,0))] [] none
DISCARD 4496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4497 [(1,0),(0,0)] D [4495] [] [] [] [((0,0),(1,0))] [4497,4498,4499,4500] CONDITIONAL_S
Y_MEAS 4498 [(1,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4499 [(0,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
DISCARD 4500 [(1,0)] 0 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4501 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4502 [(0,1)] D [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [] [4505,4506,4507,4508] [] [] [((0,0),(0,1))] [] none
DISCARD 4504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4505 [(0,1),(0,0)] D [4503] [] [] [] [((0,0),(0,1))] [4505,4506,4507,4508] CONDITIONAL_S
Y_MEAS 4506 [(0,1)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4507 [(0,0)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
DISCARD 4508 [(0,1)] 0 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4509 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4510 [(1,0)] D [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [] [4513,4514,4515,4516] [] [] [((0,0),(1,0))] [] none
DISCARD 4512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4513 [(1,0),(0,0)] D [4511] [] [] [] [((0,0),(1,0))] [4513,4514,4515,4516] CONDITIONAL_S
Y_MEAS 4514 [(1,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4515 [(0,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
DISCARD 4516 [(1,0)] 0 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4517 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4518 [(0,1)] D [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [] [4521,4522,4523,4524] [] [] [((0,0),(0,1))] [] none
DISCARD 4520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4521 [(0,1),(0,0)] D [4519] [] [] [] [((0,0),(0,1))] [4521,4522,4523,4524] CONDITIONAL_S
Y_MEAS 4522 [(0,1)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4523 [(0,0)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
DISCARD 4524 [(0,1)] 0 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4525 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4526 [(1,0)] D [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [] [4529,4530,4531,4532] [] [] [((0,0),(1,0))] [] none
DISCARD 4528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4529 [(1,0),(0,0)] D [4527] [] [] [] [((0,0),(1,0))] [4529,4530,4531,4532] CONDITIONAL_S
Y_MEAS 4530 [(1,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4531 [(0,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
DISCARD 4532 [(1,0)] 0 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4533 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4534 [(0,1)] D [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [] [4537,4538,4539,4540] [] [] [((0,0),(0,1))] [] none
DISCARD 4536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4537 [(0,1),(0,0)] D [4535] [] [] [] [((0,0),(0,1))] [4537,4538,4539,4540] CONDITIONAL_S
Y_MEAS 4538 [(0,1)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4539 [(0,0)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
DISCARD 4540 [(0,1)] 0 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4541 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 4542 [(1,0)] D [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [] [4545,4546,4547,4548] [] [] [((0,0),(1,0))] [] none
DISCARD 4544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4545 [(1,0),(0,0)] D [4543] [] [] [] [((0,0),(1,0))] [4545,4546,4547,4548] CONDITIONAL_S
Y_MEAS 4546 [(1,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4547 [(0,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
DISCARD 4548 [(1,0)] 0 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4549 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 4550 [(0,1)] D [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [] [4553,4554,4555,4556] [] [] [((0,0),(0,1))] [] none
DISCARD 4552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4553 [(0,1),(0,0)] D [4551] [] [] [] [((0,0),(0,1))] [4553,4554,4555,4556] CONDITIONAL_S
Y_MEAS 4554 [(0,1)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4555 [(0,0)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
DISCARD 4556 [(0,1)] 0 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4557 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4558 [(1,0)] D [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [] [4561,4562,4563,4564] [] [] [((0,0),(1,0))] [] none
DISCARD 4560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4561 [(1,0),(0,0)] D [4559] [] [] [] [((0,0),(1,0))] [4561,4562,4563,4564] CONDITIONAL_S
Y_MEAS 4562 [(1,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4563 [(0,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
DISCARD 4564 [(1,0)] 0 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4565 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4566 [(0,1)] D [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [] [4569,4570,4571,4572] [] [] [((0,0),(0,1))] [] none
DISCARD 4568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4569 [(0,1),(0,0)] D [4567] [] [] [] [((0,0),(0,1))] [4569,4570,4571,4572] CONDITIONAL_S
Y_MEAS 4570 [(0,1)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4571 [(0,0)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
DISCARD 4572 [(0,1)] 0 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4573 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4574 [(1,0)] D [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [] [4577,4578,4579,4580] [] [] [((0,0),(1,0))] [] none
DISCARD 4576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4577 [(1,0),(0,0)] D [4575] [] [] [] [((0,0),(1,0))] [4577,4578,4579,4580] CONDITIONAL_S
Y_MEAS 4578 [(1,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4579 [(0,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
DISCARD 4580 [(1,0)] 0 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4581 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 4582 [(0,1)] D [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [] [4585,4586,4587,4588] [] [] [((0,0),(0,1))] [] none
DISCARD 4584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4585 [(0,1),(0,0)] D [4583] [] [] [] [((0,0),(0,1))] [4585,4586,4587,4588] CONDITIONAL_S
Y_MEAS 4586 [(0,1)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4587 [(0,0)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
DISCARD 4588 [(0,1)] 0 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4589 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 4590 [(1,0)] D [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [] [4593,4594,4595,4596] [] [] [((0,0),(1,0))] [] none
DISCARD 4592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4593 [(1,0),(0,0)] D [4591] [] [] [] [((0,0),(1,0))] [4593,4594,4595,4596] CONDITIONAL_S
Y_MEAS 4594 [(1,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4595 [(0,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
DISCARD 4596 [(1,0)] 0 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4597 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 4598 [(0,1)] D [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [] [4601,4602,4603,4604] [] [] [((0,0),(0,1))] [] none
DISCARD 4600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4601 [(0,1),(0,0)] D [4599] [] [] [] [((0,0),(0,1))] [4601,4602,4603,4604] CONDITIONAL_S
Y_MEAS 4602 [(0,1)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4603 [(0,0)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
DISCARD 4604 [(0,1)] 0 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4605 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4606 [(1,0)] D [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [] [4609,4610,4611,4612] [] [] [((0,0),(1,0))] [] none
DISCARD 4608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4609 [(1,0),(0,0)] D [4607] [] [] [] [((0,0),(1,0))] [4609,4610,4611,4612] CONDITIONAL_S
Y_MEAS 4610 [(1,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4611 [(0,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
DISCARD 4612 [(1,0)] 0 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4613 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4614 [(0,1)] D [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [] [4617,4618,4619,4620] [] [] [((0,0),(0,1))] [] none
DISCARD 4616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4617 [(0,1),(0,0)] D [4615] [] [] [] [((0,0),(0,1))] [4617,4618,4619,4620] CONDITIONAL_S
Y_MEAS 4618 [(0,1)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4619 [(0,0)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
DISCARD 4620 [(0,1)] 0 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4621 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4622 [(1,0)] D [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [] [4625,4626,4627,4628] [] [] [((0,0),(1,0))] [] none
DISCARD 4624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4625 [(1,0),(0,0)] D [4623] [] [] [] [((0,0),(1,0))] [4625,4626,4627,4628] CONDITIONAL_S
Y_MEAS 4626 [(1,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4627 [(0,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
DISCARD 4628 [(1,0)] 0 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4629 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4630 [(0,1)] D [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [] [4633,4634,4635,4636] [] [] [((0,0),(0,1))] [] none
DISCARD 4632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4633 [(0,1),(0,0)] D [4631] [] [] [] [((0,0),(0,1))] [4633,4634,4635,4636] CONDITIONAL_S
Y_MEAS 4634 [(0,1)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4635 [(0,0)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
DISCARD 4636 [(0,1)] 0 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4637 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4638 [(1,0)] D [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [] [4641,4642,4643,4644] [] [] [((0,0),(1,0))] [] none
DISCARD 4640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4641 [(1,0),(0,0)] D [4639] [] [] [] [((0,0),(1,0))] [4641,4642,4643,4644] CONDITIONAL_S
Y_MEAS 4642 [(1,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4643 [(0,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
DISCARD 4644 [(1,0)] 0 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4645 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4646 [(0,1)] D [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [] [4649,4650,4651,4652] [] [] [((0,0),(0,1))] [] none
DISCARD 4648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4649 [(0,1),(0,0)] D [4647] [] [] [] [((0,0),(0,1))] [4649,4650,4651,4652] CONDITIONAL_S
Y_MEAS 4650 [(0,1)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4651 [(0,0)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
DISCARD 4652 [(0,1)] 0 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4653 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4654 [(1,0)] D [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [] [4657,4658,4659,4660] [] [] [((0,0),(1,0))] [] none
DISCARD 4656 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4657 [(1,0),(0,0)] D [4655] [] [] [] [((0,0),(1,0))] [4657,4658,4659,4660] CONDITIONAL_S
Y_MEAS 4658 [(1,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4659 [(0,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
DISCARD 4660 [(1,0)] 0 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4661 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4662 [(0,1)] D [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [] [4665,4666,4667,4668] [] [] [((0,0),(0,1))] [] none
DISCARD 4664 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4665 [(0,1),(0,0)] D [4663] [] [] [] [((0,0),(0,1))] [4665,4666,4667,4668] CONDITIONAL_S
Y_MEAS 4666 [(0,1)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4667 [(0,0)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
DISCARD 4668 [(0,1)] 0 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4669 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4670 [(1,0)] D [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [] [4673,4674,4675,4676] [] [] [((0,0),(1,0))] [] none
DISCARD 4672 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4673 [(1,0),(0,0)] D [4671] [] [] [] [((0,0),(1,0))] [4673,4674,4675,4676] CONDITIONAL_S
Y_MEAS 4674 [(1,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4675 [(0,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
DISCARD 4676 [(1,0)] 0 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4677 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4678 [(0,1)] D [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [] [4681,4682,4683,4684] [] [] [((0,0),(0,1))] [] none
DISCARD 4680 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4681 [(0,1),(0,0)] D [4679] [] [] [] [((0,0),(0,1))] [4681,4682,4683,4684] CONDITIONAL_S
Y_MEAS 4682 [(0,1)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4683 [(0,0)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
DISCARD 4684 [(0,1)] 0 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4685 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4686 [(1,0)] D [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [] [4689,4690,4691,4692] [] [] [((0,0),(1,0))] [] none
DISCARD 4688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4689 [(1,0),(0,0)] D [4687] [] [] [] [((0,0),(1,0))] [4689,4690,4691,4692] CONDITIONAL_S
Y_MEAS 4690 [(1,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4691 [(0,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
DISCARD 4692 [(1,0)] 0 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4693 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4694 [(0,1)] D [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [] [4697,4698,4699,4700] [] [] [((0,0),(0,1))] [] none
DISCARD 4696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4697 [(0,1),(0,0)] D [4695] [] [] [] [((0,0),(0,1))] [4697,4698,4699,4700] CONDITIONAL_S
Y_MEAS 4698 [(0,1)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4699 [(0,0)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
DISCARD 4700 [(0,1)] 0 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4701 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4702 [(1,0)] D [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [] [4705,4706,4707,4708] [] [] [((0,0),(1,0))] [] none
DISCARD 4704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4705 [(1,0),(0,0)] D [4703] [] [] [] [((0,0),(1,0))] [4705,4706,4707,4708] CONDITIONAL_S
Y_MEAS 4706 [(1,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4707 [(0,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
DISCARD 4708 [(1,0)] 0 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4709 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4710 [(0,1)] D [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [] [4713,4714,4715,4716] [] [] [((0,0),(0,1))] [] none
DISCARD 4712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4713 [(0,1),(0,0)] D [4711] [] [] [] [((0,0),(0,1))] [4713,4714,4715,4716] CONDITIONAL_S
Y_MEAS 4714 [(0,1)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4715 [(0,0)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
DISCARD 4716 [(0,1)] 0 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4717 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4718 [(1,0)] D [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [] [4721,4722,4723,4724] [] [] [((0,0),(1,0))] [] none
DISCARD 4720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4721 [(1,0),(0,0)] D [4719] [] [] [] [((0,0),(1,0))] [4721,4722,4723,4724] CONDITIONAL_S
Y_MEAS 4722 [(1,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4723 [(0,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
DISCARD 4724 [(1,0)] 0 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4725 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4726 [(0,1)] D [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [] [4729,4730,4731,4732] [] [] [((0,0),(0,1))] [] none
DISCARD 4728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4729 [(0,1),(0,0)] D [4727] [] [] [] [((0,0),(0,1))] [4729,4730,4731,4732] CONDITIONAL_S
Y_MEAS 4730 [(0,1)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4731 [(0,0)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
DISCARD 4732 [(0,1)] 0 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4733 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4734 [(1,0)] D [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [] [4737,4738,4739,4740] [] [] [((0,0),(1,0))] [] none
DISCARD 4736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4737 [(1,0),(0,0)] D [4735] [] [] [] [((0,0),(1,0))] [4737,4738,4739,4740] CONDITIONAL_S
Y_MEAS 4738 [(1,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4739 [(0,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
DISCARD 4740 [(1,0)] 0 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4741 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4742 [(0,1)] D [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [] [4745,4746,4747,4748] [] [] [((0,0),(0,1))] [] none
DISCARD 4744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4745 [(0,1),(0,0)] D [4743] [] [] [] [((0,0),(0,1))] [4745,4746,4747,4748] CONDITIONAL_S
Y_MEAS 4746 [(0,1)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4747 [(0,0)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
DISCARD 4748 [(0,1)] 0 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4749 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4750 [(1,0)] D [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [] [4753,4754,4755,4756] [] [] [((0,0),(1,0))] [] none
DISCARD 4752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4753 [(1,0),(0,0)] D [4751] [] [] [] [((0,0),(1,0))] [4753,4754,4755,4756] CONDITIONAL_S
Y_MEAS 4754 [(1,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4755 [(0,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
DISCARD 4756 [(1,0)] 0 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4757 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4758 [(0,1)] D [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [] [4761,4762,4763,4764] [] [] [((0,0),(0,1))] [] none
DISCARD 4760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4761 [(0,1),(0,0)] D [4759] [] [] [] [((0,0),(0,1))] [4761,4762,4763,4764] CONDITIONAL_S
Y_MEAS 4762 [(0,1)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4763 [(0,0)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
DISCARD 4764 [(0,1)] 0 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4765 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 4766 [(1,0)] D [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [] [4769,4770,4771,4772] [] [] [((0,0),(1,0))] [] none
DISCARD 4768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4769 [(1,0),(0,0)] D [4767] [] [] [] [((0,0),(1,0))] [4769,4770,4771,4772] CONDITIONAL_S
Y_MEAS 4770 [(1,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4771 [(0,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
DISCARD 4772 [(1,0)] 0 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4773 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4774 [(0,1)] D [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [] [4777,4778,4779,4780] [] [] [((0,0),(0,1))] [] none
DISCARD 4776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4777 [(0,1),(0,0)] D [4775] [] [] [] [((0,0),(0,1))] [4777,4778,4779,4780] CONDITIONAL_S
Y_MEAS 4778 [(0,1)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4779 [(0,0)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
DISCARD 4780 [(0,1)] 0 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4781 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4782 [(1,0)] D [] [] [] [] [] [] none
MERGE 4783 [(1,0),(0,0)] D [] [4785,4786,4787,4788] [] [] [((0,0),(1,0))] [] none
DISCARD 4784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4785 [(1,0),(0,0)] D [4783] [] [] [] [((0,0),(1,0))] [4785,4786,4787,4788] CONDITIONAL_S
Y_MEAS 4786 [(1,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4787 [(0,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
DISCARD 4788 [(1,0)] 0 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4789 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4790 [(0,1)] D [] [] [] [] [] [] none
MERGE 4791 [(0,1),(0,0)] D [] [4793,4794,4795,4796] [] [] [((0,0),(0,1))] [] none
DISCARD 4792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4793 [(0,1),(0,0)] D [4791] [] [] [] [((0,0),(0,1))] [4793,4794,4795,4796] CONDITIONAL_S
Y_MEAS 4794 [(0,1)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4795 [(0,0)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
DISCARD 4796 [(0,1)] 0 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4797 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4798 [(1,0)] D [] [] [] [] [] [] none
MERGE 4799 [(1,0),(0,0)] D [] [4801,4802,4803,4804] [] [] [((0,0),(1,0))] [] none
DISCARD 4800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4801 [(1,0),(0,0)] D [4799] [] [] [] [((0,0),(1,0))] [4801,4802,4803,4804] CONDITIONAL_S
Y_MEAS 4802 [(1,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4803 [(0,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
DISCARD 4804 [(1,0)] 0 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4805 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4806 [(0,1)] D [] [] [] [] [] [] none
MERGE 4807 [(0,1),(0,0)] D [] [4809,4810,4811,4812] [] [] [((0,0),(0,1))] [] none
DISCARD 4808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4809 [(0,1),(0,0)] D [4807] [] [] [] [((0,0),(0,1))] [4809,4810,4811,4812] CONDITIONAL_S
Y_MEAS 4810 [(0,1)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4811 [(0,0)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
DISCARD 4812 [(0,1)] 0 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4813 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 4814 [(1,0)] D [] [] [] [] [] [] none
MERGE 4815 [(1,0),(0,0)] D [] [4817,4818,4819,4820] [] [] [((0,0),(1,0))] [] none
DISCARD 4816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4817 [(1,0),(0,0)] D [4815] [] [] [] [((0,0),(1,0))] [4817,4818,4819,4820] CONDITIONAL_S
Y_MEAS 4818 [(1,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4819 [(0,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
DISCARD 4820 [(1,0)] 0 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4821 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4822 [(0,1)] D [] [] [] [] [] [] none
MERGE 4823 [(0,1),(0,0)] D [] [4825,4826,4827,4828] [] [] [((0,0),(0,1))] [] none
DISCARD 4824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4825 [(0,1),(0,0)] D [4823] [] [] [] [((0,0),(0,1))] [4825,4826,4827,4828] CONDITIONAL_S
Y_MEAS 4826 [(0,1)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4827 [(0,0)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
DISCARD 4828 [(0,1)] 0 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4829 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4830 [(1,0)] D [] [] [] [] [] [] none
MERGE 4831 [(1,0),(0,0)] D [] [4833,4834,4835,4836] [] [] [((0,0),(1,0))] [] none
DISCARD 4832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4833 [(1,0),(0,0)] D [4831] [] [] [] [((0,0),(1,0))] [4833,4834,4835,4836] CONDITIONAL_S
Y_MEAS 4834 [(1,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4835 [(0,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
DISCARD 4836 [(1,0)] 0 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4837 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 4838 [(0,1)] D [] [] [] [] [] [] none
MERGE 4839 [(0,1),(0,0)] D [] [4841,4842,4843,4844] [] [] [((0,0),(0,1))] [] none
DISCARD 4840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4841 [(0,1),(0,0)] D [4839] [] [] [] [((0,0),(0,1))] [4841,4842,4843,4844] CONDITIONAL_S
Y_MEAS 4842 [(0,1)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4843 [(0,0)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
DISCARD 4844 [(0,1)] 0 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4845 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4846 [(1,0)] D [] [] [] [] [] [] none
MERGE 4847 [(1,0),(0,0)] D [] [4849,4850,4851,4852] [] [] [((0,0),(1,0))] [] none
DISCARD 4848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4849 [(1,0),(0,0)] D [4847] [] [] [] [((0,0),(1,0))] [4849,4850,4851,4852] CONDITIONAL_S
Y_MEAS 4850 [(1,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4851 [(0,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
DISCARD 4852 [(1,0)] 0 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4853 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4854 [(0,1)] D [] [] [] [] [] [] none
MERGE 4855 [(0,1),(0,0)] D [] [4857,4858,4859,4860] [] [] [((0,0),(0,1))] [] none
DISCARD 4856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4857 [(0,1),(0,0)] D [4855] [] [] [] [((0,0),(0,1))] [4857,4858,4859,4860] CONDITIONAL_S
Y_MEAS 4858 [(0,1)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4859 [(0,0)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
DISCARD 4860 [(0,1)] 0 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4861 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4862 [(1,0)] D [] [] [] [] [] [] none
MERGE 4863 [(1,0),(0,0)] D [] [4865,4866,4867,4868] [] [] [((0,0),(1,0))] [] none
DISCARD 4864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4865 [(1,0),(0,0)] D [4863] [] [] [] [((0,0),(1,0))] [4865,4866,4867,4868] CONDITIONAL_S
Y_MEAS 4866 [(1,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4867 [(0,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
DISCARD 4868 [(1,0)] 0 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4869 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 4870 [(0,1)] D [] [] [] [] [] [] none
MERGE 4871 [(0,1),(0,0)] D [] [4873,4874,4875,4876] [] [] [((0,0),(0,1))] [] none
DISCARD 4872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4873 [(0,1),(0,0)] D [4871] [] [] [] [((0,0),(0,1))] [4873,4874,4875,4876] CONDITIONAL_S
Y_MEAS 4874 [(0,1)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4875 [(0,0)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
DISCARD 4876 [(0,1)] 0 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4877 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4878 [(1,0)] D [] [] [] [] [] [] none
MERGE 4879 [(1,0),(0,0)] D [] [4881,4882,4883,4884] [] [] [((0,0),(1,0))] [] none
DISCARD 4880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4881 [(1,0),(0,0)] D [4879] [] [] [] [((0,0),(1,0))] [4881,4882,4883,4884] CONDITIONAL_S
Y_MEAS 4882 [(1,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4883 [(0,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
DISCARD 4884 [(1,0)] 0 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4885 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4886 [(0,1)] D [] [] [] [] [] [] none
MERGE 4887 [(0,1),(0,0)] D [] [4889,4890,4891,4892] [] [] [((0,0),(0,1))] [] none
DISCARD 4888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4889 [(0,1),(0,0)] D [4887] [] [] [] [((0,0),(0,1))] [4889,4890,4891,4892] CONDITIONAL_S
Y_MEAS 4890 [(0,1)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4891 [(0,0)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
DISCARD 4892 [(0,1)] 0 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4893 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 4894 [(1,0)] D [] [] [] [] [] [] none
MERGE 4895 [(1,0),(0,0)] D [] [4897,4898,4899,4900] [] [] [((0,0),(1,0))] [] none
DISCARD 4896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4897 [(1,0),(0,0)] D [4895] [] [] [] [((0,0),(1,0))] [4897,4898,4899,4900] CONDITIONAL_S
Y_MEAS 4898 [(1,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4899 [(0,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
DISCARD 4900 [(1,0)] 0 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4901 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4902 [(0,1)] D [] [] [] [] [] [] none
MERGE 4903 [(0,1),(0,0)] D [] [4905,4906,4907,4908] [] [] [((0,0),(0,1))] [] none
DISCARD 4904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4905 [(0,1),(0,0)] D [4903] [] [] [] [((0,0),(0,1))] [4905,4906,4907,4908] CONDITIONAL_S
Y_MEAS 4906 [(0,1)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4907 [(0,0)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
DISCARD 4908 [(0,1)] 0 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4909 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4910 [(1,0)] D [] [] [] [] [] [] none
MERGE 4911 [(1,0),(0,0)] D [] [4913,4914,4915,4916] [] [] [((0,0),(1,0))] [] none
DISCARD 4912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4913 [(1,0),(0,0)] D [4911] [] [] [] [((0,0),(1,0))] [4913,4914,4915,4916] CONDITIONAL_S
Y_MEAS 4914 [(1,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4915 [(0,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
DISCARD 4916 [(1,0)] 0 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4917 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4918 [(0,1)] D [] [] [] [] [] [] none
MERGE 4919 [(0,1),(0,0)] D [] [4921,4922,4923,4924] [] [] [((0,0),(0,1))] [] none
DISCARD 4920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4921 [(0,1),(0,0)] D [4919] [] [] [] [((0,0),(0,1))] [4921,4922,4923,4924] CONDITIONAL_S
Y_MEAS 4922 [(0,1)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4923 [(0,0)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
DISCARD 4924 [(0,1)] 0 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4925 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4926 [(1,0)] D [] [] [] [] [] [] none
MERGE 4927 [(1,0),(0,0)] D [] [4929,4930,4931,4932] [] [] [((0,0),(1,0))] [] none
DISCARD 4928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4929 [(1,0),(0,0)] D [4927] [] [] [] [((0,0),(1,0))] [4929,4930,4931,4932] CONDITIONAL_S
Y_MEAS 4930 [(1,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4931 [(0,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
DISCARD 4932 [(1,0)] 0 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4933 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4934 [(0,1)] D [] [] [] [] [] [] none
MERGE 4935 [(0,1),(0,0)] D [] [4937,4938,4939,4940] [] [] [((0,0),(0,1))] [] none
DISCARD 4936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4937 [(0,1),(0,0)] D [4935] [] [] [] [((0,0),(0,1))] [4937,4938,4939,4940] CONDITIONAL_S
Y_MEAS 4938 [(0,1)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4939 [(0,0)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
DISCARD 4940 [(0,1)] 0 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4941 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4942 [(1,0)] D [] [] [] [] [] [] none
MERGE 4943 [(1,0),(0,0)] D [] [4945,4946,4947,4948] [] [] [((0,0),(1,0))] [] none
DISCARD 4944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4945 [(1,0),(0,0)] D [4943] [] [] [] [((0,0),(1,0))] [4945,4946,4947,4948] CONDITIONAL_S
Y_MEAS 4946 [(1,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4947 [(0,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
DISCARD 4948 [(1,0)] 0 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4949 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 4950 [(0,1)] D [] [] [] [] [] [] none
MERGE 4951 [(0,1),(0,0)] D [] [4953,4954,4955,4956] [] [] [((0,0),(0,1))] [] none
DISCARD 4952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4953 [(0,1),(0,0)] D [4951] [] [] [] [((0,0),(0,1))] [4953,4954,4955,4956] CONDITIONAL_S
Y_MEAS 4954 [(0,1)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4955 [(0,0)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
DISCARD 4956 [(0,1)] 0 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4957 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 4958 [(1,0)] D [] [] [] [] [] [] none
MERGE 4959 [(1,0),(0,0)] D [] [4961,4962,4963,4964] [] [] [((0,0),(1,0))] [] none
DISCARD 4960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4961 [(1,0),(0,0)] D [4959] [] [] [] [((0,0),(1,0))] [4961,4962,4963,4964] CONDITIONAL_S
Y_MEAS 4962 [(1,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4963 [(0,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
DISCARD 4964 [(1,0)] 0 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4965 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 4966 [(0,1)] D [] [] [] [] [] [] none
MERGE 4967 [(0,1),(0,0)] D [] [4969,4970,4971,4972] [] [] [((0,0),(0,1))] [] none
DISCARD 4968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4969 [(0,1),(0,0)] D [4967] [] [] [] [((0,0),(0,1))] [4969,4970,4971,4972] CONDITIONAL_S
Y_MEAS 4970 [(0,1)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4971 [(0,0)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
DISCARD 4972 [(0,1)] 0 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4973 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 4974 [(1,0)] D [] [] [] [] [] [] none
MERGE 4975 [(1,0),(0,0)] D [] [4977,4978,4979,4980] [] [] [((0,0),(1,0))] [] none
DISCARD 4976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4977 [(1,0),(0,0)] D [4975] [] [] [] [((0,0),(1,0))] [4977,4978,4979,4980] CONDITIONAL_S
Y_MEAS 4978 [(1,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4979 [(0,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
DISCARD 4980 [(1,0)] 0 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4981 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4982 [(0,1)] D [] [] [] [] [] [] none
MERGE 4983 [(0,1),(0,0)] D [] [4985,4986,4987,4988] [] [] [((0,0),(0,1))] [] none
DISCARD 4984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4985 [(0,1),(0,0)] D [4983] [] [] [] [((0,0),(0,1))] [4985,4986,4987,4988] CONDITIONAL_S
Y_MEAS 4986 [(0,1)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4987 [(0,0)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
DISCARD 4988 [(0,1)] 0 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4989 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4990 [(1,0)] D [] [] [] [] [] [] none
MERGE 4991 [(1,0),(0,0)] D [] [4993,4994,4995,4996] [] [] [((0,0),(1,0))] [] none
DISCARD 4992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4993 [(1,0),(0,0)] D [4991] [] [] [] [((0,0),(1,0))] [4993,4994,4995,4996] CONDITIONAL_S
Y_MEAS 4994 [(1,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4995 [(0,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
DISCARD 4996 [(1,0)] 0 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4997 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4998 [(0,1)] D [] [] [] [] [] [] none
MERGE 4999 [(0,1),(0,0)] D [] [5001,5002,5003,5004] [] [] [((0,0),(0,1))] [] none
DISCARD 5000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5001 [(0,1),(0,0)] D [4999] [] [] [] [((0,0),(0,1))] [5001,5002,5003,5004] CONDITIONAL_S
Y_MEAS 5002 [(0,1)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5003 [(0,0)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
DISCARD 5004 [(0,1)] 0 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5005 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5006 [(1,0)] D [] [] [] [] [] [] none
MERGE 5007 [(1,0),(0,0)] D [] [5009,5010,5011,5012] [] [] [((0,0),(1,0))] [] none
DISCARD 5008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5009 [(1,0),(0,0)] D [5007] [] [] [] [((0,0),(1,0))] [5009,5010,5011,5012] CONDITIONAL_S
Y_MEAS 5010 [(1,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5011 [(0,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
DISCARD 5012 [(1,0)] 0 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5013 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5014 [(0,1)] D [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [] [5017,5018,5019,5020] [] [] [((0,0),(0,1))] [] none
DISCARD 5016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5017 [(0,1),(0,0)] D [5015] [] [] [] [((0,0),(0,1))] [5017,5018,5019,5020] CONDITIONAL_S
Y_MEAS 5018 [(0,1)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5019 [(0,0)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
DISCARD 5020 [(0,1)] 0 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5021 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5022 [(1,0)] D [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [] [5025,5026,5027,5028] [] [] [((0,0),(1,0))] [] none
DISCARD 5024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5025 [(1,0),(0,0)] D [5023] [] [] [] [((0,0),(1,0))] [5025,5026,5027,5028] CONDITIONAL_S
Y_MEAS 5026 [(1,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5027 [(0,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
DISCARD 5028 [(1,0)] 0 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5029 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5030 [(0,1)] D [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [] [5033,5034,5035,5036] [] [] [((0,0),(0,1))] [] none
DISCARD 5032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5033 [(0,1),(0,0)] D [5031] [] [] [] [((0,0),(0,1))] [5033,5034,5035,5036] CONDITIONAL_S
Y_MEAS 5034 [(0,1)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5035 [(0,0)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
DISCARD 5036 [(0,1)] 0 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5037 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5038 [(1,0)] D [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [] [5041,5042,5043,5044] [] [] [((0,0),(1,0))] [] none
DISCARD 5040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5041 [(1,0),(0,0)] D [5039] [] [] [] [((0,0),(1,0))] [5041,5042,5043,5044] CONDITIONAL_S
Y_MEAS 5042 [(1,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5043 [(0,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
DISCARD 5044 [(1,0)] 0 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5045 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5046 [(0,1)] D [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [] [5049,5050,5051,5052] [] [] [((0,0),(0,1))] [] none
DISCARD 5048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5049 [(0,1),(0,0)] D [5047] [] [] [] [((0,0),(0,1))] [5049,5050,5051,5052] CONDITIONAL_S
Y_MEAS 5050 [(0,1)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5051 [(0,0)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
DISCARD 5052 [(0,1)] 0 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5053 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 5054 [(1,0)] D [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [] [5057,5058,5059,5060] [] [] [((0,0),(1,0))] [] none
DISCARD 5056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5057 [(1,0),(0,0)] D [5055] [] [] [] [((0,0),(1,0))] [5057,5058,5059,5060] CONDITIONAL_S
Y_MEAS 5058 [(1,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5059 [(0,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
DISCARD 5060 [(1,0)] 0 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5061 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 5062 [(0,1)] D [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [] [5065,5066,5067,5068] [] [] [((0,0),(0,1))] [] none
DISCARD 5064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5065 [(0,1),(0,0)] D [5063] [] [] [] [((0,0),(0,1))] [5065,5066,5067,5068] CONDITIONAL_S
Y_MEAS 5066 [(0,1)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5067 [(0,0)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
DISCARD 5068 [(0,1)] 0 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5069 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5070 [(1,0)] D [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [] [5073,5074,5075,5076] [] [] [((0,0),(1,0))] [] none
DISCARD 5072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5073 [(1,0),(0,0)] D [5071] [] [] [] [((0,0),(1,0))] [5073,5074,5075,5076] CONDITIONAL_S
Y_MEAS 5074 [(1,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5075 [(0,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
DISCARD 5076 [(1,0)] 0 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5077 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5078 [(0,1)] D [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [] [5081,5082,5083,5084] [] [] [((0,0),(0,1))] [] none
DISCARD 5080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5081 [(0,1),(0,0)] D [5079] [] [] [] [((0,0),(0,1))] [5081,5082,5083,5084] CONDITIONAL_S
Y_MEAS 5082 [(0,1)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5083 [(0,0)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
DISCARD 5084 [(0,1)] 0 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5085 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5086 [(1,0)] D [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [] [5089,5090,5091,5092] [] [] [((0,0),(1,0))] [] none
DISCARD 5088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5089 [(1,0),(0,0)] D [5087] [] [] [] [((0,0),(1,0))] [5089,5090,5091,5092] CONDITIONAL_S
Y_MEAS 5090 [(1,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5091 [(0,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
DISCARD 5092 [(1,0)] 0 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5093 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5094 [(0,1)] D [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [] [5097,5098,5099,5100] [] [] [((0,0),(0,1))] [] none
DISCARD 5096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5097 [(0,1),(0,0)] D [5095] [] [] [] [((0,0),(0,1))] [5097,5098,5099,5100] CONDITIONAL_S
Y_MEAS 5098 [(0,1)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
IDLE 5099 [(0,0)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
DISCARD 5100 [(0,1)] 0 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
IDLE 5101 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5102 [(1,0)] D [] [] [] [] [] [] none
MERGE 5103 [(1,0),(0,0)] D [] [5105,5106,5107,5108] [] [] [((0,0),(1,0))] [] none
DISCARD 5104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5105 [(1,0),(0,0)] D [5103] [] [] [] [((0,0),(1,0))] [5105,5106,5107,5108] CONDITIONAL_S
Y_MEAS 5106 [(1,0)] HALF_D_PLUS_2 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
IDLE 5107 [(0,0)] HALF_D_PLUS_2 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
DISCARD 5108 [(1,0)] 0 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
IDLE 5109 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5110 [(0,1)] D [] [] [] [] [] [] none
MERGE 5111 [(0,1),(0,0)] D [] [5113,5114,5115,5116] [] [] [((0,0),(0,1))] [] none
DISCARD 5112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5113 [(0,1),(0,0)] D [5111] [] [] [] [((0,0),(0,1))] [5113,5114,5115,5116] CONDITIONAL_S
Y_MEAS 5114 [(0,1)] HALF_D_PLUS_2 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
IDLE 5115 [(0,0)] HALF_D_PLUS_2 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
DISCARD 5116 [(0,1)] 0 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
IDLE 5117 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5118 [(1,0)] D [] [] [] [] [] [] none
MERGE 5119 [(1,0),(0,0)] D [] [5121,5122,5123,5124] [] [] [((0,0),(1,0))] [] none
DISCARD 5120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5121 [(1,0),(0,0)] D [5119] [] [] [] [((0,0),(1,0))] [5121,5122,5123,5124] CONDITIONAL_S
Y_MEAS 5122 [(1,0)] HALF_D_PLUS_2 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
IDLE 5123 [(0,0)] HALF_D_PLUS_2 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
DISCARD 5124 [(1,0)] 0 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
IDLE 5125 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5126 [(0,1)] D [] [] [] [] [] [] none
MERGE 5127 [(0,1),(0,0)] D [] [5129,5130,5131,5132] [] [] [((0,0),(0,1))] [] none
DISCARD 5128 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5129 [(0,1),(0,0)] D [5127] [] [] [] [((0,0),(0,1))] [5129,5130,5131,5132] CONDITIONAL_S
Y_MEAS 5130 [(0,1)] HALF_D_PLUS_2 [5127] [] [] [] [] [5129,5130,5131,5132] CONDITIONAL_S
IDLE 5131 [(0,0)] HALF_D_PLUS_2 [5127] [] [] [] [] [5129,5130,5131,5132] CONDITIONAL_S
DISCARD 5132 [(0,1)] 0 [5127] [] [] [] [] [5129,5130,5131,5132] CONDITIONAL_S
IDLE 5133 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5134 [(1,0)] D [] [] [] [] [] [] none
MERGE 5135 [(1,0),(0,0)] D [] [5137,5138,5139,5140] [] [] [((0,0),(1,0))] [] none
DISCARD 5136 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5137 [(1,0),(0,0)] D [5135] [] [] [] [((0,0),(1,0))] [5137,5138,5139,5140] CONDITIONAL_S
Y_MEAS 5138 [(1,0)] HALF_D_PLUS_2 [5135] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
IDLE 5139 [(0,0)] HALF_D_PLUS_2 [5135] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
DISCARD 5140 [(1,0)] 0 [5135] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
IDLE 5141 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 5142 [(0,1)] D [] [] [] [] [] [] none
MERGE 5143 [(0,1),(0,0)] D [] [5145,5146,5147,5148] [] [] [((0,0),(0,1))] [] none
DISCARD 5144 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5145 [(0,1),(0,0)] D [5143] [] [] [] [((0,0),(0,1))] [5145,5146,5147,5148] CONDITIONAL_S
Y_MEAS 5146 [(0,1)] HALF_D_PLUS_2 [5143] [] [] [] [] [5145,5146,5147,5148] CONDITIONAL_S
IDLE 5147 [(0,0)] HALF_D_PLUS_2 [5143] [] [] [] [] [5145,5146,5147,5148] CONDITIONAL_S
DISCARD 5148 [(0,1)] 0 [5143] [] [] [] [] [5145,5146,5147,5148] CONDITIONAL_S
IDLE 5149 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 5150 [(1,0)] D [] [] [] [] [] [] none
MERGE 5151 [(1,0),(0,0)] D [] [5153,5154,5155,5156] [] [] [((0,0),(1,0))] [] none
DISCARD 5152 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5153 [(1,0),(0,0)] D [5151] [] [] [] [((0,0),(1,0))] [5153,5154,5155,5156] CONDITIONAL_S
Y_MEAS 5154 [(1,0)] HALF_D_PLUS_2 [5151] [] [] [] [] [5153,5154,5155,5156] CONDITIONAL_S
IDLE 5155 [(0,0)] HALF_D_PLUS_2 [5151] [] [] [] [] [5153,5154,5155,5156] CONDITIONAL_S
DISCARD 5156 [(1,0)] 0 [5151] [] [] [] [] [5153,5154,5155,5156] CONDITIONAL_S
IDLE 5157 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 5158 [(0,1)] D [] [] [] [] [] [] none
MERGE 5159 [(0,1),(0,0)] D [] [5161,5162,5163,5164] [] [] [((0,0),(0,1))] [] none
DISCARD 5160 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5161 [(0,1),(0,0)] D [5159] [] [] [] [((0,0),(0,1))] [5161,5162,5163,5164] CONDITIONAL_S
Y_MEAS 5162 [(0,1)] HALF_D_PLUS_2 [5159] [] [] [] [] [5161,5162,5163,5164] CONDITIONAL_S
IDLE 5163 [(0,0)] HALF_D_PLUS_2 [5159] [] [] [] [] [5161,5162,5163,5164] CONDITIONAL_S
DISCARD 5164 [(0,1)] 0 [5159] [] [] [] [] [5161,5162,5163,5164] CONDITIONAL_S
IDLE 5165 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5166 [(1,0)] D [] [] [] [] [] [] none
MERGE 5167 [(1,0),(0,0)] D [] [5169,5170,5171,5172] [] [] [((0,0),(1,0))] [] none
DISCARD 5168 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5169 [(1,0),(0,0)] D [5167] [] [] [] [((0,0),(1,0))] [5169,5170,5171,5172] CONDITIONAL_S
Y_MEAS 5170 [(1,0)] HALF_D_PLUS_2 [5167] [] [] [] [] [5169,5170,5171,5172] CONDITIONAL_S
IDLE 5171 [(0,0)] HALF_D_PLUS_2 [5167] [] [] [] [] [5169,5170,5171,5172] CONDITIONAL_S
DISCARD 5172 [(1,0)] 0 [5167] [] [] [] [] [5169,5170,5171,5172] CONDITIONAL_S
IDLE 5173 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5174 [(0,1)] D [] [] [] [] [] [] none
MERGE 5175 [(0,1),(0,0)] D [] [5177,5178,5179,5180] [] [] [((0,0),(0,1))] [] none
DISCARD 5176 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5177 [(0,1),(0,0)] D [5175] [] [] [] [((0,0),(0,1))] [5177,5178,5179,5180] CONDITIONAL_S
Y_MEAS 5178 [(0,1)] HALF_D_PLUS_2 [5175] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
IDLE 5179 [(0,0)] HALF_D_PLUS_2 [5175] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
DISCARD 5180 [(0,1)] 0 [5175] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
IDLE 5181 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5182 [(1,0)] D [] [] [] [] [] [] none
MERGE 5183 [(1,0),(0,0)] D [] [5185,5186,5187,5188] [] [] [((0,0),(1,0))] [] none
DISCARD 5184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5185 [(1,0),(0,0)] D [5183] [] [] [] [((0,0),(1,0))] [5185,5186,5187,5188] CONDITIONAL_S
Y_MEAS 5186 [(1,0)] HALF_D_PLUS_2 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
IDLE 5187 [(0,0)] HALF_D_PLUS_2 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
DISCARD 5188 [(1,0)] 0 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
IDLE 5189 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5190 [(0,1)] D [] [] [] [] [] [] none
MERGE 5191 [(0,1),(0,0)] D [] [5193,5194,5195,5196] [] [] [((0,0),(0,1))] [] none
DISCARD 5192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5193 [(0,1),(0,0)] D [5191] [] [] [] [((0,0),(0,1))] [5193,5194,5195,5196] CONDITIONAL_S
Y_MEAS 5194 [(0,1)] HALF_D_PLUS_2 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
IDLE 5195 [(0,0)] HALF_D_PLUS_2 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
DISCARD 5196 [(0,1)] 0 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
IDLE 5197 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5198 [(1,0)] D [] [] [] [] [] [] none
MERGE 5199 [(1,0),(0,0)] D [] [5201,5202,5203,5204] [] [] [((0,0),(1,0))] [] none
DISCARD 5200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5201 [(1,0),(0,0)] D [5199] [] [] [] [((0,0),(1,0))] [5201,5202,5203,5204] CONDITIONAL_S
Y_MEAS 5202 [(1,0)] HALF_D_PLUS_2 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
IDLE 5203 [(0,0)] HALF_D_PLUS_2 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
DISCARD 5204 [(1,0)] 0 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
IDLE 5205 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 5206 [(0,1)] D [] [] [] [] [] [] none
MERGE 5207 [(0,1),(0,0)] D [] [5209,5210,5211,5212] [] [] [((0,0),(0,1))] [] none
DISCARD 5208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5209 [(0,1),(0,0)] D [5207] [] [] [] [((0,0),(0,1))] [5209,5210,5211,5212] CONDITIONAL_S
Y_MEAS 5210 [(0,1)] HALF_D_PLUS_2 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
IDLE 5211 [(0,0)] HALF_D_PLUS_2 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
DISCARD 5212 [(0,1)] 0 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
IDLE 5213 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 5214 [(1,0)] D [] [] [] [] [] [] none
MERGE 5215 [(1,0),(0,0)] D [] [5217,5218,5219,5220] [] [] [((0,0),(1,0))] [] none
DISCARD 5216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5217 [(1,0),(0,0)] D [5215] [] [] [] [((0,0),(1,0))] [5217,5218,5219,5220] CONDITIONAL_S
Y_MEAS 5218 [(1,0)] HALF_D_PLUS_2 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
IDLE 5219 [(0,0)] HALF_D_PLUS_2 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
DISCARD 5220 [(1,0)] 0 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
IDLE 5221 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 5222 [(0,1)] D [] [] [] [] [] [] none
MERGE 5223 [(0,1),(0,0)] D [] [5225,5226,5227,5228] [] [] [((0,0),(0,1))] [] none
DISCARD 5224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5225 [(0,1),(0,0)] D [5223] [] [] [] [((0,0),(0,1))] [5225,5226,5227,5228] CONDITIONAL_S
Y_MEAS 5226 [(0,1)] HALF_D_PLUS_2 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
IDLE 5227 [(0,0)] HALF_D_PLUS_2 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
DISCARD 5228 [(0,1)] 0 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
IDLE 5229 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5230 [(1,0)] D [] [] [] [] [] [] none
MERGE 5231 [(1,0),(0,0)] D [] [5233,5234,5235,5236] [] [] [((0,0),(1,0))] [] none
DISCARD 5232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5233 [(1,0),(0,0)] D [5231] [] [] [] [((0,0),(1,0))] [5233,5234,5235,5236] CONDITIONAL_S
Y_MEAS 5234 [(1,0)] HALF_D_PLUS_2 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
IDLE 5235 [(0,0)] HALF_D_PLUS_2 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
DISCARD 5236 [(1,0)] 0 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
IDLE 5237 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5238 [(0,1)] D [] [] [] [] [] [] none
MERGE 5239 [(0,1),(0,0)] D [] [5241,5242,5243,5244] [] [] [((0,0),(0,1))] [] none
DISCARD 5240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5241 [(0,1),(0,0)] D [5239] [] [] [] [((0,0),(0,1))] [5241,5242,5243,5244] CONDITIONAL_S
Y_MEAS 5242 [(0,1)] HALF_D_PLUS_2 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
IDLE 5243 [(0,0)] HALF_D_PLUS_2 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
DISCARD 5244 [(0,1)] 0 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
IDLE 5245 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 5246 [(1,0)] D [] [] [] [] [] [] none
MERGE 5247 [(1,0),(0,0)] D [] [5249,5250,5251,5252] [] [] [((0,0),(1,0))] [] none
DISCARD 5248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5249 [(1,0),(0,0)] D [5247] [] [] [] [((0,0),(1,0))] [5249,5250,5251,5252] CONDITIONAL_S
Y_MEAS 5250 [(1,0)] HALF_D_PLUS_2 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
IDLE 5251 [(0,0)] HALF_D_PLUS_2 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
DISCARD 5252 [(1,0)] 0 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
IDLE 5253 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5254 [(0,1)] D [] [] [] [] [] [] none
MERGE 5255 [(0,1),(0,0)] D [] [5257,5258,5259,5260] [] [] [((0,0),(0,1))] [] none
DISCARD 5256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5257 [(0,1),(0,0)] D [5255] [] [] [] [((0,0),(0,1))] [5257,5258,5259,5260] CONDITIONAL_S
Y_MEAS 5258 [(0,1)] HALF_D_PLUS_2 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
IDLE 5259 [(0,0)] HALF_D_PLUS_2 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
DISCARD 5260 [(0,1)] 0 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
IDLE 5261 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5262 [(1,0)] D [] [] [] [] [] [] none
MERGE 5263 [(1,0),(0,0)] D [] [5265,5266,5267,5268] [] [] [((0,0),(1,0))] [] none
DISCARD 5264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5265 [(1,0),(0,0)] D [5263] [] [] [] [((0,0),(1,0))] [5265,5266,5267,5268] CONDITIONAL_S
Y_MEAS 5266 [(1,0)] HALF_D_PLUS_2 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
IDLE 5267 [(0,0)] HALF_D_PLUS_2 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
DISCARD 5268 [(1,0)] 0 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
IDLE 5269 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5270 [(0,1)] D [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [] [5273,5274,5275,5276] [] [] [((0,0),(0,1))] [] none
DISCARD 5272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5273 [(0,1),(0,0)] D [5271] [] [] [] [((0,0),(0,1))] [5273,5274,5275,5276] CONDITIONAL_S
Y_MEAS 5274 [(0,1)] HALF_D_PLUS_2 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
IDLE 5275 [(0,0)] HALF_D_PLUS_2 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
DISCARD 5276 [(0,1)] 0 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
IDLE 5277 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5278 [(1,0)] D [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [] [5281,5282,5283,5284] [] [] [((0,0),(1,0))] [] none
DISCARD 5280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5281 [(1,0),(0,0)] D [5279] [] [] [] [((0,0),(1,0))] [5281,5282,5283,5284] CONDITIONAL_S
Y_MEAS 5282 [(1,0)] HALF_D_PLUS_2 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
IDLE 5283 [(0,0)] HALF_D_PLUS_2 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
DISCARD 5284 [(1,0)] 0 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
IDLE 5285 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5286 [(0,1)] D [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [] [5289,5290,5291,5292] [] [] [((0,0),(0,1))] [] none
DISCARD 5288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5289 [(0,1),(0,0)] D [5287] [] [] [] [((0,0),(0,1))] [5289,5290,5291,5292] CONDITIONAL_S
Y_MEAS 5290 [(0,1)] HALF_D_PLUS_2 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
IDLE 5291 [(0,0)] HALF_D_PLUS_2 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
DISCARD 5292 [(0,1)] 0 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
IDLE 5293 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5294 [(1,0)] D [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [] [5297,5298,5299,5300] [] [] [((0,0),(1,0))] [] none
DISCARD 5296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5297 [(1,0),(0,0)] D [5295] [] [] [] [((0,0),(1,0))] [5297,5298,5299,5300] CONDITIONAL_S
Y_MEAS 5298 [(1,0)] HALF_D_PLUS_2 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
IDLE 5299 [(0,0)] HALF_D_PLUS_2 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
DISCARD 5300 [(1,0)] 0 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
IDLE 5301 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5302 [(0,1)] D [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [] [5305,5306,5307,5308] [] [] [((0,0),(0,1))] [] none
DISCARD 5304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5305 [(0,1),(0,0)] D [5303] [] [] [] [((0,0),(0,1))] [5305,5306,5307,5308] CONDITIONAL_S
Y_MEAS 5306 [(0,1)] HALF_D_PLUS_2 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
IDLE 5307 [(0,0)] HALF_D_PLUS_2 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
DISCARD 5308 [(0,1)] 0 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
IDLE 5309 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5310 [(1,0)] D [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [] [5313,5314,5315,5316] [] [] [((0,0),(1,0))] [] none
DISCARD 5312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5313 [(1,0),(0,0)] D [5311] [] [] [] [((0,0),(1,0))] [5313,5314,5315,5316] CONDITIONAL_S
Y_MEAS 5314 [(1,0)] HALF_D_PLUS_2 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
IDLE 5315 [(0,0)] HALF_D_PLUS_2 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
DISCARD 5316 [(1,0)] 0 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
IDLE 5317 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5318 [(0,1)] D [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [] [5321,5322,5323,5324] [] [] [((0,0),(0,1))] [] none
DISCARD 5320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5321 [(0,1),(0,0)] D [5319] [] [] [] [((0,0),(0,1))] [5321,5322,5323,5324] CONDITIONAL_S
Y_MEAS 5322 [(0,1)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5323 [(0,0)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
DISCARD 5324 [(0,1)] 0 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5325 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 5326 [(1,0)] D [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [] [5329,5330,5331,5332] [] [] [((0,0),(1,0))] [] none
DISCARD 5328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5329 [(1,0),(0,0)] D [5327] [] [] [] [((0,0),(1,0))] [5329,5330,5331,5332] CONDITIONAL_S
Y_MEAS 5330 [(1,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5331 [(0,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
DISCARD 5332 [(1,0)] 0 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5333 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 5334 [(0,1)] D [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [] [5337,5338,5339,5340] [] [] [((0,0),(0,1))] [] none
DISCARD 5336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5337 [(0,1),(0,0)] D [5335] [] [] [] [((0,0),(0,1))] [5337,5338,5339,5340] CONDITIONAL_S
Y_MEAS 5338 [(0,1)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5339 [(0,0)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
DISCARD 5340 [(0,1)] 0 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5341 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 5342 [(1,0)] D [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [] [5345,5346,5347,5348] [] [] [((0,0),(1,0))] [] none
DISCARD 5344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5345 [(1,0),(0,0)] D [5343] [] [] [] [((0,0),(1,0))] [5345,5346,5347,5348] CONDITIONAL_S
Y_MEAS 5346 [(1,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5347 [(0,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
DISCARD 5348 [(1,0)] 0 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5349 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 5350 [(0,1)] D [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [] [5353,5354,5355,5356] [] [] [((0,0),(0,1))] [] none
DISCARD 5352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5353 [(0,1),(0,0)] D [5351] [] [] [] [((0,0),(0,1))] [5353,5354,5355,5356] CONDITIONAL_S
Y_MEAS 5354 [(0,1)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5355 [(0,0)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
DISCARD 5356 [(0,1)] 0 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5357 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5358 [(1,0)] D [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [] [5361,5362,5363,5364] [] [] [((0,0),(1,0))] [] none
DISCARD 5360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5361 [(1,0),(0,0)] D [5359] [] [] [] [((0,0),(1,0))] [5361,5362,5363,5364] CONDITIONAL_S
Y_MEAS 5362 [(1,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5363 [(0,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
DISCARD 5364 [(1,0)] 0 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5365 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5366 [(0,1)] D [] [] [] [] [] [] none
MERGE 5367 [(0,1),(0,0)] D [] [5369,5370,5371,5372] [] [] [((0,0),(0,1))] [] none
DISCARD 5368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5369 [(0,1),(0,0)] D [5367] [] [] [] [((0,0),(0,1))] [5369,5370,5371,5372] CONDITIONAL_S
Y_MEAS 5370 [(0,1)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5371 [(0,0)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
DISCARD 5372 [(0,1)] 0 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5373 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 5374 [(1,0)] D [] [] [] [] [] [] none
MERGE 5375 [(1,0),(0,0)] D [] [5377,5378,5379,5380] [] [] [((0,0),(1,0))] [] none
DISCARD 5376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5377 [(1,0),(0,0)] D [5375] [] [] [] [((0,0),(1,0))] [5377,5378,5379,5380] CONDITIONAL_S
Y_MEAS 5378 [(1,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5379 [(0,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
DISCARD 5380 [(1,0)] 0 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5381 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5382 [(0,1)] D [] [] [] [] [] [] none
MERGE 5383 [(0,1),(0,0)] D [] [5385,5386,5387,5388] [] [] [((0,0),(0,1))] [] none
DISCARD 5384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5385 [(0,1),(0,0)] D [5383] [] [] [] [((0,0),(0,1))] [5385,5386,5387,5388] CONDITIONAL_S
Y_MEAS 5386 [(0,1)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5387 [(0,0)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
DISCARD 5388 [(0,1)] 0 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5389 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5390 [(1,0)] D [] [] [] [] [] [] none
MERGE 5391 [(1,0),(0,0)] D [] [5393,5394,5395,5396] [] [] [((0,0),(1,0))] [] none
DISCARD 5392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5393 [(1,0),(0,0)] D [5391] [] [] [] [((0,0),(1,0))] [5393,5394,5395,5396] CONDITIONAL_S
Y_MEAS 5394 [(1,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5395 [(0,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
DISCARD 5396 [(1,0)] 0 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5397 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5398 [(0,1)] D [] [] [] [] [] [] none
MERGE 5399 [(0,1),(0,0)] D [] [5401,5402,5403,5404] [] [] [((0,0),(0,1))] [] none
DISCARD 5400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5401 [(0,1),(0,0)] D [5399] [] [] [] [((0,0),(0,1))] [5401,5402,5403,5404] CONDITIONAL_S
Y_MEAS 5402 [(0,1)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5403 [(0,0)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
DISCARD 5404 [(0,1)] 0 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5405 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5406 [(1,0)] D [] [] [] [] [] [] none
MERGE 5407 [(1,0),(0,0)] D [] [5409,5410,5411,5412] [] [] [((0,0),(1,0))] [] none
DISCARD 5408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5409 [(1,0),(0,0)] D [5407] [] [] [] [((0,0),(1,0))] [5409,5410,5411,5412] CONDITIONAL_S
Y_MEAS 5410 [(1,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5411 [(0,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
DISCARD 5412 [(1,0)] 0 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5413 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5414 [(0,1)] D [] [] [] [] [] [] none
MERGE 5415 [(0,1),(0,0)] D [] [5417,5418,5419,5420] [] [] [((0,0),(0,1))] [] none
DISCARD 5416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5417 [(0,1),(0,0)] D [5415] [] [] [] [((0,0),(0,1))] [5417,5418,5419,5420] CONDITIONAL_S
Y_MEAS 5418 [(0,1)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5419 [(0,0)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
DISCARD 5420 [(0,1)] 0 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5421 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 5422 [(1,0)] D [] [] [] [] [] [] none
MERGE 5423 [(1,0),(0,0)] D [] [5425,5426,5427,5428] [] [] [((0,0),(1,0))] [] none
DISCARD 5424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5425 [(1,0),(0,0)] D [5423] [] [] [] [((0,0),(1,0))] [5425,5426,5427,5428] CONDITIONAL_S
Y_MEAS 5426 [(1,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5427 [(0,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
DISCARD 5428 [(1,0)] 0 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5429 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5430 [(0,1)] D [] [] [] [] [] [] none
MERGE 5431 [(0,1),(0,0)] D [] [5433,5434,5435,5436] [] [] [((0,0),(0,1))] [] none
DISCARD 5432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5433 [(0,1),(0,0)] D [5431] [] [] [] [((0,0),(0,1))] [5433,5434,5435,5436] CONDITIONAL_S
Y_MEAS 5434 [(0,1)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5435 [(0,0)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
DISCARD 5436 [(0,1)] 0 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5437 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5438 [(1,0)] D [] [] [] [] [] [] none
MERGE 5439 [(1,0),(0,0)] D [] [5441,5442,5443,5444] [] [] [((0,0),(1,0))] [] none
DISCARD 5440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5441 [(1,0),(0,0)] D [5439] [] [] [] [((0,0),(1,0))] [5441,5442,5443,5444] CONDITIONAL_S
Y_MEAS 5442 [(1,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5443 [(0,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
DISCARD 5444 [(1,0)] 0 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5445 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5446 [(0,1)] D [] [] [] [] [] [] none
MERGE 5447 [(0,1),(0,0)] D [] [5449,5450,5451,5452] [] [] [((0,0),(0,1))] [] none
DISCARD 5448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5449 [(0,1),(0,0)] D [5447] [] [] [] [((0,0),(0,1))] [5449,5450,5451,5452] CONDITIONAL_S
Y_MEAS 5450 [(0,1)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5451 [(0,0)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
DISCARD 5452 [(0,1)] 0 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5453 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5454 [(1,0)] D [] [] [] [] [] [] none
MERGE 5455 [(1,0),(0,0)] D [] [5457,5458,5459,5460] [] [] [((0,0),(1,0))] [] none
DISCARD 5456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5457 [(1,0),(0,0)] D [5455] [] [] [] [((0,0),(1,0))] [5457,5458,5459,5460] CONDITIONAL_S
Y_MEAS 5458 [(1,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5459 [(0,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
DISCARD 5460 [(1,0)] 0 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5461 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5462 [(0,1)] D [] [] [] [] [] [] none
MERGE 5463 [(0,1),(0,0)] D [] [5465,5466,5467,5468] [] [] [((0,0),(0,1))] [] none
DISCARD 5464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5465 [(0,1),(0,0)] D [5463] [] [] [] [((0,0),(0,1))] [5465,5466,5467,5468] CONDITIONAL_S
Y_MEAS 5466 [(0,1)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5467 [(0,0)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
DISCARD 5468 [(0,1)] 0 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5469 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5470 [(1,0)] D [] [] [] [] [] [] none
MERGE 5471 [(1,0),(0,0)] D [] [5473,5474,5475,5476] [] [] [((0,0),(1,0))] [] none
DISCARD 5472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5473 [(1,0),(0,0)] D [5471] [] [] [] [((0,0),(1,0))] [5473,5474,5475,5476] CONDITIONAL_S
Y_MEAS 5474 [(1,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5475 [(0,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
DISCARD 5476 [(1,0)] 0 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5477 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5478 [(0,1)] D [] [] [] [] [] [] none
MERGE 5479 [(0,1),(0,0)] D [] [5481,5482,5483,5484] [] [] [((0,0),(0,1))] [] none
DISCARD 5480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5481 [(0,1),(0,0)] D [5479] [] [] [] [((0,0),(0,1))] [5481,5482,5483,5484] CONDITIONAL_S
Y_MEAS 5482 [(0,1)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5483 [(0,0)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
DISCARD 5484 [(0,1)] 0 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5485 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 5486 [(1,0)] D [] [] [] [] [] [] none
MERGE 5487 [(1,0),(0,0)] D [] [5489,5490,5491,5492] [] [] [((0,0),(1,0))] [] none
DISCARD 5488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5489 [(1,0),(0,0)] D [5487] [] [] [] [((0,0),(1,0))] [5489,5490,5491,5492] CONDITIONAL_S
Y_MEAS 5490 [(1,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5491 [(0,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
DISCARD 5492 [(1,0)] 0 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5493 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5494 [(0,1)] D [] [] [] [] [] [] none
MERGE 5495 [(0,1),(0,0)] D [] [5497,5498,5499,5500] [] [] [((0,0),(0,1))] [] none
DISCARD 5496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5497 [(0,1),(0,0)] D [5495] [] [] [] [((0,0),(0,1))] [5497,5498,5499,5500] CONDITIONAL_S
Y_MEAS 5498 [(0,1)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5499 [(0,0)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
DISCARD 5500 [(0,1)] 0 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5501 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5502 [(1,0)] D [] [] [] [] [] [] none
MERGE 5503 [(1,0),(0,0)] D [] [5505,5506,5507,5508] [] [] [((0,0),(1,0))] [] none
DISCARD 5504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5505 [(1,0),(0,0)] D [5503] [] [] [] [((0,0),(1,0))] [5505,5506,5507,5508] CONDITIONAL_S
Y_MEAS 5506 [(1,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5507 [(0,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
DISCARD 5508 [(1,0)] 0 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5509 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5510 [(0,1)] D [] [] [] [] [] [] none
MERGE 5511 [(0,1),(0,0)] D [] [5513,5514,5515,5516] [] [] [((0,0),(0,1))] [] none
DISCARD 5512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5513 [(0,1),(0,0)] D [5511] [] [] [] [((0,0),(0,1))] [5513,5514,5515,5516] CONDITIONAL_S
Y_MEAS 5514 [(0,1)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5515 [(0,0)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
DISCARD 5516 [(0,1)] 0 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5517 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 5518 [(1,0)] D [] [] [] [] [] [] none
MERGE 5519 [(1,0),(0,0)] D [] [5521,5522,5523,5524] [] [] [((0,0),(1,0))] [] none
DISCARD 5520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5521 [(1,0),(0,0)] D [5519] [] [] [] [((0,0),(1,0))] [5521,5522,5523,5524] CONDITIONAL_S
Y_MEAS 5522 [(1,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5523 [(0,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
DISCARD 5524 [(1,0)] 0 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5525 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 5526 [(0,1)] D [] [] [] [] [] [] none
MERGE 5527 [(0,1),(0,0)] D [] [5529,5530,5531,5532] [] [] [((0,0),(0,1))] [] none
DISCARD 5528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5529 [(0,1),(0,0)] D [5527] [] [] [] [((0,0),(0,1))] [5529,5530,5531,5532] CONDITIONAL_S
Y_MEAS 5530 [(0,1)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5531 [(0,0)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
DISCARD 5532 [(0,1)] 0 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5533 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5534 [(1,0)] D [] [] [] [] [] [] none
MERGE 5535 [(1,0),(0,0)] D [] [5537,5538,5539,5540] [] [] [((0,0),(1,0))] [] none
DISCARD 5536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5537 [(1,0),(0,0)] D [5535] [] [] [] [((0,0),(1,0))] [5537,5538,5539,5540] CONDITIONAL_S
Y_MEAS 5538 [(1,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5539 [(0,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
DISCARD 5540 [(1,0)] 0 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5541 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5542 [(0,1)] D [] [] [] [] [] [] none
MERGE 5543 [(0,1),(0,0)] D [] [5545,5546,5547,5548] [] [] [((0,0),(0,1))] [] none
DISCARD 5544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5545 [(0,1),(0,0)] D [5543] [] [] [] [((0,0),(0,1))] [5545,5546,5547,5548] CONDITIONAL_S
Y_MEAS 5546 [(0,1)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5547 [(0,0)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
DISCARD 5548 [(0,1)] 0 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5549 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 5550 [(1,0)] D [] [] [] [] [] [] none
MERGE 5551 [(1,0),(0,0)] D [] [5553,5554,5555,5556] [] [] [((0,0),(1,0))] [] none
DISCARD 5552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5553 [(1,0),(0,0)] D [5551] [] [] [] [((0,0),(1,0))] [5553,5554,5555,5556] CONDITIONAL_S
Y_MEAS 5554 [(1,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5555 [(0,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
DISCARD 5556 [(1,0)] 0 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5557 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5558 [(0,1)] D [] [] [] [] [] [] none
MERGE 5559 [(0,1),(0,0)] D [] [5561,5562,5563,5564] [] [] [((0,0),(0,1))] [] none
DISCARD 5560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5561 [(0,1),(0,0)] D [5559] [] [] [] [((0,0),(0,1))] [5561,5562,5563,5564] CONDITIONAL_S
Y_MEAS 5562 [(0,1)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5563 [(0,0)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
DISCARD 5564 [(0,1)] 0 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5565 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5566 [(1,0)] D [] [] [] [] [] [] none
MERGE 5567 [(1,0),(0,0)] D [] [5569,5570,5571,5572] [] [] [((0,0),(1,0))] [] none
DISCARD 5568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5569 [(1,0),(0,0)] D [5567] [] [] [] [((0,0),(1,0))] [5569,5570,5571,5572] CONDITIONAL_S
Y_MEAS 5570 [(1,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5571 [(0,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
DISCARD 5572 [(1,0)] 0 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5573 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5574 [(0,1)] D [] [] [] [] [] [] none
MERGE 5575 [(0,1),(0,0)] D [] [5577,5578,5579,5580] [] [] [((0,0),(0,1))] [] none
DISCARD 5576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5577 [(0,1),(0,0)] D [5575] [] [] [] [((0,0),(0,1))] [5577,5578,5579,5580] CONDITIONAL_S
Y_MEAS 5578 [(0,1)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5579 [(0,0)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
DISCARD 5580 [(0,1)] 0 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5581 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 5582 [(1,0)] D [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [] [5585,5586,5587,5588] [] [] [((0,0),(1,0))] [] none
DISCARD 5584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5585 [(1,0),(0,0)] D [5583] [] [] [] [((0,0),(1,0))] [5585,5586,5587,5588] CONDITIONAL_S
Y_MEAS 5586 [(1,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5587 [(0,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
DISCARD 5588 [(1,0)] 0 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5589 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5590 [(0,1)] D [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [] [5593,5594,5595,5596] [] [] [((0,0),(0,1))] [] none
DISCARD 5592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5593 [(0,1),(0,0)] D [5591] [] [] [] [((0,0),(0,1))] [5593,5594,5595,5596] CONDITIONAL_S
Y_MEAS 5594 [(0,1)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5595 [(0,0)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
DISCARD 5596 [(0,1)] 0 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5597 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5598 [(1,0)] D [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [] [5601,5602,5603,5604] [] [] [((0,0),(1,0))] [] none
DISCARD 5600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5601 [(1,0),(0,0)] D [5599] [] [] [] [((0,0),(1,0))] [5601,5602,5603,5604] CONDITIONAL_S
Y_MEAS 5602 [(1,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5603 [(0,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
DISCARD 5604 [(1,0)] 0 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5605 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 5606 [(0,1)] D [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [] [5609,5610,5611,5612] [] [] [((0,0),(0,1))] [] none
DISCARD 5608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5609 [(0,1),(0,0)] D [5607] [] [] [] [((0,0),(0,1))] [5609,5610,5611,5612] CONDITIONAL_S
Y_MEAS 5610 [(0,1)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5611 [(0,0)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
DISCARD 5612 [(0,1)] 0 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5613 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5614 [(1,0)] D [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [] [5617,5618,5619,5620] [] [] [((0,0),(1,0))] [] none
DISCARD 5616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5617 [(1,0),(0,0)] D [5615] [] [] [] [((0,0),(1,0))] [5617,5618,5619,5620] CONDITIONAL_S
Y_MEAS 5618 [(1,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5619 [(0,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
DISCARD 5620 [(1,0)] 0 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5621 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5622 [(0,1)] D [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [] [5625,5626,5627,5628] [] [] [((0,0),(0,1))] [] none
DISCARD 5624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5625 [(0,1),(0,0)] D [5623] [] [] [] [((0,0),(0,1))] [5625,5626,5627,5628] CONDITIONAL_S
Y_MEAS 5626 [(0,1)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5627 [(0,0)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
DISCARD 5628 [(0,1)] 0 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5629 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 5630 [(1,0)] D [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [] [5633,5634,5635,5636] [] [] [((0,0),(1,0))] [] none
DISCARD 5632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5633 [(1,0),(0,0)] D [5631] [] [] [] [((0,0),(1,0))] [5633,5634,5635,5636] CONDITIONAL_S
Y_MEAS 5634 [(1,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5635 [(0,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
DISCARD 5636 [(1,0)] 0 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5637 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5638 [(0,1)] D [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [] [5641,5642,5643,5644] [] [] [((0,0),(0,1))] [] none
DISCARD 5640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5641 [(0,1),(0,0)] D [5639] [] [] [] [((0,0),(0,1))] [5641,5642,5643,5644] CONDITIONAL_S
Y_MEAS 5642 [(0,1)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5643 [(0,0)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
DISCARD 5644 [(0,1)] 0 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5645 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5646 [(1,0)] D [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [] [5649,5650,5651,5652] [] [] [((0,0),(1,0))] [] none
DISCARD 5648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5649 [(1,0),(0,0)] D [5647] [] [] [] [((0,0),(1,0))] [5649,5650,5651,5652] CONDITIONAL_S
Y_MEAS 5650 [(1,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5651 [(0,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
DISCARD 5652 [(1,0)] 0 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5653 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5654 [(0,1)] D [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [] [5657,5658,5659,5660] [] [] [((0,0),(0,1))] [] none
DISCARD 5656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5657 [(0,1),(0,0)] D [5655] [] [] [] [((0,0),(0,1))] [5657,5658,5659,5660] CONDITIONAL_S
Y_MEAS 5658 [(0,1)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5659 [(0,0)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
DISCARD 5660 [(0,1)] 0 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5661 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5662 [(1,0)] D [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [] [5665,5666,5667,5668] [] [] [((0,0),(1,0))] [] none
DISCARD 5664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5665 [(1,0),(0,0)] D [5663] [] [] [] [((0,0),(1,0))] [5665,5666,5667,5668] CONDITIONAL_S
Y_MEAS 5666 [(1,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5667 [(0,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
DISCARD 5668 [(1,0)] 0 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5669 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5670 [(0,1)] D [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [] [5673,5674,5675,5676] [] [] [((0,0),(0,1))] [] none
DISCARD 5672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5673 [(0,1),(0,0)] D [5671] [] [] [] [((0,0),(0,1))] [5673,5674,5675,5676] CONDITIONAL_S
Y_MEAS 5674 [(0,1)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5675 [(0,0)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
DISCARD 5676 [(0,1)] 0 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5677 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5678 [(1,0)] D [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [] [5681,5682,5683,5684] [] [] [((0,0),(1,0))] [] none
DISCARD 5680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5681 [(1,0),(0,0)] D [5679] [] [] [] [((0,0),(1,0))] [5681,5682,5683,5684] CONDITIONAL_S
Y_MEAS 5682 [(1,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5683 [(0,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
DISCARD 5684 [(1,0)] 0 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5685 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 5686 [(0,1)] D [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [] [5689,5690,5691,5692] [] [] [((0,0),(0,1))] [] none
DISCARD 5688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5689 [(0,1),(0,0)] D [5687] [] [] [] [((0,0),(0,1))] [5689,5690,5691,5692] CONDITIONAL_S
Y_MEAS 5690 [(0,1)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5691 [(0,0)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
DISCARD 5692 [(0,1)] 0 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5693 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5694 [(1,0)] D [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [] [5697,5698,5699,5700] [] [] [((0,0),(1,0))] [] none
DISCARD 5696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5697 [(1,0),(0,0)] D [5695] [] [] [] [((0,0),(1,0))] [5697,5698,5699,5700] CONDITIONAL_S
Y_MEAS 5698 [(1,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5699 [(0,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
DISCARD 5700 [(1,0)] 0 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5701 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5702 [(0,1)] D [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [] [5705,5706,5707,5708] [] [] [((0,0),(0,1))] [] none
DISCARD 5704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5705 [(0,1),(0,0)] D [5703] [] [] [] [((0,0),(0,1))] [5705,5706,5707,5708] CONDITIONAL_S
Y_MEAS 5706 [(0,1)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5707 [(0,0)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
DISCARD 5708 [(0,1)] 0 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5709 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5710 [(1,0)] D [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [] [5713,5714,5715,5716] [] [] [((0,0),(1,0))] [] none
DISCARD 5712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5713 [(1,0),(0,0)] D [5711] [] [] [] [((0,0),(1,0))] [5713,5714,5715,5716] CONDITIONAL_S
Y_MEAS 5714 [(1,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5715 [(0,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
DISCARD 5716 [(1,0)] 0 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5717 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5718 [(0,1)] D [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [] [5721,5722,5723,5724] [] [] [((0,0),(0,1))] [] none
DISCARD 5720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5721 [(0,1),(0,0)] D [5719] [] [] [] [((0,0),(0,1))] [5721,5722,5723,5724] CONDITIONAL_S
Y_MEAS 5722 [(0,1)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5723 [(0,0)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
DISCARD 5724 [(0,1)] 0 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5725 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5726 [(1,0)] D [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [] [5729,5730,5731,5732] [] [] [((0,0),(1,0))] [] none
DISCARD 5728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5729 [(1,0),(0,0)] D [5727] [] [] [] [((0,0),(1,0))] [5729,5730,5731,5732] CONDITIONAL_S
Y_MEAS 5730 [(1,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5731 [(0,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
DISCARD 5732 [(1,0)] 0 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5733 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5734 [(0,1)] D [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [] [5737,5738,5739,5740] [] [] [((0,0),(0,1))] [] none
DISCARD 5736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5737 [(0,1),(0,0)] D [5735] [] [] [] [((0,0),(0,1))] [5737,5738,5739,5740] CONDITIONAL_S
Y_MEAS 5738 [(0,1)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5739 [(0,0)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
DISCARD 5740 [(0,1)] 0 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5741 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5742 [(1,0)] D [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [] [5745,5746,5747,5748] [] [] [((0,0),(1,0))] [] none
DISCARD 5744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5745 [(1,0),(0,0)] D [5743] [] [] [] [((0,0),(1,0))] [5745,5746,5747,5748] CONDITIONAL_S
Y_MEAS 5746 [(1,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5747 [(0,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
DISCARD 5748 [(1,0)] 0 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5749 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5750 [(0,1)] D [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [] [5753,5754,5755,5756] [] [] [((0,0),(0,1))] [] none
DISCARD 5752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5753 [(0,1),(0,0)] D [5751] [] [] [] [((0,0),(0,1))] [5753,5754,5755,5756] CONDITIONAL_S
Y_MEAS 5754 [(0,1)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5755 [(0,0)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
DISCARD 5756 [(0,1)] 0 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5757 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5758 [(1,0)] D [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [] [5761,5762,5763,5764] [] [] [((0,0),(1,0))] [] none
DISCARD 5760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5761 [(1,0),(0,0)] D [5759] [] [] [] [((0,0),(1,0))] [5761,5762,5763,5764] CONDITIONAL_S
Y_MEAS 5762 [(1,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5763 [(0,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
DISCARD 5764 [(1,0)] 0 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5765 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5766 [(0,1)] D [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [] [5769,5770,5771,5772] [] [] [((0,0),(0,1))] [] none
DISCARD 5768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5769 [(0,1),(0,0)] D [5767] [] [] [] [((0,0),(0,1))] [5769,5770,5771,5772] CONDITIONAL_S
Y_MEAS 5770 [(0,1)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5771 [(0,0)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
DISCARD 5772 [(0,1)] 0 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5773 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5774 [(1,0)] D [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [] [5777,5778,5779,5780] [] [] [((0,0),(1,0))] [] none
DISCARD 5776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5777 [(1,0),(0,0)] D [5775] [] [] [] [((0,0),(1,0))] [5777,5778,5779,5780] CONDITIONAL_S
Y_MEAS 5778 [(1,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5779 [(0,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
DISCARD 5780 [(1,0)] 0 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5781 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5782 [(0,1)] D [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [] [5785,5786,5787,5788] [] [] [((0,0),(0,1))] [] none
DISCARD 5784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5785 [(0,1),(0,0)] D [5783] [] [] [] [((0,0),(0,1))] [5785,5786,5787,5788] CONDITIONAL_S
Y_MEAS 5786 [(0,1)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5787 [(0,0)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
DISCARD 5788 [(0,1)] 0 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5789 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5790 [(1,0)] D [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [] [5793,5794,5795,5796] [] [] [((0,0),(1,0))] [] none
DISCARD 5792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5793 [(1,0),(0,0)] D [5791] [] [] [] [((0,0),(1,0))] [5793,5794,5795,5796] CONDITIONAL_S
Y_MEAS 5794 [(1,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5795 [(0,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
DISCARD 5796 [(1,0)] 0 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5797 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5798 [(0,1)] D [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [] [5801,5802,5803,5804] [] [] [((0,0),(0,1))] [] none
DISCARD 5800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5801 [(0,1),(0,0)] D [5799] [] [] [] [((0,0),(0,1))] [5801,5802,5803,5804] CONDITIONAL_S
Y_MEAS 5802 [(0,1)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5803 [(0,0)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
DISCARD 5804 [(0,1)] 0 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5805 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5806 [(1,0)] D [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [] [5809,5810,5811,5812] [] [] [((0,0),(1,0))] [] none
DISCARD 5808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5809 [(1,0),(0,0)] D [5807] [] [] [] [((0,0),(1,0))] [5809,5810,5811,5812] CONDITIONAL_S
Y_MEAS 5810 [(1,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5811 [(0,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
DISCARD 5812 [(1,0)] 0 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5813 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5814 [(0,1)] D [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [] [5817,5818,5819,5820] [] [] [((0,0),(0,1))] [] none
DISCARD 5816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5817 [(0,1),(0,0)] D [5815] [] [] [] [((0,0),(0,1))] [5817,5818,5819,5820] CONDITIONAL_S
Y_MEAS 5818 [(0,1)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5819 [(0,0)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
DISCARD 5820 [(0,1)] 0 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5821 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5822 [(1,0)] D [] [] [] [] [] [] none
MERGE 5823 [(1,0),(0,0)] D [] [5825,5826,5827,5828] [] [] [((0,0),(1,0))] [] none
DISCARD 5824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5825 [(1,0),(0,0)] D [5823] [] [] [] [((0,0),(1,0))] [5825,5826,5827,5828] CONDITIONAL_S
Y_MEAS 5826 [(1,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5827 [(0,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
DISCARD 5828 [(1,0)] 0 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5829 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5830 [(0,1)] D [] [] [] [] [] [] none
MERGE 5831 [(0,1),(0,0)] D [] [5833,5834,5835,5836] [] [] [((0,0),(0,1))] [] none
DISCARD 5832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5833 [(0,1),(0,0)] D [5831] [] [] [] [((0,0),(0,1))] [5833,5834,5835,5836] CONDITIONAL_S
Y_MEAS 5834 [(0,1)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5835 [(0,0)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
DISCARD 5836 [(0,1)] 0 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5837 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5838 [(1,0)] D [] [] [] [] [] [] none
MERGE 5839 [(1,0),(0,0)] D [] [5841,5842,5843,5844] [] [] [((0,0),(1,0))] [] none
DISCARD 5840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5841 [(1,0),(0,0)] D [5839] [] [] [] [((0,0),(1,0))] [5841,5842,5843,5844] CONDITIONAL_S
Y_MEAS 5842 [(1,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5843 [(0,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
DISCARD 5844 [(1,0)] 0 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5845 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5846 [(0,1)] D [] [] [] [] [] [] none
MERGE 5847 [(0,1),(0,0)] D [] [5849,5850,5851,5852] [] [] [((0,0),(0,1))] [] none
DISCARD 5848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5849 [(0,1),(0,0)] D [5847] [] [] [] [((0,0),(0,1))] [5849,5850,5851,5852] CONDITIONAL_S
Y_MEAS 5850 [(0,1)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5851 [(0,0)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
DISCARD 5852 [(0,1)] 0 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5853 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5854 [(1,0)] D [] [] [] [] [] [] none
MERGE 5855 [(1,0),(0,0)] D [] [5857,5858,5859,5860] [] [] [((0,0),(1,0))] [] none
DISCARD 5856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5857 [(1,0),(0,0)] D [5855] [] [] [] [((0,0),(1,0))] [5857,5858,5859,5860] CONDITIONAL_S
Y_MEAS 5858 [(1,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5859 [(0,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
DISCARD 5860 [(1,0)] 0 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5861 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5862 [(0,1)] D [] [] [] [] [] [] none
MERGE 5863 [(0,1),(0,0)] D [] [5865,5866,5867,5868] [] [] [((0,0),(0,1))] [] none
DISCARD 5864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5865 [(0,1),(0,0)] D [5863] [] [] [] [((0,0),(0,1))] [5865,5866,5867,5868] CONDITIONAL_S
Y_MEAS 5866 [(0,1)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5867 [(0,0)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
DISCARD 5868 [(0,1)] 0 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5869 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5870 [(1,0)] D [] [] [] [] [] [] none
MERGE 5871 [(1,0),(0,0)] D [] [5873,5874,5875,5876] [] [] [((0,0),(1,0))] [] none
DISCARD 5872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5873 [(1,0),(0,0)] D [5871] [] [] [] [((0,0),(1,0))] [5873,5874,5875,5876] CONDITIONAL_S
Y_MEAS 5874 [(1,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5875 [(0,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
DISCARD 5876 [(1,0)] 0 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5877 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5878 [(0,1)] D [] [] [] [] [] [] none
MERGE 5879 [(0,1),(0,0)] D [] [5881,5882,5883,5884] [] [] [((0,0),(0,1))] [] none
DISCARD 5880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5881 [(0,1),(0,0)] D [5879] [] [] [] [((0,0),(0,1))] [5881,5882,5883,5884] CONDITIONAL_S
Y_MEAS 5882 [(0,1)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5883 [(0,0)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
DISCARD 5884 [(0,1)] 0 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5885 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5886 [(1,0)] D [] [] [] [] [] [] none
MERGE 5887 [(1,0),(0,0)] D [] [5889,5890,5891,5892] [] [] [((0,0),(1,0))] [] none
DISCARD 5888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5889 [(1,0),(0,0)] D [5887] [] [] [] [((0,0),(1,0))] [5889,5890,5891,5892] CONDITIONAL_S
Y_MEAS 5890 [(1,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5891 [(0,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
DISCARD 5892 [(1,0)] 0 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5893 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5894 [(0,1)] D [] [] [] [] [] [] none
MERGE 5895 [(0,1),(0,0)] D [] [5897,5898,5899,5900] [] [] [((0,0),(0,1))] [] none
DISCARD 5896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5897 [(0,1),(0,0)] D [5895] [] [] [] [((0,0),(0,1))] [5897,5898,5899,5900] CONDITIONAL_S
Y_MEAS 5898 [(0,1)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5899 [(0,0)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
DISCARD 5900 [(0,1)] 0 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5901 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5902 [(1,0)] D [] [] [] [] [] [] none
MERGE 5903 [(1,0),(0,0)] D [] [5905,5906,5907,5908] [] [] [((0,0),(1,0))] [] none
DISCARD 5904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5905 [(1,0),(0,0)] D [5903] [] [] [] [((0,0),(1,0))] [5905,5906,5907,5908] CONDITIONAL_S
Y_MEAS 5906 [(1,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5907 [(0,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
DISCARD 5908 [(1,0)] 0 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5909 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5910 [(0,1)] D [] [] [] [] [] [] none
MERGE 5911 [(0,1),(0,0)] D [] [5913,5914,5915,5916] [] [] [((0,0),(0,1))] [] none
DISCARD 5912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5913 [(0,1),(0,0)] D [5911] [] [] [] [((0,0),(0,1))] [5913,5914,5915,5916] CONDITIONAL_S
Y_MEAS 5914 [(0,1)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5915 [(0,0)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
DISCARD 5916 [(0,1)] 0 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5917 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5918 [(1,0)] D [] [] [] [] [] [] none
MERGE 5919 [(1,0),(0,0)] D [] [5921,5922,5923,5924] [] [] [((0,0),(1,0))] [] none
DISCARD 5920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5921 [(1,0),(0,0)] D [5919] [] [] [] [((0,0),(1,0))] [5921,5922,5923,5924] CONDITIONAL_S
Y_MEAS 5922 [(1,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5923 [(0,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
DISCARD 5924 [(1,0)] 0 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5925 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5926 [(0,1)] D [] [] [] [] [] [] none
MERGE 5927 [(0,1),(0,0)] D [] [5929,5930,5931,5932] [] [] [((0,0),(0,1))] [] none
DISCARD 5928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5929 [(0,1),(0,0)] D [5927] [] [] [] [((0,0),(0,1))] [5929,5930,5931,5932] CONDITIONAL_S
Y_MEAS 5930 [(0,1)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5931 [(0,0)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
DISCARD 5932 [(0,1)] 0 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5933 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5934 [(1,0)] D [] [] [] [] [] [] none
MERGE 5935 [(1,0),(0,0)] D [] [5937,5938,5939,5940] [] [] [((0,0),(1,0))] [] none
DISCARD 5936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5937 [(1,0),(0,0)] D [5935] [] [] [] [((0,0),(1,0))] [5937,5938,5939,5940] CONDITIONAL_S
Y_MEAS 5938 [(1,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5939 [(0,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
DISCARD 5940 [(1,0)] 0 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5941 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5942 [(0,1)] D [] [] [] [] [] [] none
MERGE 5943 [(0,1),(0,0)] D [] [5945,5946,5947,5948] [] [] [((0,0),(0,1))] [] none
DISCARD 5944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5945 [(0,1),(0,0)] D [5943] [] [] [] [((0,0),(0,1))] [5945,5946,5947,5948] CONDITIONAL_S
Y_MEAS 5946 [(0,1)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5947 [(0,0)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
DISCARD 5948 [(0,1)] 0 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5949 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 5950 [(1,0)] D [] [] [] [] [] [] none
MERGE 5951 [(1,0),(0,0)] D [] [5953,5954,5955,5956] [] [] [((0,0),(1,0))] [] none
DISCARD 5952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5953 [(1,0),(0,0)] D [5951] [] [] [] [((0,0),(1,0))] [5953,5954,5955,5956] CONDITIONAL_S
Y_MEAS 5954 [(1,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5955 [(0,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
DISCARD 5956 [(1,0)] 0 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
INJECT_T 5957 [(0,1)] D [] [] [] [] [] [] none
MERGE 5958 [(0,1),(0,0)] D [] [5960,5961,5962,5963] [] [] [((0,0),(0,1))] [] none
DISCARD 5959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5960 [(0,1),(0,0)] D [5958] [] [] [] [((0,0),(0,1))] [5960,5961,5962,5963] CONDITIONAL_S
Y_MEAS 5961 [(0,1)] HALF_D_PLUS_2 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5962 [(0,0)] HALF_D_PLUS_2 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
DISCARD 5963 [(0,1)] 0 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5964 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5965 [(1,0)] D [] [] [] [] [] [] none
MERGE 5966 [(1,0),(0,0)] D [] [5968,5969,5970,5971] [] [] [((0,0),(1,0))] [] none
DISCARD 5967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5968 [(1,0),(0,0)] D [5966] [] [] [] [((0,0),(1,0))] [5968,5969,5970,5971] CONDITIONAL_S
Y_MEAS 5969 [(1,0)] HALF_D_PLUS_2 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
IDLE 5970 [(0,0)] HALF_D_PLUS_2 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
DISCARD 5971 [(1,0)] 0 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
IDLE 5972 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5973 [(0,1)] D [] [] [] [] [] [] none
MERGE 5974 [(0,1),(0,0)] D [] [5976,5977,5978,5979] [] [] [((0,0),(0,1))] [] none
DISCARD 5975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5976 [(0,1),(0,0)] D [5974] [] [] [] [((0,0),(0,1))] [5976,5977,5978,5979] CONDITIONAL_S
Y_MEAS 5977 [(0,1)] HALF_D_PLUS_2 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5978 [(0,0)] HALF_D_PLUS_2 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
DISCARD 5979 [(0,1)] 0 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5980 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5981 [(1,0)] D [] [] [] [] [] [] none
MERGE 5982 [(1,0),(0,0)] D [] [5984,5985,5986,5987] [] [] [((0,0),(1,0))] [] none
DISCARD 5983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5984 [(1,0),(0,0)] D [5982] [] [] [] [((0,0),(1,0))] [5984,5985,5986,5987] CONDITIONAL_S
Y_MEAS 5985 [(1,0)] HALF_D_PLUS_2 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
IDLE 5986 [(0,0)] HALF_D_PLUS_2 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
DISCARD 5987 [(1,0)] 0 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
IDLE 5988 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5989 [(0,1)] D [] [] [] [] [] [] none
MERGE 5990 [(0,1),(0,0)] D [] [5992,5993,5994,5995] [] [] [((0,0),(0,1))] [] none
DISCARD 5991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5992 [(0,1),(0,0)] D [5990] [] [] [] [((0,0),(0,1))] [5992,5993,5994,5995] CONDITIONAL_S
Y_MEAS 5993 [(0,1)] HALF_D_PLUS_2 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
IDLE 5994 [(0,0)] HALF_D_PLUS_2 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
DISCARD 5995 [(0,1)] 0 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
IDLE 5996 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5997 [(1,0)] D [] [] [] [] [] [] none
MERGE 5998 [(1,0),(0,0)] D [] [6000,6001,6002,6003] [] [] [((0,0),(1,0))] [] none
DISCARD 5999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6000 [(1,0),(0,0)] D [5998] [] [] [] [((0,0),(1,0))] [6000,6001,6002,6003] CONDITIONAL_S
Y_MEAS 6001 [(1,0)] HALF_D_PLUS_2 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
IDLE 6002 [(0,0)] HALF_D_PLUS_2 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
DISCARD 6003 [(1,0)] 0 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
IDLE 6004 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6005 [(0,1)] D [] [] [] [] [] [] none
MERGE 6006 [(0,1),(0,0)] D [] [6008,6009,6010,6011] [] [] [((0,0),(0,1))] [] none
DISCARD 6007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6008 [(0,1),(0,0)] D [6006] [] [] [] [((0,0),(0,1))] [6008,6009,6010,6011] CONDITIONAL_S
Y_MEAS 6009 [(0,1)] HALF_D_PLUS_2 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
IDLE 6010 [(0,0)] HALF_D_PLUS_2 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
DISCARD 6011 [(0,1)] 0 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
IDLE 6012 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6013 [(1,0)] D [] [] [] [] [] [] none
MERGE 6014 [(1,0),(0,0)] D [] [6016,6017,6018,6019] [] [] [((0,0),(1,0))] [] none
DISCARD 6015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6016 [(1,0),(0,0)] D [6014] [] [] [] [((0,0),(1,0))] [6016,6017,6018,6019] CONDITIONAL_S
Y_MEAS 6017 [(1,0)] HALF_D_PLUS_2 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
IDLE 6018 [(0,0)] HALF_D_PLUS_2 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
DISCARD 6019 [(1,0)] 0 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
IDLE 6020 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6021 [(0,1)] D [] [] [] [] [] [] none
MERGE 6022 [(0,1),(0,0)] D [] [6024,6025,6026,6027] [] [] [((0,0),(0,1))] [] none
DISCARD 6023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6024 [(0,1),(0,0)] D [6022] [] [] [] [((0,0),(0,1))] [6024,6025,6026,6027] CONDITIONAL_S
Y_MEAS 6025 [(0,1)] HALF_D_PLUS_2 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
IDLE 6026 [(0,0)] HALF_D_PLUS_2 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
DISCARD 6027 [(0,1)] 0 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
IDLE 6028 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6029 [(1,0)] D [] [] [] [] [] [] none
MERGE 6030 [(1,0),(0,0)] D [] [6032,6033,6034,6035] [] [] [((0,0),(1,0))] [] none
DISCARD 6031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6032 [(1,0),(0,0)] D [6030] [] [] [] [((0,0),(1,0))] [6032,6033,6034,6035] CONDITIONAL_S
Y_MEAS 6033 [(1,0)] HALF_D_PLUS_2 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
IDLE 6034 [(0,0)] HALF_D_PLUS_2 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
DISCARD 6035 [(1,0)] 0 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
IDLE 6036 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6037 [(0,1)] D [] [] [] [] [] [] none
MERGE 6038 [(0,1),(0,0)] D [] [6040,6041,6042,6043] [] [] [((0,0),(0,1))] [] none
DISCARD 6039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6040 [(0,1),(0,0)] D [6038] [] [] [] [((0,0),(0,1))] [6040,6041,6042,6043] CONDITIONAL_S
Y_MEAS 6041 [(0,1)] HALF_D_PLUS_2 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
IDLE 6042 [(0,0)] HALF_D_PLUS_2 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
DISCARD 6043 [(0,1)] 0 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
IDLE 6044 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6045 [(1,0)] D [] [] [] [] [] [] none
MERGE 6046 [(1,0),(0,0)] D [] [6048,6049,6050,6051] [] [] [((0,0),(1,0))] [] none
DISCARD 6047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6048 [(1,0),(0,0)] D [6046] [] [] [] [((0,0),(1,0))] [6048,6049,6050,6051] CONDITIONAL_S
Y_MEAS 6049 [(1,0)] HALF_D_PLUS_2 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6050 [(0,0)] HALF_D_PLUS_2 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
DISCARD 6051 [(1,0)] 0 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6052 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6053 [(0,1)] D [] [] [] [] [] [] none
MERGE 6054 [(0,1),(0,0)] D [] [6056,6057,6058,6059] [] [] [((0,0),(0,1))] [] none
DISCARD 6055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6056 [(0,1),(0,0)] D [6054] [] [] [] [((0,0),(0,1))] [6056,6057,6058,6059] CONDITIONAL_S
Y_MEAS 6057 [(0,1)] HALF_D_PLUS_2 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
IDLE 6058 [(0,0)] HALF_D_PLUS_2 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
DISCARD 6059 [(0,1)] 0 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
IDLE 6060 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6061 [(1,0)] D [] [] [] [] [] [] none
MERGE 6062 [(1,0),(0,0)] D [] [6064,6065,6066,6067] [] [] [((0,0),(1,0))] [] none
DISCARD 6063 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6064 [(1,0),(0,0)] D [6062] [] [] [] [((0,0),(1,0))] [6064,6065,6066,6067] CONDITIONAL_S
Y_MEAS 6065 [(1,0)] HALF_D_PLUS_2 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6066 [(0,0)] HALF_D_PLUS_2 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
DISCARD 6067 [(1,0)] 0 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6068 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6069 [(0,1)] D [] [] [] [] [] [] none
MERGE 6070 [(0,1),(0,0)] D [] [6072,6073,6074,6075] [] [] [((0,0),(0,1))] [] none
DISCARD 6071 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6072 [(0,1),(0,0)] D [6070] [] [] [] [((0,0),(0,1))] [6072,6073,6074,6075] CONDITIONAL_S
Y_MEAS 6073 [(0,1)] HALF_D_PLUS_2 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
IDLE 6074 [(0,0)] HALF_D_PLUS_2 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
DISCARD 6075 [(0,1)] 0 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
IDLE 6076 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6077 [(1,0)] D [] [] [] [] [] [] none
MERGE 6078 [(1,0),(0,0)] D [] [6080,6081,6082,6083] [] [] [((0,0),(1,0))] [] none
DISCARD 6079 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6080 [(1,0),(0,0)] D [6078] [] [] [] [((0,0),(1,0))] [6080,6081,6082,6083] CONDITIONAL_S
Y_MEAS 6081 [(1,0)] HALF_D_PLUS_2 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6082 [(0,0)] HALF_D_PLUS_2 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
DISCARD 6083 [(1,0)] 0 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6084 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6085 [(0,1)] D [] [] [] [] [] [] none
MERGE 6086 [(0,1),(0,0)] D [] [6088,6089,6090,6091] [] [] [((0,0),(0,1))] [] none
DISCARD 6087 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6088 [(0,1),(0,0)] D [6086] [] [] [] [((0,0),(0,1))] [6088,6089,6090,6091] CONDITIONAL_S
Y_MEAS 6089 [(0,1)] HALF_D_PLUS_2 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
IDLE 6090 [(0,0)] HALF_D_PLUS_2 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
DISCARD 6091 [(0,1)] 0 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
IDLE 6092 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6093 [(1,0)] D [] [] [] [] [] [] none
MERGE 6094 [(1,0),(0,0)] D [] [6096,6097,6098,6099] [] [] [((0,0),(1,0))] [] none
DISCARD 6095 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6096 [(1,0),(0,0)] D [6094] [] [] [] [((0,0),(1,0))] [6096,6097,6098,6099] CONDITIONAL_S
Y_MEAS 6097 [(1,0)] HALF_D_PLUS_2 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
IDLE 6098 [(0,0)] HALF_D_PLUS_2 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
DISCARD 6099 [(1,0)] 0 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
IDLE 6100 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6101 [(0,1)] D [] [] [] [] [] [] none
MERGE 6102 [(0,1),(0,0)] D [] [6104,6105,6106,6107] [] [] [((0,0),(0,1))] [] none
DISCARD 6103 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6104 [(0,1),(0,0)] D [6102] [] [] [] [((0,0),(0,1))] [6104,6105,6106,6107] CONDITIONAL_S
Y_MEAS 6105 [(0,1)] HALF_D_PLUS_2 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
IDLE 6106 [(0,0)] HALF_D_PLUS_2 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
DISCARD 6107 [(0,1)] 0 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
IDLE 6108 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6109 [(1,0)] D [] [] [] [] [] [] none
MERGE 6110 [(1,0),(0,0)] D [] [6112,6113,6114,6115] [] [] [((0,0),(1,0))] [] none
DISCARD 6111 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6112 [(1,0),(0,0)] D [6110] [] [] [] [((0,0),(1,0))] [6112,6113,6114,6115] CONDITIONAL_S
Y_MEAS 6113 [(1,0)] HALF_D_PLUS_2 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
IDLE 6114 [(0,0)] HALF_D_PLUS_2 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
DISCARD 6115 [(1,0)] 0 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
IDLE 6116 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6117 [(0,1)] D [] [] [] [] [] [] none
MERGE 6118 [(0,1),(0,0)] D [] [6120,6121,6122,6123] [] [] [((0,0),(0,1))] [] none
DISCARD 6119 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6120 [(0,1),(0,0)] D [6118] [] [] [] [((0,0),(0,1))] [6120,6121,6122,6123] CONDITIONAL_S
Y_MEAS 6121 [(0,1)] HALF_D_PLUS_2 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
IDLE 6122 [(0,0)] HALF_D_PLUS_2 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
DISCARD 6123 [(0,1)] 0 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
IDLE 6124 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6125 [(1,0)] D [] [] [] [] [] [] none
MERGE 6126 [(1,0),(0,0)] D [] [6128,6129,6130,6131] [] [] [((0,0),(1,0))] [] none
DISCARD 6127 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6128 [(1,0),(0,0)] D [6126] [] [] [] [((0,0),(1,0))] [6128,6129,6130,6131] CONDITIONAL_S
Y_MEAS 6129 [(1,0)] HALF_D_PLUS_2 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
IDLE 6130 [(0,0)] HALF_D_PLUS_2 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
DISCARD 6131 [(1,0)] 0 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
IDLE 6132 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 6133 [(0,1)] D [] [] [] [] [] [] none
MERGE 6134 [(0,1),(0,0)] D [] [6136,6137,6138,6139] [] [] [((0,0),(0,1))] [] none
DISCARD 6135 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6136 [(0,1),(0,0)] D [6134] [] [] [] [((0,0),(0,1))] [6136,6137,6138,6139] CONDITIONAL_S
Y_MEAS 6137 [(0,1)] HALF_D_PLUS_2 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6138 [(0,0)] HALF_D_PLUS_2 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
DISCARD 6139 [(0,1)] 0 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6140 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6141 [(1,0)] D [] [] [] [] [] [] none
MERGE 6142 [(1,0),(0,0)] D [] [6144,6145,6146,6147] [] [] [((0,0),(1,0))] [] none
DISCARD 6143 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6144 [(1,0),(0,0)] D [6142] [] [] [] [((0,0),(1,0))] [6144,6145,6146,6147] CONDITIONAL_S
Y_MEAS 6145 [(1,0)] HALF_D_PLUS_2 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
IDLE 6146 [(0,0)] HALF_D_PLUS_2 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
DISCARD 6147 [(1,0)] 0 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
IDLE 6148 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6149 [(0,1)] D [] [] [] [] [] [] none
MERGE 6150 [(0,1),(0,0)] D [] [6152,6153,6154,6155] [] [] [((0,0),(0,1))] [] none
DISCARD 6151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6152 [(0,1),(0,0)] D [6150] [] [] [] [((0,0),(0,1))] [6152,6153,6154,6155] CONDITIONAL_S
Y_MEAS 6153 [(0,1)] HALF_D_PLUS_2 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6154 [(0,0)] HALF_D_PLUS_2 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
DISCARD 6155 [(0,1)] 0 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6156 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6157 [(1,0)] D [] [] [] [] [] [] none
MERGE 6158 [(1,0),(0,0)] D [] [6160,6161,6162,6163] [] [] [((0,0),(1,0))] [] none
DISCARD 6159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6160 [(1,0),(0,0)] D [6158] [] [] [] [((0,0),(1,0))] [6160,6161,6162,6163] CONDITIONAL_S
Y_MEAS 6161 [(1,0)] HALF_D_PLUS_2 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
IDLE 6162 [(0,0)] HALF_D_PLUS_2 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
DISCARD 6163 [(1,0)] 0 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
IDLE 6164 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6165 [(0,1)] D [] [] [] [] [] [] none
MERGE 6166 [(0,1),(0,0)] D [] [6168,6169,6170,6171] [] [] [((0,0),(0,1))] [] none
DISCARD 6167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6168 [(0,1),(0,0)] D [6166] [] [] [] [((0,0),(0,1))] [6168,6169,6170,6171] CONDITIONAL_S
Y_MEAS 6169 [(0,1)] HALF_D_PLUS_2 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6170 [(0,0)] HALF_D_PLUS_2 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
DISCARD 6171 [(0,1)] 0 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6172 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6173 [(1,0)] D [] [] [] [] [] [] none
MERGE 6174 [(1,0),(0,0)] D [] [6176,6177,6178,6179] [] [] [((0,0),(1,0))] [] none
DISCARD 6175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6176 [(1,0),(0,0)] D [6174] [] [] [] [((0,0),(1,0))] [6176,6177,6178,6179] CONDITIONAL_S
Y_MEAS 6177 [(1,0)] HALF_D_PLUS_2 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
IDLE 6178 [(0,0)] HALF_D_PLUS_2 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
DISCARD 6179 [(1,0)] 0 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
IDLE 6180 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 6181 [(0,1)] D [] [] [] [] [] [] none
MERGE 6182 [(0,1),(0,0)] D [] [6184,6185,6186,6187] [] [] [((0,0),(0,1))] [] none
DISCARD 6183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6184 [(0,1),(0,0)] D [6182] [] [] [] [((0,0),(0,1))] [6184,6185,6186,6187] CONDITIONAL_S
Y_MEAS 6185 [(0,1)] HALF_D_PLUS_2 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
IDLE 6186 [(0,0)] HALF_D_PLUS_2 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
DISCARD 6187 [(0,1)] 0 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
IDLE 6188 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6189 [(1,0)] D [] [] [] [] [] [] none
MERGE 6190 [(1,0),(0,0)] D [] [6192,6193,6194,6195] [] [] [((0,0),(1,0))] [] none
DISCARD 6191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6192 [(1,0),(0,0)] D [6190] [] [] [] [((0,0),(1,0))] [6192,6193,6194,6195] CONDITIONAL_S
Y_MEAS 6193 [(1,0)] HALF_D_PLUS_2 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
IDLE 6194 [(0,0)] HALF_D_PLUS_2 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
DISCARD 6195 [(1,0)] 0 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
IDLE 6196 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6197 [(0,1)] D [] [] [] [] [] [] none
MERGE 6198 [(0,1),(0,0)] D [] [6200,6201,6202,6203] [] [] [((0,0),(0,1))] [] none
DISCARD 6199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6200 [(0,1),(0,0)] D [6198] [] [] [] [((0,0),(0,1))] [6200,6201,6202,6203] CONDITIONAL_S
Y_MEAS 6201 [(0,1)] HALF_D_PLUS_2 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
IDLE 6202 [(0,0)] HALF_D_PLUS_2 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
DISCARD 6203 [(0,1)] 0 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
IDLE 6204 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6205 [(1,0)] D [] [] [] [] [] [] none
MERGE 6206 [(1,0),(0,0)] D [] [6208,6209,6210,6211] [] [] [((0,0),(1,0))] [] none
DISCARD 6207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6208 [(1,0),(0,0)] D [6206] [] [] [] [((0,0),(1,0))] [6208,6209,6210,6211] CONDITIONAL_S
Y_MEAS 6209 [(1,0)] HALF_D_PLUS_2 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6210 [(0,0)] HALF_D_PLUS_2 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
DISCARD 6211 [(1,0)] 0 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6212 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6213 [(0,1)] D [] [] [] [] [] [] none
MERGE 6214 [(0,1),(0,0)] D [] [6216,6217,6218,6219] [] [] [((0,0),(0,1))] [] none
DISCARD 6215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6216 [(0,1),(0,0)] D [6214] [] [] [] [((0,0),(0,1))] [6216,6217,6218,6219] CONDITIONAL_S
Y_MEAS 6217 [(0,1)] HALF_D_PLUS_2 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
IDLE 6218 [(0,0)] HALF_D_PLUS_2 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
DISCARD 6219 [(0,1)] 0 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
IDLE 6220 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6221 [(1,0)] D [] [] [] [] [] [] none
MERGE 6222 [(1,0),(0,0)] D [] [6224,6225,6226,6227] [] [] [((0,0),(1,0))] [] none
DISCARD 6223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6224 [(1,0),(0,0)] D [6222] [] [] [] [((0,0),(1,0))] [6224,6225,6226,6227] CONDITIONAL_S
Y_MEAS 6225 [(1,0)] HALF_D_PLUS_2 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6226 [(0,0)] HALF_D_PLUS_2 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
DISCARD 6227 [(1,0)] 0 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6228 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 6229 [(0,1)] D [] [] [] [] [] [] none
MERGE 6230 [(0,1),(0,0)] D [] [6232,6233,6234,6235] [] [] [((0,0),(0,1))] [] none
DISCARD 6231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6232 [(0,1),(0,0)] D [6230] [] [] [] [((0,0),(0,1))] [6232,6233,6234,6235] CONDITIONAL_S
Y_MEAS 6233 [(0,1)] HALF_D_PLUS_2 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
IDLE 6234 [(0,0)] HALF_D_PLUS_2 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
DISCARD 6235 [(0,1)] 0 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
IDLE 6236 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6237 [(1,0)] D [] [] [] [] [] [] none
MERGE 6238 [(1,0),(0,0)] D [] [6240,6241,6242,6243] [] [] [((0,0),(1,0))] [] none
DISCARD 6239 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6240 [(1,0),(0,0)] D [6238] [] [] [] [((0,0),(1,0))] [6240,6241,6242,6243] CONDITIONAL_S
Y_MEAS 6241 [(1,0)] HALF_D_PLUS_2 [6238] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
IDLE 6242 [(0,0)] HALF_D_PLUS_2 [6238] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
DISCARD 6243 [(1,0)] 0 [6238] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
IDLE 6244 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 6245 [(0,1)] D [] [] [] [] [] [] none
MERGE 6246 [(0,1),(0,0)] D [] [6248,6249,6250,6251] [] [] [((0,0),(0,1))] [] none
DISCARD 6247 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6248 [(0,1),(0,0)] D [6246] [] [] [] [((0,0),(0,1))] [6248,6249,6250,6251] CONDITIONAL_S
Y_MEAS 6249 [(0,1)] HALF_D_PLUS_2 [6246] [] [] [] [] [6248,6249,6250,6251] CONDITIONAL_S
IDLE 6250 [(0,0)] HALF_D_PLUS_2 [6246] [] [] [] [] [6248,6249,6250,6251] CONDITIONAL_S
DISCARD 6251 [(0,1)] 0 [6246] [] [] [] [] [6248,6249,6250,6251] CONDITIONAL_S
IDLE 6252 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6253 [(1,0)] D [] [] [] [] [] [] none
MERGE 6254 [(1,0),(0,0)] D [] [6256,6257,6258,6259] [] [] [((0,0),(1,0))] [] none
DISCARD 6255 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6256 [(1,0),(0,0)] D [6254] [] [] [] [((0,0),(1,0))] [6256,6257,6258,6259] CONDITIONAL_S
Y_MEAS 6257 [(1,0)] HALF_D_PLUS_2 [6254] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
IDLE 6258 [(0,0)] HALF_D_PLUS_2 [6254] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
DISCARD 6259 [(1,0)] 0 [6254] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
IDLE 6260 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6261 [(0,1)] D [] [] [] [] [] [] none
MERGE 6262 [(0,1),(0,0)] D [] [6264,6265,6266,6267] [] [] [((0,0),(0,1))] [] none
DISCARD 6263 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6264 [(0,1),(0,0)] D [6262] [] [] [] [((0,0),(0,1))] [6264,6265,6266,6267] CONDITIONAL_S
Y_MEAS 6265 [(0,1)] HALF_D_PLUS_2 [6262] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
IDLE 6266 [(0,0)] HALF_D_PLUS_2 [6262] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
DISCARD 6267 [(0,1)] 0 [6262] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
IDLE 6268 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6269 [(1,0)] D [] [] [] [] [] [] none
MERGE 6270 [(1,0),(0,0)] D [] [6272,6273,6274,6275] [] [] [((0,0),(1,0))] [] none
DISCARD 6271 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6272 [(1,0),(0,0)] D [6270] [] [] [] [((0,0),(1,0))] [6272,6273,6274,6275] CONDITIONAL_S
Y_MEAS 6273 [(1,0)] HALF_D_PLUS_2 [6270] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
IDLE 6274 [(0,0)] HALF_D_PLUS_2 [6270] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
DISCARD 6275 [(1,0)] 0 [6270] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
IDLE 6276 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6277 [(0,1)] D [] [] [] [] [] [] none
MERGE 6278 [(0,1),(0,0)] D [] [6280,6281,6282,6283] [] [] [((0,0),(0,1))] [] none
DISCARD 6279 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6280 [(0,1),(0,0)] D [6278] [] [] [] [((0,0),(0,1))] [6280,6281,6282,6283] CONDITIONAL_S
Y_MEAS 6281 [(0,1)] HALF_D_PLUS_2 [6278] [] [] [] [] [6280,6281,6282,6283] CONDITIONAL_S
IDLE 6282 [(0,0)] HALF_D_PLUS_2 [6278] [] [] [] [] [6280,6281,6282,6283] CONDITIONAL_S
DISCARD 6283 [(0,1)] 0 [6278] [] [] [] [] [6280,6281,6282,6283] CONDITIONAL_S
IDLE 6284 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6285 [(1,0)] D [] [] [] [] [] [] none
MERGE 6286 [(1,0),(0,0)] D [] [6288,6289,6290,6291] [] [] [((0,0),(1,0))] [] none
DISCARD 6287 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6288 [(1,0),(0,0)] D [6286] [] [] [] [((0,0),(1,0))] [6288,6289,6290,6291] CONDITIONAL_S
Y_MEAS 6289 [(1,0)] HALF_D_PLUS_2 [6286] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
IDLE 6290 [(0,0)] HALF_D_PLUS_2 [6286] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
DISCARD 6291 [(1,0)] 0 [6286] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
IDLE 6292 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 6293 [(0,1)] D [] [] [] [] [] [] none
MERGE 6294 [(0,1),(0,0)] D [] [6296,6297,6298,6299] [] [] [((0,0),(0,1))] [] none
DISCARD 6295 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6296 [(0,1),(0,0)] D [6294] [] [] [] [((0,0),(0,1))] [6296,6297,6298,6299] CONDITIONAL_S
Y_MEAS 6297 [(0,1)] HALF_D_PLUS_2 [6294] [] [] [] [] [6296,6297,6298,6299] CONDITIONAL_S
IDLE 6298 [(0,0)] HALF_D_PLUS_2 [6294] [] [] [] [] [6296,6297,6298,6299] CONDITIONAL_S
DISCARD 6299 [(0,1)] 0 [6294] [] [] [] [] [6296,6297,6298,6299] CONDITIONAL_S
IDLE 6300 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6301 [(1,0)] D [] [] [] [] [] [] none
MERGE 6302 [(1,0),(0,0)] D [] [6304,6305,6306,6307] [] [] [((0,0),(1,0))] [] none
DISCARD 6303 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6304 [(1,0),(0,0)] D [6302] [] [] [] [((0,0),(1,0))] [6304,6305,6306,6307] CONDITIONAL_S
Y_MEAS 6305 [(1,0)] HALF_D_PLUS_2 [6302] [] [] [] [] [6304,6305,6306,6307] CONDITIONAL_S
IDLE 6306 [(0,0)] HALF_D_PLUS_2 [6302] [] [] [] [] [6304,6305,6306,6307] CONDITIONAL_S
DISCARD 6307 [(1,0)] 0 [6302] [] [] [] [] [6304,6305,6306,6307] CONDITIONAL_S
IDLE 6308 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6309 [(0,1)] D [] [] [] [] [] [] none
MERGE 6310 [(0,1),(0,0)] D [] [6312,6313,6314,6315] [] [] [((0,0),(0,1))] [] none
DISCARD 6311 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6312 [(0,1),(0,0)] D [6310] [] [] [] [((0,0),(0,1))] [6312,6313,6314,6315] CONDITIONAL_S
Y_MEAS 6313 [(0,1)] HALF_D_PLUS_2 [6310] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
IDLE 6314 [(0,0)] HALF_D_PLUS_2 [6310] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
DISCARD 6315 [(0,1)] 0 [6310] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
IDLE 6316 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6317 [(1,0)] D [] [] [] [] [] [] none
MERGE 6318 [(1,0),(0,0)] D [] [6320,6321,6322,6323] [] [] [((0,0),(1,0))] [] none
DISCARD 6319 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6320 [(1,0),(0,0)] D [6318] [] [] [] [((0,0),(1,0))] [6320,6321,6322,6323] CONDITIONAL_S
Y_MEAS 6321 [(1,0)] HALF_D_PLUS_2 [6318] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
IDLE 6322 [(0,0)] HALF_D_PLUS_2 [6318] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
DISCARD 6323 [(1,0)] 0 [6318] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
IDLE 6324 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6325 [(0,1)] D [] [] [] [] [] [] none
MERGE 6326 [(0,1),(0,0)] D [] [6328,6329,6330,6331] [] [] [((0,0),(0,1))] [] none
DISCARD 6327 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6328 [(0,1),(0,0)] D [6326] [] [] [] [((0,0),(0,1))] [6328,6329,6330,6331] CONDITIONAL_S
Y_MEAS 6329 [(0,1)] HALF_D_PLUS_2 [6326] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
IDLE 6330 [(0,0)] HALF_D_PLUS_2 [6326] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
DISCARD 6331 [(0,1)] 0 [6326] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
IDLE 6332 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6333 [(1,0)] D [] [] [] [] [] [] none
MERGE 6334 [(1,0),(0,0)] D [] [6336,6337,6338,6339] [] [] [((0,0),(1,0))] [] none
DISCARD 6335 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6336 [(1,0),(0,0)] D [6334] [] [] [] [((0,0),(1,0))] [6336,6337,6338,6339] CONDITIONAL_S
Y_MEAS 6337 [(1,0)] HALF_D_PLUS_2 [6334] [] [] [] [] [6336,6337,6338,6339] CONDITIONAL_S
IDLE 6338 [(0,0)] HALF_D_PLUS_2 [6334] [] [] [] [] [6336,6337,6338,6339] CONDITIONAL_S
DISCARD 6339 [(1,0)] 0 [6334] [] [] [] [] [6336,6337,6338,6339] CONDITIONAL_S
IDLE 6340 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6341 [(0,1)] D [] [] [] [] [] [] none
MERGE 6342 [(0,1),(0,0)] D [] [6344,6345,6346,6347] [] [] [((0,0),(0,1))] [] none
DISCARD 6343 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6344 [(0,1),(0,0)] D [6342] [] [] [] [((0,0),(0,1))] [6344,6345,6346,6347] CONDITIONAL_S
Y_MEAS 6345 [(0,1)] HALF_D_PLUS_2 [6342] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
IDLE 6346 [(0,0)] HALF_D_PLUS_2 [6342] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
DISCARD 6347 [(0,1)] 0 [6342] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
IDLE 6348 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6349 [(1,0)] D [] [] [] [] [] [] none
MERGE 6350 [(1,0),(0,0)] D [] [6352,6353,6354,6355] [] [] [((0,0),(1,0))] [] none
DISCARD 6351 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6352 [(1,0),(0,0)] D [6350] [] [] [] [((0,0),(1,0))] [6352,6353,6354,6355] CONDITIONAL_S
Y_MEAS 6353 [(1,0)] HALF_D_PLUS_2 [6350] [] [] [] [] [6352,6353,6354,6355] CONDITIONAL_S
IDLE 6354 [(0,0)] HALF_D_PLUS_2 [6350] [] [] [] [] [6352,6353,6354,6355] CONDITIONAL_S
DISCARD 6355 [(1,0)] 0 [6350] [] [] [] [] [6352,6353,6354,6355] CONDITIONAL_S
IDLE 6356 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 6357 [(0,1)] D [] [] [] [] [] [] none
MERGE 6358 [(0,1),(0,0)] D [] [6360,6361,6362,6363] [] [] [((0,0),(0,1))] [] none
DISCARD 6359 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6360 [(0,1),(0,0)] D [6358] [] [] [] [((0,0),(0,1))] [6360,6361,6362,6363] CONDITIONAL_S
Y_MEAS 6361 [(0,1)] HALF_D_PLUS_2 [6358] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
IDLE 6362 [(0,0)] HALF_D_PLUS_2 [6358] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
DISCARD 6363 [(0,1)] 0 [6358] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
IDLE 6364 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6365 [(1,0)] D [] [] [] [] [] [] none
MERGE 6366 [(1,0),(0,0)] D [] [6368,6369,6370,6371] [] [] [((0,0),(1,0))] [] none
DISCARD 6367 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6368 [(1,0),(0,0)] D [6366] [] [] [] [((0,0),(1,0))] [6368,6369,6370,6371] CONDITIONAL_S
Y_MEAS 6369 [(1,0)] HALF_D_PLUS_2 [6366] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
IDLE 6370 [(0,0)] HALF_D_PLUS_2 [6366] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
DISCARD 6371 [(1,0)] 0 [6366] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
IDLE 6372 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6373 [(0,1)] D [] [] [] [] [] [] none
MERGE 6374 [(0,1),(0,0)] D [] [6376,6377,6378,6379] [] [] [((0,0),(0,1))] [] none
DISCARD 6375 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6376 [(0,1),(0,0)] D [6374] [] [] [] [((0,0),(0,1))] [6376,6377,6378,6379] CONDITIONAL_S
Y_MEAS 6377 [(0,1)] HALF_D_PLUS_2 [6374] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
IDLE 6378 [(0,0)] HALF_D_PLUS_2 [6374] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
DISCARD 6379 [(0,1)] 0 [6374] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
IDLE 6380 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6381 [(1,0)] D [] [] [] [] [] [] none
MERGE 6382 [(1,0),(0,0)] D [] [6384,6385,6386,6387] [] [] [((0,0),(1,0))] [] none
DISCARD 6383 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6384 [(1,0),(0,0)] D [6382] [] [] [] [((0,0),(1,0))] [6384,6385,6386,6387] CONDITIONAL_S
Y_MEAS 6385 [(1,0)] HALF_D_PLUS_2 [6382] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
IDLE 6386 [(0,0)] HALF_D_PLUS_2 [6382] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
DISCARD 6387 [(1,0)] 0 [6382] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
IDLE 6388 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6389 [(0,1)] D [] [] [] [] [] [] none
MERGE 6390 [(0,1),(0,0)] D [] [6392,6393,6394,6395] [] [] [((0,0),(0,1))] [] none
DISCARD 6391 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6392 [(0,1),(0,0)] D [6390] [] [] [] [((0,0),(0,1))] [6392,6393,6394,6395] CONDITIONAL_S
Y_MEAS 6393 [(0,1)] HALF_D_PLUS_2 [6390] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
IDLE 6394 [(0,0)] HALF_D_PLUS_2 [6390] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
DISCARD 6395 [(0,1)] 0 [6390] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
IDLE 6396 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6397 [(1,0)] D [] [] [] [] [] [] none
MERGE 6398 [(1,0),(0,0)] D [] [6400,6401,6402,6403] [] [] [((0,0),(1,0))] [] none
DISCARD 6399 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6400 [(1,0),(0,0)] D [6398] [] [] [] [((0,0),(1,0))] [6400,6401,6402,6403] CONDITIONAL_S
Y_MEAS 6401 [(1,0)] HALF_D_PLUS_2 [6398] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
IDLE 6402 [(0,0)] HALF_D_PLUS_2 [6398] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
DISCARD 6403 [(1,0)] 0 [6398] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
IDLE 6404 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6405 [(0,1)] D [] [] [] [] [] [] none
MERGE 6406 [(0,1),(0,0)] D [] [6408,6409,6410,6411] [] [] [((0,0),(0,1))] [] none
DISCARD 6407 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6408 [(0,1),(0,0)] D [6406] [] [] [] [((0,0),(0,1))] [6408,6409,6410,6411] CONDITIONAL_S
Y_MEAS 6409 [(0,1)] HALF_D_PLUS_2 [6406] [] [] [] [] [6408,6409,6410,6411] CONDITIONAL_S
IDLE 6410 [(0,0)] HALF_D_PLUS_2 [6406] [] [] [] [] [6408,6409,6410,6411] CONDITIONAL_S
DISCARD 6411 [(0,1)] 0 [6406] [] [] [] [] [6408,6409,6410,6411] CONDITIONAL_S
IDLE 6412 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6413 [(1,0)] D [] [] [] [] [] [] none
MERGE 6414 [(1,0),(0,0)] D [] [6416,6417,6418,6419] [] [] [((0,0),(1,0))] [] none
DISCARD 6415 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6416 [(1,0),(0,0)] D [6414] [] [] [] [((0,0),(1,0))] [6416,6417,6418,6419] CONDITIONAL_S
Y_MEAS 6417 [(1,0)] HALF_D_PLUS_2 [6414] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
IDLE 6418 [(0,0)] HALF_D_PLUS_2 [6414] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
DISCARD 6419 [(1,0)] 0 [6414] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
IDLE 6420 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 6421 [(0,1)] D [] [] [] [] [] [] none
MERGE 6422 [(0,1),(0,0)] D [] [6424,6425,6426,6427] [] [] [((0,0),(0,1))] [] none
DISCARD 6423 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6424 [(0,1),(0,0)] D [6422] [] [] [] [((0,0),(0,1))] [6424,6425,6426,6427] CONDITIONAL_S
Y_MEAS 6425 [(0,1)] HALF_D_PLUS_2 [6422] [] [] [] [] [6424,6425,6426,6427] CONDITIONAL_S
IDLE 6426 [(0,0)] HALF_D_PLUS_2 [6422] [] [] [] [] [6424,6425,6426,6427] CONDITIONAL_S
DISCARD 6427 [(0,1)] 0 [6422] [] [] [] [] [6424,6425,6426,6427] CONDITIONAL_S
IDLE 6428 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6429 [(1,0)] D [] [] [] [] [] [] none
MERGE 6430 [(1,0),(0,0)] D [] [6432,6433,6434,6435] [] [] [((0,0),(1,0))] [] none
DISCARD 6431 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6432 [(1,0),(0,0)] D [6430] [] [] [] [((0,0),(1,0))] [6432,6433,6434,6435] CONDITIONAL_S
Y_MEAS 6433 [(1,0)] HALF_D_PLUS_2 [6430] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
IDLE 6434 [(0,0)] HALF_D_PLUS_2 [6430] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
DISCARD 6435 [(1,0)] 0 [6430] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
IDLE 6436 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6437 [(0,1)] D [] [] [] [] [] [] none
MERGE 6438 [(0,1),(0,0)] D [] [6440,6441,6442,6443] [] [] [((0,0),(0,1))] [] none
DISCARD 6439 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6440 [(0,1),(0,0)] D [6438] [] [] [] [((0,0),(0,1))] [6440,6441,6442,6443] CONDITIONAL_S
Y_MEAS 6441 [(0,1)] HALF_D_PLUS_2 [6438] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
IDLE 6442 [(0,0)] HALF_D_PLUS_2 [6438] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
DISCARD 6443 [(0,1)] 0 [6438] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
IDLE 6444 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6445 [(1,0)] D [] [] [] [] [] [] none
MERGE 6446 [(1,0),(0,0)] D [] [6448,6449,6450,6451] [] [] [((0,0),(1,0))] [] none
DISCARD 6447 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6448 [(1,0),(0,0)] D [6446] [] [] [] [((0,0),(1,0))] [6448,6449,6450,6451] CONDITIONAL_S
Y_MEAS 6449 [(1,0)] HALF_D_PLUS_2 [6446] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
IDLE 6450 [(0,0)] HALF_D_PLUS_2 [6446] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
DISCARD 6451 [(1,0)] 0 [6446] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
IDLE 6452 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6453 [(0,1)] D [] [] [] [] [] [] none
MERGE 6454 [(0,1),(0,0)] D [] [6456,6457,6458,6459] [] [] [((0,0),(0,1))] [] none
DISCARD 6455 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6456 [(0,1),(0,0)] D [6454] [] [] [] [((0,0),(0,1))] [6456,6457,6458,6459] CONDITIONAL_S
Y_MEAS 6457 [(0,1)] HALF_D_PLUS_2 [6454] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
IDLE 6458 [(0,0)] HALF_D_PLUS_2 [6454] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
DISCARD 6459 [(0,1)] 0 [6454] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
IDLE 6460 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 6461 [(1,0)] D [] [] [] [] [] [] none
MERGE 6462 [(1,0),(0,0)] D [] [6464,6465,6466,6467] [] [] [((0,0),(1,0))] [] none
DISCARD 6463 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6464 [(1,0),(0,0)] D [6462] [] [] [] [((0,0),(1,0))] [6464,6465,6466,6467] CONDITIONAL_S
Y_MEAS 6465 [(1,0)] HALF_D_PLUS_2 [6462] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
IDLE 6466 [(0,0)] HALF_D_PLUS_2 [6462] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
DISCARD 6467 [(1,0)] 0 [6462] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
IDLE 6468 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6469 [(0,1)] D [] [] [] [] [] [] none
MERGE 6470 [(0,1),(0,0)] D [] [6472,6473,6474,6475] [] [] [((0,0),(0,1))] [] none
DISCARD 6471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6472 [(0,1),(0,0)] D [6470] [] [] [] [((0,0),(0,1))] [6472,6473,6474,6475] CONDITIONAL_S
Y_MEAS 6473 [(0,1)] HALF_D_PLUS_2 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
IDLE 6474 [(0,0)] HALF_D_PLUS_2 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
DISCARD 6475 [(0,1)] 0 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
IDLE 6476 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6477 [(1,0)] D [] [] [] [] [] [] none
MERGE 6478 [(1,0),(0,0)] D [] [6480,6481,6482,6483] [] [] [((0,0),(1,0))] [] none
DISCARD 6479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6480 [(1,0),(0,0)] D [6478] [] [] [] [((0,0),(1,0))] [6480,6481,6482,6483] CONDITIONAL_S
Y_MEAS 6481 [(1,0)] HALF_D_PLUS_2 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
IDLE 6482 [(0,0)] HALF_D_PLUS_2 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
DISCARD 6483 [(1,0)] 0 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
IDLE 6484 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 6485 [(0,1)] D [] [] [] [] [] [] none
MERGE 6486 [(0,1),(0,0)] D [] [6488,6489,6490,6491] [] [] [((0,0),(0,1))] [] none
DISCARD 6487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6488 [(0,1),(0,0)] D [6486] [] [] [] [((0,0),(0,1))] [6488,6489,6490,6491] CONDITIONAL_S
Y_MEAS 6489 [(0,1)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6490 [(0,0)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
DISCARD 6491 [(0,1)] 0 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6492 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6493 [(1,0)] D [] [] [] [] [] [] none
MERGE 6494 [(1,0),(0,0)] D [] [6496,6497,6498,6499] [] [] [((0,0),(1,0))] [] none
DISCARD 6495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6496 [(1,0),(0,0)] D [6494] [] [] [] [((0,0),(1,0))] [6496,6497,6498,6499] CONDITIONAL_S
Y_MEAS 6497 [(1,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6498 [(0,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
DISCARD 6499 [(1,0)] 0 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6500 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6501 [(0,1)] D [] [] [] [] [] [] none
MERGE 6502 [(0,1),(0,0)] D [] [6504,6505,6506,6507] [] [] [((0,0),(0,1))] [] none
DISCARD 6503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6504 [(0,1),(0,0)] D [6502] [] [] [] [((0,0),(0,1))] [6504,6505,6506,6507] CONDITIONAL_S
Y_MEAS 6505 [(0,1)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6506 [(0,0)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
DISCARD 6507 [(0,1)] 0 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6508 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6509 [(1,0)] D [] [] [] [] [] [] none
MERGE 6510 [(1,0),(0,0)] D [] [6512,6513,6514,6515] [] [] [((0,0),(1,0))] [] none
DISCARD 6511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6512 [(1,0),(0,0)] D [6510] [] [] [] [((0,0),(1,0))] [6512,6513,6514,6515] CONDITIONAL_S
Y_MEAS 6513 [(1,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6514 [(0,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
DISCARD 6515 [(1,0)] 0 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6516 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6517 [(0,1)] D [] [] [] [] [] [] none
MERGE 6518 [(0,1),(0,0)] D [] [6520,6521,6522,6523] [] [] [((0,0),(0,1))] [] none
DISCARD 6519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6520 [(0,1),(0,0)] D [6518] [] [] [] [((0,0),(0,1))] [6520,6521,6522,6523] CONDITIONAL_S
Y_MEAS 6521 [(0,1)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6522 [(0,0)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
DISCARD 6523 [(0,1)] 0 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6524 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6525 [(1,0)] D [] [] [] [] [] [] none
MERGE 6526 [(1,0),(0,0)] D [] [6528,6529,6530,6531] [] [] [((0,0),(1,0))] [] none
DISCARD 6527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6528 [(1,0),(0,0)] D [6526] [] [] [] [((0,0),(1,0))] [6528,6529,6530,6531] CONDITIONAL_S
Y_MEAS 6529 [(1,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6530 [(0,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
DISCARD 6531 [(1,0)] 0 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6532 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6533 [(0,1)] D [] [] [] [] [] [] none
MERGE 6534 [(0,1),(0,0)] D [] [6536,6537,6538,6539] [] [] [((0,0),(0,1))] [] none
DISCARD 6535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6536 [(0,1),(0,0)] D [6534] [] [] [] [((0,0),(0,1))] [6536,6537,6538,6539] CONDITIONAL_S
Y_MEAS 6537 [(0,1)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6538 [(0,0)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
DISCARD 6539 [(0,1)] 0 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6540 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 6541 [(1,0)] D [] [] [] [] [] [] none
MERGE 6542 [(1,0),(0,0)] D [] [6544,6545,6546,6547] [] [] [((0,0),(1,0))] [] none
DISCARD 6543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6544 [(1,0),(0,0)] D [6542] [] [] [] [((0,0),(1,0))] [6544,6545,6546,6547] CONDITIONAL_S
Y_MEAS 6545 [(1,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6546 [(0,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
DISCARD 6547 [(1,0)] 0 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6548 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6549 [(0,1)] D [] [] [] [] [] [] none
MERGE 6550 [(0,1),(0,0)] D [] [6552,6553,6554,6555] [] [] [((0,0),(0,1))] [] none
DISCARD 6551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6552 [(0,1),(0,0)] D [6550] [] [] [] [((0,0),(0,1))] [6552,6553,6554,6555] CONDITIONAL_S
Y_MEAS 6553 [(0,1)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6554 [(0,0)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
DISCARD 6555 [(0,1)] 0 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6556 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6557 [(1,0)] D [] [] [] [] [] [] none
MERGE 6558 [(1,0),(0,0)] D [] [6560,6561,6562,6563] [] [] [((0,0),(1,0))] [] none
DISCARD 6559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6560 [(1,0),(0,0)] D [6558] [] [] [] [((0,0),(1,0))] [6560,6561,6562,6563] CONDITIONAL_S
Y_MEAS 6561 [(1,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6562 [(0,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
DISCARD 6563 [(1,0)] 0 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6564 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6565 [(0,1)] D [] [] [] [] [] [] none
MERGE 6566 [(0,1),(0,0)] D [] [6568,6569,6570,6571] [] [] [((0,0),(0,1))] [] none
DISCARD 6567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6568 [(0,1),(0,0)] D [6566] [] [] [] [((0,0),(0,1))] [6568,6569,6570,6571] CONDITIONAL_S
Y_MEAS 6569 [(0,1)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6570 [(0,0)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
DISCARD 6571 [(0,1)] 0 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6572 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6573 [(1,0)] D [] [] [] [] [] [] none
MERGE 6574 [(1,0),(0,0)] D [] [6576,6577,6578,6579] [] [] [((0,0),(1,0))] [] none
DISCARD 6575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6576 [(1,0),(0,0)] D [6574] [] [] [] [((0,0),(1,0))] [6576,6577,6578,6579] CONDITIONAL_S
Y_MEAS 6577 [(1,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6578 [(0,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
DISCARD 6579 [(1,0)] 0 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6580 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6581 [(0,1)] D [] [] [] [] [] [] none
MERGE 6582 [(0,1),(0,0)] D [] [6584,6585,6586,6587] [] [] [((0,0),(0,1))] [] none
DISCARD 6583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6584 [(0,1),(0,0)] D [6582] [] [] [] [((0,0),(0,1))] [6584,6585,6586,6587] CONDITIONAL_S
Y_MEAS 6585 [(0,1)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6586 [(0,0)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
DISCARD 6587 [(0,1)] 0 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6588 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6589 [(1,0)] D [] [] [] [] [] [] none
MERGE 6590 [(1,0),(0,0)] D [] [6592,6593,6594,6595] [] [] [((0,0),(1,0))] [] none
DISCARD 6591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6592 [(1,0),(0,0)] D [6590] [] [] [] [((0,0),(1,0))] [6592,6593,6594,6595] CONDITIONAL_S
Y_MEAS 6593 [(1,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6594 [(0,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
DISCARD 6595 [(1,0)] 0 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6596 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 6597 [(0,1)] D [] [] [] [] [] [] none
MERGE 6598 [(0,1),(0,0)] D [] [6600,6601,6602,6603] [] [] [((0,0),(0,1))] [] none
DISCARD 6599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6600 [(0,1),(0,0)] D [6598] [] [] [] [((0,0),(0,1))] [6600,6601,6602,6603] CONDITIONAL_S
Y_MEAS 6601 [(0,1)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6602 [(0,0)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
DISCARD 6603 [(0,1)] 0 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6604 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6605 [(1,0)] D [] [] [] [] [] [] none
MERGE 6606 [(1,0),(0,0)] D [] [6608,6609,6610,6611] [] [] [((0,0),(1,0))] [] none
DISCARD 6607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6608 [(1,0),(0,0)] D [6606] [] [] [] [((0,0),(1,0))] [6608,6609,6610,6611] CONDITIONAL_S
Y_MEAS 6609 [(1,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6610 [(0,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
DISCARD 6611 [(1,0)] 0 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6612 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 6613 [(0,1)] D [] [] [] [] [] [] none
MERGE 6614 [(0,1),(0,0)] D [] [6616,6617,6618,6619] [] [] [((0,0),(0,1))] [] none
DISCARD 6615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6616 [(0,1),(0,0)] D [6614] [] [] [] [((0,0),(0,1))] [6616,6617,6618,6619] CONDITIONAL_S
Y_MEAS 6617 [(0,1)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6618 [(0,0)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
DISCARD 6619 [(0,1)] 0 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6620 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6621 [(1,0)] D [] [] [] [] [] [] none
MERGE 6622 [(1,0),(0,0)] D [] [6624,6625,6626,6627] [] [] [((0,0),(1,0))] [] none
DISCARD 6623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6624 [(1,0),(0,0)] D [6622] [] [] [] [((0,0),(1,0))] [6624,6625,6626,6627] CONDITIONAL_S
Y_MEAS 6625 [(1,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6626 [(0,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
DISCARD 6627 [(1,0)] 0 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6628 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 6629 [(0,1)] D [] [] [] [] [] [] none
MERGE 6630 [(0,1),(0,0)] D [] [6632,6633,6634,6635] [] [] [((0,0),(0,1))] [] none
DISCARD 6631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6632 [(0,1),(0,0)] D [6630] [] [] [] [((0,0),(0,1))] [6632,6633,6634,6635] CONDITIONAL_S
Y_MEAS 6633 [(0,1)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6634 [(0,0)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
DISCARD 6635 [(0,1)] 0 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6636 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 6637 [(1,0)] D [] [] [] [] [] [] none
MERGE 6638 [(1,0),(0,0)] D [] [6640,6641,6642,6643] [] [] [((0,0),(1,0))] [] none
DISCARD 6639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6640 [(1,0),(0,0)] D [6638] [] [] [] [((0,0),(1,0))] [6640,6641,6642,6643] CONDITIONAL_S
Y_MEAS 6641 [(1,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6642 [(0,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
DISCARD 6643 [(1,0)] 0 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6644 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6645 [(0,1)] D [] [] [] [] [] [] none
MERGE 6646 [(0,1),(0,0)] D [] [6648,6649,6650,6651] [] [] [((0,0),(0,1))] [] none
DISCARD 6647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6648 [(0,1),(0,0)] D [6646] [] [] [] [((0,0),(0,1))] [6648,6649,6650,6651] CONDITIONAL_S
Y_MEAS 6649 [(0,1)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6650 [(0,0)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
DISCARD 6651 [(0,1)] 0 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6652 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6653 [(1,0)] D [] [] [] [] [] [] none
MERGE 6654 [(1,0),(0,0)] D [] [6656,6657,6658,6659] [] [] [((0,0),(1,0))] [] none
DISCARD 6655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6656 [(1,0),(0,0)] D [6654] [] [] [] [((0,0),(1,0))] [6656,6657,6658,6659] CONDITIONAL_S
Y_MEAS 6657 [(1,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6658 [(0,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
DISCARD 6659 [(1,0)] 0 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6660 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6661 [(0,1)] D [] [] [] [] [] [] none
MERGE 6662 [(0,1),(0,0)] D [] [6664,6665,6666,6667] [] [] [((0,0),(0,1))] [] none
DISCARD 6663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6664 [(0,1),(0,0)] D [6662] [] [] [] [((0,0),(0,1))] [6664,6665,6666,6667] CONDITIONAL_S
Y_MEAS 6665 [(0,1)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6666 [(0,0)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
DISCARD 6667 [(0,1)] 0 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6668 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6669 [(1,0)] D [] [] [] [] [] [] none
MERGE 6670 [(1,0),(0,0)] D [] [6672,6673,6674,6675] [] [] [((0,0),(1,0))] [] none
DISCARD 6671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6672 [(1,0),(0,0)] D [6670] [] [] [] [((0,0),(1,0))] [6672,6673,6674,6675] CONDITIONAL_S
Y_MEAS 6673 [(1,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6674 [(0,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
DISCARD 6675 [(1,0)] 0 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6676 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6677 [(0,1)] D [] [] [] [] [] [] none
MERGE 6678 [(0,1),(0,0)] D [] [6680,6681,6682,6683] [] [] [((0,0),(0,1))] [] none
DISCARD 6679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6680 [(0,1),(0,0)] D [6678] [] [] [] [((0,0),(0,1))] [6680,6681,6682,6683] CONDITIONAL_S
Y_MEAS 6681 [(0,1)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6682 [(0,0)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
DISCARD 6683 [(0,1)] 0 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6684 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6685 [(1,0)] D [] [] [] [] [] [] none
MERGE 6686 [(1,0),(0,0)] D [] [6688,6689,6690,6691] [] [] [((0,0),(1,0))] [] none
DISCARD 6687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6688 [(1,0),(0,0)] D [6686] [] [] [] [((0,0),(1,0))] [6688,6689,6690,6691] CONDITIONAL_S
Y_MEAS 6689 [(1,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6690 [(0,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
DISCARD 6691 [(1,0)] 0 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6692 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6693 [(0,1)] D [] [] [] [] [] [] none
MERGE 6694 [(0,1),(0,0)] D [] [6696,6697,6698,6699] [] [] [((0,0),(0,1))] [] none
DISCARD 6695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6696 [(0,1),(0,0)] D [6694] [] [] [] [((0,0),(0,1))] [6696,6697,6698,6699] CONDITIONAL_S
Y_MEAS 6697 [(0,1)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6698 [(0,0)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
DISCARD 6699 [(0,1)] 0 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6700 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6701 [(1,0)] D [] [] [] [] [] [] none
MERGE 6702 [(1,0),(0,0)] D [] [6704,6705,6706,6707] [] [] [((0,0),(1,0))] [] none
DISCARD 6703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6704 [(1,0),(0,0)] D [6702] [] [] [] [((0,0),(1,0))] [6704,6705,6706,6707] CONDITIONAL_S
Y_MEAS 6705 [(1,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6706 [(0,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
DISCARD 6707 [(1,0)] 0 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6708 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6709 [(0,1)] D [] [] [] [] [] [] none
MERGE 6710 [(0,1),(0,0)] D [] [6712,6713,6714,6715] [] [] [((0,0),(0,1))] [] none
DISCARD 6711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6712 [(0,1),(0,0)] D [6710] [] [] [] [((0,0),(0,1))] [6712,6713,6714,6715] CONDITIONAL_S
Y_MEAS 6713 [(0,1)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6714 [(0,0)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
DISCARD 6715 [(0,1)] 0 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6716 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 6717 [(1,0)] D [] [] [] [] [] [] none
MERGE 6718 [(1,0),(0,0)] D [] [6720,6721,6722,6723] [] [] [((0,0),(1,0))] [] none
DISCARD 6719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6720 [(1,0),(0,0)] D [6718] [] [] [] [((0,0),(1,0))] [6720,6721,6722,6723] CONDITIONAL_S
Y_MEAS 6721 [(1,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6722 [(0,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
DISCARD 6723 [(1,0)] 0 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6724 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6725 [(0,1)] D [] [] [] [] [] [] none
MERGE 6726 [(0,1),(0,0)] D [] [6728,6729,6730,6731] [] [] [((0,0),(0,1))] [] none
DISCARD 6727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6728 [(0,1),(0,0)] D [6726] [] [] [] [((0,0),(0,1))] [6728,6729,6730,6731] CONDITIONAL_S
Y_MEAS 6729 [(0,1)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6730 [(0,0)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
DISCARD 6731 [(0,1)] 0 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6732 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6733 [(1,0)] D [] [] [] [] [] [] none
MERGE 6734 [(1,0),(0,0)] D [] [6736,6737,6738,6739] [] [] [((0,0),(1,0))] [] none
DISCARD 6735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6736 [(1,0),(0,0)] D [6734] [] [] [] [((0,0),(1,0))] [6736,6737,6738,6739] CONDITIONAL_S
Y_MEAS 6737 [(1,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6738 [(0,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
DISCARD 6739 [(1,0)] 0 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6740 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 6741 [(0,1)] D [] [] [] [] [] [] none
MERGE 6742 [(0,1),(0,0)] D [] [6744,6745,6746,6747] [] [] [((0,0),(0,1))] [] none
DISCARD 6743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6744 [(0,1),(0,0)] D [6742] [] [] [] [((0,0),(0,1))] [6744,6745,6746,6747] CONDITIONAL_S
Y_MEAS 6745 [(0,1)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6746 [(0,0)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
DISCARD 6747 [(0,1)] 0 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6748 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 6749 [(1,0)] D [] [] [] [] [] [] none
MERGE 6750 [(1,0),(0,0)] D [] [6752,6753,6754,6755] [] [] [((0,0),(1,0))] [] none
DISCARD 6751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6752 [(1,0),(0,0)] D [6750] [] [] [] [((0,0),(1,0))] [6752,6753,6754,6755] CONDITIONAL_S
Y_MEAS 6753 [(1,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6754 [(0,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
DISCARD 6755 [(1,0)] 0 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6756 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 6757 [(0,1)] D [] [] [] [] [] [] none
MERGE 6758 [(0,1),(0,0)] D [] [6760,6761,6762,6763] [] [] [((0,0),(0,1))] [] none
DISCARD 6759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6760 [(0,1),(0,0)] D [6758] [] [] [] [((0,0),(0,1))] [6760,6761,6762,6763] CONDITIONAL_S
Y_MEAS 6761 [(0,1)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6762 [(0,0)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
DISCARD 6763 [(0,1)] 0 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6764 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6765 [(1,0)] D [] [] [] [] [] [] none
MERGE 6766 [(1,0),(0,0)] D [] [6768,6769,6770,6771] [] [] [((0,0),(1,0))] [] none
DISCARD 6767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6768 [(1,0),(0,0)] D [6766] [] [] [] [((0,0),(1,0))] [6768,6769,6770,6771] CONDITIONAL_S
Y_MEAS 6769 [(1,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6770 [(0,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
DISCARD 6771 [(1,0)] 0 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6772 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6773 [(0,1)] D [] [] [] [] [] [] none
MERGE 6774 [(0,1),(0,0)] D [] [6776,6777,6778,6779] [] [] [((0,0),(0,1))] [] none
DISCARD 6775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6776 [(0,1),(0,0)] D [6774] [] [] [] [((0,0),(0,1))] [6776,6777,6778,6779] CONDITIONAL_S
Y_MEAS 6777 [(0,1)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6778 [(0,0)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
DISCARD 6779 [(0,1)] 0 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6780 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6781 [(1,0)] D [] [] [] [] [] [] none
MERGE 6782 [(1,0),(0,0)] D [] [6784,6785,6786,6787] [] [] [((0,0),(1,0))] [] none
DISCARD 6783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6784 [(1,0),(0,0)] D [6782] [] [] [] [((0,0),(1,0))] [6784,6785,6786,6787] CONDITIONAL_S
Y_MEAS 6785 [(1,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6786 [(0,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
DISCARD 6787 [(1,0)] 0 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6788 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6789 [(0,1)] D [] [] [] [] [] [] none
MERGE 6790 [(0,1),(0,0)] D [] [6792,6793,6794,6795] [] [] [((0,0),(0,1))] [] none
DISCARD 6791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6792 [(0,1),(0,0)] D [6790] [] [] [] [((0,0),(0,1))] [6792,6793,6794,6795] CONDITIONAL_S
Y_MEAS 6793 [(0,1)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6794 [(0,0)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
DISCARD 6795 [(0,1)] 0 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6796 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6797 [(1,0)] D [] [] [] [] [] [] none
MERGE 6798 [(1,0),(0,0)] D [] [6800,6801,6802,6803] [] [] [((0,0),(1,0))] [] none
DISCARD 6799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6800 [(1,0),(0,0)] D [6798] [] [] [] [((0,0),(1,0))] [6800,6801,6802,6803] CONDITIONAL_S
Y_MEAS 6801 [(1,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6802 [(0,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
DISCARD 6803 [(1,0)] 0 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6804 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6805 [(0,1)] D [] [] [] [] [] [] none
MERGE 6806 [(0,1),(0,0)] D [] [6808,6809,6810,6811] [] [] [((0,0),(0,1))] [] none
DISCARD 6807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6808 [(0,1),(0,0)] D [6806] [] [] [] [((0,0),(0,1))] [6808,6809,6810,6811] CONDITIONAL_S
Y_MEAS 6809 [(0,1)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6810 [(0,0)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
DISCARD 6811 [(0,1)] 0 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6812 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6813 [(1,0)] D [] [] [] [] [] [] none
MERGE 6814 [(1,0),(0,0)] D [] [6816,6817,6818,6819] [] [] [((0,0),(1,0))] [] none
DISCARD 6815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6816 [(1,0),(0,0)] D [6814] [] [] [] [((0,0),(1,0))] [6816,6817,6818,6819] CONDITIONAL_S
Y_MEAS 6817 [(1,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6818 [(0,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
DISCARD 6819 [(1,0)] 0 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6820 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6821 [(0,1)] D [] [] [] [] [] [] none
MERGE 6822 [(0,1),(0,0)] D [] [6824,6825,6826,6827] [] [] [((0,0),(0,1))] [] none
DISCARD 6823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6824 [(0,1),(0,0)] D [6822] [] [] [] [((0,0),(0,1))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(0,1)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(0,0)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(0,1)] 0 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6828 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6829 [(1,0)] D [] [] [] [] [] [] none
MERGE 6830 [(1,0),(0,0)] D [] [6832,6833,6834,6835] [] [] [((0,0),(1,0))] [] none
DISCARD 6831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6832 [(1,0),(0,0)] D [6830] [] [] [] [((0,0),(1,0))] [6832,6833,6834,6835] CONDITIONAL_S
Y_MEAS 6833 [(1,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6834 [(0,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
DISCARD 6835 [(1,0)] 0 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6836 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 6837 [(0,1)] D [] [] [] [] [] [] none
MERGE 6838 [(0,1),(0,0)] D [] [6840,6841,6842,6843] [] [] [((0,0),(0,1))] [] none
DISCARD 6839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6840 [(0,1),(0,0)] D [6838] [] [] [] [((0,0),(0,1))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(0,1)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(0,0)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(0,1)] 0 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6844 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6845 [(1,0)] D [] [] [] [] [] [] none
MERGE 6846 [(1,0),(0,0)] D [] [6848,6849,6850,6851] [] [] [((0,0),(1,0))] [] none
DISCARD 6847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6848 [(1,0),(0,0)] D [6846] [] [] [] [((0,0),(1,0))] [6848,6849,6850,6851] CONDITIONAL_S
Y_MEAS 6849 [(1,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6850 [(0,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
DISCARD 6851 [(1,0)] 0 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6852 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6853 [(0,1)] D [] [] [] [] [] [] none
MERGE 6854 [(0,1),(0,0)] D [] [6856,6857,6858,6859] [] [] [((0,0),(0,1))] [] none
DISCARD 6855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6856 [(0,1),(0,0)] D [6854] [] [] [] [((0,0),(0,1))] [6856,6857,6858,6859] CONDITIONAL_S
Y_MEAS 6857 [(0,1)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6858 [(0,0)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
DISCARD 6859 [(0,1)] 0 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6860 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6861 [(1,0)] D [] [] [] [] [] [] none
MERGE 6862 [(1,0),(0,0)] D [] [6864,6865,6866,6867] [] [] [((0,0),(1,0))] [] none
DISCARD 6863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6864 [(1,0),(0,0)] D [6862] [] [] [] [((0,0),(1,0))] [6864,6865,6866,6867] CONDITIONAL_S
Y_MEAS 6865 [(1,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6866 [(0,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
DISCARD 6867 [(1,0)] 0 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6868 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6869 [(0,1)] D [] [] [] [] [] [] none
MERGE 6870 [(0,1),(0,0)] D [] [6872,6873,6874,6875] [] [] [((0,0),(0,1))] [] none
DISCARD 6871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6872 [(0,1),(0,0)] D [6870] [] [] [] [((0,0),(0,1))] [6872,6873,6874,6875] CONDITIONAL_S
Y_MEAS 6873 [(0,1)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6874 [(0,0)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
DISCARD 6875 [(0,1)] 0 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6876 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6877 [(1,0)] D [] [] [] [] [] [] none
MERGE 6878 [(1,0),(0,0)] D [] [6880,6881,6882,6883] [] [] [((0,0),(1,0))] [] none
DISCARD 6879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6880 [(1,0),(0,0)] D [6878] [] [] [] [((0,0),(1,0))] [6880,6881,6882,6883] CONDITIONAL_S
Y_MEAS 6881 [(1,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6882 [(0,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
DISCARD 6883 [(1,0)] 0 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6884 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6885 [(0,1)] D [] [] [] [] [] [] none
MERGE 6886 [(0,1),(0,0)] D [] [6888,6889,6890,6891] [] [] [((0,0),(0,1))] [] none
DISCARD 6887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6888 [(0,1),(0,0)] D [6886] [] [] [] [((0,0),(0,1))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(0,1)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(0,0)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(0,1)] 0 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6892 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 6893 [(1,0)] D [] [] [] [] [] [] none
MERGE 6894 [(1,0),(0,0)] D [] [6896,6897,6898,6899] [] [] [((0,0),(1,0))] [] none
DISCARD 6895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6896 [(1,0),(0,0)] D [6894] [] [] [] [((0,0),(1,0))] [6896,6897,6898,6899] CONDITIONAL_S
Y_MEAS 6897 [(1,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6898 [(0,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
DISCARD 6899 [(1,0)] 0 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6900 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6901 [(0,1)] D [] [] [] [] [] [] none
MERGE 6902 [(0,1),(0,0)] D [] [6904,6905,6906,6907] [] [] [((0,0),(0,1))] [] none
DISCARD 6903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6904 [(0,1),(0,0)] D [6902] [] [] [] [((0,0),(0,1))] [6904,6905,6906,6907] CONDITIONAL_S
Y_MEAS 6905 [(0,1)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6906 [(0,0)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
DISCARD 6907 [(0,1)] 0 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6908 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6909 [(1,0)] D [] [] [] [] [] [] none
MERGE 6910 [(1,0),(0,0)] D [] [6912,6913,6914,6915] [] [] [((0,0),(1,0))] [] none
DISCARD 6911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6912 [(1,0),(0,0)] D [6910] [] [] [] [((0,0),(1,0))] [6912,6913,6914,6915] CONDITIONAL_S
Y_MEAS 6913 [(1,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6914 [(0,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
DISCARD 6915 [(1,0)] 0 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6916 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6917 [(0,1)] D [] [] [] [] [] [] none
MERGE 6918 [(0,1),(0,0)] D [] [6920,6921,6922,6923] [] [] [((0,0),(0,1))] [] none
DISCARD 6919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6920 [(0,1),(0,0)] D [6918] [] [] [] [((0,0),(0,1))] [6920,6921,6922,6923] CONDITIONAL_S
Y_MEAS 6921 [(0,1)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6922 [(0,0)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
DISCARD 6923 [(0,1)] 0 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6924 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6925 [(1,0)] D [] [] [] [] [] [] none
MERGE 6926 [(1,0),(0,0)] D [] [6928,6929,6930,6931] [] [] [((0,0),(1,0))] [] none
DISCARD 6927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6928 [(1,0),(0,0)] D [6926] [] [] [] [((0,0),(1,0))] [6928,6929,6930,6931] CONDITIONAL_S
Y_MEAS 6929 [(1,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6930 [(0,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
DISCARD 6931 [(1,0)] 0 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6932 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6933 [(0,1)] D [] [] [] [] [] [] none
MERGE 6934 [(0,1),(0,0)] D [] [6936,6937,6938,6939] [] [] [((0,0),(0,1))] [] none
DISCARD 6935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6936 [(0,1),(0,0)] D [6934] [] [] [] [((0,0),(0,1))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(0,1)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(0,0)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(0,1)] 0 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6940 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6941 [(1,0)] D [] [] [] [] [] [] none
MERGE 6942 [(1,0),(0,0)] D [] [6944,6945,6946,6947] [] [] [((0,0),(1,0))] [] none
DISCARD 6943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6944 [(1,0),(0,0)] D [6942] [] [] [] [((0,0),(1,0))] [6944,6945,6946,6947] CONDITIONAL_S
Y_MEAS 6945 [(1,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6946 [(0,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
DISCARD 6947 [(1,0)] 0 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6948 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6949 [(0,1)] D [] [] [] [] [] [] none
MERGE 6950 [(0,1),(0,0)] D [] [6952,6953,6954,6955] [] [] [((0,0),(0,1))] [] none
DISCARD 6951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6952 [(0,1),(0,0)] D [6950] [] [] [] [((0,0),(0,1))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(0,1)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(0,0)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(0,1)] 0 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6956 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 6957 [(1,0)] D [] [] [] [] [] [] none
MERGE 6958 [(1,0),(0,0)] D [] [6960,6961,6962,6963] [] [] [((0,0),(1,0))] [] none
DISCARD 6959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6960 [(1,0),(0,0)] D [6958] [] [] [] [((0,0),(1,0))] [6960,6961,6962,6963] CONDITIONAL_S
Y_MEAS 6961 [(1,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6962 [(0,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
DISCARD 6963 [(1,0)] 0 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6964 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6965 [(0,1)] D [] [] [] [] [] [] none
MERGE 6966 [(0,1),(0,0)] D [] [6968,6969,6970,6971] [] [] [((0,0),(0,1))] [] none
DISCARD 6967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6968 [(0,1),(0,0)] D [6966] [] [] [] [((0,0),(0,1))] [6968,6969,6970,6971] CONDITIONAL_S
Y_MEAS 6969 [(0,1)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6970 [(0,0)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
DISCARD 6971 [(0,1)] 0 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6972 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6973 [(1,0)] D [] [] [] [] [] [] none
MERGE 6974 [(1,0),(0,0)] D [] [6976,6977,6978,6979] [] [] [((0,0),(1,0))] [] none
DISCARD 6975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6976 [(1,0),(0,0)] D [6974] [] [] [] [((0,0),(1,0))] [6976,6977,6978,6979] CONDITIONAL_S
Y_MEAS 6977 [(1,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6978 [(0,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
DISCARD 6979 [(1,0)] 0 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6980 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6981 [(0,1)] D [] [] [] [] [] [] none
MERGE 6982 [(0,1),(0,0)] D [] [6984,6985,6986,6987] [] [] [((0,0),(0,1))] [] none
DISCARD 6983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6984 [(0,1),(0,0)] D [6982] [] [] [] [((0,0),(0,1))] [6984,6985,6986,6987] CONDITIONAL_S
Y_MEAS 6985 [(0,1)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6986 [(0,0)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
DISCARD 6987 [(0,1)] 0 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6988 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 6989 [(1,0)] D [] [] [] [] [] [] none
MERGE 6990 [(1,0),(0,0)] D [] [6992,6993,6994,6995] [] [] [((0,0),(1,0))] [] none
DISCARD 6991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6992 [(1,0),(0,0)] D [6990] [] [] [] [((0,0),(1,0))] [6992,6993,6994,6995] CONDITIONAL_S
Y_MEAS 6993 [(1,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6994 [(0,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
DISCARD 6995 [(1,0)] 0 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6996 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 6997 [(0,1)] D [] [] [] [] [] [] none
MERGE 6998 [(0,1),(0,0)] D [] [7000,7001,7002,7003] [] [] [((0,0),(0,1))] [] none
DISCARD 6999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7000 [(0,1),(0,0)] D [6998] [] [] [] [((0,0),(0,1))] [7000,7001,7002,7003] CONDITIONAL_S
Y_MEAS 7001 [(0,1)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7002 [(0,0)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
DISCARD 7003 [(0,1)] 0 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7004 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7005 [(1,0)] D [] [] [] [] [] [] none
MERGE 7006 [(1,0),(0,0)] D [] [7008,7009,7010,7011] [] [] [((0,0),(1,0))] [] none
DISCARD 7007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7008 [(1,0),(0,0)] D [7006] [] [] [] [((0,0),(1,0))] [7008,7009,7010,7011] CONDITIONAL_S
Y_MEAS 7009 [(1,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7010 [(0,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
DISCARD 7011 [(1,0)] 0 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7012 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 7013 [(0,1)] D [] [] [] [] [] [] none
MERGE 7014 [(0,1),(0,0)] D [] [7016,7017,7018,7019] [] [] [((0,0),(0,1))] [] none
DISCARD 7015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7016 [(0,1),(0,0)] D [7014] [] [] [] [((0,0),(0,1))] [7016,7017,7018,7019] CONDITIONAL_S
Y_MEAS 7017 [(0,1)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7018 [(0,0)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
DISCARD 7019 [(0,1)] 0 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7020 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7021 [(1,0)] D [] [] [] [] [] [] none
MERGE 7022 [(1,0),(0,0)] D [] [7024,7025,7026,7027] [] [] [((0,0),(1,0))] [] none
DISCARD 7023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7024 [(1,0),(0,0)] D [7022] [] [] [] [((0,0),(1,0))] [7024,7025,7026,7027] CONDITIONAL_S
Y_MEAS 7025 [(1,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7026 [(0,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
DISCARD 7027 [(1,0)] 0 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7028 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 7029 [(0,1)] D [] [] [] [] [] [] none
MERGE 7030 [(0,1),(0,0)] D [] [7032,7033,7034,7035] [] [] [((0,0),(0,1))] [] none
DISCARD 7031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7032 [(0,1),(0,0)] D [7030] [] [] [] [((0,0),(0,1))] [7032,7033,7034,7035] CONDITIONAL_S
Y_MEAS 7033 [(0,1)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7034 [(0,0)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
DISCARD 7035 [(0,1)] 0 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7036 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7037 [(1,0)] D [] [] [] [] [] [] none
MERGE 7038 [(1,0),(0,0)] D [] [7040,7041,7042,7043] [] [] [((0,0),(1,0))] [] none
DISCARD 7039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7040 [(1,0),(0,0)] D [7038] [] [] [] [((0,0),(1,0))] [7040,7041,7042,7043] CONDITIONAL_S
Y_MEAS 7041 [(1,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7042 [(0,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
DISCARD 7043 [(1,0)] 0 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7044 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7045 [(0,1)] D [] [] [] [] [] [] none
MERGE 7046 [(0,1),(0,0)] D [] [7048,7049,7050,7051] [] [] [((0,0),(0,1))] [] none
DISCARD 7047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7048 [(0,1),(0,0)] D [7046] [] [] [] [((0,0),(0,1))] [7048,7049,7050,7051] CONDITIONAL_S
Y_MEAS 7049 [(0,1)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7050 [(0,0)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
DISCARD 7051 [(0,1)] 0 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7052 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7053 [(1,0)] D [] [] [] [] [] [] none
MERGE 7054 [(1,0),(0,0)] D [] [7056,7057,7058,7059] [] [] [((0,0),(1,0))] [] none
DISCARD 7055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7056 [(1,0),(0,0)] D [7054] [] [] [] [((0,0),(1,0))] [7056,7057,7058,7059] CONDITIONAL_S
Y_MEAS 7057 [(1,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7058 [(0,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
DISCARD 7059 [(1,0)] 0 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7060 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 7061 [(0,1)] D [] [] [] [] [] [] none
MERGE 7062 [(0,1),(0,0)] D [] [7064,7065,7066,7067] [] [] [((0,0),(0,1))] [] none
DISCARD 7063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7064 [(0,1),(0,0)] D [7062] [] [] [] [((0,0),(0,1))] [7064,7065,7066,7067] CONDITIONAL_S
Y_MEAS 7065 [(0,1)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7066 [(0,0)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
DISCARD 7067 [(0,1)] 0 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7068 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7069 [(1,0)] D [] [] [] [] [] [] none
MERGE 7070 [(1,0),(0,0)] D [] [7072,7073,7074,7075] [] [] [((0,0),(1,0))] [] none
DISCARD 7071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7072 [(1,0),(0,0)] D [7070] [] [] [] [((0,0),(1,0))] [7072,7073,7074,7075] CONDITIONAL_S
Y_MEAS 7073 [(1,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7074 [(0,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
DISCARD 7075 [(1,0)] 0 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7076 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7077 [(0,1)] D [] [] [] [] [] [] none
MERGE 7078 [(0,1),(0,0)] D [] [7080,7081,7082,7083] [] [] [((0,0),(0,1))] [] none
DISCARD 7079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7080 [(0,1),(0,0)] D [7078] [] [] [] [((0,0),(0,1))] [7080,7081,7082,7083] CONDITIONAL_S
Y_MEAS 7081 [(0,1)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7082 [(0,0)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
DISCARD 7083 [(0,1)] 0 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7084 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 7085 [(1,0)] D [] [] [] [] [] [] none
MERGE 7086 [(1,0),(0,0)] D [] [7088,7089,7090,7091] [] [] [((0,0),(1,0))] [] none
DISCARD 7087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7088 [(1,0),(0,0)] D [7086] [] [] [] [((0,0),(1,0))] [7088,7089,7090,7091] CONDITIONAL_S
Y_MEAS 7089 [(1,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7090 [(0,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
DISCARD 7091 [(1,0)] 0 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7092 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7093 [(0,1)] D [] [] [] [] [] [] none
MERGE 7094 [(0,1),(0,0)] D [] [7096,7097,7098,7099] [] [] [((0,0),(0,1))] [] none
DISCARD 7095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7096 [(0,1),(0,0)] D [7094] [] [] [] [((0,0),(0,1))] [7096,7097,7098,7099] CONDITIONAL_S
Y_MEAS 7097 [(0,1)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7098 [(0,0)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
DISCARD 7099 [(0,1)] 0 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7100 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7101 [(1,0)] D [] [] [] [] [] [] none
MERGE 7102 [(1,0),(0,0)] D [] [7104,7105,7106,7107] [] [] [((0,0),(1,0))] [] none
DISCARD 7103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7104 [(1,0),(0,0)] D [7102] [] [] [] [((0,0),(1,0))] [7104,7105,7106,7107] CONDITIONAL_S
Y_MEAS 7105 [(1,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7106 [(0,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
DISCARD 7107 [(1,0)] 0 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7108 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 7109 [(0,1)] D [] [] [] [] [] [] none
MERGE 7110 [(0,1),(0,0)] D [] [7112,7113,7114,7115] [] [] [((0,0),(0,1))] [] none
DISCARD 7111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7112 [(0,1),(0,0)] D [7110] [] [] [] [((0,0),(0,1))] [7112,7113,7114,7115] CONDITIONAL_S
Y_MEAS 7113 [(0,1)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7114 [(0,0)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
DISCARD 7115 [(0,1)] 0 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7116 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7117 [(1,0)] D [] [] [] [] [] [] none
MERGE 7118 [(1,0),(0,0)] D [] [7120,7121,7122,7123] [] [] [((0,0),(1,0))] [] none
DISCARD 7119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7120 [(1,0),(0,0)] D [7118] [] [] [] [((0,0),(1,0))] [7120,7121,7122,7123] CONDITIONAL_S
Y_MEAS 7121 [(1,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7122 [(0,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
DISCARD 7123 [(1,0)] 0 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7124 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7125 [(0,1)] D [] [] [] [] [] [] none
MERGE 7126 [(0,1),(0,0)] D [] [7128,7129,7130,7131] [] [] [((0,0),(0,1))] [] none
DISCARD 7127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7128 [(0,1),(0,0)] D [7126] [] [] [] [((0,0),(0,1))] [7128,7129,7130,7131] CONDITIONAL_S
Y_MEAS 7129 [(0,1)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7130 [(0,0)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
DISCARD 7131 [(0,1)] 0 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7132 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 7133 [(1,0)] D [] [] [] [] [] [] none
MERGE 7134 [(1,0),(0,0)] D [] [7136,7137,7138,7139] [] [] [((0,0),(1,0))] [] none
DISCARD 7135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7136 [(1,0),(0,0)] D [7134] [] [] [] [((0,0),(1,0))] [7136,7137,7138,7139] CONDITIONAL_S
Y_MEAS 7137 [(1,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7138 [(0,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
DISCARD 7139 [(1,0)] 0 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7140 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7141 [(0,1)] D [] [] [] [] [] [] none
MERGE 7142 [(0,1),(0,0)] D [] [7144,7145,7146,7147] [] [] [((0,0),(0,1))] [] none
DISCARD 7143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7144 [(0,1),(0,0)] D [7142] [] [] [] [((0,0),(0,1))] [7144,7145,7146,7147] CONDITIONAL_S
Y_MEAS 7145 [(0,1)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7146 [(0,0)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
DISCARD 7147 [(0,1)] 0 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7148 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7149 [(1,0)] D [] [] [] [] [] [] none
MERGE 7150 [(1,0),(0,0)] D [] [7152,7153,7154,7155] [] [] [((0,0),(1,0))] [] none
DISCARD 7151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7152 [(1,0),(0,0)] D [7150] [] [] [] [((0,0),(1,0))] [7152,7153,7154,7155] CONDITIONAL_S
Y_MEAS 7153 [(1,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7154 [(0,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
DISCARD 7155 [(1,0)] 0 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7156 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7157 [(0,1)] D [] [] [] [] [] [] none
MERGE 7158 [(0,1),(0,0)] D [] [7160,7161,7162,7163] [] [] [((0,0),(0,1))] [] none
DISCARD 7159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7160 [(0,1),(0,0)] D [7158] [] [] [] [((0,0),(0,1))] [7160,7161,7162,7163] CONDITIONAL_S
Y_MEAS 7161 [(0,1)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7162 [(0,0)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
DISCARD 7163 [(0,1)] 0 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7164 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7165 [(1,0)] D [] [] [] [] [] [] none
MERGE 7166 [(1,0),(0,0)] D [] [7168,7169,7170,7171] [] [] [((0,0),(1,0))] [] none
DISCARD 7167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7168 [(1,0),(0,0)] D [7166] [] [] [] [((0,0),(1,0))] [7168,7169,7170,7171] CONDITIONAL_S
Y_MEAS 7169 [(1,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7170 [(0,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
DISCARD 7171 [(1,0)] 0 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7172 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7173 [(0,1)] D [] [] [] [] [] [] none
MERGE 7174 [(0,1),(0,0)] D [] [7176,7177,7178,7179] [] [] [((0,0),(0,1))] [] none
DISCARD 7175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7176 [(0,1),(0,0)] D [7174] [] [] [] [((0,0),(0,1))] [7176,7177,7178,7179] CONDITIONAL_S
Y_MEAS 7177 [(0,1)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7178 [(0,0)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
DISCARD 7179 [(0,1)] 0 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7180 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7181 [(1,0)] D [] [] [] [] [] [] none
MERGE 7182 [(1,0),(0,0)] D [] [7184,7185,7186,7187] [] [] [((0,0),(1,0))] [] none
DISCARD 7183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7184 [(1,0),(0,0)] D [7182] [] [] [] [((0,0),(1,0))] [7184,7185,7186,7187] CONDITIONAL_S
Y_MEAS 7185 [(1,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7186 [(0,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
DISCARD 7187 [(1,0)] 0 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7188 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7189 [(0,1)] D [] [] [] [] [] [] none
MERGE 7190 [(0,1),(0,0)] D [] [7192,7193,7194,7195] [] [] [((0,0),(0,1))] [] none
DISCARD 7191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7192 [(0,1),(0,0)] D [7190] [] [] [] [((0,0),(0,1))] [7192,7193,7194,7195] CONDITIONAL_S
Y_MEAS 7193 [(0,1)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7194 [(0,0)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
DISCARD 7195 [(0,1)] 0 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7196 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7197 [(1,0)] D [] [] [] [] [] [] none
MERGE 7198 [(1,0),(0,0)] D [] [7200,7201,7202,7203] [] [] [((0,0),(1,0))] [] none
DISCARD 7199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7200 [(1,0),(0,0)] D [7198] [] [] [] [((0,0),(1,0))] [7200,7201,7202,7203] CONDITIONAL_S
Y_MEAS 7201 [(1,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7202 [(0,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
DISCARD 7203 [(1,0)] 0 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7204 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 7205 [(0,1)] D [] [] [] [] [] [] none
MERGE 7206 [(0,1),(0,0)] D [] [7208,7209,7210,7211] [] [] [((0,0),(0,1))] [] none
DISCARD 7207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7208 [(0,1),(0,0)] D [7206] [] [] [] [((0,0),(0,1))] [7208,7209,7210,7211] CONDITIONAL_S
Y_MEAS 7209 [(0,1)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7210 [(0,0)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
DISCARD 7211 [(0,1)] 0 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7212 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7213 [(1,0)] D [] [] [] [] [] [] none
MERGE 7214 [(1,0),(0,0)] D [] [7216,7217,7218,7219] [] [] [((0,0),(1,0))] [] none
DISCARD 7215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7216 [(1,0),(0,0)] D [7214] [] [] [] [((0,0),(1,0))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(1,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(0,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(1,0)] 0 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7220 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7221 [(0,1)] D [] [] [] [] [] [] none
MERGE 7222 [(0,1),(0,0)] D [] [7224,7225,7226,7227] [] [] [((0,0),(0,1))] [] none
DISCARD 7223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7224 [(0,1),(0,0)] D [7222] [] [] [] [((0,0),(0,1))] [7224,7225,7226,7227] CONDITIONAL_S
Y_MEAS 7225 [(0,1)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7226 [(0,0)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
DISCARD 7227 [(0,1)] 0 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7228 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7229 [(1,0)] D [] [] [] [] [] [] none
MERGE 7230 [(1,0),(0,0)] D [] [7232,7233,7234,7235] [] [] [((0,0),(1,0))] [] none
DISCARD 7231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7232 [(1,0),(0,0)] D [7230] [] [] [] [((0,0),(1,0))] [7232,7233,7234,7235] CONDITIONAL_S
Y_MEAS 7233 [(1,0)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7234 [(0,0)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
DISCARD 7235 [(1,0)] 0 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7236 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7237 [(0,1)] D [] [] [] [] [] [] none
MERGE 7238 [(0,1),(0,0)] D [] [7240,7241,7242,7243] [] [] [((0,0),(0,1))] [] none
DISCARD 7239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7240 [(0,1),(0,0)] D [7238] [] [] [] [((0,0),(0,1))] [7240,7241,7242,7243] CONDITIONAL_S
Y_MEAS 7241 [(0,1)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7242 [(0,0)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
DISCARD 7243 [(0,1)] 0 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7244 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 7245 [(1,0)] D [] [] [] [] [] [] none
MERGE 7246 [(1,0),(0,0)] D [] [7248,7249,7250,7251] [] [] [((0,0),(1,0))] [] none
DISCARD 7247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7248 [(1,0),(0,0)] D [7246] [] [] [] [((0,0),(1,0))] [7248,7249,7250,7251] CONDITIONAL_S
Y_MEAS 7249 [(1,0)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7250 [(0,0)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
DISCARD 7251 [(1,0)] 0 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7252 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 7253 [(0,1)] D [] [] [] [] [] [] none
MERGE 7254 [(0,1),(0,0)] D [] [7256,7257,7258,7259] [] [] [((0,0),(0,1))] [] none
DISCARD 7255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7256 [(0,1),(0,0)] D [7254] [] [] [] [((0,0),(0,1))] [7256,7257,7258,7259] CONDITIONAL_S
Y_MEAS 7257 [(0,1)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7258 [(0,0)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
DISCARD 7259 [(0,1)] 0 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7260 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7261 [(1,0)] D [] [] [] [] [] [] none
MERGE 7262 [(1,0),(0,0)] D [] [7264,7265,7266,7267] [] [] [((0,0),(1,0))] [] none
DISCARD 7263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7264 [(1,0),(0,0)] D [7262] [] [] [] [((0,0),(1,0))] [7264,7265,7266,7267] CONDITIONAL_S
Y_MEAS 7265 [(1,0)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7266 [(0,0)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
DISCARD 7267 [(1,0)] 0 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7268 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7269 [(0,1)] D [] [] [] [] [] [] none
MERGE 7270 [(0,1),(0,0)] D [] [7272,7273,7274,7275] [] [] [((0,0),(0,1))] [] none
DISCARD 7271 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7272 [(0,1),(0,0)] D [7270] [] [] [] [((0,0),(0,1))] [7272,7273,7274,7275] CONDITIONAL_S
Y_MEAS 7273 [(0,1)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7274 [(0,0)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
DISCARD 7275 [(0,1)] 0 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7276 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7277 [(1,0)] D [] [] [] [] [] [] none
MERGE 7278 [(1,0),(0,0)] D [] [7280,7281,7282,7283] [] [] [((0,0),(1,0))] [] none
DISCARD 7279 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7280 [(1,0),(0,0)] D [7278] [] [] [] [((0,0),(1,0))] [7280,7281,7282,7283] CONDITIONAL_S
Y_MEAS 7281 [(1,0)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7282 [(0,0)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
DISCARD 7283 [(1,0)] 0 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7284 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7285 [(0,1)] D [] [] [] [] [] [] none
MERGE 7286 [(0,1),(0,0)] D [] [7288,7289,7290,7291] [] [] [((0,0),(0,1))] [] none
DISCARD 7287 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7288 [(0,1),(0,0)] D [7286] [] [] [] [((0,0),(0,1))] [7288,7289,7290,7291] CONDITIONAL_S
Y_MEAS 7289 [(0,1)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7290 [(0,0)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
DISCARD 7291 [(0,1)] 0 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7292 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7293 [(1,0)] D [] [] [] [] [] [] none
MERGE 7294 [(1,0),(0,0)] D [] [7296,7297,7298,7299] [] [] [((0,0),(1,0))] [] none
DISCARD 7295 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7296 [(1,0),(0,0)] D [7294] [] [] [] [((0,0),(1,0))] [7296,7297,7298,7299] CONDITIONAL_S
Y_MEAS 7297 [(1,0)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7298 [(0,0)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
DISCARD 7299 [(1,0)] 0 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7300 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7301 [(0,1)] D [] [] [] [] [] [] none
MERGE 7302 [(0,1),(0,0)] D [] [7304,7305,7306,7307] [] [] [((0,0),(0,1))] [] none
DISCARD 7303 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7304 [(0,1),(0,0)] D [7302] [] [] [] [((0,0),(0,1))] [7304,7305,7306,7307] CONDITIONAL_S
Y_MEAS 7305 [(0,1)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7306 [(0,0)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
DISCARD 7307 [(0,1)] 0 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7308 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7309 [(1,0)] D [] [] [] [] [] [] none
MERGE 7310 [(1,0),(0,0)] D [] [7312,7313,7314,7315] [] [] [((0,0),(1,0))] [] none
DISCARD 7311 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7312 [(1,0),(0,0)] D [7310] [] [] [] [((0,0),(1,0))] [7312,7313,7314,7315] CONDITIONAL_S
Y_MEAS 7313 [(1,0)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7314 [(0,0)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
DISCARD 7315 [(1,0)] 0 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7316 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7317 [(0,1)] D [] [] [] [] [] [] none
MERGE 7318 [(0,1),(0,0)] D [] [7320,7321,7322,7323] [] [] [((0,0),(0,1))] [] none
DISCARD 7319 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7320 [(0,1),(0,0)] D [7318] [] [] [] [((0,0),(0,1))] [7320,7321,7322,7323] CONDITIONAL_S
Y_MEAS 7321 [(0,1)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7322 [(0,0)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
DISCARD 7323 [(0,1)] 0 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7324 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 7325 [(1,0)] D [] [] [] [] [] [] none
MERGE 7326 [(1,0),(0,0)] D [] [7328,7329,7330,7331] [] [] [((0,0),(1,0))] [] none
DISCARD 7327 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7328 [(1,0),(0,0)] D [7326] [] [] [] [((0,0),(1,0))] [7328,7329,7330,7331] CONDITIONAL_S
Y_MEAS 7329 [(1,0)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7330 [(0,0)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
DISCARD 7331 [(1,0)] 0 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7332 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7333 [(0,1)] D [] [] [] [] [] [] none
MERGE 7334 [(0,1),(0,0)] D [] [7336,7337,7338,7339] [] [] [((0,0),(0,1))] [] none
DISCARD 7335 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7336 [(0,1),(0,0)] D [7334] [] [] [] [((0,0),(0,1))] [7336,7337,7338,7339] CONDITIONAL_S
Y_MEAS 7337 [(0,1)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7338 [(0,0)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
DISCARD 7339 [(0,1)] 0 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7340 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7341 [(1,0)] D [] [] [] [] [] [] none
MERGE 7342 [(1,0),(0,0)] D [] [7344,7345,7346,7347] [] [] [((0,0),(1,0))] [] none
DISCARD 7343 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7344 [(1,0),(0,0)] D [7342] [] [] [] [((0,0),(1,0))] [7344,7345,7346,7347] CONDITIONAL_S
Y_MEAS 7345 [(1,0)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7346 [(0,0)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
DISCARD 7347 [(1,0)] 0 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7348 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7349 [(0,1)] D [] [] [] [] [] [] none
MERGE 7350 [(0,1),(0,0)] D [] [7352,7353,7354,7355] [] [] [((0,0),(0,1))] [] none
DISCARD 7351 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7352 [(0,1),(0,0)] D [7350] [] [] [] [((0,0),(0,1))] [7352,7353,7354,7355] CONDITIONAL_S
Y_MEAS 7353 [(0,1)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7354 [(0,0)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
DISCARD 7355 [(0,1)] 0 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7356 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7357 [(1,0)] D [] [] [] [] [] [] none
MERGE 7358 [(1,0),(0,0)] D [] [7360,7361,7362,7363] [] [] [((0,0),(1,0))] [] none
DISCARD 7359 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7360 [(1,0),(0,0)] D [7358] [] [] [] [((0,0),(1,0))] [7360,7361,7362,7363] CONDITIONAL_S
Y_MEAS 7361 [(1,0)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7362 [(0,0)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
DISCARD 7363 [(1,0)] 0 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7364 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 7365 [(0,1)] D [] [] [] [] [] [] none
MERGE 7366 [(0,1),(0,0)] D [] [7368,7369,7370,7371] [] [] [((0,0),(0,1))] [] none
DISCARD 7367 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7368 [(0,1),(0,0)] D [7366] [] [] [] [((0,0),(0,1))] [7368,7369,7370,7371] CONDITIONAL_S
Y_MEAS 7369 [(0,1)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7370 [(0,0)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
DISCARD 7371 [(0,1)] 0 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7372 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7373 [(1,0)] D [] [] [] [] [] [] none
MERGE 7374 [(1,0),(0,0)] D [] [7376,7377,7378,7379] [] [] [((0,0),(1,0))] [] none
DISCARD 7375 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7376 [(1,0),(0,0)] D [7374] [] [] [] [((0,0),(1,0))] [7376,7377,7378,7379] CONDITIONAL_S
Y_MEAS 7377 [(1,0)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7378 [(0,0)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
DISCARD 7379 [(1,0)] 0 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7380 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7381 [(0,1)] D [] [] [] [] [] [] none
MERGE 7382 [(0,1),(0,0)] D [] [7384,7385,7386,7387] [] [] [((0,0),(0,1))] [] none
DISCARD 7383 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7384 [(0,1),(0,0)] D [7382] [] [] [] [((0,0),(0,1))] [7384,7385,7386,7387] CONDITIONAL_S
Y_MEAS 7385 [(0,1)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7386 [(0,0)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
DISCARD 7387 [(0,1)] 0 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7388 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7389 [(1,0)] D [] [] [] [] [] [] none
MERGE 7390 [(1,0),(0,0)] D [] [7392,7393,7394,7395] [] [] [((0,0),(1,0))] [] none
DISCARD 7391 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7392 [(1,0),(0,0)] D [7390] [] [] [] [((0,0),(1,0))] [7392,7393,7394,7395] CONDITIONAL_S
Y_MEAS 7393 [(1,0)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7394 [(0,0)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
DISCARD 7395 [(1,0)] 0 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7396 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7397 [(0,1)] D [] [] [] [] [] [] none
MERGE 7398 [(0,1),(0,0)] D [] [7400,7401,7402,7403] [] [] [((0,0),(0,1))] [] none
DISCARD 7399 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7400 [(0,1),(0,0)] D [7398] [] [] [] [((0,0),(0,1))] [7400,7401,7402,7403] CONDITIONAL_S
Y_MEAS 7401 [(0,1)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7402 [(0,0)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
DISCARD 7403 [(0,1)] 0 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7404 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7405 [(1,0)] D [] [] [] [] [] [] none
MERGE 7406 [(1,0),(0,0)] D [] [7408,7409,7410,7411] [] [] [((0,0),(1,0))] [] none
DISCARD 7407 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7408 [(1,0),(0,0)] D [7406] [] [] [] [((0,0),(1,0))] [7408,7409,7410,7411] CONDITIONAL_S
Y_MEAS 7409 [(1,0)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7410 [(0,0)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
DISCARD 7411 [(1,0)] 0 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7412 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7413 [(0,1)] D [] [] [] [] [] [] none
MERGE 7414 [(0,1),(0,0)] D [] [7416,7417,7418,7419] [] [] [((0,0),(0,1))] [] none
DISCARD 7415 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7416 [(0,1),(0,0)] D [7414] [] [] [] [((0,0),(0,1))] [7416,7417,7418,7419] CONDITIONAL_S
Y_MEAS 7417 [(0,1)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7418 [(0,0)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
DISCARD 7419 [(0,1)] 0 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7420 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7421 [(1,0)] D [] [] [] [] [] [] none
MERGE 7422 [(1,0),(0,0)] D [] [7424,7425,7426,7427] [] [] [((0,0),(1,0))] [] none
DISCARD 7423 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7424 [(1,0),(0,0)] D [7422] [] [] [] [((0,0),(1,0))] [7424,7425,7426,7427] CONDITIONAL_S
Y_MEAS 7425 [(1,0)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7426 [(0,0)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
DISCARD 7427 [(1,0)] 0 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7428 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7429 [(0,1)] D [] [] [] [] [] [] none
MERGE 7430 [(0,1),(0,0)] D [] [7432,7433,7434,7435] [] [] [((0,0),(0,1))] [] none
DISCARD 7431 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7432 [(0,1),(0,0)] D [7430] [] [] [] [((0,0),(0,1))] [7432,7433,7434,7435] CONDITIONAL_S
Y_MEAS 7433 [(0,1)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7434 [(0,0)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
DISCARD 7435 [(0,1)] 0 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7436 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 7437 [(1,0)] D [] [] [] [] [] [] none
MERGE 7438 [(1,0),(0,0)] D [] [7440,7441,7442,7443] [] [] [((0,0),(1,0))] [] none
DISCARD 7439 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7440 [(1,0),(0,0)] D [7438] [] [] [] [((0,0),(1,0))] [7440,7441,7442,7443] CONDITIONAL_S
Y_MEAS 7441 [(1,0)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7442 [(0,0)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
DISCARD 7443 [(1,0)] 0 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7444 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7445 [(0,1)] D [] [] [] [] [] [] none
MERGE 7446 [(0,1),(0,0)] D [] [7448,7449,7450,7451] [] [] [((0,0),(0,1))] [] none
DISCARD 7447 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7448 [(0,1),(0,0)] D [7446] [] [] [] [((0,0),(0,1))] [7448,7449,7450,7451] CONDITIONAL_S
Y_MEAS 7449 [(0,1)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7450 [(0,0)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
DISCARD 7451 [(0,1)] 0 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7452 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7453 [(1,0)] D [] [] [] [] [] [] none
MERGE 7454 [(1,0),(0,0)] D [] [7456,7457,7458,7459] [] [] [((0,0),(1,0))] [] none
DISCARD 7455 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7456 [(1,0),(0,0)] D [7454] [] [] [] [((0,0),(1,0))] [7456,7457,7458,7459] CONDITIONAL_S
Y_MEAS 7457 [(1,0)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7458 [(0,0)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
DISCARD 7459 [(1,0)] 0 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7460 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7461 [(0,1)] D [] [] [] [] [] [] none
MERGE 7462 [(0,1),(0,0)] D [] [7464,7465,7466,7467] [] [] [((0,0),(0,1))] [] none
DISCARD 7463 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7464 [(0,1),(0,0)] D [7462] [] [] [] [((0,0),(0,1))] [7464,7465,7466,7467] CONDITIONAL_S
Y_MEAS 7465 [(0,1)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7466 [(0,0)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
DISCARD 7467 [(0,1)] 0 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7468 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7469 [(1,0)] D [] [] [] [] [] [] none
MERGE 7470 [(1,0),(0,0)] D [] [7472,7473,7474,7475] [] [] [((0,0),(1,0))] [] none
DISCARD 7471 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7472 [(1,0),(0,0)] D [7470] [] [] [] [((0,0),(1,0))] [7472,7473,7474,7475] CONDITIONAL_S
Y_MEAS 7473 [(1,0)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7474 [(0,0)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
DISCARD 7475 [(1,0)] 0 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7476 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7477 [(0,1)] D [] [] [] [] [] [] none
MERGE 7478 [(0,1),(0,0)] D [] [7480,7481,7482,7483] [] [] [((0,0),(0,1))] [] none
DISCARD 7479 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7480 [(0,1),(0,0)] D [7478] [] [] [] [((0,0),(0,1))] [7480,7481,7482,7483] CONDITIONAL_S
Y_MEAS 7481 [(0,1)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7482 [(0,0)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
DISCARD 7483 [(0,1)] 0 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7484 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7485 [(1,0)] D [] [] [] [] [] [] none
MERGE 7486 [(1,0),(0,0)] D [] [7488,7489,7490,7491] [] [] [((0,0),(1,0))] [] none
DISCARD 7487 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7488 [(1,0),(0,0)] D [7486] [] [] [] [((0,0),(1,0))] [7488,7489,7490,7491] CONDITIONAL_S
Y_MEAS 7489 [(1,0)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7490 [(0,0)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
DISCARD 7491 [(1,0)] 0 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7492 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7493 [(0,1)] D [] [] [] [] [] [] none
MERGE 7494 [(0,1),(0,0)] D [] [7496,7497,7498,7499] [] [] [((0,0),(0,1))] [] none
DISCARD 7495 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7496 [(0,1),(0,0)] D [7494] [] [] [] [((0,0),(0,1))] [7496,7497,7498,7499] CONDITIONAL_S
Y_MEAS 7497 [(0,1)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7498 [(0,0)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
DISCARD 7499 [(0,1)] 0 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7500 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7501 [(1,0)] D [] [] [] [] [] [] none
MERGE 7502 [(1,0),(0,0)] D [] [7504,7505,7506,7507] [] [] [((0,0),(1,0))] [] none
DISCARD 7503 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7504 [(1,0),(0,0)] D [7502] [] [] [] [((0,0),(1,0))] [7504,7505,7506,7507] CONDITIONAL_S
Y_MEAS 7505 [(1,0)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7506 [(0,0)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
DISCARD 7507 [(1,0)] 0 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7508 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7509 [(0,1)] D [] [] [] [] [] [] none
MERGE 7510 [(0,1),(0,0)] D [] [7512,7513,7514,7515] [] [] [((0,0),(0,1))] [] none
DISCARD 7511 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7512 [(0,1),(0,0)] D [7510] [] [] [] [((0,0),(0,1))] [7512,7513,7514,7515] CONDITIONAL_S
Y_MEAS 7513 [(0,1)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7514 [(0,0)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
DISCARD 7515 [(0,1)] 0 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7516 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7517 [(1,0)] D [] [] [] [] [] [] none
MERGE 7518 [(1,0),(0,0)] D [] [7520,7521,7522,7523] [] [] [((0,0),(1,0))] [] none
DISCARD 7519 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7520 [(1,0),(0,0)] D [7518] [] [] [] [((0,0),(1,0))] [7520,7521,7522,7523] CONDITIONAL_S
Y_MEAS 7521 [(1,0)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7522 [(0,0)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
DISCARD 7523 [(1,0)] 0 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7524 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 7525 [(0,1)] D [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [] [7528,7529,7530,7531] [] [] [((0,0),(0,1))] [] none
DISCARD 7527 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7528 [(0,1),(0,0)] D [7526] [] [] [] [((0,0),(0,1))] [7528,7529,7530,7531] CONDITIONAL_S
Y_MEAS 7529 [(0,1)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7530 [(0,0)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
DISCARD 7531 [(0,1)] 0 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7532 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7533 [(1,0)] D [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [] [7536,7537,7538,7539] [] [] [((0,0),(1,0))] [] none
DISCARD 7535 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7536 [(1,0),(0,0)] D [7534] [] [] [] [((0,0),(1,0))] [7536,7537,7538,7539] CONDITIONAL_S
Y_MEAS 7537 [(1,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7538 [(0,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
DISCARD 7539 [(1,0)] 0 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7540 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7541 [(0,1)] D [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [] [7544,7545,7546,7547] [] [] [((0,0),(0,1))] [] none
DISCARD 7543 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7544 [(0,1),(0,0)] D [7542] [] [] [] [((0,0),(0,1))] [7544,7545,7546,7547] CONDITIONAL_S
Y_MEAS 7545 [(0,1)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7546 [(0,0)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
DISCARD 7547 [(0,1)] 0 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7548 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7549 [(1,0)] D [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [] [7552,7553,7554,7555] [] [] [((0,0),(1,0))] [] none
DISCARD 7551 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7552 [(1,0),(0,0)] D [7550] [] [] [] [((0,0),(1,0))] [7552,7553,7554,7555] CONDITIONAL_S
Y_MEAS 7553 [(1,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7554 [(0,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
DISCARD 7555 [(1,0)] 0 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7556 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 7557 [(0,1)] D [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [] [7560,7561,7562,7563] [] [] [((0,0),(0,1))] [] none
DISCARD 7559 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7560 [(0,1),(0,0)] D [7558] [] [] [] [((0,0),(0,1))] [7560,7561,7562,7563] CONDITIONAL_S
Y_MEAS 7561 [(0,1)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7562 [(0,0)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
DISCARD 7563 [(0,1)] 0 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7564 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7565 [(1,0)] D [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [] [7568,7569,7570,7571] [] [] [((0,0),(1,0))] [] none
DISCARD 7567 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7568 [(1,0),(0,0)] D [7566] [] [] [] [((0,0),(1,0))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(1,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(0,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(1,0)] 0 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7572 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7573 [(0,1)] D [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [] [7576,7577,7578,7579] [] [] [((0,0),(0,1))] [] none
DISCARD 7575 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7576 [(0,1),(0,0)] D [7574] [] [] [] [((0,0),(0,1))] [7576,7577,7578,7579] CONDITIONAL_S
Y_MEAS 7577 [(0,1)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7578 [(0,0)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
DISCARD 7579 [(0,1)] 0 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7580 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 7581 [(1,0)] D [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [] [7584,7585,7586,7587] [] [] [((0,0),(1,0))] [] none
DISCARD 7583 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7584 [(1,0),(0,0)] D [7582] [] [] [] [((0,0),(1,0))] [7584,7585,7586,7587] CONDITIONAL_S
Y_MEAS 7585 [(1,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7586 [(0,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
DISCARD 7587 [(1,0)] 0 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7588 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 7589 [(0,1)] D [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [] [7592,7593,7594,7595] [] [] [((0,0),(0,1))] [] none
DISCARD 7591 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7592 [(0,1),(0,0)] D [7590] [] [] [] [((0,0),(0,1))] [7592,7593,7594,7595] CONDITIONAL_S
Y_MEAS 7593 [(0,1)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7594 [(0,0)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
DISCARD 7595 [(0,1)] 0 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7596 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 7597 [(1,0)] D [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [] [7600,7601,7602,7603] [] [] [((0,0),(1,0))] [] none
DISCARD 7599 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7600 [(1,0),(0,0)] D [7598] [] [] [] [((0,0),(1,0))] [7600,7601,7602,7603] CONDITIONAL_S
Y_MEAS 7601 [(1,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7602 [(0,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
DISCARD 7603 [(1,0)] 0 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7604 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7605 [(0,1)] D [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [] [7608,7609,7610,7611] [] [] [((0,0),(0,1))] [] none
DISCARD 7607 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7608 [(0,1),(0,0)] D [7606] [] [] [] [((0,0),(0,1))] [7608,7609,7610,7611] CONDITIONAL_S
Y_MEAS 7609 [(0,1)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7610 [(0,0)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
DISCARD 7611 [(0,1)] 0 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7612 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7613 [(1,0)] D [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [] [7616,7617,7618,7619] [] [] [((0,0),(1,0))] [] none
DISCARD 7615 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7616 [(1,0),(0,0)] D [7614] [] [] [] [((0,0),(1,0))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(1,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(0,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(1,0)] 0 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7620 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 7621 [(0,1)] D [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [] [7624,7625,7626,7627] [] [] [((0,0),(0,1))] [] none
DISCARD 7623 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7624 [(0,1),(0,0)] D [7622] [] [] [] [((0,0),(0,1))] [7624,7625,7626,7627] CONDITIONAL_S
Y_MEAS 7625 [(0,1)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7626 [(0,0)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
DISCARD 7627 [(0,1)] 0 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7628 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7629 [(1,0)] D [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [] [7632,7633,7634,7635] [] [] [((0,0),(1,0))] [] none
DISCARD 7631 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7632 [(1,0),(0,0)] D [7630] [] [] [] [((0,0),(1,0))] [7632,7633,7634,7635] CONDITIONAL_S
Y_MEAS 7633 [(1,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7634 [(0,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
DISCARD 7635 [(1,0)] 0 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7636 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 7637 [(0,1)] D [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [] [7640,7641,7642,7643] [] [] [((0,0),(0,1))] [] none
DISCARD 7639 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7640 [(0,1),(0,0)] D [7638] [] [] [] [((0,0),(0,1))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(0,1)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(0,0)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(0,1)] 0 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7644 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 7645 [(1,0)] D [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [] [7648,7649,7650,7651] [] [] [((0,0),(1,0))] [] none
DISCARD 7647 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7648 [(1,0),(0,0)] D [7646] [] [] [] [((0,0),(1,0))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(1,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(0,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(1,0)] 0 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7652 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7653 [(0,1)] D [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [] [7656,7657,7658,7659] [] [] [((0,0),(0,1))] [] none
DISCARD 7655 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7656 [(0,1),(0,0)] D [7654] [] [] [] [((0,0),(0,1))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(0,1)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(0,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(0,1)] 0 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7660 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7661 [(1,0)] D [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [] [7664,7665,7666,7667] [] [] [((0,0),(1,0))] [] none
DISCARD 7663 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7664 [(1,0),(0,0)] D [7662] [] [] [] [((0,0),(1,0))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(1,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(1,0)] 0 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7668 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7669 [(0,1)] D [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [] [7672,7673,7674,7675] [] [] [((0,0),(0,1))] [] none
DISCARD 7671 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7672 [(0,1),(0,0)] D [7670] [] [] [] [((0,0),(0,1))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(0,1)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(0,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(0,1)] 0 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7676 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 7677 [(1,0)] D [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [] [7680,7681,7682,7683] [] [] [((0,0),(1,0))] [] none
DISCARD 7679 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7680 [(1,0),(0,0)] D [7678] [] [] [] [((0,0),(1,0))] [7680,7681,7682,7683] CONDITIONAL_S
Y_MEAS 7681 [(1,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7682 [(0,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
DISCARD 7683 [(1,0)] 0 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7684 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 7685 [(0,1)] D [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [] [7688,7689,7690,7691] [] [] [((0,0),(0,1))] [] none
DISCARD 7687 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7688 [(0,1),(0,0)] D [7686] [] [] [] [((0,0),(0,1))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(0,1)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(0,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(0,1)] 0 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7692 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7693 [(1,0)] D [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [] [7696,7697,7698,7699] [] [] [((0,0),(1,0))] [] none
DISCARD 7695 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7696 [(1,0),(0,0)] D [7694] [] [] [] [((0,0),(1,0))] [7696,7697,7698,7699] CONDITIONAL_S
Y_MEAS 7697 [(1,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7698 [(0,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
DISCARD 7699 [(1,0)] 0 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7700 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7701 [(0,1)] D [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [] [7704,7705,7706,7707] [] [] [((0,0),(0,1))] [] none
DISCARD 7703 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7704 [(0,1),(0,0)] D [7702] [] [] [] [((0,0),(0,1))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(0,1)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(0,1)] 0 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7708 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 7709 [(1,0)] D [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [] [7712,7713,7714,7715] [] [] [((0,0),(1,0))] [] none
DISCARD 7711 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7712 [(1,0),(0,0)] D [7710] [] [] [] [((0,0),(1,0))] [7712,7713,7714,7715] CONDITIONAL_S
Y_MEAS 7713 [(1,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7714 [(0,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
DISCARD 7715 [(1,0)] 0 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7716 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7717 [(0,1)] D [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [] [7720,7721,7722,7723] [] [] [((0,0),(0,1))] [] none
DISCARD 7719 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7720 [(0,1),(0,0)] D [7718] [] [] [] [((0,0),(0,1))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(0,1)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(0,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(0,1)] 0 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7724 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7725 [(1,0)] D [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [] [7728,7729,7730,7731] [] [] [((0,0),(1,0))] [] none
DISCARD 7727 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7728 [(1,0),(0,0)] D [7726] [] [] [] [((0,0),(1,0))] [7728,7729,7730,7731] CONDITIONAL_S
Y_MEAS 7729 [(1,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7730 [(0,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
DISCARD 7731 [(1,0)] 0 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7732 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7733 [(0,1)] D [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [] [7736,7737,7738,7739] [] [] [((0,0),(0,1))] [] none
DISCARD 7735 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7736 [(0,1),(0,0)] D [7734] [] [] [] [((0,0),(0,1))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(0,1)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(0,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(0,1)] 0 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7740 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7741 [(1,0)] D [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [] [7744,7745,7746,7747] [] [] [((0,0),(1,0))] [] none
DISCARD 7743 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7744 [(1,0),(0,0)] D [7742] [] [] [] [((0,0),(1,0))] [7744,7745,7746,7747] CONDITIONAL_S
Y_MEAS 7745 [(1,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7746 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
DISCARD 7747 [(1,0)] 0 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7748 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7749 [(0,1)] D [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [] [7752,7753,7754,7755] [] [] [((0,0),(0,1))] [] none
DISCARD 7751 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7752 [(0,1),(0,0)] D [7750] [] [] [] [((0,0),(0,1))] [7752,7753,7754,7755] CONDITIONAL_S
Y_MEAS 7753 [(0,1)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7754 [(0,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
DISCARD 7755 [(0,1)] 0 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7756 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 7757 [(1,0)] D [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [] [7760,7761,7762,7763] [] [] [((0,0),(1,0))] [] none
DISCARD 7759 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7760 [(1,0),(0,0)] D [7758] [] [] [] [((0,0),(1,0))] [7760,7761,7762,7763] CONDITIONAL_S
Y_MEAS 7761 [(1,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7762 [(0,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
DISCARD 7763 [(1,0)] 0 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7764 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 7765 [(0,1)] D [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [] [7768,7769,7770,7771] [] [] [((0,0),(0,1))] [] none
DISCARD 7767 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7768 [(0,1),(0,0)] D [7766] [] [] [] [((0,0),(0,1))] [7768,7769,7770,7771] CONDITIONAL_S
Y_MEAS 7769 [(0,1)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7770 [(0,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
DISCARD 7771 [(0,1)] 0 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7772 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7773 [(1,0)] D [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [] [7776,7777,7778,7779] [] [] [((0,0),(1,0))] [] none
DISCARD 7775 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7776 [(1,0),(0,0)] D [7774] [] [] [] [((0,0),(1,0))] [7776,7777,7778,7779] CONDITIONAL_S
Y_MEAS 7777 [(1,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7778 [(0,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
DISCARD 7779 [(1,0)] 0 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7780 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7781 [(0,1)] D [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [] [7784,7785,7786,7787] [] [] [((0,0),(0,1))] [] none
DISCARD 7783 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7784 [(0,1),(0,0)] D [7782] [] [] [] [((0,0),(0,1))] [7784,7785,7786,7787] CONDITIONAL_S
Y_MEAS 7785 [(0,1)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7786 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
DISCARD 7787 [(0,1)] 0 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7788 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 7789 [(1,0)] D [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [] [7792,7793,7794,7795] [] [] [((0,0),(1,0))] [] none
DISCARD 7791 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7792 [(1,0),(0,0)] D [7790] [] [] [] [((0,0),(1,0))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(1,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(0,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(1,0)] 0 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7796 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7797 [(0,1)] D [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [] [7800,7801,7802,7803] [] [] [((0,0),(0,1))] [] none
DISCARD 7799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7800 [(0,1),(0,0)] D [7798] [] [] [] [((0,0),(0,1))] [7800,7801,7802,7803] CONDITIONAL_S
Y_MEAS 7801 [(0,1)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7802 [(0,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
DISCARD 7803 [(0,1)] 0 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7804 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7805 [(1,0)] D [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [] [7808,7809,7810,7811] [] [] [((0,0),(1,0))] [] none
DISCARD 7807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7808 [(1,0),(0,0)] D [7806] [] [] [] [((0,0),(1,0))] [7808,7809,7810,7811] CONDITIONAL_S
Y_MEAS 7809 [(1,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7810 [(0,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
DISCARD 7811 [(1,0)] 0 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7812 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7813 [(0,1)] D [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [] [7816,7817,7818,7819] [] [] [((0,0),(0,1))] [] none
DISCARD 7815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7816 [(0,1),(0,0)] D [7814] [] [] [] [((0,0),(0,1))] [7816,7817,7818,7819] CONDITIONAL_S
Y_MEAS 7817 [(0,1)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7818 [(0,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
DISCARD 7819 [(0,1)] 0 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7820 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7821 [(1,0)] D [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [] [7824,7825,7826,7827] [] [] [((0,0),(1,0))] [] none
DISCARD 7823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7824 [(1,0),(0,0)] D [7822] [] [] [] [((0,0),(1,0))] [7824,7825,7826,7827] CONDITIONAL_S
Y_MEAS 7825 [(1,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7826 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
DISCARD 7827 [(1,0)] 0 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7828 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7829 [(0,1)] D [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [] [7832,7833,7834,7835] [] [] [((0,0),(0,1))] [] none
DISCARD 7831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7832 [(0,1),(0,0)] D [7830] [] [] [] [((0,0),(0,1))] [7832,7833,7834,7835] CONDITIONAL_S
Y_MEAS 7833 [(0,1)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7834 [(0,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
DISCARD 7835 [(0,1)] 0 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7836 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 7837 [(1,0)] D [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [] [7840,7841,7842,7843] [] [] [((0,0),(1,0))] [] none
DISCARD 7839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7840 [(1,0),(0,0)] D [7838] [] [] [] [((0,0),(1,0))] [7840,7841,7842,7843] CONDITIONAL_S
Y_MEAS 7841 [(1,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7842 [(0,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
DISCARD 7843 [(1,0)] 0 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7844 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7845 [(0,1)] D [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [] [7848,7849,7850,7851] [] [] [((0,0),(0,1))] [] none
DISCARD 7847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7848 [(0,1),(0,0)] D [7846] [] [] [] [((0,0),(0,1))] [7848,7849,7850,7851] CONDITIONAL_S
Y_MEAS 7849 [(0,1)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7850 [(0,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
DISCARD 7851 [(0,1)] 0 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7852 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7853 [(1,0)] D [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [] [7856,7857,7858,7859] [] [] [((0,0),(1,0))] [] none
DISCARD 7855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7856 [(1,0),(0,0)] D [7854] [] [] [] [((0,0),(1,0))] [7856,7857,7858,7859] CONDITIONAL_S
Y_MEAS 7857 [(1,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7858 [(0,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
DISCARD 7859 [(1,0)] 0 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7860 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7861 [(0,1)] D [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [] [7864,7865,7866,7867] [] [] [((0,0),(0,1))] [] none
DISCARD 7863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7864 [(0,1),(0,0)] D [7862] [] [] [] [((0,0),(0,1))] [7864,7865,7866,7867] CONDITIONAL_S
Y_MEAS 7865 [(0,1)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7866 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
DISCARD 7867 [(0,1)] 0 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7868 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7869 [(1,0)] D [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [] [7872,7873,7874,7875] [] [] [((0,0),(1,0))] [] none
DISCARD 7871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7872 [(1,0),(0,0)] D [7870] [] [] [] [((0,0),(1,0))] [7872,7873,7874,7875] CONDITIONAL_S
Y_MEAS 7873 [(1,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7874 [(0,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
DISCARD 7875 [(1,0)] 0 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7876 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 7877 [(0,1)] D [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [] [7880,7881,7882,7883] [] [] [((0,0),(0,1))] [] none
DISCARD 7879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7880 [(0,1),(0,0)] D [7878] [] [] [] [((0,0),(0,1))] [7880,7881,7882,7883] CONDITIONAL_S
Y_MEAS 7881 [(0,1)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7882 [(0,0)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
DISCARD 7883 [(0,1)] 0 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7884 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7885 [(1,0)] D [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [] [7888,7889,7890,7891] [] [] [((0,0),(1,0))] [] none
DISCARD 7887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7888 [(1,0),(0,0)] D [7886] [] [] [] [((0,0),(1,0))] [7888,7889,7890,7891] CONDITIONAL_S
Y_MEAS 7889 [(1,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7890 [(0,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
DISCARD 7891 [(1,0)] 0 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7892 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7893 [(0,1)] D [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [] [7896,7897,7898,7899] [] [] [((0,0),(0,1))] [] none
DISCARD 7895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7896 [(0,1),(0,0)] D [7894] [] [] [] [((0,0),(0,1))] [7896,7897,7898,7899] CONDITIONAL_S
Y_MEAS 7897 [(0,1)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7898 [(0,0)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
DISCARD 7899 [(0,1)] 0 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7900 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7901 [(1,0)] D [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [] [7904,7905,7906,7907] [] [] [((0,0),(1,0))] [] none
DISCARD 7903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7904 [(1,0),(0,0)] D [7902] [] [] [] [((0,0),(1,0))] [7904,7905,7906,7907] CONDITIONAL_S
Y_MEAS 7905 [(1,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7906 [(0,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
DISCARD 7907 [(1,0)] 0 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7908 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7909 [(0,1)] D [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [] [7912,7913,7914,7915] [] [] [((0,0),(0,1))] [] none
DISCARD 7911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7912 [(0,1),(0,0)] D [7910] [] [] [] [((0,0),(0,1))] [7912,7913,7914,7915] CONDITIONAL_S
Y_MEAS 7913 [(0,1)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7914 [(0,0)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
DISCARD 7915 [(0,1)] 0 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7916 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7917 [(1,0)] D [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [] [7920,7921,7922,7923] [] [] [((0,0),(1,0))] [] none
DISCARD 7919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7920 [(1,0),(0,0)] D [7918] [] [] [] [((0,0),(1,0))] [7920,7921,7922,7923] CONDITIONAL_S
Y_MEAS 7921 [(1,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7922 [(0,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
DISCARD 7923 [(1,0)] 0 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7924 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 7925 [(0,1)] D [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [] [7928,7929,7930,7931] [] [] [((0,0),(0,1))] [] none
DISCARD 7927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7928 [(0,1),(0,0)] D [7926] [] [] [] [((0,0),(0,1))] [7928,7929,7930,7931] CONDITIONAL_S
Y_MEAS 7929 [(0,1)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7930 [(0,0)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
DISCARD 7931 [(0,1)] 0 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7932 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7933 [(1,0)] D [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [] [7936,7937,7938,7939] [] [] [((0,0),(1,0))] [] none
DISCARD 7935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7936 [(1,0),(0,0)] D [7934] [] [] [] [((0,0),(1,0))] [7936,7937,7938,7939] CONDITIONAL_S
Y_MEAS 7937 [(1,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7938 [(0,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
DISCARD 7939 [(1,0)] 0 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7940 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7941 [(0,1)] D [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [] [7944,7945,7946,7947] [] [] [((0,0),(0,1))] [] none
DISCARD 7943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7944 [(0,1),(0,0)] D [7942] [] [] [] [((0,0),(0,1))] [7944,7945,7946,7947] CONDITIONAL_S
Y_MEAS 7945 [(0,1)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7946 [(0,0)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
DISCARD 7947 [(0,1)] 0 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7948 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7949 [(1,0)] D [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [] [7952,7953,7954,7955] [] [] [((0,0),(1,0))] [] none
DISCARD 7951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7952 [(1,0),(0,0)] D [7950] [] [] [] [((0,0),(1,0))] [7952,7953,7954,7955] CONDITIONAL_S
Y_MEAS 7953 [(1,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7954 [(0,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
DISCARD 7955 [(1,0)] 0 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7956 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7957 [(0,1)] D [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [] [7960,7961,7962,7963] [] [] [((0,0),(0,1))] [] none
DISCARD 7959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7960 [(0,1),(0,0)] D [7958] [] [] [] [((0,0),(0,1))] [7960,7961,7962,7963] CONDITIONAL_S
Y_MEAS 7961 [(0,1)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7962 [(0,0)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
DISCARD 7963 [(0,1)] 0 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7964 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7965 [(1,0)] D [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [] [7968,7969,7970,7971] [] [] [((0,0),(1,0))] [] none
DISCARD 7967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7968 [(1,0),(0,0)] D [7966] [] [] [] [((0,0),(1,0))] [7968,7969,7970,7971] CONDITIONAL_S
Y_MEAS 7969 [(1,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7970 [(0,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
DISCARD 7971 [(1,0)] 0 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7972 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7973 [(0,1)] D [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [] [7976,7977,7978,7979] [] [] [((0,0),(0,1))] [] none
DISCARD 7975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7976 [(0,1),(0,0)] D [7974] [] [] [] [((0,0),(0,1))] [7976,7977,7978,7979] CONDITIONAL_S
Y_MEAS 7977 [(0,1)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7978 [(0,0)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
DISCARD 7979 [(0,1)] 0 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7980 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 7981 [(1,0)] D [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [] [7984,7985,7986,7987] [] [] [((0,0),(1,0))] [] none
DISCARD 7983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7984 [(1,0),(0,0)] D [7982] [] [] [] [((0,0),(1,0))] [7984,7985,7986,7987] CONDITIONAL_S
Y_MEAS 7985 [(1,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7986 [(0,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
DISCARD 7987 [(1,0)] 0 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7988 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7989 [(0,1)] D [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [] [7992,7993,7994,7995] [] [] [((0,0),(0,1))] [] none
DISCARD 7991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7992 [(0,1),(0,0)] D [7990] [] [] [] [((0,0),(0,1))] [7992,7993,7994,7995] CONDITIONAL_S
Y_MEAS 7993 [(0,1)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
IDLE 7994 [(0,0)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7995 [(0,1)] 0 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7996 [(0,0)] 0 [] [] [] [] [] [] none