var group__i2c__registers =
[
    [ "Register Offsets", "group___i2_c___register___offsets.html", "group___i2_c___register___offsets" ],
    [ "I2C_CTRL0", "group___i2_c___c_t_r_l0.html", "group___i2_c___c_t_r_l0" ],
    [ "I2C_STATUS", "group___i2_c___s_t_a_t_u_s.html", "group___i2_c___s_t_a_t_u_s" ],
    [ "I2C_INTFL0", "group___i2_c___i_n_t_f_l0.html", "group___i2_c___i_n_t_f_l0" ],
    [ "I2C_INTEN0", "group___i2_c___i_n_t_e_n0.html", "group___i2_c___i_n_t_e_n0" ],
    [ "I2C_INTFL1", "group___i2_c___i_n_t_f_l1.html", "group___i2_c___i_n_t_f_l1" ],
    [ "I2C_INTEN1", "group___i2_c___i_n_t_e_n1.html", "group___i2_c___i_n_t_e_n1" ],
    [ "I2C_FIFOLEN", "group___i2_c___f_i_f_o_l_e_n.html", "group___i2_c___f_i_f_o_l_e_n" ],
    [ "I2C_RXCTRL0", "group___i2_c___r_x_c_t_r_l0.html", "group___i2_c___r_x_c_t_r_l0" ],
    [ "I2C_RXCTRL1", "group___i2_c___r_x_c_t_r_l1.html", "group___i2_c___r_x_c_t_r_l1" ],
    [ "I2C_TXCTRL0", "group___i2_c___t_x_c_t_r_l0.html", "group___i2_c___t_x_c_t_r_l0" ],
    [ "I2C_TXCTRL1", "group___i2_c___t_x_c_t_r_l1.html", "group___i2_c___t_x_c_t_r_l1" ],
    [ "I2C_FIFO", "group___i2_c___f_i_f_o.html", "group___i2_c___f_i_f_o" ],
    [ "I2C_MSTR_MODE", "group___i2_c___m_s_t_r___m_o_d_e.html", "group___i2_c___m_s_t_r___m_o_d_e" ],
    [ "I2C_CLKLO", "group___i2_c___c_l_k_l_o.html", "group___i2_c___c_l_k_l_o" ],
    [ "I2C_CLKHI", "group___i2_c___c_l_k_h_i.html", "group___i2_c___c_l_k_h_i" ],
    [ "I2C_HS_CLK", "group___i2_c___h_s___c_l_k.html", "group___i2_c___h_s___c_l_k" ],
    [ "I2C_TIMEOUT", "group___i2_c___t_i_m_e_o_u_t.html", "group___i2_c___t_i_m_e_o_u_t" ],
    [ "I2C_SLADDR", "group___i2_c___s_l_a_d_d_r.html", "group___i2_c___s_l_a_d_d_r" ],
    [ "I2C_DMA", "group___i2_c___d_m_a.html", "group___i2_c___d_m_a" ],
    [ "mxc_i2c_regs_t", "group__i2c__registers.html#structmxc__i2c__regs__t", [
      [ "clkhi", "group__i2c__registers.html#a71309ae35d3321922f46079a0e95db08", null ],
      [ "clklo", "group__i2c__registers.html#a358c5e5b660ba0371d9f4f358891f362", null ],
      [ "ctrl0", "group__i2c__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d", null ],
      [ "dma", "group__i2c__registers.html#aab1cd293f21e42b2e6b96937ad70f02a", null ],
      [ "fifo", "group__i2c__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3", null ],
      [ "fifolen", "group__i2c__registers.html#a910d9726ac3e05225a070b69a9037b08", null ],
      [ "hs_clk", "group__i2c__registers.html#aaf472340e48471a96422f4b9793b6381", null ],
      [ "inten0", "group__i2c__registers.html#a2de93d5a07abeb987ec72ef1481b50d0", null ],
      [ "inten1", "group__i2c__registers.html#a80433756902327aaa84e6d8b3efc8314", null ],
      [ "intfl0", "group__i2c__registers.html#a0cd5e5fd9128d41664e01bfce13d442d", null ],
      [ "intfl1", "group__i2c__registers.html#ad7d8c467c32da85c69c71d76bd8eab94", null ],
      [ "mstr_mode", "group__i2c__registers.html#afc803aa94049cd075d2de906233f013d", null ],
      [ "rxctrl0", "group__i2c__registers.html#afc1017ce62aa28e8a4cf9e7bce1b8783", null ],
      [ "rxctrl1", "group__i2c__registers.html#a6450b2b775a252b29175a98b2ceaa67a", null ],
      [ "sladdr", "group__i2c__registers.html#a67d5cc922c2cf2646f66e0bd4a8aa0c2", null ],
      [ "status", "group__i2c__registers.html#af65ae05bcce5786d892c6a2bd1141292", null ],
      [ "timeout", "group__i2c__registers.html#a65850b35ce760010d765f40d5753232b", null ],
      [ "txctrl0", "group__i2c__registers.html#a6b8fac2be4472e043fb058fc14112ca7", null ],
      [ "txctrl1", "group__i2c__registers.html#a256786de84e3e78f1565586cff801b12", null ]
    ] ]
];