// Seed: 973551541
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wor id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_5 = -1'b0;
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3
    , id_13,
    input wand id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output logic id_8,
    input tri id_9,
    input uwire id_10,
    input tri id_11
);
  assign id_2 = -1'h0;
  assign id_2 = (1);
  module_0 modCall_1 ();
  wire id_14;
  assign id_13 = id_11;
  localparam id_15 = 1;
  assign id_0 = -1 + 1;
  wire id_16 = id_7;
  assign id_8 = 1'b0;
  wire id_17;
  wire id_18;
  wire [-1 : 1] id_19;
  always @(posedge id_14) id_8 = -1;
endmodule
