#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 17 17:24:58 2023
# Process ID: 34693
# Current directory: /home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1
# Command line: vivado -log memory_interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_interface.tcl
# Log file: /home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/memory_interface.vds
# Journal file: /home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/vivado.jou
# Running On: asus-pc, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 2, Host memory: 8180 MB
#-----------------------------------------------------------
source memory_interface.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.762 ; gain = 0.023 ; free physical = 169 ; free virtual = 5222
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top memory_interface -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34742
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.062 ; gain = 376.770 ; free physical = 120 ; free virtual = 4461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:117]
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:81]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:87]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:92]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:104]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:111]
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:171]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:177]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:182]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:194]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:201]
INFO: [Synth 8-3491] module 'cache' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:34' bound to instance 'cache1' of component 'cache' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:276]
INFO: [Synth 8-638] synthesizing module 'cache' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:123]
	Parameter cache_address_dimension bound to: 6 - type: integer 
	Parameter memory_address_dimension bound to: 24 - type: integer 
	Parameter cache_data_dimension bound to: 256 - type: integer 
	Parameter transmission_data_dimension bound to: 32 - type: integer 
	Parameter cache_offset_address_dimension bound to: 8 - type: integer 
	Parameter C_memory_bus_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_memory_bus_BURST_LEN bound to: 8 - type: integer 
	Parameter C_memory_bus_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_memory_bus_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_memory_bus_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_memory_bus_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:87]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:93]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:98]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:110]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:117]
INFO: [Synth 8-3491] module 'page_list' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-34693-asus-pc/realtime/page_list_stub.vhdl:6' bound to instance 'list' of component 'page_list' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:241]
INFO: [Synth 8-638] synthesizing module 'page_list' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-34693-asus-pc/realtime/page_list_stub.vhdl:17]
INFO: [Synth 8-3491] module 'cache_block' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-34693-asus-pc/realtime/cache_block_stub.vhdl:6' bound to instance 'cache' of component 'cache_block' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cache_block' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-34693-asus-pc/realtime/cache_block_stub.vhdl:18]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'M_AXI_AWUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:161]
WARNING: [Synth 8-506] null port 'M_AXI_WUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:167]
WARNING: [Synth 8-506] null port 'M_AXI_BUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:172]
WARNING: [Synth 8-506] null port 'M_AXI_ARUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:184]
WARNING: [Synth 8-506] null port 'M_AXI_RUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:191]
INFO: [Synth 8-3491] module 'CustomCPU_v1_0_memory_bus' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:5' bound to instance 'CustomCPU_v1_0_memory_bus_inst' of component 'CustomCPU_v1_0_memory_bus' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:258]
INFO: [Synth 8-638] synthesizing module 'CustomCPU_v1_0_memory_bus' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:164]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'M_AXI_AWUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:77]
WARNING: [Synth 8-506] null port 'M_AXI_WUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:93]
WARNING: [Synth 8-506] null port 'M_AXI_BUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:105]
WARNING: [Synth 8-506] null port 'M_AXI_ARUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:137]
WARNING: [Synth 8-506] null port 'M_AXI_RUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'CustomCPU_v1_0_memory_bus' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:164]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:293]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:299]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:304]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:316]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'cache' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:123]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:297]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:303]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:308]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:320]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:327]
INFO: [Synth 8-3491] module 'cache_register' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:34' bound to instance 'reg' of component 'cache_register' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:332]
INFO: [Synth 8-638] synthesizing module 'cache_register' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:59]
	Parameter page_dimension bound to: 256 - type: integer 
	Parameter data_address_dimension bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cache_register' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:59]
WARNING: [Synth 8-614] signal 'data_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:590]
WARNING: [Synth 8-614] signal 'data_memory_data_in' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:590]
WARNING: [Synth 8-614] signal 'register_data_out' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:590]
WARNING: [Synth 8-614] signal 'instruction_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:590]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:117]
WARNING: [Synth 8-7129] Port data_access in module cache_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_AWREADY in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WREADY in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[7] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[6] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[5] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[4] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[7] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[6] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[5] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[4] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[29] in module memory_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.047 ; gain = 498.754 ; free physical = 144 ; free virtual = 4295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2164.891 ; gain = 513.598 ; free physical = 141 ; free virtual = 4292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2164.891 ; gain = 513.598 ; free physical = 141 ; free virtual = 4292
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2164.891 ; gain = 0.000 ; free physical = 148 ; free virtual = 4303
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/cache_block/cache_block/cache_block_in_context.xdc] for cell 'cache1/cache'
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/cache_block/cache_block/cache_block_in_context.xdc] for cell 'cache1/cache'
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/page_list/page_list/page_list_in_context.xdc] for cell 'cache1/list'
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/page_list/page_list/page_list_in_context.xdc] for cell 'cache1/list'
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.461 ; gain = 0.000 ; free physical = 128 ; free virtual = 4278
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2274.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 4279
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 120 ; free virtual = 4268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 120 ; free virtual = 4268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cache1/cache. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache1/list. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 120 ; free virtual = 4268
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wa_current_state_reg' in module 'CustomCPU_v1_0_memory_bus'
INFO: [Synth 8-802] inferred FSM for state register 'ra_current_state_reg' in module 'CustomCPU_v1_0_memory_bus'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'memory_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE1 |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ra_current_state_reg' using encoding 'one-hot' in module 'CustomCPU_v1_0_memory_bus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE1 |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wa_current_state_reg' using encoding 'one-hot' in module 'CustomCPU_v1_0_memory_bus'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_memory_ready_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:597]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            wait_request |                             0000 |                             0000
      data_page1_request |                             0001 |                             0001
         data_page1_load |                             0010 |                             0010
      data_page2_request |                             0011 |                             0011
         data_page2_load |                             0100 |                             0100
              write_data |                             0101 |                             0101
        write_page1_send |                             0110 |                             0110
        write_page2_send |                             0111 |                             0111
               read_data |                             1000 |                             1000
              data_latch |                             1001 |                             1001
instruction_page1_request |                             1010 |                             1010
  instruction_page1_load |                             1011 |                             1011
instruction_page2_request |                             1100 |                             1100
  instruction_page2_load |                             1101 |                             1101
        instruction_read |                             1110 |                             1110
       instruction_latch |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'memory_interface'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_memory_data_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:764]
WARNING: [Synth 8-327] inferring latch for variable 'data_memory_data_out_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:705]
WARNING: [Synth 8-327] inferring latch for variable 'offset_overflow_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:634]
WARNING: [Synth 8-327] inferring latch for variable 'loaded_page1_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:370]
WARNING: [Synth 8-327] inferring latch for variable 'loaded_page2_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:380]
WARNING: [Synth 8-327] inferring latch for variable 'cache_address_in_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:279]
WARNING: [Synth 8-327] inferring latch for variable 'cache_write_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:283]
WARNING: [Synth 8-327] inferring latch for variable 'cache_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:284]
WARNING: [Synth 8-327] inferring latch for variable 'register_page_number_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:337]
WARNING: [Synth 8-327] inferring latch for variable 'register_page_access_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:338]
WARNING: [Synth 8-327] inferring latch for variable 'register_write_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:339]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_in_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:342]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_write_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:343]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_access_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:344]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_address_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:345]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 125 ; free virtual = 4249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	 256 Input  512 Bit        Muxes := 1     
	   3 Input  512 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 3     
	   4 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 8     
	   5 Input  256 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  16 Input   24 Bit        Muxes := 3     
	  16 Input    5 Bit        Muxes := 1     
	  42 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instruction_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[29] in module memory_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 138 ; free virtual = 4254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 123 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 123 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 123 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin offset_overflow with 1st driver pin 'offset_overflow_reg__0/Q' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:372]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin offset_overflow with 2nd driver pin 'offset_overflow_reg/Q' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:634]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |page_list     |         1|
|2     |cache_block   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |cache_block_bbox |     1|
|2     |page_list_bbox   |     1|
|3     |BUFG             |     5|
|4     |CARRY4           |    58|
|5     |LUT1             |     7|
|6     |LUT2             |    98|
|7     |LUT3             |   389|
|8     |LUT4             |    49|
|9     |LUT5             |   153|
|10    |LUT6             |  1574|
|11    |MUXF7            |   162|
|12    |FDRE             |  1620|
|13    |LD               |   194|
|14    |IBUF             |   135|
|15    |OBUF             |   238|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2274.461 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2274.461 ; gain = 513.598 ; free physical = 122 ; free virtual = 4240
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2274.469 ; gain = 623.168 ; free physical = 122 ; free virtual = 4240
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2274.469 ; gain = 0.000 ; free physical = 390 ; free virtual = 4508
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.469 ; gain = 0.000 ; free physical = 389 ; free virtual = 4508
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  LD => LDCE: 194 instances

Synth Design complete | Checksum: 394ceba6
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 88 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2274.469 ; gain = 941.707 ; free physical = 389 ; free virtual = 4508
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1884.821; main = 1568.275; forked = 362.629
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3239.691; main = 2274.465; forked = 965.227
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/memory_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_interface_utilization_synth.rpt -pb memory_interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 17:26:34 2023...
