{
	"acmid": "2485446",
	"author": [
		"Fan-Wei Yu",
		"Bo-Han Zeng",
		"Yu-Hung Huang",
		"Hsin-I. Wu",
		"Che-Rung Lee",
		"Ren-Song Tsay"
	],
	"booktitle": "Proceedings of the 17th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/YuZHWLT13",
	"pages": "643-648",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": [
		"a",
		"critic",
		"section",
		"level",
		"time",
		"synchron",
		"approach",
		"for",
		"determinist",
		"multi",
		"core",
		"instruct",
		"set",
		"simul"
	],
	"tag": [
		"approach",
		"manycore",
		"set",
		"simulation"
	],
	"title": "A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}