// Seed: 4039483183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = (1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    input  wire  id_2
    , id_7,
    input  logic id_3,
    input  wire  id_4,
    output logic id_5
);
  assign id_7 = id_7;
  final begin : LABEL_0
    if (1) begin : LABEL_0
      id_5 = 1 & "";
    end else id_5 <= 1;
    id_5 <= id_3;
    id_5 = 1;
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
