From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: bsp <bsp@radxa.com>
Date: Tue, 30 May 2023 16:07:16 +0800
Subject: [PATCH] Enable PCIe for Radxa CM3 IO

---
 arch/arm/dts/rk3566-radxa-cm3-io-u-boot.dtsi | 35 ++++++++++++++++++++
 1 file changed, 35 insertions(+)

diff --git a/arch/arm/dts/rk3566-radxa-cm3-io-u-boot.dtsi b/arch/arm/dts/rk3566-radxa-cm3-io-u-boot.dtsi
index 92432fbe9de..26794f3a9fa 100644
--- a/arch/arm/dts/rk3566-radxa-cm3-io-u-boot.dtsi
+++ b/arch/arm/dts/rk3566-radxa-cm3-io-u-boot.dtsi
@@ -9,6 +9,17 @@
 	chosen {
 		stdout-path = &uart2;
 	};
+
+	ch482d_pcie: ch482d-pcie-regulator {
+		compatible = "regulator-fixed";
+		enable-active-low;
+		gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie_enable_h>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-name = "ch482d_pcie";
+	};
 };
 
 &uart2 {
@@ -28,3 +39,27 @@
 &usb_host0_xhci {
 	status = "okay";
 };
+
+&combphy2 {
+	status = "okay";
+};
+
+&pinctrl {
+	pcie {
+		pcie_enable_h: pcie-enable-h {
+			rockchip,pins = <3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		pcie_reset_h: pcie-reset-h {
+			rockchip,pins = <1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+};
+
+&pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie20m1_pins &pcie_reset_h>;
+	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
+	vpcie3v3-supply = <&ch482d_pcie>;
+	status = "okay";
+};
-- 
2.40.1

