<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: ArmISA::ArmStaticInst Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceArmISA.html">ArmISA</a></li><li class="navelem"><a class="el" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classArmISA_1_1ArmStaticInst-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ArmISA::ArmStaticInst Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::ArmStaticInst:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classArmISA_1_1ArmStaticInst.png" usemap="#ArmISA::ArmStaticInst_map" alt=""/>
  <map id="ArmISA::ArmStaticInst_map" name="ArmISA::ArmStaticInst_map">
<area href="classStaticInst.html" title="Base, ISA-independent static instruction class. " alt="StaticInst" shape="rect" coords="133,56,390,80"/>
<area href="classRefCounted.html" title="Derive from RefCounted if you want to enable reference counting of this class. " alt="RefCounted" shape="rect" coords="0,0,257,24"/>
<area href="classArmISA_1_1BranchEret64.html" alt="ArmISA::BranchEret64" shape="rect" coords="400,168,657,192"/>
<area href="classArmISA_1_1BranchImm64.html" alt="ArmISA::BranchImm64" shape="rect" coords="400,224,657,248"/>
<area href="classArmISA_1_1BranchImmImmReg64.html" alt="ArmISA::BranchImmImmReg64" shape="rect" coords="400,280,657,304"/>
<area href="classArmISA_1_1BranchImmReg64.html" alt="ArmISA::BranchImmReg64" shape="rect" coords="400,336,657,360"/>
<area href="classArmISA_1_1BranchReg64.html" alt="ArmISA::BranchReg64" shape="rect" coords="400,392,657,416"/>
<area href="classArmISA_1_1DataX1Reg2ImmOp.html" alt="ArmISA::DataX1Reg2ImmOp" shape="rect" coords="400,448,657,472"/>
<area href="classArmISA_1_1DataX1RegImmOp.html" alt="ArmISA::DataX1RegImmOp" shape="rect" coords="400,504,657,528"/>
<area href="classArmISA_1_1DataX1RegOp.html" alt="ArmISA::DataX1RegOp" shape="rect" coords="400,560,657,584"/>
<area href="classArmISA_1_1DataX2RegImmOp.html" alt="ArmISA::DataX2RegImmOp" shape="rect" coords="400,616,657,640"/>
<area href="classArmISA_1_1DataX2RegOp.html" alt="ArmISA::DataX2RegOp" shape="rect" coords="400,672,657,696"/>
<area href="classArmISA_1_1DataX3RegOp.html" alt="ArmISA::DataX3RegOp" shape="rect" coords="400,728,657,752"/>
<area href="classArmISA_1_1DataXCondCompImmOp.html" alt="ArmISA::DataXCondCompImmOp" shape="rect" coords="400,784,657,808"/>
<area href="classArmISA_1_1DataXCondCompRegOp.html" alt="ArmISA::DataXCondCompRegOp" shape="rect" coords="400,840,657,864"/>
<area href="classArmISA_1_1DataXCondSelOp.html" alt="ArmISA::DataXCondSelOp" shape="rect" coords="400,896,657,920"/>
<area href="classArmISA_1_1DataXERegOp.html" alt="ArmISA::DataXERegOp" shape="rect" coords="400,952,657,976"/>
<area href="classArmISA_1_1DataXImmOnlyOp.html" alt="ArmISA::DataXImmOnlyOp" shape="rect" coords="400,1008,657,1032"/>
<area href="classArmISA_1_1DataXImmOp.html" alt="ArmISA::DataXImmOp" shape="rect" coords="400,1064,657,1088"/>
<area href="classArmISA_1_1DataXSRegOp.html" alt="ArmISA::DataXSRegOp" shape="rect" coords="400,1120,657,1144"/>
<area href="classArmISA_1_1MicroOpX.html" alt="ArmISA::MicroOpX" shape="rect" coords="400,1176,657,1200"/>
<area href="classArmISA_1_1MightBeMicro64.html" alt="ArmISA::MightBeMicro64" shape="rect" coords="400,1232,657,1256"/>
<area href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations. " alt="ArmISA::PredOp" shape="rect" coords="400,1288,657,1312"/>
<area href="classArmISA_1_1SveAdrOp.html" title="ADR. " alt="ArmISA::SveAdrOp" shape="rect" coords="400,1344,657,1368"/>
<area href="classArmISA_1_1SveBinConstrPredOp.html" title="Binary, constructive, predicated SVE instruction. " alt="ArmISA::SveBinConstrPredOp" shape="rect" coords="400,1400,657,1424"/>
<area href="classArmISA_1_1SveBinDestrPredOp.html" title="Binary, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveBinDestrPredOp" shape="rect" coords="400,1456,657,1480"/>
<area href="classArmISA_1_1SveBinIdxUnpredOp.html" title="Binary, unpredicated SVE instruction. " alt="ArmISA::SveBinIdxUnpredOp" shape="rect" coords="400,1512,657,1536"/>
<area href="classArmISA_1_1SveBinImmIdxUnpredOp.html" title="Binary with immediate index, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinImmIdxUnpredOp" shape="rect" coords="400,1568,657,1592"/>
<area href="classArmISA_1_1SveBinImmPredOp.html" title="Binary with immediate, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveBinImmPredOp" shape="rect" coords="400,1624,657,1648"/>
<area href="classArmISA_1_1SveBinImmUnpredConstrOp.html" title="Binary with immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinImmUnpredConstrOp" shape="rect" coords="400,1680,657,1704"/>
<area href="classArmISA_1_1SveBinImmUnpredDestrOp.html" title="SVE vector - immediate binary operation. " alt="ArmISA::SveBinImmUnpredDestrOp" shape="rect" coords="400,1736,657,1760"/>
<area href="classArmISA_1_1SveBinUnpredOp.html" title="Binary, unpredicated SVE instruction with indexed operand. " alt="ArmISA::SveBinUnpredOp" shape="rect" coords="400,1792,657,1816"/>
<area href="classArmISA_1_1SveBinWideImmUnpredOp.html" title="Binary with wide immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinWideImmUnpredOp" shape="rect" coords="400,1848,657,1872"/>
<area href="classArmISA_1_1SveCmpImmOp.html" title="SVE compare-with-immediate instructions, predicated (zeroing). " alt="ArmISA::SveCmpImmOp" shape="rect" coords="400,1904,657,1928"/>
<area href="classArmISA_1_1SveCmpOp.html" title="SVE compare instructions, predicated (zeroing). " alt="ArmISA::SveCmpOp" shape="rect" coords="400,1960,657,1984"/>
<area href="classArmISA_1_1SveComplexIdxOp.html" title="SVE Complex Instructions (indexed) " alt="ArmISA::SveComplexIdxOp" shape="rect" coords="400,2016,657,2040"/>
<area href="classArmISA_1_1SveComplexOp.html" title="SVE Complex Instructions (vectors) " alt="ArmISA::SveComplexOp" shape="rect" coords="400,2072,657,2096"/>
<area href="classArmISA_1_1SveCompTermOp.html" title="Compare and terminate loop SVE instruction. " alt="ArmISA::SveCompTermOp" shape="rect" coords="400,2128,657,2152"/>
<area href="classArmISA_1_1SveContigMemSI.html" alt="ArmISA::SveContigMemSI" shape="rect" coords="400,2184,657,2208"/>
<area href="classArmISA_1_1SveContigMemSS.html" alt="ArmISA::SveContigMemSS" shape="rect" coords="400,2240,657,2264"/>
<area href="classArmISA_1_1SveDotProdIdxOp.html" title="SVE dot product instruction (indexed) " alt="ArmISA::SveDotProdIdxOp" shape="rect" coords="400,2296,657,2320"/>
<area href="classArmISA_1_1SveDotProdOp.html" title="SVE dot product instruction (vectors) " alt="ArmISA::SveDotProdOp" shape="rect" coords="400,2352,657,2376"/>
<area href="classArmISA_1_1SveElemCountOp.html" title="Element count SVE instruction. " alt="ArmISA::SveElemCountOp" shape="rect" coords="400,2408,657,2432"/>
<area href="classArmISA_1_1SveIndexIIOp.html" title="Index generation instruction, immediate operands. " alt="ArmISA::SveIndexIIOp" shape="rect" coords="400,2464,657,2488"/>
<area href="classArmISA_1_1SveIndexIROp.html" alt="ArmISA::SveIndexIROp" shape="rect" coords="400,2520,657,2544"/>
<area href="classArmISA_1_1SveIndexRIOp.html" alt="ArmISA::SveIndexRIOp" shape="rect" coords="400,2576,657,2600"/>
<area href="classArmISA_1_1SveIndexRROp.html" alt="ArmISA::SveIndexRROp" shape="rect" coords="400,2632,657,2656"/>
<area href="classArmISA_1_1SveIntCmpImmOp.html" title="Integer compare with immediate SVE instruction. " alt="ArmISA::SveIntCmpImmOp" shape="rect" coords="400,2688,657,2712"/>
<area href="classArmISA_1_1SveIntCmpOp.html" title="Integer compare SVE instruction. " alt="ArmISA::SveIntCmpOp" shape="rect" coords="400,2744,657,2768"/>
<area href="classArmISA_1_1SveMemPredFillSpill.html" alt="ArmISA::SveMemPredFillSpill" shape="rect" coords="400,2800,657,2824"/>
<area href="classArmISA_1_1SveMemVecFillSpill.html" alt="ArmISA::SveMemVecFillSpill" shape="rect" coords="400,2856,657,2880"/>
<area href="classArmISA_1_1SveOrdReducOp.html" title="SVE ordered reductions. " alt="ArmISA::SveOrdReducOp" shape="rect" coords="400,2912,657,2936"/>
<area href="classArmISA_1_1SvePartBrkOp.html" title="Partition break SVE instruction. " alt="ArmISA::SvePartBrkOp" shape="rect" coords="400,2968,657,2992"/>
<area href="classArmISA_1_1SvePartBrkPropOp.html" title="Partition break with propagation SVE instruction. " alt="ArmISA::SvePartBrkPropOp" shape="rect" coords="400,3024,657,3048"/>
<area href="classArmISA_1_1SvePredBinPermOp.html" title="Predicate binary permute instruction. " alt="ArmISA::SvePredBinPermOp" shape="rect" coords="400,3080,657,3104"/>
<area href="classArmISA_1_1SvePredCountOp.html" alt="ArmISA::SvePredCountOp" shape="rect" coords="400,3136,657,3160"/>
<area href="classArmISA_1_1SvePredCountPredOp.html" alt="ArmISA::SvePredCountPredOp" shape="rect" coords="400,3192,657,3216"/>
<area href="classArmISA_1_1SvePredLogicalOp.html" title="Predicate logical instruction. " alt="ArmISA::SvePredLogicalOp" shape="rect" coords="400,3248,657,3272"/>
<area href="classArmISA_1_1SvePredTestOp.html" title="SVE predicate test. " alt="ArmISA::SvePredTestOp" shape="rect" coords="400,3304,657,3328"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html" title="SVE unary predicate instructions with implicit destination operand. " alt="ArmISA::SvePredUnaryWImplicitDstOp" shape="rect" coords="400,3360,657,3384"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html" title="SVE unary predicate instructions with implicit source operand. " alt="ArmISA::SvePredUnaryWImplicitSrcOp" shape="rect" coords="400,3416,657,3440"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html" title="SVE unary predicate instructions, predicated, with implicit source operand. " alt="ArmISA::SvePredUnaryWImplicitSrcPredOp" shape="rect" coords="400,3472,657,3496"/>
<area href="classArmISA_1_1SvePtrueOp.html" title="PTRUE, PTRUES. " alt="ArmISA::SvePtrueOp" shape="rect" coords="400,3528,657,3552"/>
<area href="classArmISA_1_1SveReducOp.html" title="SVE reductions. " alt="ArmISA::SveReducOp" shape="rect" coords="400,3584,657,3608"/>
<area href="classArmISA_1_1SveSelectOp.html" title="Scalar element select SVE instruction. " alt="ArmISA::SveSelectOp" shape="rect" coords="400,3640,657,3664"/>
<area href="classArmISA_1_1SveTblOp.html" title="SVE table lookup/permute using vector of element indices (TBL) " alt="ArmISA::SveTblOp" shape="rect" coords="400,3696,657,3720"/>
<area href="classArmISA_1_1SveTerImmUnpredOp.html" title="Ternary with immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveTerImmUnpredOp" shape="rect" coords="400,3752,657,3776"/>
<area href="classArmISA_1_1SveTerPredOp.html" title="Ternary, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveTerPredOp" shape="rect" coords="400,3808,657,3832"/>
<area href="classArmISA_1_1SveUnaryPredOp.html" title="Unary, constructive, predicated (merging) SVE instruction. " alt="ArmISA::SveUnaryPredOp" shape="rect" coords="400,3864,657,3888"/>
<area href="classArmISA_1_1SveUnaryPredPredOp.html" title="SVE unary operation on predicate (predicated) " alt="ArmISA::SveUnaryPredPredOp" shape="rect" coords="400,3920,657,3944"/>
<area href="classArmISA_1_1SveUnarySca2VecUnpredOp.html" title="Unary unpredicated scalar to vector instruction. " alt="ArmISA::SveUnarySca2VecUnpredOp" shape="rect" coords="400,3976,657,4000"/>
<area href="classArmISA_1_1SveUnaryUnpredOp.html" title="Unary, constructive, unpredicated SVE instruction. " alt="ArmISA::SveUnaryUnpredOp" shape="rect" coords="400,4032,657,4056"/>
<area href="classArmISA_1_1SveUnaryWideImmPredOp.html" title="Unary with wide immediate, constructive, predicated SVE instruction. " alt="ArmISA::SveUnaryWideImmPredOp" shape="rect" coords="400,4088,657,4112"/>
<area href="classArmISA_1_1SveUnaryWideImmUnpredOp.html" title="Unary with wide immediate, constructive, unpredicated SVE instruction. " alt="ArmISA::SveUnaryWideImmUnpredOp" shape="rect" coords="400,4144,657,4168"/>
<area href="classArmISA_1_1SveUnpackOp.html" title="SVE unpack and widen predicate. " alt="ArmISA::SveUnpackOp" shape="rect" coords="400,4200,657,4224"/>
<area href="classArmISA_1_1SveWhileOp.html" title="While predicate generation SVE instruction. " alt="ArmISA::SveWhileOp" shape="rect" coords="400,4256,657,4280"/>
<area href="classArmISA_1_1SveWImplicitSrcDstOp.html" title="SVE unary predicate instructions with implicit destination operand. " alt="ArmISA::SveWImplicitSrcDstOp" shape="rect" coords="400,4312,657,4336"/>
<area href="classDecoderFaultInst.html" alt="DecoderFaultInst" shape="rect" coords="400,4368,657,4392"/>
<area href="classFailUnimplemented.html" title="Static instruction class for unimplemented instructions that cause simulator termination. " alt="FailUnimplemented" shape="rect" coords="400,4424,657,4448"/>
<area href="classIllegalExecInst.html" title="This class is modelling instructions which are not going to be executed since they are flagged as Ill..." alt="IllegalExecInst" shape="rect" coords="400,4480,657,4504"/>
<area href="classImmOp64.html" alt="ImmOp64" shape="rect" coords="400,4536,657,4560"/>
<area href="classMcrMrcMiscInst.html" title="Certain mrc/mcr instructions act as nops or flush the pipe based on what register the instruction is ..." alt="McrMrcMiscInst" shape="rect" coords="400,4592,657,4616"/>
<area href="classMiscRegOp64.html" title="This class is implementing the Base class for a generic AArch64 instruction which is making use of sy..." alt="MiscRegOp64" shape="rect" coords="400,4648,657,4672"/>
<area href="classRegRegImmImmOp64.html" alt="RegRegImmImmOp64" shape="rect" coords="400,4704,657,4728"/>
<area href="classRegRegRegImmOp64.html" alt="RegRegRegImmOp64" shape="rect" coords="400,4760,657,4784"/>
<area href="classUnknownOp64.html" alt="UnknownOp64" shape="rect" coords="400,4816,657,4840"/>
<area href="classWarnUnimplemented.html" title="Base class for unimplemented instructions that cause a warning to be printed (but do not terminate si..." alt="WarnUnimplemented" shape="rect" coords="400,4872,657,4896"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6be8bd653539bbcc6a2bff4c0c2ed4a1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">annotateFault</a> (<a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a> *fault)</td></tr>
<tr class="separator:a6be8bd653539bbcc6a2bff4c0c2ed4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4d067f9303e5c39aee96675d66e45f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#afc4d067f9303e5c39aee96675d66e45f">getIntWidth</a> () const</td></tr>
<tr class="separator:afc4d067f9303e5c39aee96675d66e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b16e68a560df14b9d2113d5a75a884"><td class="memItemLeft" align="right" valign="top">ssize_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a19b16e68a560df14b9d2113d5a75a884">instSize</a> () const</td></tr>
<tr class="memdesc:a19b16e68a560df14b9d2113d5a75a884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the byte size of current instruction.  <a href="#a19b16e68a560df14b9d2113d5a75a884">More...</a><br /></td></tr>
<tr class="separator:a19b16e68a560df14b9d2113d5a75a884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bf50de62c50312d739dc1f1081aa5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">encoding</a> () const</td></tr>
<tr class="memdesc:af5bf50de62c50312d739dc1f1081aa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the real encoding of the instruction: the machInst field is in fact always 64 bit wide and contains some instruction metadata, which means it differs from the real opcode.  <a href="#af5bf50de62c50312d739dc1f1081aa5a">More...</a><br /></td></tr>
<tr class="separator:af5bf50de62c50312d739dc1f1081aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10a00fefc56d9d3f3da59fca0219360"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ac10a00fefc56d9d3f3da59fca0219360">asBytes</a> (void *buf, size_t max_size) override</td></tr>
<tr class="memdesc:ac10a00fefc56d9d3f3da59fca0219360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst.  <a href="#ac10a00fefc56d9d3f3da59fca0219360">More...</a><br /></td></tr>
<tr class="separator:ac10a00fefc56d9d3f3da59fca0219360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:a9771db2f6db4038da8b8e4535f685da3 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a> ()</td></tr>
<tr class="separator:a9771db2f6db4038da8b8e4535f685da3 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03b4743187b4db857c1ead463c01b50 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a> ()</td></tr>
<tr class="separator:ab03b4743187b4db857c1ead463c01b50 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a61af9ef62cdaff0c1d1cfac8a3d45 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a> ()</td></tr>
<tr class="separator:a27a61af9ef62cdaff0c1d1cfac8a3d45 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205d6010bb036595158670f63ccfd4a6 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a> (<a class="el" href="classFlags.html">Flags</a> <a class="el" href="_2extern_8h.html#a75ba55fbba1dc7518d5c4d9709a75cdd">f</a>)</td></tr>
<tr class="separator:a205d6010bb036595158670f63ccfd4a6 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ea985628d51e96ef597b94411e0bd inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">OpClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">opClass</a> () const</td></tr>
<tr class="memdesc:a2a5ea985628d51e96ef597b94411e0bd inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operation class. Used to select appropriate function unit in issue.  <a href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">More...</a><br /></td></tr>
<tr class="separator:a2a5ea985628d51e96ef597b94411e0bd inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9c8811a17861a0986b300777326564 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a> (int i) const</td></tr>
<tr class="memdesc:a0b9c8811a17861a0986b300777326564 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th destination reg.  <a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">More...</a><br /></td></tr>
<tr class="separator:a0b9c8811a17861a0986b300777326564 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68494cbff467222c4911b6587a009cfa inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a> (int i) const</td></tr>
<tr class="memdesc:a68494cbff467222c4911b6587a009cfa inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th source reg.  <a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">More...</a><br /></td></tr>
<tr class="separator:a68494cbff467222c4911b6587a009cfa inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33112417791c600769838cf2beccb2dc inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a33112417791c600769838cf2beccb2dc">~StaticInst</a> ()</td></tr>
<tr class="separator:a33112417791c600769838cf2beccb2dc inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41fde2ce1e9bbfde070437faf057af8 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const =0</td></tr>
<tr class="separator:ac41fde2ce1e9bbfde070437faf057af8 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0e22a74abe34538abac6e7b8df3845 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3f0e22a74abe34538abac6e7b8df3845">initiateAcc</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const</td></tr>
<tr class="separator:a3f0e22a74abe34538abac6e7b8df3845 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d6dc224834ad683f1a3c189d63176d inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a79d6dc224834ad683f1a3c189d63176d">completeAcc</a> (<a class="el" href="classPacket.html">Packet</a> *pkt, <a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const</td></tr>
<tr class="separator:a79d6dc224834ad683f1a3c189d63176d inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b6b1d5baf970022cc111373e22923d inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a> (TheISA::PCState &amp;pcState) const =0</td></tr>
<tr class="separator:ad9b6b1d5baf970022cc111373e22923d inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133bead20d9ec3c5e4d07aaf3f4de3dd inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a133bead20d9ec3c5e4d07aaf3f4de3dd">fetchMicroop</a> (<a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc) const</td></tr>
<tr class="memdesc:a133bead20d9ec3c5e4d07aaf3f4de3dd inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the microop that goes with a particular micropc.  <a href="classStaticInst.html#a133bead20d9ec3c5e4d07aaf3f4de3dd">More...</a><br /></td></tr>
<tr class="separator:a133bead20d9ec3c5e4d07aaf3f4de3dd inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c8abf795e203749e802d0219d1d160 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a> (const TheISA::PCState &amp;pc) const</td></tr>
<tr class="memdesc:a97c8abf795e203749e802d0219d1d160 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target address for a PC-relative branch.  <a href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">More...</a><br /></td></tr>
<tr class="separator:a97c8abf795e203749e802d0219d1d160 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee56e4c63af71d25e1bfd273dfa04d4 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acee56e4c63af71d25e1bfd273dfa04d4">branchTarget</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const</td></tr>
<tr class="memdesc:acee56e4c63af71d25e1bfd273dfa04d4 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target address for an indirect branch (jump).  <a href="classStaticInst.html#acee56e4c63af71d25e1bfd273dfa04d4">More...</a><br /></td></tr>
<tr class="separator:acee56e4c63af71d25e1bfd273dfa04d4 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c184057701c95b40b3401697ca6ce7c inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0c184057701c95b40b3401697ca6ce7c">hasBranchTarget</a> (const TheISA::PCState &amp;pc, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, TheISA::PCState &amp;tgt) const</td></tr>
<tr class="memdesc:a0c184057701c95b40b3401697ca6ce7c inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a control transfer, and if so, return the target address as well.  <a href="classStaticInst.html#a0c184057701c95b40b3401697ca6ce7c">More...</a><br /></td></tr>
<tr class="separator:a0c184057701c95b40b3401697ca6ce7c inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609c53af4b2c119921c02751d41ca338 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">virtual const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab=0) const</td></tr>
<tr class="memdesc:a609c53af4b2c119921c02751d41ca338 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return string representation of disassembled instruction.  <a href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">More...</a><br /></td></tr>
<tr class="separator:a609c53af4b2c119921c02751d41ca338 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54e50392d3cb0e68da113010f4f9edd inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad54e50392d3cb0e68da113010f4f9edd">printFlags</a> (std::ostream &amp;outs, const std::string &amp;separator) const</td></tr>
<tr class="memdesc:ad54e50392d3cb0e68da113010f4f9edd inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a separator separated list of this instruction's set flag names on the given stream.  <a href="classStaticInst.html#ad54e50392d3cb0e68da113010f4f9edd">More...</a><br /></td></tr>
<tr class="separator:ad54e50392d3cb0e68da113010f4f9edd inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d9a6bf6e8f9d6d1000bce82d28d8ca inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">getName</a> ()</td></tr>
<tr class="memdesc:a31d9a6bf6e8f9d6d1000bce82d28d8ca inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return name of machine instruction.  <a href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">More...</a><br /></td></tr>
<tr class="separator:a31d9a6bf6e8f9d6d1000bce82d28d8ca inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d8e7517d7826b3ba6988dc6f6ec663 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">numSrcRegs</a> () const</td></tr>
<tr class="memdesc:a35d8e7517d7826b3ba6988dc6f6ec663 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of source registers.  <a href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">More...</a><br /></td></tr>
<tr class="separator:a35d8e7517d7826b3ba6988dc6f6ec663 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00777dee9811b02022022d0339b7154f inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a> () const</td></tr>
<tr class="memdesc:a00777dee9811b02022022d0339b7154f inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of destination registers.  <a href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">More...</a><br /></td></tr>
<tr class="separator:a00777dee9811b02022022d0339b7154f inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3230cd05498d0a8cf80a977d1675f689 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689">numFPDestRegs</a> () const</td></tr>
<tr class="memdesc:a3230cd05498d0a8cf80a977d1675f689 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of floating-point destination regs.  <a href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689">More...</a><br /></td></tr>
<tr class="separator:a3230cd05498d0a8cf80a977d1675f689 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a2d13485764246ed5998007268093b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a45a2d13485764246ed5998007268093b">numIntDestRegs</a> () const</td></tr>
<tr class="memdesc:a45a2d13485764246ed5998007268093b inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of integer destination regs.  <a href="classStaticInst.html#a45a2d13485764246ed5998007268093b">More...</a><br /></td></tr>
<tr class="separator:a45a2d13485764246ed5998007268093b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838e7911b052a16da9d6b5e41557358b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b">numVecDestRegs</a> () const</td></tr>
<tr class="memdesc:a838e7911b052a16da9d6b5e41557358b inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of vector destination regs.  <a href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b">More...</a><br /></td></tr>
<tr class="separator:a838e7911b052a16da9d6b5e41557358b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4684c38159326ca51b03fca7af9a8b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b">numVecElemDestRegs</a> () const</td></tr>
<tr class="memdesc:aac4684c38159326ca51b03fca7af9a8b inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of vector element destination regs.  <a href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b">More...</a><br /></td></tr>
<tr class="separator:aac4684c38159326ca51b03fca7af9a8b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb6447da53826002309f73507ae3411 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0fb6447da53826002309f73507ae3411">numVecPredDestRegs</a> () const</td></tr>
<tr class="memdesc:a0fb6447da53826002309f73507ae3411 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of predicate destination regs.  <a href="classStaticInst.html#a0fb6447da53826002309f73507ae3411">More...</a><br /></td></tr>
<tr class="separator:a0fb6447da53826002309f73507ae3411 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4869f25570ddb40c3e3087e66d2de536 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4869f25570ddb40c3e3087e66d2de536">numCCDestRegs</a> () const</td></tr>
<tr class="memdesc:a4869f25570ddb40c3e3087e66d2de536 inherit pub_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of coprocesor destination regs.  <a href="classStaticInst.html#a4869f25570ddb40c3e3087e66d2de536">More...</a><br /></td></tr>
<tr class="separator:a4869f25570ddb40c3e3087e66d2de536 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3025b7657fc4f0133534ebdd202b5a62 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3025b7657fc4f0133534ebdd202b5a62">isNop</a> () const</td></tr>
<tr class="separator:a3025b7657fc4f0133534ebdd202b5a62 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02711d6ac4c4c0464028b2334e167edd inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a02711d6ac4c4c0464028b2334e167edd">isMemRef</a> () const</td></tr>
<tr class="separator:a02711d6ac4c4c0464028b2334e167edd inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6295ddfda82a32b2f2c8478ea65862 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#add6295ddfda82a32b2f2c8478ea65862">isLoad</a> () const</td></tr>
<tr class="separator:add6295ddfda82a32b2f2c8478ea65862 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a8032419c82010d5bd57431f076a54 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad5a8032419c82010d5bd57431f076a54">isStore</a> () const</td></tr>
<tr class="separator:ad5a8032419c82010d5bd57431f076a54 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ae9a52f83feab1ad694f6c933b5293 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97ae9a52f83feab1ad694f6c933b5293">isAtomic</a> () const</td></tr>
<tr class="separator:a97ae9a52f83feab1ad694f6c933b5293 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa639fd75ab3d4bff66853dbe3ebad499 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa639fd75ab3d4bff66853dbe3ebad499">isStoreConditional</a> () const</td></tr>
<tr class="separator:aa639fd75ab3d4bff66853dbe3ebad499 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d214b107277bb3d4c24f54169d0b08 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a21d214b107277bb3d4c24f54169d0b08">isInstPrefetch</a> () const</td></tr>
<tr class="separator:a21d214b107277bb3d4c24f54169d0b08 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97834032cc42bbf6cb101a4cf000f938 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97834032cc42bbf6cb101a4cf000f938">isDataPrefetch</a> () const</td></tr>
<tr class="separator:a97834032cc42bbf6cb101a4cf000f938 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad044647a807360b192879b21eae03a8c inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad044647a807360b192879b21eae03a8c">isPrefetch</a> () const</td></tr>
<tr class="separator:ad044647a807360b192879b21eae03a8c inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a7a7fd7b256f12bf59954fd29bb2a5 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a42a7a7fd7b256f12bf59954fd29bb2a5">isInteger</a> () const</td></tr>
<tr class="separator:a42a7a7fd7b256f12bf59954fd29bb2a5 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0d1dd7e03cc8ec982d7db8b28fcf94 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aeb0d1dd7e03cc8ec982d7db8b28fcf94">isFloating</a> () const</td></tr>
<tr class="separator:aeb0d1dd7e03cc8ec982d7db8b28fcf94 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce1892fee8331f90d6ee579c0565e25 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#afce1892fee8331f90d6ee579c0565e25">isVector</a> () const</td></tr>
<tr class="separator:afce1892fee8331f90d6ee579c0565e25 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7422451981c69f589c9bc34d6f176a2 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac7422451981c69f589c9bc34d6f176a2">isCC</a> () const</td></tr>
<tr class="separator:ac7422451981c69f589c9bc34d6f176a2 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fea1d13a42fb68966922caba2647a inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a628fea1d13a42fb68966922caba2647a">isControl</a> () const</td></tr>
<tr class="separator:a628fea1d13a42fb68966922caba2647a inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49dd4e5900fc2ce59b42c41ce606015 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae49dd4e5900fc2ce59b42c41ce606015">isCall</a> () const</td></tr>
<tr class="separator:ae49dd4e5900fc2ce59b42c41ce606015 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaac2a3a1f8b51a608be5fec0fcd67a inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aecaac2a3a1f8b51a608be5fec0fcd67a">isReturn</a> () const</td></tr>
<tr class="separator:aecaac2a3a1f8b51a608be5fec0fcd67a inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7536fef9633e8e96f4c3e99a178626e8 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7536fef9633e8e96f4c3e99a178626e8">isDirectCtrl</a> () const</td></tr>
<tr class="separator:a7536fef9633e8e96f4c3e99a178626e8 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d183b0b7056612fd0218e1760f47a2 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae2d183b0b7056612fd0218e1760f47a2">isIndirectCtrl</a> () const</td></tr>
<tr class="separator:ae2d183b0b7056612fd0218e1760f47a2 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4dcf875c66744522dc3eead6a0ac8f inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aec4dcf875c66744522dc3eead6a0ac8f">isCondCtrl</a> () const</td></tr>
<tr class="separator:aec4dcf875c66744522dc3eead6a0ac8f inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5158e0e0f993fd7a0ae871ab155d6a4a inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5158e0e0f993fd7a0ae871ab155d6a4a">isUncondCtrl</a> () const</td></tr>
<tr class="separator:a5158e0e0f993fd7a0ae871ab155d6a4a inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cc60d6c0ccf4a77f37f3542a3ea8d2 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2cc60d6c0ccf4a77f37f3542a3ea8d2">isCondDelaySlot</a> () const</td></tr>
<tr class="separator:ad2cc60d6c0ccf4a77f37f3542a3ea8d2 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15cf221f6abef5e34d5bbc7a8c00667 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae15cf221f6abef5e34d5bbc7a8c00667">isThreadSync</a> () const</td></tr>
<tr class="separator:ae15cf221f6abef5e34d5bbc7a8c00667 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0428d3c1aa2df55a16454a220eb4808 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae0428d3c1aa2df55a16454a220eb4808">isSerializing</a> () const</td></tr>
<tr class="separator:ae0428d3c1aa2df55a16454a220eb4808 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2bb7baa2a2e61adeec7f5e06a70764b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae2bb7baa2a2e61adeec7f5e06a70764b">isSerializeBefore</a> () const</td></tr>
<tr class="separator:ae2bb7baa2a2e61adeec7f5e06a70764b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65691f4baee1c0cd3b8a8622c5f46c64 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a65691f4baee1c0cd3b8a8622c5f46c64">isSerializeAfter</a> () const</td></tr>
<tr class="separator:a65691f4baee1c0cd3b8a8622c5f46c64 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a690bbffa4eb8637ec43921958a62a0 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5a690bbffa4eb8637ec43921958a62a0">isSquashAfter</a> () const</td></tr>
<tr class="separator:a5a690bbffa4eb8637ec43921958a62a0 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f71c829ce8a9fb0b7ac5ca40c1b796 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a71f71c829ce8a9fb0b7ac5ca40c1b796">isMemBarrier</a> () const</td></tr>
<tr class="separator:a71f71c829ce8a9fb0b7ac5ca40c1b796 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61505fdd566f39a2e66d1b868589f1b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa61505fdd566f39a2e66d1b868589f1b">isWriteBarrier</a> () const</td></tr>
<tr class="separator:aa61505fdd566f39a2e66d1b868589f1b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4717d148464e3a78ae27ec65e46fd1d2 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4717d148464e3a78ae27ec65e46fd1d2">isNonSpeculative</a> () const</td></tr>
<tr class="separator:a4717d148464e3a78ae27ec65e46fd1d2 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202072d973a0f03785df5ac35c85f27c inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a202072d973a0f03785df5ac35c85f27c">isQuiesce</a> () const</td></tr>
<tr class="separator:a202072d973a0f03785df5ac35c85f27c inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8617bbae458620467df3225ec04af433 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8617bbae458620467df3225ec04af433">isIprAccess</a> () const</td></tr>
<tr class="separator:a8617bbae458620467df3225ec04af433 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f32f7c36268737636ff7c07dca557b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa8f32f7c36268737636ff7c07dca557b">isUnverifiable</a> () const</td></tr>
<tr class="separator:aa8f32f7c36268737636ff7c07dca557b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2ce7ebc1e524cf70cf989df8bd8a71 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ace2ce7ebc1e524cf70cf989df8bd8a71">isSyscall</a> () const</td></tr>
<tr class="separator:ace2ce7ebc1e524cf70cf989df8bd8a71 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae4ca6f854599f3c618a003494333ec inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8ae4ca6f854599f3c618a003494333ec">isMacroop</a> () const</td></tr>
<tr class="separator:a8ae4ca6f854599f3c618a003494333ec inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b24c76e188c3d64e3024c3217247856 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a> () const</td></tr>
<tr class="separator:a0b24c76e188c3d64e3024c3217247856 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100b2b59f2e771b0eb7daafab5713552 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a100b2b59f2e771b0eb7daafab5713552">isDelayedCommit</a> () const</td></tr>
<tr class="separator:a100b2b59f2e771b0eb7daafab5713552 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e7b6deb3d16ae3a8a807422c937a55 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a> () const</td></tr>
<tr class="separator:a18e7b6deb3d16ae3a8a807422c937a55 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7010a5c413ff04c635dad6e296b1532b inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">isFirstMicroop</a> () const</td></tr>
<tr class="separator:a7010a5c413ff04c635dad6e296b1532b inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993cc8efe1704fbc4fd733e175cce992 inherit pub_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a993cc8efe1704fbc4fd733e175cce992">isMicroBranch</a> () const</td></tr>
<tr class="separator:a993cc8efe1704fbc4fd733e175cce992 inherit pub_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classRefCounted"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classRefCounted')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classRefCounted.html">RefCounted</a></td></tr>
<tr class="memitem:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a0f4d8212944ba431ea79c4fc55f093f8">RefCounted</a> ()</td></tr>
<tr class="memdesc:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">We initialize the reference count to zero and the first object to take ownership of it must increment it to one.  <a href="classRefCounted.html#a0f4d8212944ba431ea79c4fc55f093f8">More...</a><br /></td></tr>
<tr class="separator:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a5e65f84e3e6cc1c2c633b97a19d49246">~RefCounted</a> ()</td></tr>
<tr class="memdesc:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">We make the destructor virtual because we're likely to have virtual functions on reference counted objects.  <a href="classRefCounted.html#a5e65f84e3e6cc1c2c633b97a19d49246">More...</a><br /></td></tr>
<tr class="separator:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a675d94940b8a1a7035679133cbeb39a7">incref</a> () const</td></tr>
<tr class="memdesc:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the reference count.  <a href="classRefCounted.html#a675d94940b8a1a7035679133cbeb39a7">More...</a><br /></td></tr>
<tr class="separator:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#ab97228bc9c5c514aecb00e1f5d2e7d13">decref</a> () const</td></tr>
<tr class="memdesc:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the reference count and destroy the object if all references are gone.  <a href="classRefCounted.html#ab97228bc9c5c514aecb00e1f5d2e7d13">More...</a><br /></td></tr>
<tr class="separator:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a6d7c1ba41ca46f50cce1ffb75f58aed6"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6d7c1ba41ca46f50cce1ffb75f58aed6">getCurSveVecLenInBits</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a6d7c1ba41ca46f50cce1ffb75f58aed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7a557687e8e51254474a6ede848425"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a7a7a557687e8e51254474a6ede848425">getCurSveVecLenInQWords</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a7a7a557687e8e51254474a6ede848425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7f34c74450f17f1f6412f4e47367b2"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a9f7f34c74450f17f1f6412f4e47367b2"><td class="memTemplItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a9f7f34c74450f17f1f6412f4e47367b2">getCurSveVecLen</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a9f7f34c74450f17f1f6412f4e47367b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7aafcca97676656331a38e49d9282ca9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a7aafcca97676656331a38e49d9282ca9">shift_rm_imm</a> (uint32_t base, uint32_t shamt, uint32_t <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) const</td></tr>
<tr class="separator:a7aafcca97676656331a38e49d9282ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e48083eb0b8f578e066c131bcf288d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a22e48083eb0b8f578e066c131bcf288d">shift_rm_rs</a> (uint32_t base, uint32_t shamt, uint32_t <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) const</td></tr>
<tr class="separator:a22e48083eb0b8f578e066c131bcf288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b740a57a519f91ba57b6d2601c3b7d0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a7b740a57a519f91ba57b6d2601c3b7d0">shift_carry_imm</a> (uint32_t base, uint32_t shamt, uint32_t <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) const</td></tr>
<tr class="separator:a7b740a57a519f91ba57b6d2601c3b7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0ae0edf5bcc149420cc409e2f07706"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#afb0ae0edf5bcc149420cc409e2f07706">shift_carry_rs</a> (uint32_t base, uint32_t shamt, uint32_t <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) const</td></tr>
<tr class="separator:afb0ae0edf5bcc149420cc409e2f07706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0e7ec299a9a6442e02278f9a822e47"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aca0e7ec299a9a6442e02278f9a822e47">shiftReg64</a> (uint64_t base, uint64_t shiftAmt, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) const</td></tr>
<tr class="separator:aca0e7ec299a9a6442e02278f9a822e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e10a1df3604d8bc0ffe7d8bd87ea8b"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a38e10a1df3604d8bc0ffe7d8bd87ea8b">extendReg64</a> (uint64_t base, <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint64_t shiftAmt, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) const</td></tr>
<tr class="separator:a38e10a1df3604d8bc0ffe7d8bd87ea8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b88138610e1f49dafb22df2d3c8733"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ad2b88138610e1f49dafb22df2d3c8733">ArmStaticInst</a> (const char *mnem, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr class="separator:ad2b88138610e1f49dafb22df2d3c8733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1993c6b7b90b1ca29ecb3159bd0acd7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, uint8_t opWidth=0) const</td></tr>
<tr class="memdesc:a1993c6b7b90b1ca29ecb3159bd0acd7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a register name for disassembly given the unique dependence tag number (FP or int).  <a href="#a1993c6b7b90b1ca29ecb3159bd0acd7d">More...</a><br /></td></tr>
<tr class="separator:a1993c6b7b90b1ca29ecb3159bd0acd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d783ddb67b516bd0daf4e03ed9312b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a62d783ddb67b516bd0daf4e03ed9312b">printFloatReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const</td></tr>
<tr class="separator:a62d783ddb67b516bd0daf4e03ed9312b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596d4e08e5b23b65fd3cf281340ed59e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, bool isSveVecReg=false) const</td></tr>
<tr class="separator:a596d4e08e5b23b65fd3cf281340ed59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d2986518baa9f82670c8554f7d54cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const</td></tr>
<tr class="separator:ab2d2986518baa9f82670c8554f7d54cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ba1abe0377ce0ea256b6677c597280"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ad7ba1abe0377ce0ea256b6677c597280">printCCReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const</td></tr>
<tr class="separator:ad7ba1abe0377ce0ea256b6677c597280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c2f8099475eeedf72e4dd23d6941ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a> (std::ostream &amp;os, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const</td></tr>
<tr class="separator:a00c2f8099475eeedf72e4dd23d6941ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3101a9738abfd897f71c18065e636fd0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a> (std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> cond64=<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>) const</td></tr>
<tr class="separator:a3101a9738abfd897f71c18065e636fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add74160fe9cbc696019632788e348bcb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a> (std::ostream &amp;os, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> target, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const</td></tr>
<tr class="separator:add74160fe9cbc696019632788e348bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888b665e4fcfa89310b80cbda23689ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a888b665e4fcfa89310b80cbda23689ca">printCondition</a> (std::ostream &amp;os, unsigned code, bool noImplicit=false) const</td></tr>
<tr class="separator:a888b665e4fcfa89310b80cbda23689ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba74a01b3b7cb32d17c1f4f7d7c0f2ff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aba74a01b3b7cb32d17c1f4f7d7c0f2ff">printMemSymbol</a> (std::ostream &amp;os, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab, const std::string &amp;prefix, const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, const std::string &amp;suffix) const</td></tr>
<tr class="separator:aba74a01b3b7cb32d17c1f4f7d7c0f2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d36a46514bb80a0b7e8e09320ece9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a2a6d36a46514bb80a0b7e8e09320ece9">printShiftOperand</a> (std::ostream &amp;os, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, bool immShift, uint32_t shiftAmt, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a>, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>) const</td></tr>
<tr class="separator:a2a6d36a46514bb80a0b7e8e09320ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eae0c7959ee41127dbe11a385251482"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a9eae0c7959ee41127dbe11a385251482">printExtendOperand</a> (bool firstOperand, std::ostream &amp;os, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, int64_t shiftAmt) const</td></tr>
<tr class="separator:a9eae0c7959ee41127dbe11a385251482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701deeb2e11617dc9ae353ae27b6c8b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a701deeb2e11617dc9ae353ae27b6c8b5">printPFflags</a> (std::ostream &amp;os, int flag) const</td></tr>
<tr class="separator:a701deeb2e11617dc9ae353ae27b6c8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8834c8e74e5c2d6f3656ea30966393f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a8834c8e74e5c2d6f3656ea30966393f7">printDataInst</a> (std::ostream &amp;os, bool withImm) const</td></tr>
<tr class="separator:a8834c8e74e5c2d6f3656ea30966393f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214579d1cb94be32e40cdbed8cab49d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aa214579d1cb94be32e40cdbed8cab49d">printDataInst</a> (std::ostream &amp;os, bool withImm, bool immShift, bool <a class="el" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">rd</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a>, uint32_t shiftAmt, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="el" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint64_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) const</td></tr>
<tr class="separator:aa214579d1cb94be32e40cdbed8cab49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957c672a552b87572f910f71010a3b79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a957c672a552b87572f910f71010a3b79">advancePC</a> (PCState &amp;pcState) const override</td></tr>
<tr class="separator:a957c672a552b87572f910f71010a3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b949b20644edba3a5af9c22410ab872"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const override</td></tr>
<tr class="memdesc:a2b949b20644edba3a5af9c22410ab872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal function to generate disassembly string.  <a href="#a2b949b20644edba3a5af9c22410ab872">More...</a><br /></td></tr>
<tr class="separator:a2b949b20644edba3a5af9c22410ab872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c260aef02b228e122f6aee1260f2e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a5c260aef02b228e122f6aee1260f2e25">disabledFault</a> () const</td></tr>
<tr class="separator:a5c260aef02b228e122f6aee1260f2e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588421b5c4771e1e475d4c3d60290f61"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a588421b5c4771e1e475d4c3d60290f61">isWFxTrapping</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> targetEL, bool isWfe) const</td></tr>
<tr class="separator:a588421b5c4771e1e475d4c3d60290f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561d48ae8f3cc421adf1e3aaa4406359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a561d48ae8f3cc421adf1e3aaa4406359">softwareBreakpoint32</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, uint16_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) const</td></tr>
<tr class="memdesc:a561d48ae8f3cc421adf1e3aaa4406359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a Software Breakpoint.  <a href="#a561d48ae8f3cc421adf1e3aaa4406359">More...</a><br /></td></tr>
<tr class="separator:a561d48ae8f3cc421adf1e3aaa4406359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb76d85fdabd6db8bd46df4a137a6e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a5bb76d85fdabd6db8bd46df4a137a6e8">advSIMDFPAccessTrap64</a> (<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) const</td></tr>
<tr class="memdesc:a5bb76d85fdabd6db8bd46df4a137a6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap an access to Advanced SIMD or FP registers due to access control bits.  <a href="#a5bb76d85fdabd6db8bd46df4a137a6e8">More...</a><br /></td></tr>
<tr class="separator:a5bb76d85fdabd6db8bd46df4a137a6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab451e03db27ee4711622ecc8c136bac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ab451e03db27ee4711622ecc8c136bac3">checkFPAdvSIMDTrap64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) const</td></tr>
<tr class="memdesc:ab451e03db27ee4711622ecc8c136bac3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> an Advaned SIMD access against CPTR_EL2 and CPTR_EL3.  <a href="#ab451e03db27ee4711622ecc8c136bac3">More...</a><br /></td></tr>
<tr class="separator:ab451e03db27ee4711622ecc8c136bac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8787a4adc82c28f637ca9825ca55f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aba8787a4adc82c28f637ca9825ca55f6">checkFPAdvSIMDEnabled64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPACR cpacr) const</td></tr>
<tr class="memdesc:aba8787a4adc82c28f637ca9825ca55f6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> an Advaned SIMD access against CPACR_EL1, CPTR_EL2, and CPTR_EL3.  <a href="#aba8787a4adc82c28f637ca9825ca55f6">More...</a><br /></td></tr>
<tr class="separator:aba8787a4adc82c28f637ca9825ca55f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14d494073ff6066fe184ba2c4933844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aa14d494073ff6066fe184ba2c4933844">checkAdvSIMDOrFPEnabled32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPACR cpacr, NSACR nsacr, FPEXC fpexc, bool fpexc_check, bool <a class="el" href="namespaceArmISA.html#a2ff7ab94a25cccfaf6a75bfd0d270ece">advsimd</a>) const</td></tr>
<tr class="memdesc:aa14d494073ff6066fe184ba2c4933844"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if a VFP/SIMD access from aarch32 should be allowed.  <a href="#aa14d494073ff6066fe184ba2c4933844">More...</a><br /></td></tr>
<tr class="separator:aa14d494073ff6066fe184ba2c4933844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80be7e580f7e5540bd2b57131db28dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aa80be7e580f7e5540bd2b57131db28dd">checkForWFxTrap32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> tgtEl, bool isWfe) const</td></tr>
<tr class="memdesc:aa80be7e580f7e5540bd2b57131db28dd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if WFE/WFI instruction execution in aarch32 should be trapped.  <a href="#aa80be7e580f7e5540bd2b57131db28dd">More...</a><br /></td></tr>
<tr class="separator:aa80be7e580f7e5540bd2b57131db28dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3052d7dc9c93e0ccf7d7df26a011f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#abc3052d7dc9c93e0ccf7d7df26a011f7">checkForWFxTrap64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> tgtEl, bool isWfe) const</td></tr>
<tr class="memdesc:abc3052d7dc9c93e0ccf7d7df26a011f7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if WFE/WFI instruction execution in aarch64 should be trapped.  <a href="#abc3052d7dc9c93e0ccf7d7df26a011f7">More...</a><br /></td></tr>
<tr class="separator:abc3052d7dc9c93e0ccf7d7df26a011f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1bf94c89c2a66686ac1561d5eb00c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a8d1bf94c89c2a66686ac1561d5eb00c0">trapWFx</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, SCR scr, bool isWfe) const</td></tr>
<tr class="memdesc:a8d1bf94c89c2a66686ac1561d5eb00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE/WFI trapping helper function.  <a href="#a8d1bf94c89c2a66686ac1561d5eb00c0">More...</a><br /></td></tr>
<tr class="separator:a8d1bf94c89c2a66686ac1561d5eb00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404d486c68167f11baaab2334c503e1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a404d486c68167f11baaab2334c503e1b">checkSETENDEnabled</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) const</td></tr>
<tr class="memdesc:a404d486c68167f11baaab2334c503e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if SETEND instruction execution in aarch32 should be trapped.  <a href="#a404d486c68167f11baaab2334c503e1b">More...</a><br /></td></tr>
<tr class="separator:a404d486c68167f11baaab2334c503e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38574cf803dfd085c42f86f8cc0be9ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a38574cf803dfd085c42f86f8cc0be9ed">undefinedFault32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) const</td></tr>
<tr class="memdesc:a38574cf803dfd085c42f86f8cc0be9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNDEFINED behaviour in AArch32.  <a href="#a38574cf803dfd085c42f86f8cc0be9ed">More...</a><br /></td></tr>
<tr class="separator:a38574cf803dfd085c42f86f8cc0be9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f236df674d7ba2397720f17cfd325cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a0f236df674d7ba2397720f17cfd325cf">undefinedFault64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) const</td></tr>
<tr class="memdesc:a0f236df674d7ba2397720f17cfd325cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNDEFINED behaviour in AArch64.  <a href="#a0f236df674d7ba2397720f17cfd325cf">More...</a><br /></td></tr>
<tr class="separator:a0f236df674d7ba2397720f17cfd325cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af008044cf629d6e3e4cb45fba5a1e0eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#af008044cf629d6e3e4cb45fba5a1e0eb">sveAccessTrap</a> (<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) const</td></tr>
<tr class="memdesc:af008044cf629d6e3e4cb45fba5a1e0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap an access to SVE registers due to access control bits.  <a href="#af008044cf629d6e3e4cb45fba5a1e0eb">More...</a><br /></td></tr>
<tr class="separator:af008044cf629d6e3e4cb45fba5a1e0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8aa3e04a0916e072b00b795655990e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aed8aa3e04a0916e072b00b795655990e">checkSveTrap</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) const</td></tr>
<tr class="memdesc:aed8aa3e04a0916e072b00b795655990e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> an SVE access against CPTR_EL2 and CPTR_EL3.  <a href="#aed8aa3e04a0916e072b00b795655990e">More...</a><br /></td></tr>
<tr class="separator:aed8aa3e04a0916e072b00b795655990e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ff2b6f4f7814a056bbdce3ec3cda27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a85ff2b6f4f7814a056bbdce3ec3cda27">checkSveEnabled</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPACR cpacr) const</td></tr>
<tr class="memdesc:a85ff2b6f4f7814a056bbdce3ec3cda27"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> an SVE access against CPACR_EL1, CPTR_EL2, and CPTR_EL3.  <a href="#a85ff2b6f4f7814a056bbdce3ec3cda27">More...</a><br /></td></tr>
<tr class="separator:a85ff2b6f4f7814a056bbdce3ec3cda27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0eea025d96067edc07ff9024c00ee76"><td class="memItemLeft" align="right" valign="top">CPSR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aa0eea025d96067edc07ff9024c00ee76">getPSTATEFromPSR</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPSR spsr) const</td></tr>
<tr class="memdesc:aa0eea025d96067edc07ff9024c00ee76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the new PSTATE from a SPSR register in preparation for an exception return.  <a href="#aa0eea025d96067edc07ff9024c00ee76">More...</a><br /></td></tr>
<tr class="separator:aa0eea025d96067edc07ff9024c00ee76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ab66f160e69057a71da28184246a29"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a19ab66f160e69057a71da28184246a29">generalExceptionsToAArch64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> pstateEL) const</td></tr>
<tr class="memdesc:a19ab66f160e69057a71da28184246a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if exceptions normally routed to EL1 are being handled at an Exception level using AArch64, because either EL1 is using AArch64 or TGE is in force and EL2 is using AArch64.  <a href="#a19ab66f160e69057a71da28184246a29">More...</a><br /></td></tr>
<tr class="separator:a19ab66f160e69057a71da28184246a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:a6e2778e53941fac85b1be9fb0f7bd039 inherit pro_methods_classStaticInst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst</a> (const char *_mnemonic, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr class="memdesc:a6e2778e53941fac85b1be9fb0f7bd039 inherit pro_methods_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">More...</a><br /></td></tr>
<tr class="separator:a6e2778e53941fac85b1be9fb0f7bd039 inherit pro_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa901bfd04ba9ff948bf5c2d566ab02e inherit pro_methods_classStaticInst"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aaa901bfd04ba9ff948bf5c2d566ab02e inherit pro_methods_classStaticInst"><td class="memTemplItemLeft" align="right" valign="top">size_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">simpleAsBytes</a> (void *buf, size_t max_size, const T &amp;t)</td></tr>
<tr class="separator:aaa901bfd04ba9ff948bf5c2d566ab02e inherit pro_methods_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:ab3db369765d542e62f4a69605e121a38"><td class="memTemplParams" colspan="2">template&lt;int width&gt; </td></tr>
<tr class="memitem:ab3db369765d542e62f4a69605e121a38"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ab3db369765d542e62f4a69605e121a38">saturateOp</a> (int32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</td></tr>
<tr class="separator:ab3db369765d542e62f4a69605e121a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ee8b49f102dcfb025c5b52efb04751"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ac3ee8b49f102dcfb025c5b52efb04751">satInt</a> (int32_t &amp;res, int64_t op, int <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</td></tr>
<tr class="separator:ac3ee8b49f102dcfb025c5b52efb04751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5414ae0012f8b1f5db227719b0de57"><td class="memTemplParams" colspan="2">template&lt;int width&gt; </td></tr>
<tr class="memitem:afd5414ae0012f8b1f5db227719b0de57"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#afd5414ae0012f8b1f5db227719b0de57">uSaturateOp</a> (uint32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</td></tr>
<tr class="separator:afd5414ae0012f8b1f5db227719b0de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec6e68879d2b739f1066b2dd02da0fa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">uSatInt</a> (int32_t &amp;res, int64_t op, int <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</td></tr>
<tr class="separator:aeec6e68879d2b739f1066b2dd02da0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2d1752b617cf5b82dd2c5f5da849cd"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ada2d1752b617cf5b82dd2c5f5da849cd">cpsrWriteByInstr</a> (CPSR cpsr, uint32_t val, SCR scr, NSACR nsacr, uint8_t byteMask, bool affectState, bool <a class="el" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">nmfi</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:ada2d1752b617cf5b82dd2c5f5da849cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e259fd3a7508458183d2cd17f8cd6bd"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a7e259fd3a7508458183d2cd17f8cd6bd">spsrWriteByInstr</a> (uint32_t spsr, uint32_t val, uint8_t byteMask, bool affectState)</td></tr>
<tr class="separator:a7e259fd3a7508458183d2cd17f8cd6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09414dd7c85bb719b25ea433df124b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ad09414dd7c85bb719b25ea433df124b8">readPC</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc)</td></tr>
<tr class="separator:ad09414dd7c85bb719b25ea433df124b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9634d471dae0b3a214c790349b6e46"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#abb9634d471dae0b3a214c790349b6e46">setNextPC</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr class="separator:abb9634d471dae0b3a214c790349b6e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0b3ba3faf7b680b16f8d7163c3763a"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a1f0b3ba3faf7b680b16f8d7163c3763a"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a1f0b3ba3faf7b680b16f8d7163c3763a">cSwap</a> (T val, bool big)</td></tr>
<tr class="separator:a1f0b3ba3faf7b680b16f8d7163c3763a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2e9b7acd5988292d4b89031d1f07b3"><td class="memTemplParams" colspan="2">template&lt;class T , class E &gt; </td></tr>
<tr class="memitem:a0d2e9b7acd5988292d4b89031d1f07b3"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a0d2e9b7acd5988292d4b89031d1f07b3">cSwap</a> (T val, bool big)</td></tr>
<tr class="separator:a0d2e9b7acd5988292d4b89031d1f07b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c0d6f622f39726f977ef6c49a42156"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ae3c0d6f622f39726f977ef6c49a42156">setIWNextPC</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr class="separator:ae3c0d6f622f39726f977ef6c49a42156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8510126b1bd12f286d46f10c9c166b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aab8510126b1bd12f286d46f10c9c166b">setAIWNextPC</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr class="separator:aab8510126b1bd12f286d46f10c9c166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a99efe0e18dff07cbd529c387398e9606"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">aarch64</a></td></tr>
<tr class="separator:a99efe0e18dff07cbd529c387398e9606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892f1f2171db8cbba6e632c688663f84"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">intWidth</a></td></tr>
<tr class="separator:a892f1f2171db8cbba6e632c688663f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:ae197596583d99170e6823390a040ab47 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">std::bitset&lt; Num_Flags &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a></td></tr>
<tr class="memdesc:ae197596583d99170e6823390a040ab47 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag values for this instruction.  <a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">More...</a><br /></td></tr>
<tr class="separator:ae197596583d99170e6823390a040ab47 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3d218154ac8432e087a02e687578aa inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">OpClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">_opClass</a></td></tr>
<tr class="memdesc:a5b3d218154ac8432e087a02e687578aa inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd" title="Operation class. Used to select appropriate function unit in issue. ">opClass()</a>.  <a href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">More...</a><br /></td></tr>
<tr class="separator:a5b3d218154ac8432e087a02e687578aa inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecdfbe614b5f39b326d532479763067 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">_numSrcRegs</a></td></tr>
<tr class="memdesc:a9ecdfbe614b5f39b326d532479763067 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663" title="Number of source registers. ">numSrcRegs()</a>.  <a href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">More...</a><br /></td></tr>
<tr class="separator:a9ecdfbe614b5f39b326d532479763067 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad50b63f8c39d57409b16d7d4dd8ff0f inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">_numDestRegs</a></td></tr>
<tr class="memdesc:aad50b63f8c39d57409b16d7d4dd8ff0f inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f" title="Number of destination registers. ">numDestRegs()</a>.  <a href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">More...</a><br /></td></tr>
<tr class="separator:aad50b63f8c39d57409b16d7d4dd8ff0f inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79c014a4247a9db72a6c0a2a14e89f2 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab79c014a4247a9db72a6c0a2a14e89f2">_destRegIdx</a> [<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a>]</td></tr>
<tr class="memdesc:ab79c014a4247a9db72a6c0a2a14e89f2 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564" title="Return logical index (architectural reg num) of i&#39;th destination reg. ">destRegIdx()</a>.  <a href="classStaticInst.html#ab79c014a4247a9db72a6c0a2a14e89f2">More...</a><br /></td></tr>
<tr class="separator:ab79c014a4247a9db72a6c0a2a14e89f2 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2457d739abfa18766d0e5fad0c7a0f1c inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2457d739abfa18766d0e5fad0c7a0f1c">_srcRegIdx</a> [<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a>]</td></tr>
<tr class="memdesc:a2457d739abfa18766d0e5fad0c7a0f1c inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa" title="Return logical index (architectural reg num) of i&#39;th source reg. ">srcRegIdx()</a>.  <a href="classStaticInst.html#a2457d739abfa18766d0e5fad0c7a0f1c">More...</a><br /></td></tr>
<tr class="separator:a2457d739abfa18766d0e5fad0c7a0f1c inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25adcfdbeb3d5c0686e7bf5445a8113 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a></td></tr>
<tr class="memdesc:ad25adcfdbeb3d5c0686e7bf5445a8113 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base mnemonic (e.g., "add").  <a href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">More...</a><br /></td></tr>
<tr class="separator:ad25adcfdbeb3d5c0686e7bf5445a8113 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ab9f9451388a0845d467d21ebf1ff7 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">std::string *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">cachedDisassembly</a></td></tr>
<tr class="memdesc:ae6ab9f9451388a0845d467d21ebf1ff7 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338" title="Return string representation of disassembled instruction. ">disassemble()</a>).  <a href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">More...</a><br /></td></tr>
<tr class="separator:ae6ab9f9451388a0845d467d21ebf1ff7 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9b558bd6990ad99f1e8f86d383304e inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">_numFPDestRegs</a></td></tr>
<tr class="memdesc:a7a9b558bd6990ad99f1e8f86d383304e inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are used to track physical register usage for machines with separate int &amp; FP reg files.  <a href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">More...</a><br /></td></tr>
<tr class="separator:a7a9b558bd6990ad99f1e8f86d383304e inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dcb83fd0c87a19690cb2c8160493e5 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">_numIntDestRegs</a></td></tr>
<tr class="separator:a69dcb83fd0c87a19690cb2c8160493e5 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f43eb036486f160fd8fcc62bfae9fa inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac1f43eb036486f160fd8fcc62bfae9fa">_numCCDestRegs</a></td></tr>
<tr class="separator:ac1f43eb036486f160fd8fcc62bfae9fa inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c64f2343dc296aa7457bfd8d78fd3c3 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5c64f2343dc296aa7457bfd8d78fd3c3">_numVecDestRegs</a></td></tr>
<tr class="memdesc:a5c64f2343dc296aa7457bfd8d78fd3c3 inherit pro_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">To use in architectures with vector register file.  <a href="classStaticInst.html#a5c64f2343dc296aa7457bfd8d78fd3c3">More...</a><br /></td></tr>
<tr class="separator:a5c64f2343dc296aa7457bfd8d78fd3c3 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbc185ba57281406b71353febf5c0c4 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9cbc185ba57281406b71353febf5c0c4">_numVecElemDestRegs</a></td></tr>
<tr class="separator:a9cbc185ba57281406b71353febf5c0c4 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6aa1d2f84d4e34362710bb8f96cb961 inherit pro_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad6aa1d2f84d4e34362710bb8f96cb961">_numVecPredDestRegs</a></td></tr>
<tr class="separator:ad6aa1d2f84d4e34362710bb8f96cb961 inherit pro_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:a78875b30f05dfd3bbbb8ef799faf7659 inherit pub_types_classStaticInst"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a> = TheISA::MaxInstSrcRegs, 
<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs
 }</td></tr>
<tr class="separator:a78875b30f05dfd3bbbb8ef799faf7659 inherit pub_types_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce6d46a678e2cb90b5baf6fd09028e3 inherit pub_types_classStaticInst"><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a></td></tr>
<tr class="memdesc:a4ce6d46a678e2cb90b5baf6fd09028e3 inherit pub_types_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary extended machine instruction type.  <a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">More...</a><br /></td></tr>
<tr class="separator:a4ce6d46a678e2cb90b5baf6fd09028e3 inherit pub_types_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:ad2f509501cc362e01bc189bc49566761 inherit pub_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a></td></tr>
<tr class="memdesc:ad2f509501cc362e01bc189bc49566761 inherit pub_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">The binary machine instruction.  <a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">More...</a><br /></td></tr>
<tr class="separator:ad2f509501cc362e01bc189bc49566761 inherit pub_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classStaticInst"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classStaticInst')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classStaticInst.html">StaticInst</a></td></tr>
<tr class="memitem:a72613b9d07ecd43566ff4fac109ac689 inherit pub_static_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">nullStaticInstPtr</a></td></tr>
<tr class="memdesc:a72613b9d07ecd43566ff4fac109ac689 inherit pub_static_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a statically allocated "null" instruction object.  <a href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">More...</a><br /></td></tr>
<tr class="separator:a72613b9d07ecd43566ff4fac109ac689 inherit pub_static_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2719eb66b678a32b90c7af0dba3469 inherit pub_static_attribs_classStaticInst"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acb2719eb66b678a32b90c7af0dba3469">nopStaticInstPtr</a> = new NopStaticInst</td></tr>
<tr class="memdesc:acb2719eb66b678a32b90c7af0dba3469 inherit pub_static_attribs_classStaticInst"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a statically allocated generic "nop" instruction object.  <a href="classStaticInst.html#acb2719eb66b678a32b90c7af0dba3469">More...</a><br /></td></tr>
<tr class="separator:acb2719eb66b678a32b90c7af0dba3469 inherit pub_static_attribs_classStaticInst"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">59</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad2b88138610e1f49dafb22df2d3c8733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b88138610e1f49dafb22df2d3c8733">&#9670;&nbsp;</a></span>ArmStaticInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ArmStaticInst::ArmStaticInst </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&#160;</td>
          <td class="paramname"><em>_machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&#160;</td>
          <td class="paramname"><em>__opClass</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">146</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="ccregs_8hh_source.html#l00080">ArmISA::COND_UC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">ArmISA::imm</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00361">printCCReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00413">printCondition()</a>, <a class="el" href="classArmISA_1_1ArmStaticInst.html#a8834c8e74e5c2d6f3656ea30966393f7">printDataInst()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00557">printExtendOperand()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00342">printFloatReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00476">printMemSymbol()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00367">printMiscReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">printMnemonic()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00331">printPFflags()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">printShiftOperand()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00395">printTarget()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00355">printVecPredReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00348">printVecReg()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00124">ArmISA::rd</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00128">ArmISA::rm</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">ArmISA::rn</a>, <a class="el" href="miscregs__types_8hh_source.html#l00351">ArmISA::rs</a>, <a class="el" href="miscregs__types_8hh_source.html#l00532">ArmISA::s</a>, and <a class="el" href="inet_8hh_source.html#l00333">type</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a957c672a552b87572f910f71010a3b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957c672a552b87572f910f71010a3b79">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&#160;</td>
          <td class="paramname"><em>pcState</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">194</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">generateDisassembly()</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a id="a5bb76d85fdabd6db8bd46df4a137a6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb76d85fdabd6db8bd46df4a137a6e8">&#9670;&nbsp;</a></span>advSIMDFPAccessTrap64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::advSIMDFPAccessTrap64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Trap an access to Advanced SIMD or FP registers due to access control bits. </p>
<p>See aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap in the ARM ARM psueodcode library.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">el</td><td>Target EL for the trap </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">648</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00621">ArmISA::EC_TRAPPED_SIMD_FP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">checkFPAdvSIMDEnabled64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">checkFPAdvSIMDTrap64()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a6be8bd653539bbcc6a2bff4c0c2ed4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be8bd653539bbcc6a2bff4c0c2ed4a1">&#9670;&nbsp;</a></span>annotateFault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ArmISA::ArmStaticInst::annotateFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a> *&#160;</td>
          <td class="paramname"><em>fault</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00511">511</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00713">ArmISA::ArmFault::instrAnnotate()</a>.</p>

</div>
</div>
<a id="ac10a00fefc56d9d3f3da59fca0219360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10a00fefc56d9d3f3da59fca0219360">&#9670;&nbsp;</a></span>asBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">size_t ArmISA::ArmStaticInst::asBytes </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>max_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst. </p>
<p>buf is a buffer to hold the bytes. max_size is the size allocated for that buffer by the caller. The return value is how much data was actually put into the buffer, zero if no data was put in the buffer, or the necessary size of the buffer if there wasn't enough space. </p>

<p>Reimplemented from <a class="el" href="classStaticInst.html#a64ab562cb395dc8b057eb5da21e53f3b">StaticInst</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00539">539</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">getCurSveVecLenInBits()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00341">StaticInst::simpleAsBytes()</a>.</p>

</div>
</div>
<a id="aa14d494073ff6066fe184ba2c4933844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14d494073ff6066fe184ba2c4933844">&#9670;&nbsp;</a></span>checkAdvSIMDOrFPEnabled32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPACR&#160;</td>
          <td class="paramname"><em>cpacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&#160;</td>
          <td class="paramname"><em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPEXC&#160;</td>
          <td class="paramname"><em>fpexc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fpexc_check</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>advsimd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if a VFP/SIMD access from aarch32 should be allowed. </p>
<p>See aarch32/exceptions/traps/AArch32.CheckAdvSIMDOrFPEnabled in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">698</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">advSIMDFPAccessTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">checkFPAdvSIMDEnabled64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">checkFPAdvSIMDTrap64()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00158">ArmISA::currEL()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00620">ArmISA::EC_TRAPPED_HCPTR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00293">ArmISA::ELIs64()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">StaticInst::mnemonic</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="aa80be7e580f7e5540bd2b57131db28dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80be7e580f7e5540bd2b57131db28dd">&#9670;&nbsp;</a></span>checkForWFxTrap32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkForWFxTrap32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>tgtEl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isWfe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if WFE/WFI instruction execution in aarch32 should be trapped. </p>
<p>See aarch32/exceptions/traps/AArch32.checkForWFxTrap in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">802</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">checkForWFxTrap64()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00615">ArmISA::EC_TRAPPED_WFI_WFE</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00293">ArmISA::ELIs64()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">isWFxTrapping()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">StaticInst::mnemonic</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">trapWFx()</a>.</p>

</div>
</div>
<a id="abc3052d7dc9c93e0ccf7d7df26a011f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3052d7dc9c93e0ccf7d7df26a011f7">&#9670;&nbsp;</a></span>checkForWFxTrap64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkForWFxTrap64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>tgtEl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isWfe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if WFE/WFI instruction execution in aarch64 should be trapped. </p>
<p>See aarch64/exceptions/traps/AArch64.checkForWFxTrap in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">842</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00615">ArmISA::EC_TRAPPED_WFI_WFE</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">isWFxTrapping()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">checkForWFxTrap32()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="aba8787a4adc82c28f637ca9825ca55f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8787a4adc82c28f637ca9825ca55f6">&#9670;&nbsp;</a></span>checkFPAdvSIMDEnabled64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkFPAdvSIMDEnabled64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPACR&#160;</td>
          <td class="paramname"><em>cpacr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> an Advaned SIMD access against CPACR_EL1, CPTR_EL2, and CPTR_EL3. </p>
<p>See aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">686</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">advSIMDFPAccessTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">checkFPAdvSIMDTrap64()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00158">ArmISA::currEL()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">checkAdvSIMDOrFPEnabled32()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="ab451e03db27ee4711622ecc8c136bac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab451e03db27ee4711622ecc8c136bac3">&#9670;&nbsp;</a></span>checkFPAdvSIMDTrap64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkFPAdvSIMDTrap64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> an Advaned SIMD access against CPTR_EL2 and CPTR_EL3. </p>
<p>See aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">668</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">advSIMDFPAccessTrap64()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">ArmISA::MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">checkFPAdvSIMDEnabled64()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a404d486c68167f11baaab2334c503e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404d486c68167f11baaab2334c503e1b">&#9670;&nbsp;</a></span>checkSETENDEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkSETENDEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if SETEND instruction execution in aarch32 should be trapped. </p>
<p>See aarch32/exceptions/traps/AArch32.CheckSETENDEnabled in the ARM ARM pseudocode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">901</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">ArmISA::currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">ArmISA::MISCREG_SCTLR</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00353">ArmISA::sed</a>, <a class="el" href="miscregs_8cc_source.html#l01063">ArmISA::snsBankedIndex()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">undefinedFault32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a85ff2b6f4f7814a056bbdce3ec3cda27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ff2b6f4f7814a056bbdce3ec3cda27">&#9670;&nbsp;</a></span>checkSveEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkSveEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPACR&#160;</td>
          <td class="paramname"><em>cpacr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> an SVE access against CPACR_EL1, CPTR_EL2, and CPTR_EL3. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">1009</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">checkSveTrap()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">sveAccessTrap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="aed8aa3e04a0916e072b00b795655990e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8aa3e04a0916e072b00b795655990e">&#9670;&nbsp;</a></span>checkSveTrap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::checkSveTrap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> an SVE access against CPTR_EL2 and CPTR_EL3. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">989</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">ArmISA::MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">sveAccessTrap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">checkSveEnabled()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="ada2d1752b617cf5b82dd2c5f5da849cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2d1752b617cf5b82dd2c5f5da849cd">&#9670;&nbsp;</a></span>cpsrWriteByInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::ArmStaticInst::cpsrWriteByInstr </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&#160;</td>
          <td class="paramname"><em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>byteMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>affectState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>nmfi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00203">203</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00388">ArmISA::badMode()</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">ArmISA::MODE_USER</a>, and <a class="el" href="logging_8hh_source.html#l00216">warn_once</a>.</p>

</div>
</div>
<a id="a1f0b3ba3faf7b680b16f8d7163c3763a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0b3ba3faf7b680b16f8d7163c3763a">&#9670;&nbsp;</a></span>cSwap() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::ArmStaticInst::cSwap </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>big</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00314">314</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="byteswap_8hh_source.html#l00138">letobe()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a0d2e9b7acd5988292d4b89031d1f07b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2e9b7acd5988292d4b89031d1f07b3">&#9670;&nbsp;</a></span>cSwap() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T , class E &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::ArmStaticInst::cSwap </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>big</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00325">325</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="refcnt_8hh_source.html#l00066">RefCounted::count</a>, <a class="el" href="int_8hh_source.html#l00053">X86ISA::E</a>, <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="byteswap_8hh_source.html#l00138">letobe()</a>, and <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>.</p>

</div>
</div>
<a id="a5c260aef02b228e122f6aee1260f2e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c260aef02b228e122f6aee1260f2e25">&#9670;&nbsp;</a></span>disabledFault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::disabledFault </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">365</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00174">ArmISA::advsimd</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">advSIMDFPAccessTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">checkForWFxTrap32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">checkForWFxTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">checkFPAdvSIMDEnabled64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">checkFPAdvSIMDTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">checkSETENDEnabled()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">checkSveEnabled()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">checkSveTrap()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">generalExceptionsToAArch64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">getPSTATEFromPSR()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">isWFxTrapping()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">StaticInst::mnemonic</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">softwareBreakpoint32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">sveAccessTrap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">trapWFx()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">undefinedFault32()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00952">undefinedFault64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">checkAdvSIMDOrFPEnabled32()</a>.</p>

</div>
</div>
<a id="af5bf50de62c50312d739dc1f1081aa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5bf50de62c50312d739dc1f1081aa5a">&#9670;&nbsp;</a></span>encoding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a> ArmISA::ArmStaticInst::encoding </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the real encoding of the instruction: the machInst field is in fact always 64 bit wide and contains some instruction metadata, which means it differs from the real opcode. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">533</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00521">instSize()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>.</p>

<p class="reference">Referenced by <a class="el" href="misc64_8cc_source.html#l00081">UnknownOp64::generateDisassembly()</a>, and <a class="el" href="arm_2insts_2misc_8cc_source.html#l00325">UnknownOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a38e10a1df3604d8bc0ffe7d8bd87ea8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e10a1df3604d8bc0ffe7d8bd87ea8b">&#9670;&nbsp;</a></span>extendReg64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t ArmISA::ArmStaticInst::extendReg64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a>&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00131">131</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00418">ArmISA::len</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00544">ArmISA::SXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00545">ArmISA::SXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00546">ArmISA::SXTW</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00547">ArmISA::SXTX</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00540">ArmISA::UXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00541">ArmISA::UXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00542">ArmISA::UXTW</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00543">ArmISA::UXTX</a>.</p>

</div>
</div>
<a id="a19ab66f160e69057a71da28184246a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ab66f160e69057a71da28184246a29">&#9670;&nbsp;</a></span>generalExceptionsToAArch64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::generalExceptionsToAArch64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>pstateEL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if exceptions normally routed to EL1 are being handled at an Exception level using AArch64, because either EL1 is using AArch64 or TGE is in force and EL2 is using AArch64. </p>
<p>See aarch32/exceptions/exceptions/AArch32.GeneralExceptionsToAArch64 in the ARM ARM pseudocode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">1154</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ArmISA::ELIs32()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">undefinedFault32()</a>.</p>

</div>
</div>
<a id="a2b949b20644edba3a5af9c22410ab872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b949b20644edba3a5af9c22410ab872">&#9670;&nbsp;</a></span>generateDisassembly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ArmISA::ArmStaticInst::generateDisassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&#160;</td>
          <td class="paramname"><em>symtab</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal function to generate disassembly string. </p>

<p>Implements <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">StaticInst</a>.</p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html#a6a1d6b58268c8cc556e254edadadc166">ArmISA::FpRegRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html#aeaa05b7265a39f611d81245950823aa6">ArmISA::FpRegRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegCondOp.html#a2e61c01031d88f99ad443a05069eb887">ArmISA::FpRegRegRegCondOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegOp.html#afa452099694ce83e157e6614f9d7560b">ArmISA::FpRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegImmOp.html#af2ac0dac088b8773f0c1657d6ab134cd">ArmISA::FpRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegImmOp.html#adf2639715a84be8616a124384ee2f92b">ArmISA::FpRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegOp.html#aba20fc8fb008b17f9f0a05cc77ec3445">ArmISA::FpRegRegOp</a>, <a class="el" href="classArmISA_1_1FpCondSelOp.html#a4e9047a1e9a8bda4d703ea334f55e16f">ArmISA::FpCondSelOp</a>, <a class="el" href="classArmISA_1_1FpCondCompRegOp.html#a2c263b355d13d8fbc5848f07b6a25a3c">ArmISA::FpCondCompRegOp</a>, <a class="el" href="classArmISA_1_1SveComplexIdxOp.html#a6e6b1ed80b76fef04b4adb3b2f305532">ArmISA::SveComplexIdxOp</a>, <a class="el" href="classArmISA_1_1SveComplexOp.html#adf8f01980c0a8a1457fc45cf0cd0290d">ArmISA::SveComplexOp</a>, <a class="el" href="classArmISA_1_1SveDotProdOp.html#a3bc969ee50e1922e1d0d430dbdbf35dd">ArmISA::SveDotProdOp</a>, <a class="el" href="classArmISA_1_1SveDotProdIdxOp.html#ae2bbaca290a0574c902b5f16c227ae04">ArmISA::SveDotProdIdxOp</a>, <a class="el" href="classArmISA_1_1SveUnarySca2VecUnpredOp.html#ab8ae9774096a7e44441ed25b514ad8cc">ArmISA::SveUnarySca2VecUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmIdxUnpredOp.html#abbe8a75e7c37a56bbf023c75e62c6bad">ArmISA::SveBinImmIdxUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmUnpredDestrOp.html#a0fc8e3be1625aeebcf98f68229a014f9">ArmISA::SveBinImmUnpredDestrOp</a>, <a class="el" href="classArmISA_1_1SveWImplicitSrcDstOp.html#a501ba3e5f5a1d9dd63766847b73712a5">ArmISA::SveWImplicitSrcDstOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html#a0916cc2d5e8a93153c01fe2735414aaa">ArmISA::SvePredUnaryWImplicitDstOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html#aac500c758f7dab38925a1e0fd174e4d7">ArmISA::SvePredUnaryWImplicitSrcPredOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html#a90d79b8e0651f805c244f2d319d6fbec">ArmISA::SvePredUnaryWImplicitSrcOp</a>, <a class="el" href="classArmISA_1_1SvePredTestOp.html#af4828a1192277fbb4e0278904ecbfd79">ArmISA::SvePredTestOp</a>, <a class="el" href="classArmISA_1_1SveUnpackOp.html#a4e24f3adf56ee5c383dd08454acb11ac">ArmISA::SveUnpackOp</a>, <a class="el" href="classArmISA_1_1SveTblOp.html#aca24c3f09771e2f61ec83345edf3a754">ArmISA::SveTblOp</a>, <a class="el" href="classArmISA_1_1SveUnaryPredPredOp.html#ad93e8457a2015fd6cb1ccb49a09c111e">ArmISA::SveUnaryPredPredOp</a>, <a class="el" href="classArmISA_1_1SveSelectOp.html#a9f75ef25a23790da1a21185e630f1165">ArmISA::SveSelectOp</a>, <a class="el" href="classArmISA_1_1SvePartBrkPropOp.html#ad9e7ec91e5b7b967803898782863eba7">ArmISA::SvePartBrkPropOp</a>, <a class="el" href="classArmISA_1_1SvePartBrkOp.html#a9730a3e325d2c05993d4b57ae8cb5db1">ArmISA::SvePartBrkOp</a>, <a class="el" href="classArmISA_1_1SveElemCountOp.html#aa72e45801a49fbb86c130f679978a0a6">ArmISA::SveElemCountOp</a>, <a class="el" href="classArmISA_1_1SveAdrOp.html#a3d64fdf2a81b39526fe0d30d72e981dd">ArmISA::SveAdrOp</a>, <a class="el" href="classArmISA_1_1SveIntCmpImmOp.html#ac657fbf4260661f57df56ce22905ecf9">ArmISA::SveIntCmpImmOp</a>, <a class="el" href="classArmISA_1_1SveIndexedMemSV.html#ac37950e91137eafdf752721277551da7">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classArmISA_1_1SveIntCmpOp.html#a583ea9449b19fa409bf36edcb050a099">ArmISA::SveIntCmpOp</a>, <a class="el" href="classArmISA_1_1SvePtrueOp.html#abc12f6d37d8e61c34f9d822c26bb7e23">ArmISA::SvePtrueOp</a>, <a class="el" href="classArmISA_1_1SveOrdReducOp.html#a5e7a075165a3d21f199d6a4963613fcf">ArmISA::SveOrdReducOp</a>, <a class="el" href="classArmISA_1_1SveReducOp.html#a910ed9af65f60413baf198e2fa1727ef">ArmISA::SveReducOp</a>, <a class="el" href="classArmISA_1_1SveTerImmUnpredOp.html#accab522f1213e2a4f56d3cec64735909">ArmISA::SveTerImmUnpredOp</a>, <a class="el" href="classArmISA_1_1SveTerPredOp.html#a03a38380bfd0212f6618f84cc819b869">ArmISA::SveTerPredOp</a>, <a class="el" href="classArmISA_1_1SveIndexedMemVI.html#a11b6daf671dcf278aba3c2bb58210361">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classArmISA_1_1SveCmpImmOp.html#a1ac2d21ab6cd7db9b920a75235746799">ArmISA::SveCmpImmOp</a>, <a class="el" href="classArmISA_1_1SveCmpOp.html#af6aa918073e0f541dffe127e6575e99d">ArmISA::SveCmpOp</a>, <a class="el" href="classArmISA_1_1SvePredBinPermOp.html#a19b3c10ec42f2afdffe10fba4e7666bd">ArmISA::SvePredBinPermOp</a>, <a class="el" href="classArmISA_1_1SvePredLogicalOp.html#ae5057c6e69ce8642dc484bd2210701ec">ArmISA::SvePredLogicalOp</a>, <a class="el" href="classArmISA_1_1SveBinIdxUnpredOp.html#abe6475155afc55cba6a5921e1cd592d5">ArmISA::SveBinIdxUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinUnpredOp.html#a6ed4077f21944ebd68762bcdfb6ab0c2">ArmISA::SveBinUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinConstrPredOp.html#a3c83a0b5e3f7eb2aef81cd5cb23e825e">ArmISA::SveBinConstrPredOp</a>, <a class="el" href="classArmISA_1_1SveStStructSI.html#aa1687662b7f2c575fc73a0259b49ba32">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveBinDestrPredOp.html#a99f1fda371c13841ceca2f4aa1371739">ArmISA::SveBinDestrPredOp</a>, <a class="el" href="classArmISA_1_1SveBinWideImmUnpredOp.html#a80dfa4a734759f22eab591065cbe7b85">ArmISA::SveBinWideImmUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmPredOp.html#a629654a61520762f9fe4206e7f024181">ArmISA::SveBinImmPredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmUnpredConstrOp.html#a216ad864fcf1e6e92b1df16c222bf38c">ArmISA::SveBinImmUnpredConstrOp</a>, <a class="el" href="classArmISA_1_1SveLdStructSI.html#acbca4dbd09c9ac5ecb149eddb680108d">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveUnaryWideImmPredOp.html#ac62eba9d958c943621b39110038bf763">ArmISA::SveUnaryWideImmPredOp</a>, <a class="el" href="classArmISA_1_1SveUnaryWideImmUnpredOp.html#a4f1c96b76cbd683bca91500f683fd9c7">ArmISA::SveUnaryWideImmUnpredOp</a>, <a class="el" href="classArmISA_1_1SveUnaryUnpredOp.html#aeb0e5ad7ba100fa84780d4ddf7f8c600">ArmISA::SveUnaryUnpredOp</a>, <a class="el" href="classArmISA_1_1SveUnaryPredOp.html#a35de088aa9859dac45df9ccae4c2017f">ArmISA::SveUnaryPredOp</a>, <a class="el" href="classArmISA_1_1SveCompTermOp.html#ac83642530b83975cbc37057e20ff532c">ArmISA::SveCompTermOp</a>, <a class="el" href="classArmISA_1_1SveStStructSS.html#a1253931d32282c400124812970b123fe">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveWhileOp.html#a600db2d6cd026788a21a9180522bb170">ArmISA::SveWhileOp</a>, <a class="el" href="classArmISA_1_1SvePredCountPredOp.html#a630d9a6af3fc9def8985ea6e3bd511a5">ArmISA::SvePredCountPredOp</a>, <a class="el" href="classArmISA_1_1SveContigMemSI.html#a0b46159a185adc03da413ce11f7c4f6c">ArmISA::SveContigMemSI</a>, <a class="el" href="classArmISA_1_1SvePredCountOp.html#a699187f97f7390727fd29dfc719decd7">ArmISA::SvePredCountOp</a>, <a class="el" href="classArmISA_1_1SveContigMemSS.html#a846d405230c4a030ff357b76f51905ef">ArmISA::SveContigMemSS</a>, <a class="el" href="classArmISA_1_1SveIndexRROp.html#a5cef4343616cafc8be43bb0a41c2f464">ArmISA::SveIndexRROp</a>, <a class="el" href="classArmISA_1_1SveIndexRIOp.html#a7e7dcf02aa510bcd79a415ac6449f209">ArmISA::SveIndexRIOp</a>, <a class="el" href="classArmISA_1_1SveLdStructSS.html#aa5f721bcbbf25f8e35a4d92adbe05802">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveMemPredFillSpill.html#a0ffbc83cb9673d55877bff703ce03dad">ArmISA::SveMemPredFillSpill</a>, <a class="el" href="classArmISA_1_1SveIndexIROp.html#ac8107868494bd18ccb54cf614bd259d1">ArmISA::SveIndexIROp</a>, <a class="el" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">ArmISA::SveMemVecFillSpill</a>, and <a class="el" href="classArmISA_1_1SveIndexIIOp.html#a73fddacfc22aced6a9557189c3e085ae">ArmISA::SveIndexIIOp</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">621</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">printMnemonic()</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00059">ArmISA::ss</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">advancePC()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00105">ArmISA::RfeOp::fetchMicroop()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00146">ArmISA::SrsOp::fetchMicroop()</a>, <a class="el" href="macromem_8hh_source.html#l00298">ArmISA::MicroIntImmOp::MicroIntImmOp()</a>, <a class="el" href="macromem_8hh_source.html#l00315">ArmISA::MicroIntImmXOp::MicroIntImmXOp()</a>, <a class="el" href="macromem_8hh_source.html#l00278">ArmISA::MicroIntMov::MicroIntMov()</a>, <a class="el" href="macromem_8hh_source.html#l00334">ArmISA::MicroIntOp::MicroIntOp()</a>, <a class="el" href="macromem_8hh_source.html#l00352">ArmISA::MicroIntRegXOp::MicroIntRegXOp()</a>, <a class="el" href="macromem_8hh_source.html#l00394">ArmISA::MicroMemOp::MicroMemOp()</a>, <a class="el" href="macromem_8hh_source.html#l00413">ArmISA::MicroMemPairOp::MicroMemPairOp()</a>, and <a class="el" href="macromem_8hh_source.html#l00259">ArmISA::MicroSetPCCPSR::MicroSetPCCPSR()</a>.</p>

</div>
</div>
<a id="a9f7f34c74450f17f1f6412f4e47367b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7f34c74450f17f1f6412f4e47367b2">&#9670;&nbsp;</a></span>getCurSveVecLen()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned ArmISA::ArmStaticInst::getCurSveVecLen </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00554">554</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">getCurSveVecLenInBits()</a>.</p>

</div>
</div>
<a id="a6d7c1ba41ca46f50cce1ffb75f58aed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7c1ba41ca46f50cce1ffb75f58aed6">&#9670;&nbsp;</a></span>getCurSveVecLenInBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ArmISA::ArmStaticInst::getCurSveVecLenInBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">1167</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">ThreadContext::getIsaPtr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00539">asBytes()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00554">getCurSveVecLen()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00547">getCurSveVecLenInQWords()</a>.</p>

</div>
</div>
<a id="a7a7a557687e8e51254474a6ede848425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7a557687e8e51254474a6ede848425">&#9670;&nbsp;</a></span>getCurSveVecLenInQWords()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned ArmISA::ArmStaticInst::getCurSveVecLenInQWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00547">547</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">getCurSveVecLenInBits()</a>.</p>

</div>
</div>
<a id="afc4d067f9303e5c39aee96675d66e45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4d067f9303e5c39aee96675d66e45f">&#9670;&nbsp;</a></span>getIntWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ArmISA::ArmStaticInst::getIntWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00514">514</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00063">intWidth</a>.</p>

</div>
</div>
<a id="aa0eea025d96067edc07ff9024c00ee76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0eea025d96067edc07ff9024c00ee76">&#9670;&nbsp;</a></span>getPSTATEFromPSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">CPSR ArmISA::ArmStaticInst::getPSTATEFromPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>spsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the new PSTATE from a SPSR register in preparation for an exception return. </p>
<p>See shared/functions/system/SetPSTATEFromPSR in the ARM ARM pseudocode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">1099</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">ArmISA::getRestoredITBits()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">ArmISA::illegalExceptionReturn()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00744">ArmISA::unknownMode32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a19b16e68a560df14b9d2113d5a75a884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b16e68a560df14b9d2113d5a75a884">&#9670;&nbsp;</a></span>instSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ssize_t ArmISA::ArmStaticInst::instSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the byte size of current instruction. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00521">521</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">encoding()</a>.</p>

</div>
</div>
<a id="a588421b5c4771e1e475d4c3d60290f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588421b5c4771e1e475d4c3d60290f61">&#9670;&nbsp;</a></span>isWFxTrapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::isWFxTrapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>targetEL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isWfe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">775</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">ArmISA::MISCREG_SCTLR_EL1</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">checkForWFxTrap32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">checkForWFxTrap64()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="ad7ba1abe0377ce0ea256b6677c597280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ba1abe0377ce0ea256b6677c597280">&#9670;&nbsp;</a></span>printCCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printCCReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00361">361</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, and <a class="el" href="ccregs_8hh_source.html#l00055">ArmISA::ccRegName</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>.</p>

</div>
</div>
<a id="a888b665e4fcfa89310b80cbda23689ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888b665e4fcfa89310b80cbda23689ca">&#9670;&nbsp;</a></span>printCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printCondition </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>code</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>noImplicit</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00413">413</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="ccregs_8hh_source.html#l00079">ArmISA::COND_AL</a>, <a class="el" href="ccregs_8hh_source.html#l00068">ArmISA::COND_CC</a>, <a class="el" href="ccregs_8hh_source.html#l00067">ArmISA::COND_CS</a>, <a class="el" href="ccregs_8hh_source.html#l00065">ArmISA::COND_EQ</a>, <a class="el" href="ccregs_8hh_source.html#l00075">ArmISA::COND_GE</a>, <a class="el" href="ccregs_8hh_source.html#l00077">ArmISA::COND_GT</a>, <a class="el" href="ccregs_8hh_source.html#l00073">ArmISA::COND_HI</a>, <a class="el" href="ccregs_8hh_source.html#l00078">ArmISA::COND_LE</a>, <a class="el" href="ccregs_8hh_source.html#l00074">ArmISA::COND_LS</a>, <a class="el" href="ccregs_8hh_source.html#l00076">ArmISA::COND_LT</a>, <a class="el" href="ccregs_8hh_source.html#l00069">ArmISA::COND_MI</a>, <a class="el" href="ccregs_8hh_source.html#l00066">ArmISA::COND_NE</a>, <a class="el" href="ccregs_8hh_source.html#l00070">ArmISA::COND_PL</a>, <a class="el" href="ccregs_8hh_source.html#l00080">ArmISA::COND_UC</a>, <a class="el" href="ccregs_8hh_source.html#l00072">ArmISA::COND_VC</a>, <a class="el" href="ccregs_8hh_source.html#l00071">ArmISA::COND_VS</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegCondOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">printMnemonic()</a>.</p>

</div>
</div>
<a id="a8834c8e74e5c2d6f3656ea30966393f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8834c8e74e5c2d6f3656ea30966393f7">&#9670;&nbsp;</a></span>printDataInst() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printDataInst </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>withImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="data64_8cc_source.html#l00046">ArmISA::DataXImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00065">ArmISA::DataXSRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00074">ArmISA::DataXERegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00079">ArmISA::DataImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00088">ArmISA::DataRegOp::generateDisassembly()</a>, and <a class="el" href="pred__inst_8cc_source.html#l00097">ArmISA::DataRegRegOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="aa214579d1cb94be32e40cdbed8cab49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214579d1cb94be32e40cdbed8cab49d">&#9670;&nbsp;</a></span>printDataInst() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printDataInst </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>withImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>immShift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00589">589</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="intregs_8hh_source.html#l00114">ArmISA::INTREG_ZERO</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">printMnemonic()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">printShiftOperand()</a>.</p>

</div>
</div>
<a id="a9eae0c7959ee41127dbe11a385251482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eae0c7959ee41127dbe11a385251482">&#9670;&nbsp;</a></span>printExtendOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printExtendOperand </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>firstOperand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a>&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>shiftAmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00557">557</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00544">ArmISA::SXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00545">ArmISA::SXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00546">ArmISA::SXTW</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00547">ArmISA::SXTX</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00540">ArmISA::UXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00541">ArmISA::UXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00542">ArmISA::UXTW</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00543">ArmISA::UXTX</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, and <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a62d783ddb67b516bd0daf4e03ed9312b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d783ddb67b516bd0daf4e03ed9312b">&#9670;&nbsp;</a></span>printFloatReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printFloatReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00342">342</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00421">ArmISA::SveReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00435">ArmISA::SveOrdReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00734">ArmISA::SveUnarySca2VecUnpredOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegCondOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, and <a class="el" href="vfp_8cc_source.html#l00156">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a1993c6b7b90b1ca29ecb3159bd0acd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1993c6b7b90b1ca29ecb3159bd0acd7d">&#9670;&nbsp;</a></span>printIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printIntReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>opWidth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print a register name for disassembly given the unique dependence tag number (FP or int). </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">296</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">aarch64</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arm_2registers_8hh_source.html#l00120">ArmISA::FramePointerReg</a>, <a class="el" href="intregs_8hh_source.html#l00162">ArmISA::INTREG_SPX</a>, <a class="el" href="intregs_8hh_source.html#l00115">ArmISA::INTREG_UREG0</a>, <a class="el" href="intregs_8hh_source.html#l00160">ArmISA::INTREG_X31</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00063">intWidth</a>, <a class="el" href="arm_2registers_8hh_source.html#l00123">ArmISA::PCReg</a>, <a class="el" href="arm_2registers_8hh_source.html#l00122">ArmISA::ReturnAddressReg</a>, and <a class="el" href="arm_2registers_8hh_source.html#l00121">ArmISA::StackPointerReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00046">ArmISA::SveMemVecFillSpill::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00054">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00104">ArmISA::SveIndexIROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00047">ArmISA::BranchReg::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00066">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00062">ArmISA::SveMemPredFillSpill::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00138">MsrRegOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00115">ArmISA::SveIndexRIOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00127">ArmISA::SveIndexRROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00148">MrrcOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00065">ArmISA::BranchRegReg::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00074">ArmISA::SvePredCountOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00161">McrrOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00097">ArmISA::SveContigMemSI::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00060">ArmISA::SvePredCountPredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00183">RegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00140">ArmISA::SveWhileOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00158">ArmISA::SveCompTermOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00193">RegRegOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00349">MiscRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00302">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00361">RegMiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00204">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00218">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00233">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00246">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00258">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00269">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00280">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00290">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00313">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00518">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00734">ArmISA::SveUnarySca2VecUnpredOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00589">printDataInst()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00198">ArmISA::Memory::printDest()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00240">ArmISA::MemoryExImm::printDest()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00262">ArmISA::MemoryDImm::printDest()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00283">ArmISA::MemoryExDImm::printDest()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00326">ArmISA::MemoryDReg::printDest()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00557">printExtendOperand()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">printShiftOperand()</a>.</p>

</div>
</div>
<a id="aba74a01b3b7cb32d17c1f4f7d7c0f2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba74a01b3b7cb32d17c1f4f7d7c0f2ff">&#9670;&nbsp;</a></span>printMemSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printMemSymbol </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&#160;</td>
          <td class="paramname"><em>symtab</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>prefix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>suffix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00476">476</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, and <a class="el" href="symtab_8hh_source.html#l00116">SymbolTable::findNearestSymbol()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>.</p>

</div>
</div>
<a id="a00c2f8099475eeedf72e4dd23d6941ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c2f8099475eeedf72e4dd23d6941ab">&#9670;&nbsp;</a></span>printMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printMiscReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00367">367</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00938">ArmISA::NUM_MISCREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00148">MrrcOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00161">McrrOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00338">MiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00349">MiscRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00361">RegMiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00258">MiscRegRegImmOp::generateDisassembly()</a>, and <a class="el" href="arm_2insts_2misc_8cc_source.html#l00269">RegMiscRegImmOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a3101a9738abfd897f71c18065e636fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3101a9738abfd897f71c18065e636fd0">&#9670;&nbsp;</a></span>printMnemonic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printMnemonic </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>suffix</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>withPred</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>withCond64</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a>&#160;</td>
          <td class="paramname"><em>cond64</em> = <code><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">374</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">aarch64</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">StaticInst::mnemonic</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00413">printCondition()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00045">ImmOp64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00056">ArmISA::BranchImm::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00094">ArmISA::SveIndexIIOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00046">ArmISA::SveMemVecFillSpill::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00054">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00104">ArmISA::SveIndexIROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00047">ArmISA::BranchReg::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00066">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00062">ArmISA::SveMemPredFillSpill::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00115">ArmISA::SveIndexRIOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00148">MrrcOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00127">ArmISA::SveIndexRROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00065">ArmISA::BranchRegReg::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00114">ArmISA::BranchEret64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00074">ArmISA::SvePredCountOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00161">McrrOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00174">ImmOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00097">ArmISA::SveContigMemSI::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00060">ArmISA::SvePredCountPredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00183">RegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00140">ArmISA::SveWhileOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00338">MiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00158">ArmISA::SveCompTermOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00193">RegRegOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00349">MiscRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00169">ArmISA::SveUnaryPredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00302">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00361">RegMiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00182">ArmISA::SveUnaryUnpredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00204">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00193">ArmISA::SveUnaryWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00218">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00205">ArmISA::SveUnaryWideImmPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00233">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00220">ArmISA::SveBinImmUnpredConstrOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01550">ArmISA::MicroSetPCCPSR::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00246">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00234">ArmISA::SveBinImmPredOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00258">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00249">ArmISA::SveBinWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00263">ArmISA::SveBinDestrPredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00269">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00279">ArmISA::SveBinConstrPredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00280">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00298">ArmISA::SveBinUnpredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00290">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00311">ArmISA::SveBinIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00313">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00328">ArmISA::SvePredLogicalOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00347">ArmISA::SvePredBinPermOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00360">ArmISA::SveCmpOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00375">ArmISA::SveCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00414">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00390">ArmISA::SveTerPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00405">ArmISA::SveTerImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00421">ArmISA::SveReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00435">ArmISA::SveOrdReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00451">ArmISA::SvePtrueOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00465">ArmISA::SveIntCmpOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00518">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00485">ArmISA::SveIntCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00501">ArmISA::SveAdrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00553">ArmISA::SvePartBrkOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00567">ArmISA::SvePartBrkPropOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00609">ArmISA::SveUnaryPredPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00623">ArmISA::SveTblOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00637">ArmISA::SveUnpackOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00649">ArmISA::SvePredTestOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00661">ArmISA::SvePredUnaryWImplicitSrcOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00671">ArmISA::SvePredUnaryWImplicitSrcPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00684">ArmISA::SvePredUnaryWImplicitDstOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00694">ArmISA::SveWImplicitSrcDstOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00703">ArmISA::SveBinImmUnpredDestrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00719">ArmISA::SveBinImmIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00734">ArmISA::SveUnarySca2VecUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00750">ArmISA::SveDotProdIdxOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00767">ArmISA::SveDotProdOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00781">ArmISA::SveComplexOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00801">ArmISA::SveComplexIdxOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegCondOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00156">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00589">printDataInst()</a>, and <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>.</p>

</div>
</div>
<a id="a701deeb2e11617dc9ae353ae27b6c8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701deeb2e11617dc9ae353ae27b6c8b5">&#9670;&nbsp;</a></span>printPFflags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printPFflags </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00331">331</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>.</p>

</div>
</div>
<a id="a2a6d36a46514bb80a0b7e8e09320ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6d36a46514bb80a0b7e8e09320ece9">&#9670;&nbsp;</a></span>printShiftOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printShiftOperand </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>immShift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&#160;</td>
          <td class="paramname"><em>type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">493</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="intregs_8hh_source.html#l00114">ArmISA::INTREG_ZERO</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00313">RegImmRegShiftOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00589">printDataInst()</a>.</p>

</div>
</div>
<a id="add74160fe9cbc696019632788e348bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add74160fe9cbc696019632788e348bcb">&#9670;&nbsp;</a></span>printTarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printTarget </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&#160;</td>
          <td class="paramname"><em>symtab</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00395">395</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, and <a class="el" href="symtab_8hh_source.html#l00116">SymbolTable::findNearestSymbol()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00056">ArmISA::BranchImm::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, and <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>.</p>

</div>
</div>
<a id="ab2d2986518baa9f82670c8554f7d54cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d2986518baa9f82670c8554f7d54cb">&#9670;&nbsp;</a></span>printVecPredReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printVecPredReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00355">355</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="sve__mem_8cc_source.html#l00062">ArmISA::SveMemPredFillSpill::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00074">ArmISA::SvePredCountOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00097">ArmISA::SveContigMemSI::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00060">ArmISA::SvePredCountPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00140">ArmISA::SveWhileOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00169">ArmISA::SveUnaryPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00205">ArmISA::SveUnaryWideImmPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00220">ArmISA::SveBinImmUnpredConstrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00234">ArmISA::SveBinImmPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00263">ArmISA::SveBinDestrPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00279">ArmISA::SveBinConstrPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00328">ArmISA::SvePredLogicalOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00347">ArmISA::SvePredBinPermOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00360">ArmISA::SveCmpOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00375">ArmISA::SveCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00414">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00390">ArmISA::SveTerPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00421">ArmISA::SveReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00435">ArmISA::SveOrdReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00451">ArmISA::SvePtrueOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00465">ArmISA::SveIntCmpOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00518">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00485">ArmISA::SveIntCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00553">ArmISA::SvePartBrkOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00567">ArmISA::SvePartBrkPropOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00609">ArmISA::SveUnaryPredPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00637">ArmISA::SveUnpackOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00649">ArmISA::SvePredTestOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00661">ArmISA::SvePredUnaryWImplicitSrcOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00671">ArmISA::SvePredUnaryWImplicitSrcPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00684">ArmISA::SvePredUnaryWImplicitDstOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00781">ArmISA::SveComplexOp::generateDisassembly()</a>, and <a class="el" href="sve_8cc_source.html#l00801">ArmISA::SveComplexIdxOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a596d4e08e5b23b65fd3cf281340ed59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596d4e08e5b23b65fd3cf281340ed59e">&#9670;&nbsp;</a></span>printVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printVecReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isSveVecReg</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00348">348</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmStaticInst()</a>, <a class="el" href="sve_8cc_source.html#l00094">ArmISA::SveIndexIIOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00046">ArmISA::SveMemVecFillSpill::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00104">ArmISA::SveIndexIROp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00115">ArmISA::SveIndexRIOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00127">ArmISA::SveIndexRROp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00074">ArmISA::SvePredCountOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00097">ArmISA::SveContigMemSI::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00169">ArmISA::SveUnaryPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00182">ArmISA::SveUnaryUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00193">ArmISA::SveUnaryWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00205">ArmISA::SveUnaryWideImmPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00220">ArmISA::SveBinImmUnpredConstrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00234">ArmISA::SveBinImmPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00249">ArmISA::SveBinWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00263">ArmISA::SveBinDestrPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00279">ArmISA::SveBinConstrPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00298">ArmISA::SveBinUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00311">ArmISA::SveBinIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00328">ArmISA::SvePredLogicalOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00360">ArmISA::SveCmpOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00375">ArmISA::SveCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00414">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00390">ArmISA::SveTerPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00405">ArmISA::SveTerImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00421">ArmISA::SveReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00435">ArmISA::SveOrdReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00465">ArmISA::SveIntCmpOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00518">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00485">ArmISA::SveIntCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00501">ArmISA::SveAdrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00623">ArmISA::SveTblOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00703">ArmISA::SveBinImmUnpredDestrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00719">ArmISA::SveBinImmIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00734">ArmISA::SveUnarySca2VecUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00750">ArmISA::SveDotProdIdxOp::generateDisassembly()</a>, and <a class="el" href="sve_8cc_source.html#l00767">ArmISA::SveDotProdOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="ad09414dd7c85bb719b25ea433df124b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad09414dd7c85bb719b25ea433df124b8">&#9670;&nbsp;</a></span>readPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::ArmStaticInst::readPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00299">299</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">softwareBreakpoint32()</a>.</p>

</div>
</div>
<a id="ac3ee8b49f102dcfb025c5b52efb04751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ee8b49f102dcfb025c5b52efb04751">&#9670;&nbsp;</a></span>satInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::satInt </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00052">LL</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">ArmISA::width</a>.</p>

</div>
</div>
<a id="ab3db369765d542e62f4a69605e121a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3db369765d542e62f4a69605e121a38">&#9670;&nbsp;</a></span>saturateOp()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int width&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::saturateOp </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sub</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00082">82</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="base_2types_8hh_source.html#l00052">LL</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">ArmISA::width</a>.</p>

</div>
</div>
<a id="aab8510126b1bd12f286d46f10c9c166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8510126b1bd12f286d46f10c9c166b">&#9670;&nbsp;</a></span>setAIWNextPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setAIWNextPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00357">357</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState()</a>.</p>

</div>
</div>
<a id="ae3c0d6f622f39726f977ef6c49a42156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c0d6f622f39726f977ef6c49a42156">&#9670;&nbsp;</a></span>setIWNextPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setIWNextPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00347">347</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState()</a>.</p>

</div>
</div>
<a id="abb9634d471dae0b3a214c790349b6e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9634d471dae0b3a214c790349b6e46">&#9670;&nbsp;</a></span>setNextPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setNextPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00305">305</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState()</a>.</p>

</div>
</div>
<a id="a7b740a57a519f91ba57b6d2601c3b7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b740a57a519f91ba57b6d2601c3b7d0">&#9670;&nbsp;</a></span>shift_carry_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::shift_carry_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cfval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00217">217</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>.</p>

</div>
</div>
<a id="afb0ae0edf5bcc149420cc409e2f07706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0ae0edf5bcc149420cc409e2f07706">&#9670;&nbsp;</a></span>shift_carry_rs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::shift_carry_rs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cfval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00257">257</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>.</p>

</div>
</div>
<a id="a7aafcca97676656331a38e49d9282ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aafcca97676656331a38e49d9282ca9">&#9670;&nbsp;</a></span>shift_rm_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ArmISA::ArmStaticInst::shift_rm_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cfval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00057">57</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>.</p>

</div>
</div>
<a id="a22e48083eb0b8f578e066c131bcf288d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e48083eb0b8f578e066c131bcf288d">&#9670;&nbsp;</a></span>shift_rm_rs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ArmISA::ArmStaticInst::shift_rm_rs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cfval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00177">177</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00142">X86ISA::base</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>.</p>

</div>
</div>
<a id="aca0e7ec299a9a6442e02278f9a822e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0e7ec299a9a6442e02278f9a822e47">&#9670;&nbsp;</a></span>shiftReg64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t ArmISA::ArmStaticInst::shiftReg64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">92</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00534">ArmISA::ASR</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00142">X86ISA::base</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">X86ISA::exit</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00063">intWidth</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00533">ArmISA::LSR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">ArmISA::ROR</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">ArmISA::width</a>.</p>

</div>
</div>
<a id="a561d48ae8f3cc421adf1e3aaa4406359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561d48ae8f3cc421adf1e3aaa4406359">&#9670;&nbsp;</a></span>softwareBreakpoint32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::softwareBreakpoint32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Trigger a Software Breakpoint. </p>
<p>See aarch32/exceptions/debug/AArch32.SoftwareBreakpoint in the ARM ARM psueodcode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">630</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2faults_8hh_source.html#l00105">ArmISA::ArmFault::DebugEvent</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ArmISA::ELIs32()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">ArmISA::imm</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00473">ArmISA::MISCREG_MDCR_EL2</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00299">readPC()</a>, and <a class="el" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext::tcBase()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a7e259fd3a7508458183d2cd17f8cd6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e259fd3a7508458183d2cd17f8cd6bd">&#9670;&nbsp;</a></span>spsrWriteByInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::ArmStaticInst::spsrWriteByInstr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>byteMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>affectState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00281">281</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>.</p>

</div>
</div>
<a id="af008044cf629d6e3e4cb45fba5a1e0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af008044cf629d6e3e4cb45fba5a1e0eb">&#9670;&nbsp;</a></span>sveAccessTrap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::sveAccessTrap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Trap an access to SVE registers due to access control bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">el</td><td>Target EL for the trap. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">972</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00635">ArmISA::EC_TRAPPED_SVE</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">checkSveEnabled()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">checkSveTrap()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a8d1bf94c89c2a66686ac1561d5eb00c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1bf94c89c2a66686ac1561d5eb00c0">&#9670;&nbsp;</a></span>trapWFx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::trapWFx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isWfe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WFE/WFI trapping helper function. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">874</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">checkForWFxTrap32()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00158">ArmISA::currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, and <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a38574cf803dfd085c42f86f8cc0be9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38574cf803dfd085c42f86f8cc0be9ed">&#9670;&nbsp;</a></span>undefinedFault32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::undefinedFault32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>UNDEFINED behaviour in AArch32. </p>
<p>See aarch32/exceptions/traps/AArch32.UndefinedFault in the ARM ARM pseudocode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">933</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00614">ArmISA::EC_UNKNOWN</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">generalExceptionsToAArch64()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">StaticInst::mnemonic</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00952">undefinedFault64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">checkSETENDEnabled()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>.</p>

</div>
</div>
<a id="a0f236df674d7ba2397720f17cfd325cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f236df674d7ba2397720f17cfd325cf">&#9670;&nbsp;</a></span>undefinedFault64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::undefinedFault64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>UNDEFINED behaviour in AArch64. </p>
<p>See aarch64/exceptions/traps/AArch64.UndefinedFault in the ARM ARM pseudocode library. </p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00952">952</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00614">ArmISA::EC_UNKNOWN</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">StaticInst::machInst</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">disabledFault()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">undefinedFault32()</a>.</p>

</div>
</div>
<a id="aeec6e68879d2b739f1066b2dd02da0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec6e68879d2b739f1066b2dd02da0fa">&#9670;&nbsp;</a></span>uSatInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::uSatInt </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00131">131</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00052">LL</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">ArmISA::width</a>.</p>

</div>
</div>
<a id="afd5414ae0012f8b1f5db227719b0de57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5414ae0012f8b1f5db227719b0de57">&#9670;&nbsp;</a></span>uSaturateOp()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int width&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::uSaturateOp </td>
          <td>(</td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sub</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00115">115</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00052">LL</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">ArmISA::width</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a99efe0e18dff07cbd529c387398e9606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99efe0e18dff07cbd529c387398e9606">&#9670;&nbsp;</a></span>aarch64</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::aarch64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">62</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">printMnemonic()</a>.</p>

</div>
</div>
<a id="a892f1f2171db8cbba6e632c688663f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a892f1f2171db8cbba6e632c688663f84">&#9670;&nbsp;</a></span>intWidth</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ArmISA::ArmStaticInst::intWidth</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00063">63</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00514">getIntWidth()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">printIntReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">shiftReg64()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/insts/<a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a></li>
<li>arch/arm/insts/<a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:23 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
