<inh f='llvm/llvm/include/llvm/CodeGen/MIRYamlMapping.h' l='623' c='llvm::yaml::MachineFunctionInfo'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='269' ll='298'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='300'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='301' c='_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='500' c='_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE'/>
<size>1424</size>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' o='64' t='uint64_t'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' o='128' t='unsigned int'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::LDSSize' o='160' t='unsigned int'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::DynLDSAlign' o='192' t='llvm::Align'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' o='200' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' o='208' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::MemoryBound' o='216' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' o='224' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs' o='232' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs' o='240' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress' o='256' t='uint32_t'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::Occupancy' o='288' t='unsigned int'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' o='320' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' o='704' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' o='1088' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ArgInfo' o='1472' t='Optional&lt;llvm::yaml::SIArgumentInfo&gt;'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::Mode' o='11328' t='llvm::yaml::SIMode'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1214' c='_ZNK4llvm16GCNTargetMachine25createDefaultFuncInfoYAMLEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1220' c='_ZNK4llvm16GCNTargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1227' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1228' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<size>1424</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='553' c='_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE'/>
<size>1424</size>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE'/>
