// Seed: 3496094899
module module_0 (
    output wire id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    output tri0 id_6
);
  logic [1 : 1  ==  -1 'd0] id_8, id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1
    , id_10,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4
    , id_11,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_8,
      id_8,
      id_1,
      id_4
  );
endmodule
