INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/sim/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
