&nb_service->global.cpus_config = 0xfb070000
&nb_service->global.cpus_secure = 0xfb070004
&nb_service->global.cpus_init_control = 0xfb070008
&nb_service->global.cpus_init_status = 0xfb07000c
&nb_service->global.nb_int_cause = 0xfb070010
&nb_service->global.sev_int_cause = 0xfb070014
&nb_service->global.pmus_int_cause = 0xfb070018
&nb_service->global.sev_mask = 0xfb07001c
&nb_service->global.cpus_hold_reset = 0xfb070020
&nb_service->global.cpus_software_reset = 0xfb070024
&nb_service->global.wd_timer0_reset = 0xfb070028
&nb_service->global.wd_timer1_reset = 0xfb07002c
&nb_service->global.wd_timer2_reset = 0xfb070030
&nb_service->global.wd_timer3_reset = 0xfb070034
&nb_service->global.ddrc_hold_reset = 0xfb070038
&nb_service->global.fabric_software_reset = 0xfb07003c
&nb_service->global.cpus_power_ctrl = 0xfb070040
&nb_service->global.acf_base_high = 0xfb070060
&nb_service->global.acf_base_low = 0xfb070064
&nb_service->global.acf_control_override = 0xfb070068
&nb_service->global.lgic_base_high = 0xfb07006c
&nb_service->global.lgic_base_low = 0xfb070070
&nb_service->global.iogic_base_high = 0xfb070074
&nb_service->global.iogic_base_low = 0xfb070078
&nb_service->global.io_wr_split_control = 0xfb07007c
&nb_service->global.io_rd_rob_control = 0xfb070080
&nb_service->global.sb_pos_error_log_1 = 0xfb070084
&nb_service->global.sb_pos_error_log_0 = 0xfb070088
&nb_service->global.c2swb_config = 0xfb07008c
&nb_service->global.msix_error_log = 0xfb070090
&nb_service->global.error_cause = 0xfb070094
&nb_service->global.error_mask = 0xfb070098
&nb_service->global.qos_peak_control = 0xfb0700a0
&nb_service->global.qos_set_control = 0xfb0700a4
&nb_service->global.ddr_qos = 0xfb0700a8
&nb_service->global.acf_misc = 0xfb0700d0
&nb_service->global.config_bus_control = 0xfb0700d4
&nb_service->global.pos_id_match = 0xfb0700e0
&nb_service->global.sb_sel_override_awuser = 0xfb0700f0
&nb_service->global.sb_override_awuser = 0xfb0700f4
&nb_service->global.sb_sel_override_aruser = 0xfb0700f8
&nb_service->global.sb_override_aruser = 0xfb0700fc
&nb_service->global.cpu_max_pd_timer = 0xfb070100
&nb_service->global.cpu_max_pu_timer = 0xfb070104
&nb_service->global.auto_ddr_self_refresh_counter = 0xfb070110
&nb_service->global.coresight_pd = 0xfb070120
&nb_service->global.coresight_internal_0 = 0xfb070124
&nb_service->global.coresight_dbgromaddr = 0xfb070128
&nb_service->global.coresight_dbgselfaddr = 0xfb07012c
&nb_service->global.coresght_targetid = 0xfb070130
&nb_service->global.coresght_targetid0 = 0xfb070134
&nb_service->global.sb_force_same_id_cfg_0 = 0xfb070160
&nb_service->global.sb_mstr_force_same_id_sel_0 = 0xfb070164
&nb_service->global.sb_force_same_id_cfg_1 = 0xfb070168
&nb_service->global.sb_mstr_force_same_id_sel_1 = 0xfb07016c
&nb_service->system_counter.cnt_control = 0xfb071000
&nb_service->system_counter.cnt_base_freq = 0xfb071004
&nb_service->system_counter.cnt_low = 0xfb071008
&nb_service->system_counter.cnt_high = 0xfb07100c
&nb_service->system_counter.cnt_init_low = 0xfb071010
&nb_service->system_counter.cnt_init_high = 0xfb071014
&nb_service->rams_control_misc.ca15_rf_misc = 0xfb071100
&nb_service->rams_control_misc.nb_rf_misc = 0xfb071108
&nb_service->ca15_rams_control[0].rf_0 = 0xfb071200
&nb_service->ca15_rams_control[0].rf_1 = 0xfb071204
&nb_service->ca15_rams_control[0].rf_2 = 0xfb071208
&nb_service->ca15_rams_control[1].rf_0 = 0xfb071210
&nb_service->ca15_rams_control[1].rf_1 = 0xfb071214
&nb_service->ca15_rams_control[1].rf_2 = 0xfb071218
&nb_service->ca15_rams_control[2].rf_0 = 0xfb071220
&nb_service->ca15_rams_control[2].rf_1 = 0xfb071224
&nb_service->ca15_rams_control[2].rf_2 = 0xfb071228
&nb_service->ca15_rams_control[3].rf_0 = 0xfb071230
&nb_service->ca15_rams_control[3].rf_1 = 0xfb071234
&nb_service->ca15_rams_control[3].rf_2 = 0xfb071238
&nb_service->ca15_rams_control[4].rf_0 = 0xfb071240
&nb_service->ca15_rams_control[4].rf_1 = 0xfb071244
&nb_service->ca15_rams_control[4].rf_2 = 0xfb071248
&nb_service->semaphores[0].lockn = 0xfb071400
&nb_service->semaphores[1].lockn = 0xfb071404
&nb_service->semaphores[2].lockn = 0xfb071408
&nb_service->semaphores[3].lockn = 0xfb07140c
&nb_service->semaphores[4].lockn = 0xfb071410
&nb_service->semaphores[5].lockn = 0xfb071414
&nb_service->semaphores[6].lockn = 0xfb071418
&nb_service->semaphores[7].lockn = 0xfb07141c
&nb_service->semaphores[8].lockn = 0xfb071420
&nb_service->semaphores[9].lockn = 0xfb071424
&nb_service->semaphores[10].lockn = 0xfb071428
&nb_service->semaphores[11].lockn = 0xfb07142c
&nb_service->semaphores[12].lockn = 0xfb071430
&nb_service->semaphores[13].lockn = 0xfb071434
&nb_service->semaphores[14].lockn = 0xfb071438
&nb_service->semaphores[15].lockn = 0xfb07143c
&nb_service->semaphores[16].lockn = 0xfb071440
&nb_service->semaphores[17].lockn = 0xfb071444
&nb_service->semaphores[18].lockn = 0xfb071448
&nb_service->semaphores[19].lockn = 0xfb07144c
&nb_service->semaphores[20].lockn = 0xfb071450
&nb_service->semaphores[21].lockn = 0xfb071454
&nb_service->semaphores[22].lockn = 0xfb071458
&nb_service->semaphores[23].lockn = 0xfb07145c
&nb_service->semaphores[24].lockn = 0xfb071460
&nb_service->semaphores[25].lockn = 0xfb071464
&nb_service->semaphores[26].lockn = 0xfb071468
&nb_service->semaphores[27].lockn = 0xfb07146c
&nb_service->semaphores[28].lockn = 0xfb071470
&nb_service->semaphores[29].lockn = 0xfb071474
&nb_service->semaphores[30].lockn = 0xfb071478
&nb_service->semaphores[31].lockn = 0xfb07147c
&nb_service->semaphores[32].lockn = 0xfb071480
&nb_service->semaphores[33].lockn = 0xfb071484
&nb_service->semaphores[34].lockn = 0xfb071488
&nb_service->semaphores[35].lockn = 0xfb07148c
&nb_service->semaphores[36].lockn = 0xfb071490
&nb_service->semaphores[37].lockn = 0xfb071494
&nb_service->semaphores[38].lockn = 0xfb071498
&nb_service->semaphores[39].lockn = 0xfb07149c
&nb_service->semaphores[40].lockn = 0xfb0714a0
&nb_service->semaphores[41].lockn = 0xfb0714a4
&nb_service->semaphores[42].lockn = 0xfb0714a8
&nb_service->semaphores[43].lockn = 0xfb0714ac
&nb_service->semaphores[44].lockn = 0xfb0714b0
&nb_service->semaphores[45].lockn = 0xfb0714b4
&nb_service->semaphores[46].lockn = 0xfb0714b8
&nb_service->semaphores[47].lockn = 0xfb0714bc
&nb_service->semaphores[48].lockn = 0xfb0714c0
&nb_service->semaphores[49].lockn = 0xfb0714c4
&nb_service->semaphores[50].lockn = 0xfb0714c8
&nb_service->semaphores[51].lockn = 0xfb0714cc
&nb_service->semaphores[52].lockn = 0xfb0714d0
&nb_service->semaphores[53].lockn = 0xfb0714d4
&nb_service->semaphores[54].lockn = 0xfb0714d8
&nb_service->semaphores[55].lockn = 0xfb0714dc
&nb_service->semaphores[56].lockn = 0xfb0714e0
&nb_service->semaphores[57].lockn = 0xfb0714e4
&nb_service->semaphores[58].lockn = 0xfb0714e8
&nb_service->semaphores[59].lockn = 0xfb0714ec
&nb_service->semaphores[60].lockn = 0xfb0714f0
&nb_service->semaphores[61].lockn = 0xfb0714f4
&nb_service->semaphores[62].lockn = 0xfb0714f8
&nb_service->semaphores[63].lockn = 0xfb0714fc
&nb_service->debug.ca15_outputs_1 = 0xfb071a00
&nb_service->debug.ca15_outputs_2 = 0xfb071a04
&nb_service->debug.cpu_msg = 0xfb071a10
&nb_service->debug.cpu_msg1 = 0xfb071a14
&nb_service->debug.cpu_msg2 = 0xfb071a18
&nb_service->debug.cpu_msg3 = 0xfb071a1c
&nb_service->debug.rsv0_config = 0xfb071a20
&nb_service->debug.rsv1_config = 0xfb071a24
&nb_service->debug.rsv0_status = 0xfb071a30
&nb_service->debug.rsv1_status = 0xfb071a34
&nb_service->debug.ddrc = 0xfb071a40
&nb_service->debug.ddrc_phy_smode_control = 0xfb071a44
&nb_service->debug.ddrc_phy_smode_status = 0xfb071a48
&nb_service->debug.pmc = 0xfb071a60
&nb_service->debug.cpus_general = 0xfb071a70
&nb_service->debug.cpus_general_1 = 0xfb071a74
&nb_service->debug.cpus_int_out = 0xfb071a80
&nb_service->debug.latch_pc_req = 0xfb071a90
&nb_service->debug.latch_pc_low = 0xfb071a98
&nb_service->debug.latch_pc_high = 0xfb071a9c
&nb_service->debug.track_dump_ctrl = 0xfb071b00
&nb_service->debug.track_dump_rdata_0 = 0xfb071b04
&nb_service->debug.track_dump_rdata_1 = 0xfb071b08
&nb_service->debug.track_events = 0xfb071b20
&nb_service->debug.pos_track_dump_ctrl = 0xfb071b30
&nb_service->debug.pos_track_dump_rdata_0 = 0xfb071b34
&nb_service->debug.pos_track_dump_rdata_1 = 0xfb071b38
&nb_service->debug.c2swb_track_dump_ctrl = 0xfb071b40
&nb_service->debug.c2swb_track_dump_rdata_0 = 0xfb071b44
&nb_service->debug.c2swb_track_dump_rdata_1 = 0xfb071b48
&nb_service->debug.cpus_track_dump_ctrl = 0xfb071b50
&nb_service->debug.cpus_track_dump_rdata_0 = 0xfb071b54
&nb_service->debug.cpus_track_dump_rdata_1 = 0xfb071b58
&nb_service->debug.c2swb_bar_ovrd_high = 0xfb071b60
&nb_service->debug.c2swb_bar_ovrd_low = 0xfb071b64
&nb_service->cpun_config_status[0].config = 0xfb072000
&nb_service->cpun_config_status[0].config_aarch64 = 0xfb072004
&nb_service->cpun_config_status[0].local_cause_mask = 0xfb072008
&nb_service->cpun_config_status[0].pmus_cause_mask = 0xfb072010
&nb_service->cpun_config_status[0].sei_cause_mask = 0xfb072014
&nb_service->cpun_config_status[0].power_ctrl = 0xfb072020
&nb_service->cpun_config_status[0].power_status = 0xfb072024
&nb_service->cpun_config_status[0].resume_addr_l = 0xfb072028
&nb_service->cpun_config_status[0].resume_addr_h = 0xfb07202c
&nb_service->cpun_config_status[0].warm_rst_ctl = 0xfb072040
&nb_service->cpun_config_status[0].rvbar_low = 0xfb072048
&nb_service->cpun_config_status[0].rvbar_high = 0xfb07204c
&nb_service->cpun_config_status[0].pmu_snapshot = 0xfb072050
&nb_service->cpun_config_status[0].cpu_msg_in = 0xfb072060
&nb_service->cpun_config_status[1].config = 0xfb072100
&nb_service->cpun_config_status[1].config_aarch64 = 0xfb072104
&nb_service->cpun_config_status[1].local_cause_mask = 0xfb072108
&nb_service->cpun_config_status[1].pmus_cause_mask = 0xfb072110
&nb_service->cpun_config_status[1].sei_cause_mask = 0xfb072114
&nb_service->cpun_config_status[1].power_ctrl = 0xfb072120
&nb_service->cpun_config_status[1].power_status = 0xfb072124
&nb_service->cpun_config_status[1].resume_addr_l = 0xfb072128
&nb_service->cpun_config_status[1].resume_addr_h = 0xfb07212c
&nb_service->cpun_config_status[1].warm_rst_ctl = 0xfb072140
&nb_service->cpun_config_status[1].rvbar_low = 0xfb072148
&nb_service->cpun_config_status[1].rvbar_high = 0xfb07214c
&nb_service->cpun_config_status[1].pmu_snapshot = 0xfb072150
&nb_service->cpun_config_status[1].cpu_msg_in = 0xfb072160
&nb_service->cpun_config_status[2].config = 0xfb072200
&nb_service->cpun_config_status[2].config_aarch64 = 0xfb072204
&nb_service->cpun_config_status[2].local_cause_mask = 0xfb072208
&nb_service->cpun_config_status[2].pmus_cause_mask = 0xfb072210
&nb_service->cpun_config_status[2].sei_cause_mask = 0xfb072214
&nb_service->cpun_config_status[2].power_ctrl = 0xfb072220
&nb_service->cpun_config_status[2].power_status = 0xfb072224
&nb_service->cpun_config_status[2].resume_addr_l = 0xfb072228
&nb_service->cpun_config_status[2].resume_addr_h = 0xfb07222c
&nb_service->cpun_config_status[2].warm_rst_ctl = 0xfb072240
&nb_service->cpun_config_status[2].rvbar_low = 0xfb072248
&nb_service->cpun_config_status[2].rvbar_high = 0xfb07224c
&nb_service->cpun_config_status[2].pmu_snapshot = 0xfb072250
&nb_service->cpun_config_status[2].cpu_msg_in = 0xfb072260
&nb_service->cpun_config_status[3].config = 0xfb072300
&nb_service->cpun_config_status[3].config_aarch64 = 0xfb072304
&nb_service->cpun_config_status[3].local_cause_mask = 0xfb072308
&nb_service->cpun_config_status[3].pmus_cause_mask = 0xfb072310
&nb_service->cpun_config_status[3].sei_cause_mask = 0xfb072314
&nb_service->cpun_config_status[3].power_ctrl = 0xfb072320
&nb_service->cpun_config_status[3].power_status = 0xfb072324
&nb_service->cpun_config_status[3].resume_addr_l = 0xfb072328
&nb_service->cpun_config_status[3].resume_addr_h = 0xfb07232c
&nb_service->cpun_config_status[3].warm_rst_ctl = 0xfb072340
&nb_service->cpun_config_status[3].rvbar_low = 0xfb072348
&nb_service->cpun_config_status[3].rvbar_high = 0xfb07234c
&nb_service->cpun_config_status[3].pmu_snapshot = 0xfb072350
&nb_service->cpun_config_status[3].cpu_msg_in = 0xfb072360
&nb_service->mc_pmu.pmu_control = 0xfb074000
&nb_service->mc_pmu.overflow = 0xfb074004
&nb_service->mc_pmu_counters[0].cfg = 0xfb074100
&nb_service->mc_pmu_counters[0].cntl = 0xfb074104
&nb_service->mc_pmu_counters[0].low = 0xfb074108
&nb_service->mc_pmu_counters[0].high = 0xfb07410c
&nb_service->mc_pmu_counters[1].cfg = 0xfb074120
&nb_service->mc_pmu_counters[1].cntl = 0xfb074124
&nb_service->mc_pmu_counters[1].low = 0xfb074128
&nb_service->mc_pmu_counters[1].high = 0xfb07412c
&nb_service->mc_pmu_counters[2].cfg = 0xfb074140
&nb_service->mc_pmu_counters[2].cntl = 0xfb074144
&nb_service->mc_pmu_counters[2].low = 0xfb074148
&nb_service->mc_pmu_counters[2].high = 0xfb07414c
&nb_service->mc_pmu_counters[3].cfg = 0xfb074160
&nb_service->mc_pmu_counters[3].cntl = 0xfb074164
&nb_service->mc_pmu_counters[3].low = 0xfb074168
&nb_service->mc_pmu_counters[3].high = 0xfb07416c
&nb_service->nb_version.version = 0xfb074400
&nb_service->dram_channels.dram_0_control = 0xfb074800
&nb_service->dram_channels.dram_0_status = 0xfb074808
&nb_service->dram_channels.ddr_int_cause = 0xfb074810
&nb_service->dram_channels.ddr_cause_mask = 0xfb074818
&nb_service->dram_channels.address_map = 0xfb074820
&nb_service->dram_channels.reorder_id_mask_0 = 0xfb074830
&nb_service->dram_channels.reorder_id_value_0 = 0xfb074834
&nb_service->dram_channels.reorder_id_mask_1 = 0xfb074838
&nb_service->dram_channels.reorder_id_value_1 = 0xfb07483c
&nb_service->dram_channels.reorder_id_mask_2 = 0xfb074840
&nb_service->dram_channels.reorder_id_value_2 = 0xfb074844
&nb_service->dram_channels.reorder_id_mask_3 = 0xfb074848
&nb_service->dram_channels.reorder_id_value_3 = 0xfb07484c
&nb_service->dram_channels.mrr_control_status = 0xfb074850
&nb_service->ddr_0_mrr[0].val = 0xfb074900
&nb_service->ddr_0_mrr[1].val = 0xfb074904
&nb_service->ddr_0_mrr[2].val = 0xfb074908
&nb_service->ddr_0_mrr[3].val = 0xfb07490c
&nb_service->ddr_0_mrr[4].val = 0xfb074910
&nb_service->ddr_0_mrr[5].val = 0xfb074914
&nb_service->ddr_0_mrr[6].val = 0xfb074918
&nb_service->ddr_0_mrr[7].val = 0xfb07491c
&nb_service->ddr_0_mrr[8].val = 0xfb074920
&nb_service->push_packet.pp_config = 0xfb076000
&nb_service->push_packet.pp_ext_awuser = 0xfb076010
&nb_service->push_packet.pp_base_low = 0xfb076020
&nb_service->push_packet.pp_base_high = 0xfb076024
&nb_service->push_packet.pp_sel_awuser = 0xfb076030
&ddr_ctrl->umctl2_regs.mstr = 0xfb080000
&ddr_ctrl->umctl2_regs.stat = 0xfb080004
&ddr_ctrl->umctl2_regs.mrctrl0 = 0xfb080010
&ddr_ctrl->umctl2_regs.mrctrl1 = 0xfb080014
&ddr_ctrl->umctl2_regs.mrstat = 0xfb080018
&ddr_ctrl->umctl2_regs.pwrctl = 0xfb080030
&ddr_ctrl->umctl2_regs.pwrtmg = 0xfb080034
&ddr_ctrl->umctl2_regs.rfshctl0 = 0xfb080050
&ddr_ctrl->umctl2_regs.rfshctl1 = 0xfb080054
&ddr_ctrl->umctl2_regs.rfshctl2 = 0xfb080058
&ddr_ctrl->umctl2_regs.rfshctl3 = 0xfb080060
&ddr_ctrl->umctl2_regs.rfshtmg = 0xfb080064
&ddr_ctrl->umctl2_regs.ecccfg0 = 0xfb080070
&ddr_ctrl->umctl2_regs.ecccfg1 = 0xfb080074
&ddr_ctrl->umctl2_regs.eccstat = 0xfb080078
&ddr_ctrl->umctl2_regs.eccclr = 0xfb08007c
&ddr_ctrl->umctl2_regs.eccerrcnt = 0xfb080080
&ddr_ctrl->umctl2_regs.ecccaddr0 = 0xfb080084
&ddr_ctrl->umctl2_regs.ecccaddr1 = 0xfb080088
&ddr_ctrl->umctl2_regs.ecccsyn0 = 0xfb08008c
&ddr_ctrl->umctl2_regs.ecccsyn1 = 0xfb080090
&ddr_ctrl->umctl2_regs.ecccsyn2 = 0xfb080094
&ddr_ctrl->umctl2_regs.eccbitmask0 = 0xfb080098
&ddr_ctrl->umctl2_regs.eccbitmask1 = 0xfb08009c
&ddr_ctrl->umctl2_regs.eccbitmask2 = 0xfb0800a0
&ddr_ctrl->umctl2_regs.eccuaddr0 = 0xfb0800a4
&ddr_ctrl->umctl2_regs.eccuaddr1 = 0xfb0800a8
&ddr_ctrl->umctl2_regs.eccusyn0 = 0xfb0800ac
&ddr_ctrl->umctl2_regs.eccusyn1 = 0xfb0800b0
&ddr_ctrl->umctl2_regs.eccusyn2 = 0xfb0800b4
&ddr_ctrl->umctl2_regs.eccpoisonaddr0 = 0xfb0800b8
&ddr_ctrl->umctl2_regs.eccpoisonaddr1 = 0xfb0800bc
&ddr_ctrl->umctl2_regs.parctl = 0xfb0800c0
&ddr_ctrl->umctl2_regs.parstat = 0xfb0800c4
&ddr_ctrl->umctl2_regs.init0 = 0xfb0800d0
&ddr_ctrl->umctl2_regs.init1 = 0xfb0800d4
&ddr_ctrl->umctl2_regs.init3 = 0xfb0800dc
&ddr_ctrl->umctl2_regs.init4 = 0xfb0800e0
&ddr_ctrl->umctl2_regs.init5 = 0xfb0800e4
&ddr_ctrl->umctl2_regs.dimmctl = 0xfb0800f0
&ddr_ctrl->umctl2_regs.rankctl = 0xfb0800f4
&ddr_ctrl->umctl2_regs.dramtmg0 = 0xfb080100
&ddr_ctrl->umctl2_regs.dramtmg1 = 0xfb080104
&ddr_ctrl->umctl2_regs.dramtmg2 = 0xfb080108
&ddr_ctrl->umctl2_regs.dramtmg3 = 0xfb08010c
&ddr_ctrl->umctl2_regs.dramtmg4 = 0xfb080110
&ddr_ctrl->umctl2_regs.dramtmg5 = 0xfb080114
&ddr_ctrl->umctl2_regs.dramtmg8 = 0xfb080120
&ddr_ctrl->umctl2_regs.zqctl0 = 0xfb080180
&ddr_ctrl->umctl2_regs.zqctl1 = 0xfb080184
&ddr_ctrl->umctl2_regs.dfitmg0 = 0xfb080190
&ddr_ctrl->umctl2_regs.dfitmg1 = 0xfb080194
&ddr_ctrl->umctl2_regs.dfiupd0 = 0xfb0801a0
&ddr_ctrl->umctl2_regs.dfiupd1 = 0xfb0801a4
&ddr_ctrl->umctl2_regs.dfiupd2 = 0xfb0801a8
&ddr_ctrl->umctl2_regs.dfiupd3 = 0xfb0801ac
&ddr_ctrl->umctl2_regs.dfimisc = 0xfb0801b0
&ddr_ctrl->umctl2_regs.addrmap0 = 0xfb080200
&ddr_ctrl->umctl2_regs.addrmap1 = 0xfb080204
&ddr_ctrl->umctl2_regs.addrmap2 = 0xfb080208
&ddr_ctrl->umctl2_regs.addrmap3 = 0xfb08020c
&ddr_ctrl->umctl2_regs.addrmap4 = 0xfb080210
&ddr_ctrl->umctl2_regs.addrmap5 = 0xfb080214
&ddr_ctrl->umctl2_regs.addrmap6 = 0xfb080218
&ddr_ctrl->umctl2_regs.odtcfg = 0xfb080240
&ddr_ctrl->umctl2_regs.odtmap = 0xfb080244
&ddr_ctrl->umctl2_regs.sched = 0xfb080250
&ddr_ctrl->umctl2_regs.perfhpr0 = 0xfb080258
&ddr_ctrl->umctl2_regs.perfhpr1 = 0xfb08025c
&ddr_ctrl->umctl2_regs.perflpr0 = 0xfb080260
&ddr_ctrl->umctl2_regs.perflpr1 = 0xfb080264
&ddr_ctrl->umctl2_regs.perfwr0 = 0xfb080268
&ddr_ctrl->umctl2_regs.perfwr1 = 0xfb08026c
&ddr_ctrl->umctl2_regs.dbg0 = 0xfb080300
&ddr_ctrl->umctl2_regs.dbg1 = 0xfb080304
&ddr_ctrl->umctl2_regs.dbgcam = 0xfb080308
&ddr_ctrl->umctl2_mp.pccfg = 0xfb080400
&ddr_ctrl->umctl2_mp.pcfgr_0 = 0xfb080404
&ddr_ctrl->umctl2_mp.pcfgw_0 = 0xfb080408
&ddr_ctrl->umctl2_mp.pcfgidmaskch0_0 = 0xfb08040c
&ddr_ctrl->umctl2_mp.pcfgidvaluech0_0 = 0xfb080410
&ddr_phy->dwc_ddrphy_pub.RIDR = 0xfb088000
&ddr_phy->dwc_ddrphy_pub.PIR = 0xfb088004
&ddr_phy->dwc_ddrphy_pub.PGCR[0] = 0xfb088008
&ddr_phy->dwc_ddrphy_pub.PGCR[1] = 0xfb08800c
&ddr_phy->dwc_ddrphy_pub.PGCR[2] = 0xfb088010
&ddr_phy->dwc_ddrphy_pub.PGCR[3] = 0xfb088014
&ddr_phy->dwc_ddrphy_pub.PGSR[0] = 0xfb088018
&ddr_phy->dwc_ddrphy_pub.PGSR[1] = 0xfb08801c
&ddr_phy->dwc_ddrphy_pub.PLLCR = 0xfb088020
&ddr_phy->dwc_ddrphy_pub.PTR[0] = 0xfb088024
&ddr_phy->dwc_ddrphy_pub.PTR[1] = 0xfb088028
&ddr_phy->dwc_ddrphy_pub.PTR[2] = 0xfb08802c
&ddr_phy->dwc_ddrphy_pub.PTR[3] = 0xfb088030
&ddr_phy->dwc_ddrphy_pub.PTR[4] = 0xfb088034
&ddr_phy->dwc_ddrphy_pub.ACMDLR = 0xfb088038
&ddr_phy->dwc_ddrphy_pub.ACLCDLR = 0xfb08803c
&ddr_phy->dwc_ddrphy_pub.ACBDLR[0] = 0xfb088040
&ddr_phy->dwc_ddrphy_pub.ACBDLR[1] = 0xfb088044
&ddr_phy->dwc_ddrphy_pub.ACBDLR[2] = 0xfb088048
&ddr_phy->dwc_ddrphy_pub.ACBDLR[3] = 0xfb08804c
&ddr_phy->dwc_ddrphy_pub.ACBDLR[4] = 0xfb088050
&ddr_phy->dwc_ddrphy_pub.ACBDLR[5] = 0xfb088054
&ddr_phy->dwc_ddrphy_pub.ACBDLR[6] = 0xfb088058
&ddr_phy->dwc_ddrphy_pub.ACBDLR[7] = 0xfb08805c
&ddr_phy->dwc_ddrphy_pub.ACBDLR[8] = 0xfb088060
&ddr_phy->dwc_ddrphy_pub.ACBDLR[9] = 0xfb088064
&ddr_phy->dwc_ddrphy_pub.ACIOCR[0] = 0xfb088068
&ddr_phy->dwc_ddrphy_pub.ACIOCR[1] = 0xfb08806c
&ddr_phy->dwc_ddrphy_pub.ACIOCR[2] = 0xfb088070
&ddr_phy->dwc_ddrphy_pub.ACIOCR[3] = 0xfb088074
&ddr_phy->dwc_ddrphy_pub.ACIOCR[4] = 0xfb088078
&ddr_phy->dwc_ddrphy_pub.ACIOCR[5] = 0xfb08807c
&ddr_phy->dwc_ddrphy_pub.DXCCR = 0xfb088080
&ddr_phy->dwc_ddrphy_pub.DSGCR = 0xfb088084
&ddr_phy->dwc_ddrphy_pub.DCR = 0xfb088088
&ddr_phy->dwc_ddrphy_pub.DTPR[0] = 0xfb08808c
&ddr_phy->dwc_ddrphy_pub.DTPR[1] = 0xfb088090
&ddr_phy->dwc_ddrphy_pub.DTPR[2] = 0xfb088094
&ddr_phy->dwc_ddrphy_pub.DTPR[3] = 0xfb088098
&ddr_phy->dwc_ddrphy_pub.mr[0] = 0xfb08809c
&ddr_phy->dwc_ddrphy_pub.mr[1] = 0xfb0880a0
&ddr_phy->dwc_ddrphy_pub.mr[2] = 0xfb0880a4
&ddr_phy->dwc_ddrphy_pub.mr[3] = 0xfb0880a8
&ddr_phy->dwc_ddrphy_pub.ODTCR = 0xfb0880ac
&ddr_phy->dwc_ddrphy_pub.DTCR = 0xfb0880b0
&ddr_phy->dwc_ddrphy_pub.DTAR[0] = 0xfb0880b4
&ddr_phy->dwc_ddrphy_pub.DTAR[1] = 0xfb0880b8
&ddr_phy->dwc_ddrphy_pub.DTAR[2] = 0xfb0880bc
&ddr_phy->dwc_ddrphy_pub.DTAR[3] = 0xfb0880c0
&ddr_phy->dwc_ddrphy_pub.DTDR[0] = 0xfb0880c4
&ddr_phy->dwc_ddrphy_pub.DTDR[1] = 0xfb0880c8
&ddr_phy->dwc_ddrphy_pub.DTEDR[0] = 0xfb0880cc
&ddr_phy->dwc_ddrphy_pub.DTEDR[1] = 0xfb0880d0
&ddr_phy->dwc_ddrphy_pub.RDIMMGCR[0] = 0xfb0880d4
&ddr_phy->dwc_ddrphy_pub.RDIMMGCR[1] = 0xfb0880d8
&ddr_phy->dwc_ddrphy_pub.RDIMMCR[0] = 0xfb0880dc
&ddr_phy->dwc_ddrphy_pub.RDIMMCR[1] = 0xfb0880e0
&ddr_phy->dwc_ddrphy_pub.ODTCTLR = 0xfb0880f4
&ddr_phy->dwc_ddrphy_pub.BISTRR = 0xfb0881c0
&ddr_phy->dwc_ddrphy_pub.BISTWCR = 0xfb0881c4
&ddr_phy->dwc_ddrphy_pub.BISTMSKR[0] = 0xfb0881c8
&ddr_phy->dwc_ddrphy_pub.BISTMSKR[1] = 0xfb0881cc
&ddr_phy->dwc_ddrphy_pub.BISTMSKR[2] = 0xfb0881d0
&ddr_phy->dwc_ddrphy_pub.BISTLSR = 0xfb0881d4
&ddr_phy->dwc_ddrphy_pub.BISTAR[0] = 0xfb0881d8
&ddr_phy->dwc_ddrphy_pub.BISTAR[1] = 0xfb0881dc
&ddr_phy->dwc_ddrphy_pub.BISTAR[2] = 0xfb0881e0
&ddr_phy->dwc_ddrphy_pub.BISTUDPR = 0xfb0881e4
&ddr_phy->dwc_ddrphy_pub.BISTGSR = 0xfb0881e8
&ddr_phy->dwc_ddrphy_pub.BISTWER = 0xfb0881ec
&ddr_phy->dwc_ddrphy_pub.BISTBER[0] = 0xfb0881f0
&ddr_phy->dwc_ddrphy_pub.BISTBER[1] = 0xfb0881f4
&ddr_phy->dwc_ddrphy_pub.BISTBER[2] = 0xfb0881f8
&ddr_phy->dwc_ddrphy_pub.BISTBER[3] = 0xfb0881fc
&ddr_phy->dwc_ddrphy_pub.BISTWCSR = 0xfb088200
&ddr_phy->dwc_ddrphy_pub.BISTFWR[0] = 0xfb088204
&ddr_phy->dwc_ddrphy_pub.BISTFWR[1] = 0xfb088208
&ddr_phy->dwc_ddrphy_pub.BISTFWR[2] = 0xfb08820c
&ddr_phy->dwc_ddrphy_pub.IOVCR[0] = 0xfb088238
&ddr_phy->dwc_ddrphy_pub.IOVCR[1] = 0xfb08823c
&ddr_phy->dwc_ddrphy_pub.ZQCR = 0xfb088240
&ddr_phy->dwc_ddrphy_pub.ZQ[0].PR = 0xfb088244
&ddr_phy->dwc_ddrphy_pub.ZQ[0].DR = 0xfb088248
&ddr_phy->dwc_ddrphy_pub.ZQ[0].SR = 0xfb08824c
&ddr_phy->dwc_ddrphy_pub.ZQ[1].PR = 0xfb088254
&ddr_phy->dwc_ddrphy_pub.ZQ[1].DR = 0xfb088258
&ddr_phy->dwc_ddrphy_pub.ZQ[1].SR = 0xfb08825c
&ddr_phy->dwc_ddrphy_pub.ZQ[2].PR = 0xfb088264
&ddr_phy->dwc_ddrphy_pub.ZQ[2].DR = 0xfb088268
&ddr_phy->dwc_ddrphy_pub.ZQ[2].SR = 0xfb08826c
&ddr_phy->dwc_ddrphy_pub.datx8[0].GCR[0] = 0xfb088280
&ddr_phy->dwc_ddrphy_pub.datx8[0].GCR[1] = 0xfb088284
&ddr_phy->dwc_ddrphy_pub.datx8[0].GCR[2] = 0xfb088288
&ddr_phy->dwc_ddrphy_pub.datx8[0].GCR[3] = 0xfb08828c
&ddr_phy->dwc_ddrphy_pub.datx8[0].GSR[0] = 0xfb088290
&ddr_phy->dwc_ddrphy_pub.datx8[0].GSR[1] = 0xfb088294
&ddr_phy->dwc_ddrphy_pub.datx8[0].GSR[2] = 0xfb088298
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[0] = 0xfb08829c
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[1] = 0xfb0882a0
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[2] = 0xfb0882a4
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[3] = 0xfb0882a8
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[4] = 0xfb0882ac
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[5] = 0xfb0882b0
&ddr_phy->dwc_ddrphy_pub.datx8[0].BDLR[6] = 0xfb0882b4
&ddr_phy->dwc_ddrphy_pub.datx8[0].LCDLR[0] = 0xfb0882b8
&ddr_phy->dwc_ddrphy_pub.datx8[0].LCDLR[1] = 0xfb0882bc
&ddr_phy->dwc_ddrphy_pub.datx8[0].LCDLR[2] = 0xfb0882c0
&ddr_phy->dwc_ddrphy_pub.datx8[0].MDLR = 0xfb0882c4
&ddr_phy->dwc_ddrphy_pub.datx8[0].GTR = 0xfb0882c8
&ddr_phy->dwc_ddrphy_pub.datx8[1].GCR[0] = 0xfb088300
&ddr_phy->dwc_ddrphy_pub.datx8[1].GCR[1] = 0xfb088304
&ddr_phy->dwc_ddrphy_pub.datx8[1].GCR[2] = 0xfb088308
&ddr_phy->dwc_ddrphy_pub.datx8[1].GCR[3] = 0xfb08830c
&ddr_phy->dwc_ddrphy_pub.datx8[1].GSR[0] = 0xfb088310
&ddr_phy->dwc_ddrphy_pub.datx8[1].GSR[1] = 0xfb088314
&ddr_phy->dwc_ddrphy_pub.datx8[1].GSR[2] = 0xfb088318
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[0] = 0xfb08831c
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[1] = 0xfb088320
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[2] = 0xfb088324
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[3] = 0xfb088328
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[4] = 0xfb08832c
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[5] = 0xfb088330
&ddr_phy->dwc_ddrphy_pub.datx8[1].BDLR[6] = 0xfb088334
&ddr_phy->dwc_ddrphy_pub.datx8[1].LCDLR[0] = 0xfb088338
&ddr_phy->dwc_ddrphy_pub.datx8[1].LCDLR[1] = 0xfb08833c
&ddr_phy->dwc_ddrphy_pub.datx8[1].LCDLR[2] = 0xfb088340
&ddr_phy->dwc_ddrphy_pub.datx8[1].MDLR = 0xfb088344
&ddr_phy->dwc_ddrphy_pub.datx8[1].GTR = 0xfb088348
&ddr_phy->dwc_ddrphy_pub.datx8[2].GCR[0] = 0xfb088380
&ddr_phy->dwc_ddrphy_pub.datx8[2].GCR[1] = 0xfb088384
&ddr_phy->dwc_ddrphy_pub.datx8[2].GCR[2] = 0xfb088388
&ddr_phy->dwc_ddrphy_pub.datx8[2].GCR[3] = 0xfb08838c
&ddr_phy->dwc_ddrphy_pub.datx8[2].GSR[0] = 0xfb088390
&ddr_phy->dwc_ddrphy_pub.datx8[2].GSR[1] = 0xfb088394
&ddr_phy->dwc_ddrphy_pub.datx8[2].GSR[2] = 0xfb088398
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[0] = 0xfb08839c
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[1] = 0xfb0883a0
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[2] = 0xfb0883a4
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[3] = 0xfb0883a8
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[4] = 0xfb0883ac
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[5] = 0xfb0883b0
&ddr_phy->dwc_ddrphy_pub.datx8[2].BDLR[6] = 0xfb0883b4
&ddr_phy->dwc_ddrphy_pub.datx8[2].LCDLR[0] = 0xfb0883b8
&ddr_phy->dwc_ddrphy_pub.datx8[2].LCDLR[1] = 0xfb0883bc
&ddr_phy->dwc_ddrphy_pub.datx8[2].LCDLR[2] = 0xfb0883c0
&ddr_phy->dwc_ddrphy_pub.datx8[2].MDLR = 0xfb0883c4
&ddr_phy->dwc_ddrphy_pub.datx8[2].GTR = 0xfb0883c8
&ddr_phy->dwc_ddrphy_pub.datx8[3].GCR[0] = 0xfb088400
&ddr_phy->dwc_ddrphy_pub.datx8[3].GCR[1] = 0xfb088404
&ddr_phy->dwc_ddrphy_pub.datx8[3].GCR[2] = 0xfb088408
&ddr_phy->dwc_ddrphy_pub.datx8[3].GCR[3] = 0xfb08840c
&ddr_phy->dwc_ddrphy_pub.datx8[3].GSR[0] = 0xfb088410
&ddr_phy->dwc_ddrphy_pub.datx8[3].GSR[1] = 0xfb088414
&ddr_phy->dwc_ddrphy_pub.datx8[3].GSR[2] = 0xfb088418
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[0] = 0xfb08841c
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[1] = 0xfb088420
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[2] = 0xfb088424
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[3] = 0xfb088428
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[4] = 0xfb08842c
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[5] = 0xfb088430
&ddr_phy->dwc_ddrphy_pub.datx8[3].BDLR[6] = 0xfb088434
&ddr_phy->dwc_ddrphy_pub.datx8[3].LCDLR[0] = 0xfb088438
&ddr_phy->dwc_ddrphy_pub.datx8[3].LCDLR[1] = 0xfb08843c
&ddr_phy->dwc_ddrphy_pub.datx8[3].LCDLR[2] = 0xfb088440
&ddr_phy->dwc_ddrphy_pub.datx8[3].MDLR = 0xfb088444
&ddr_phy->dwc_ddrphy_pub.datx8[3].GTR = 0xfb088448
&ddr_phy->dwc_ddrphy_pub.datx8[4].GCR[0] = 0xfb088480
&ddr_phy->dwc_ddrphy_pub.datx8[4].GCR[1] = 0xfb088484
&ddr_phy->dwc_ddrphy_pub.datx8[4].GCR[2] = 0xfb088488
&ddr_phy->dwc_ddrphy_pub.datx8[4].GCR[3] = 0xfb08848c
&ddr_phy->dwc_ddrphy_pub.datx8[4].GSR[0] = 0xfb088490
&ddr_phy->dwc_ddrphy_pub.datx8[4].GSR[1] = 0xfb088494
&ddr_phy->dwc_ddrphy_pub.datx8[4].GSR[2] = 0xfb088498
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[0] = 0xfb08849c
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[1] = 0xfb0884a0
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[2] = 0xfb0884a4
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[3] = 0xfb0884a8
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[4] = 0xfb0884ac
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[5] = 0xfb0884b0
&ddr_phy->dwc_ddrphy_pub.datx8[4].BDLR[6] = 0xfb0884b4
&ddr_phy->dwc_ddrphy_pub.datx8[4].LCDLR[0] = 0xfb0884b8
&ddr_phy->dwc_ddrphy_pub.datx8[4].LCDLR[1] = 0xfb0884bc
&ddr_phy->dwc_ddrphy_pub.datx8[4].LCDLR[2] = 0xfb0884c0
&ddr_phy->dwc_ddrphy_pub.datx8[4].MDLR = 0xfb0884c4
&ddr_phy->dwc_ddrphy_pub.datx8[4].GTR = 0xfb0884c8
&ddr_phy->dwc_ddrphy_pub.datx8[5].GCR[0] = 0xfb088500
&ddr_phy->dwc_ddrphy_pub.datx8[5].GCR[1] = 0xfb088504
&ddr_phy->dwc_ddrphy_pub.datx8[5].GCR[2] = 0xfb088508
&ddr_phy->dwc_ddrphy_pub.datx8[5].GCR[3] = 0xfb08850c
&ddr_phy->dwc_ddrphy_pub.datx8[5].GSR[0] = 0xfb088510
&ddr_phy->dwc_ddrphy_pub.datx8[5].GSR[1] = 0xfb088514
&ddr_phy->dwc_ddrphy_pub.datx8[5].GSR[2] = 0xfb088518
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[0] = 0xfb08851c
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[1] = 0xfb088520
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[2] = 0xfb088524
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[3] = 0xfb088528
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[4] = 0xfb08852c
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[5] = 0xfb088530
&ddr_phy->dwc_ddrphy_pub.datx8[5].BDLR[6] = 0xfb088534
&ddr_phy->dwc_ddrphy_pub.datx8[5].LCDLR[0] = 0xfb088538
&ddr_phy->dwc_ddrphy_pub.datx8[5].LCDLR[1] = 0xfb08853c
&ddr_phy->dwc_ddrphy_pub.datx8[5].LCDLR[2] = 0xfb088540
&ddr_phy->dwc_ddrphy_pub.datx8[5].MDLR = 0xfb088544
&ddr_phy->dwc_ddrphy_pub.datx8[5].GTR = 0xfb088548
&ddr_phy->dwc_ddrphy_pub.datx8[6].GCR[0] = 0xfb088580
&ddr_phy->dwc_ddrphy_pub.datx8[6].GCR[1] = 0xfb088584
&ddr_phy->dwc_ddrphy_pub.datx8[6].GCR[2] = 0xfb088588
&ddr_phy->dwc_ddrphy_pub.datx8[6].GCR[3] = 0xfb08858c
&ddr_phy->dwc_ddrphy_pub.datx8[6].GSR[0] = 0xfb088590
&ddr_phy->dwc_ddrphy_pub.datx8[6].GSR[1] = 0xfb088594
&ddr_phy->dwc_ddrphy_pub.datx8[6].GSR[2] = 0xfb088598
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[0] = 0xfb08859c
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[1] = 0xfb0885a0
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[2] = 0xfb0885a4
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[3] = 0xfb0885a8
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[4] = 0xfb0885ac
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[5] = 0xfb0885b0
&ddr_phy->dwc_ddrphy_pub.datx8[6].BDLR[6] = 0xfb0885b4
&ddr_phy->dwc_ddrphy_pub.datx8[6].LCDLR[0] = 0xfb0885b8
&ddr_phy->dwc_ddrphy_pub.datx8[6].LCDLR[1] = 0xfb0885bc
&ddr_phy->dwc_ddrphy_pub.datx8[6].LCDLR[2] = 0xfb0885c0
&ddr_phy->dwc_ddrphy_pub.datx8[6].MDLR = 0xfb0885c4
&ddr_phy->dwc_ddrphy_pub.datx8[6].GTR = 0xfb0885c8
&ddr_phy->dwc_ddrphy_pub.datx8[7].GCR[0] = 0xfb088600
&ddr_phy->dwc_ddrphy_pub.datx8[7].GCR[1] = 0xfb088604
&ddr_phy->dwc_ddrphy_pub.datx8[7].GCR[2] = 0xfb088608
&ddr_phy->dwc_ddrphy_pub.datx8[7].GCR[3] = 0xfb08860c
&ddr_phy->dwc_ddrphy_pub.datx8[7].GSR[0] = 0xfb088610
&ddr_phy->dwc_ddrphy_pub.datx8[7].GSR[1] = 0xfb088614
&ddr_phy->dwc_ddrphy_pub.datx8[7].GSR[2] = 0xfb088618
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[0] = 0xfb08861c
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[1] = 0xfb088620
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[2] = 0xfb088624
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[3] = 0xfb088628
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[4] = 0xfb08862c
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[5] = 0xfb088630
&ddr_phy->dwc_ddrphy_pub.datx8[7].BDLR[6] = 0xfb088634
&ddr_phy->dwc_ddrphy_pub.datx8[7].LCDLR[0] = 0xfb088638
&ddr_phy->dwc_ddrphy_pub.datx8[7].LCDLR[1] = 0xfb08863c
&ddr_phy->dwc_ddrphy_pub.datx8[7].LCDLR[2] = 0xfb088640
&ddr_phy->dwc_ddrphy_pub.datx8[7].MDLR = 0xfb088644
&ddr_phy->dwc_ddrphy_pub.datx8[7].GTR = 0xfb088648
&ddr_phy->dwc_ddrphy_pub.datx8[8].GCR[0] = 0xfb088680
&ddr_phy->dwc_ddrphy_pub.datx8[8].GCR[1] = 0xfb088684
&ddr_phy->dwc_ddrphy_pub.datx8[8].GCR[2] = 0xfb088688
&ddr_phy->dwc_ddrphy_pub.datx8[8].GCR[3] = 0xfb08868c
&ddr_phy->dwc_ddrphy_pub.datx8[8].GSR[0] = 0xfb088690
&ddr_phy->dwc_ddrphy_pub.datx8[8].GSR[1] = 0xfb088694
&ddr_phy->dwc_ddrphy_pub.datx8[8].GSR[2] = 0xfb088698
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[0] = 0xfb08869c
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[1] = 0xfb0886a0
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[2] = 0xfb0886a4
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[3] = 0xfb0886a8
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[4] = 0xfb0886ac
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[5] = 0xfb0886b0
&ddr_phy->dwc_ddrphy_pub.datx8[8].BDLR[6] = 0xfb0886b4
&ddr_phy->dwc_ddrphy_pub.datx8[8].LCDLR[0] = 0xfb0886b8
&ddr_phy->dwc_ddrphy_pub.datx8[8].LCDLR[1] = 0xfb0886bc
&ddr_phy->dwc_ddrphy_pub.datx8[8].LCDLR[2] = 0xfb0886c0
&ddr_phy->dwc_ddrphy_pub.datx8[8].MDLR = 0xfb0886c4
&ddr_phy->dwc_ddrphy_pub.datx8[8].GTR = 0xfb0886c8
&eth0_adapter->pci_e_gen.device_id_vendor_id = 0xfc000000
&eth0_adapter->pci_e_gen.pci_command_and_status = 0xfc000004
&eth0_adapter->pci_e_gen.revision_and_class = 0xfc000008
&eth0_adapter->pci_e_gen.pci_register_c = 0xfc00000c
&eth0_adapter->pci_e_gen.pf_bar_0 = 0xfc000010
&eth0_adapter->pci_e_gen.pf_bar_0_high = 0xfc000014
&eth0_adapter->pci_e_gen.pf_bar_2 = 0xfc000018
&eth0_adapter->pci_e_gen.pf_bar_2_high = 0xfc00001c
&eth0_adapter->pci_e_gen.pf_bar_4 = 0xfc000020
&eth0_adapter->pci_e_gen.pf_bar_4_high = 0xfc000024
&eth0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc000028
&eth0_adapter->pci_e_gen.subsystem_id = 0xfc00002c
&eth0_adapter->pci_e_gen.cap_pointer = 0xfc000034
&eth0_adapter->pci_e_gen.interrupt_line_pin = 0xfc00003c
&eth0_adapter->pci_e_cap.pci_e_cap = 0xfc000040
&eth0_adapter->pci_e_cap.pci_e_device_cap = 0xfc000044
&eth0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc000048
&eth0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc000090
&eth0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc000094
&eth0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc000098
&eth0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc000110
&eth0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc000114
&eth0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc000118
&eth0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc00011c
&eth0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc000120
&eth0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc000130
&eth0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc000134
&eth0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc000138
&eth0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc00013c
&eth0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc000140
&eth0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc000150
&eth0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc000154
&eth0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc000158
&eth0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc00015c
&eth0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc000160
&eth0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc000170
&eth0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc000174
&eth0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc000178
&eth0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc00017c
&eth0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc000180
&eth0_adapter->gen_ctrl_reg_0.data = 0xfc0001e0
&eth0_adapter->gen_ctrl_reg_1.data = 0xfc0001e4
&eth0_adapter->gen_ctrl_reg_2.data = 0xfc0001e8
&eth0_adapter->gen_ctrl_reg_3.data = 0xfc0001ec
&eth0_adapter->generic_status_registers.generic_status = 0xfc0001f0
&eth0_adapter->metal_fix_registers.metal_fix = 0xfc000200
&eth0_adapter->gen_ctrl_reg_4.data = 0xfc000204
&eth0_adapter->gen_ctrl_reg_5.data = 0xfc000208
&eth0_adapter->gen_ctrl_reg_6.data = 0xfc00020c
&eth0_adapter->gen_ctrl_reg_7.data = 0xfc000210
&eth0_adapter->gen_ctrl_reg_8.data = 0xfc000214
&eth0_adapter->gen_ctrl_reg_9.data = 0xfc000218
&eth0_adapter->gen_ctrl_reg_10.data = 0xfc00021c
&eth0_adapter->gen_ctrl_reg_11.data = 0xfc000220
&eth0_adapter->gen_ctrl_reg_12.data = 0xfc000224
&eth0_adapter->gen_ctrl_reg_13.data = 0xfc000228
&eth0_adapter->gen_ctrl_reg_14.data = 0xfc00022c
&eth0_adapter->gen_ctrl_reg_15.data = 0xfc000230
&eth0_adapter->gen_ctrl_reg_16.data = 0xfc000234
&eth0_adapter->gen_ctrl_reg_17.data = 0xfc000238
&eth0_adapter->gen_ctrl_reg_18.data = 0xfc00023c
&eth0_adapter->gen_ctrl_reg_19.data = 0xfc000240
&eth0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc000300
&eth0_adapter->sriov_cap.sriov_caps = 0xfc000304
&eth0_adapter->sriov_cap.sriov_status_and_control = 0xfc000308
&eth0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc00030c
&eth0_adapter->sriov_cap.sriov_register_10 = 0xfc000310
&eth0_adapter->sriov_cap.sriov_register_14 = 0xfc000314
&eth0_adapter->sriov_cap.sriov_vf_device_id = 0xfc000318
&eth0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc00031c
&eth0_adapter->sriov_cap.sriov_system_page_size = 0xfc000320
&eth0_adapter->sriov_cap.vf_bar_0 = 0xfc000324
&eth0_adapter->sriov_cap.vf_bar_0_high = 0xfc000328
&eth0_adapter->sriov_cap.vf_bar_2 = 0xfc00032c
&eth0_adapter->sriov_cap.vf_bar_2_high = 0xfc000330
&eth0_adapter->sriov_cap.vf_bar_4 = 0xfc000334
&eth0_adapter->sriov_cap.vf_bar_4_high = 0xfc000338
&eth0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc001000
&eth0_adapter->vf_regs[0].command_and_status_vf = 0xfc001004
&eth0_adapter->vf_regs[0].revision_and_class_vf = 0xfc001008
&eth0_adapter->vf_regs[0].pci_register_c_vf = 0xfc00100c
&eth0_adapter->vf_regs[0].cap_pointer_vf = 0xfc001034
&eth0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc001040
&eth0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc001044
&eth0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc001048
&eth0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc001090
&eth0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc001094
&eth0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc001098
&eth0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc002000
&eth0_adapter->vf_regs[1].command_and_status_vf = 0xfc002004
&eth0_adapter->vf_regs[1].revision_and_class_vf = 0xfc002008
&eth0_adapter->vf_regs[1].pci_register_c_vf = 0xfc00200c
&eth0_adapter->vf_regs[1].cap_pointer_vf = 0xfc002034
&eth0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc002040
&eth0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc002044
&eth0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc002048
&eth0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc002090
&eth0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc002094
&eth0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc002098
&eth0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc003000
&eth0_adapter->vf_regs[2].command_and_status_vf = 0xfc003004
&eth0_adapter->vf_regs[2].revision_and_class_vf = 0xfc003008
&eth0_adapter->vf_regs[2].pci_register_c_vf = 0xfc00300c
&eth0_adapter->vf_regs[2].cap_pointer_vf = 0xfc003034
&eth0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc003040
&eth0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc003044
&eth0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc003048
&eth0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc003090
&eth0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc003094
&eth0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc003098
&eth0_ec->gen.version = 0xfc005080
&eth0_ec->gen.en = 0xfc005084
&eth0_ec->gen.fifo_en = 0xfc005088
&eth0_ec->gen.l2 = 0xfc00508c
&eth0_ec->gen.cfg_i = 0xfc005090
&eth0_ec->gen.cfg_i_ext = 0xfc005094
&eth0_ec->gen.en_ext = 0xfc005098
&eth0_ec->gen.mem_init = 0xfc00509c
&eth0_ec->gen.sw_reset = 0xfc0050a0
&eth0_ec->gen.scratch_pad_1 = 0xfc0050a4
&eth0_ec->gen.scratch_pad_2 = 0xfc0050a8
&eth0_ec->gen.scratch_pad_3 = 0xfc0050ac
&eth0_ec->gen.scratch_pad_4 = 0xfc0050b0
&eth0_ec->gen.scratch_pad_5 = 0xfc0050b4
&eth0_ec->mac.gen = 0xfc0050c0
&eth0_ec->mac.min_pkt = 0xfc0050c4
&eth0_ec->mac.max_pkt = 0xfc0050c8
&eth0_ec->rxf.cfg_1 = 0xfc005100
&eth0_ec->rxf.cfg_2 = 0xfc005104
&eth0_ec->rxf.rd_fifo = 0xfc005108
&eth0_ec->rxf.wr_fifo = 0xfc00510c
&eth0_ec->rxf.lb_fifo = 0xfc005110
&eth0_ec->rxf.cfg_lb = 0xfc005114
&eth0_ec->rxf.out_drop = 0xfc005118
&eth0_ec->rxf.data = 0xfc00511c
&eth0_ec->rxf.info = 0xfc005120
&eth0_ec->epe[0].parse_cfg = 0xfc005180
&eth0_ec->epe[0].act_table_addr = 0xfc005184
&eth0_ec->epe[0].act_table_data_1 = 0xfc005188
&eth0_ec->epe[0].act_table_data_2 = 0xfc00518c
&eth0_ec->epe[0].act_table_data_3 = 0xfc005190
&eth0_ec->epe[0].act_table_data_4 = 0xfc005194
&eth0_ec->epe[0].act_table_data_5 = 0xfc005198
&eth0_ec->epe[0].act_table_data_6 = 0xfc00519c
&eth0_ec->epe[0].res_def = 0xfc0051a0
&eth0_ec->epe[0].res_in = 0xfc0051a4
&eth0_ec->epe[1].parse_cfg = 0xfc0051c0
&eth0_ec->epe[1].act_table_addr = 0xfc0051c4
&eth0_ec->epe[1].act_table_data_1 = 0xfc0051c8
&eth0_ec->epe[1].act_table_data_2 = 0xfc0051cc
&eth0_ec->epe[1].act_table_data_3 = 0xfc0051d0
&eth0_ec->epe[1].act_table_data_4 = 0xfc0051d4
&eth0_ec->epe[1].act_table_data_5 = 0xfc0051d8
&eth0_ec->epe[1].act_table_data_6 = 0xfc0051dc
&eth0_ec->epe[1].res_def = 0xfc0051e0
&eth0_ec->epe[1].res_in = 0xfc0051e4
&eth0_ec->epe_res.p1 = 0xfc005200
&eth0_ec->epe_res.p2 = 0xfc005204
&eth0_ec->epe_res.p3 = 0xfc005208
&eth0_ec->epe_res.p4 = 0xfc00520c
&eth0_ec->epe_res.p5 = 0xfc005210
&eth0_ec->epe_res.p6 = 0xfc005214
&eth0_ec->epe_res.p7 = 0xfc005218
&eth0_ec->epe_res.p8 = 0xfc00521c
&eth0_ec->epe_res.p9 = 0xfc005220
&eth0_ec->epe_res.p10 = 0xfc005224
&eth0_ec->epe_res.p11 = 0xfc005228
&eth0_ec->epe_res.p12 = 0xfc00522c
&eth0_ec->epe_res.p13 = 0xfc005230
&eth0_ec->epe_res.p14 = 0xfc005234
&eth0_ec->epe_res.p15 = 0xfc005238
&eth0_ec->epe_res.p16 = 0xfc00523c
&eth0_ec->epe_res.p17 = 0xfc005240
&eth0_ec->epe_res.p18 = 0xfc005244
&eth0_ec->epe_res.p19 = 0xfc005248
&eth0_ec->epe_res.p20 = 0xfc00524c
&eth0_ec->epe_res.p21 = 0xfc005250
&eth0_ec->epe_res.p22 = 0xfc005254
&eth0_ec->epe_h[0].hdr_len = 0xfc005280
&eth0_ec->epe_h[1].hdr_len = 0xfc005284
&eth0_ec->epe_h[2].hdr_len = 0xfc005288
&eth0_ec->epe_h[3].hdr_len = 0xfc00528c
&eth0_ec->epe_h[4].hdr_len = 0xfc005290
&eth0_ec->epe_h[5].hdr_len = 0xfc005294
&eth0_ec->epe_h[6].hdr_len = 0xfc005298
&eth0_ec->epe_h[7].hdr_len = 0xfc00529c
&eth0_ec->epe_h[8].hdr_len = 0xfc0052a0
&eth0_ec->epe_h[9].hdr_len = 0xfc0052a4
&eth0_ec->epe_h[10].hdr_len = 0xfc0052a8
&eth0_ec->epe_h[11].hdr_len = 0xfc0052ac
&eth0_ec->epe_h[12].hdr_len = 0xfc0052b0
&eth0_ec->epe_h[13].hdr_len = 0xfc0052b4
&eth0_ec->epe_h[14].hdr_len = 0xfc0052b8
&eth0_ec->epe_h[15].hdr_len = 0xfc0052bc
&eth0_ec->epe_h[16].hdr_len = 0xfc0052c0
&eth0_ec->epe_h[17].hdr_len = 0xfc0052c4
&eth0_ec->epe_h[18].hdr_len = 0xfc0052c8
&eth0_ec->epe_h[19].hdr_len = 0xfc0052cc
&eth0_ec->epe_h[20].hdr_len = 0xfc0052d0
&eth0_ec->epe_h[21].hdr_len = 0xfc0052d4
&eth0_ec->epe_h[22].hdr_len = 0xfc0052d8
&eth0_ec->epe_h[23].hdr_len = 0xfc0052dc
&eth0_ec->epe_h[24].hdr_len = 0xfc0052e0
&eth0_ec->epe_h[25].hdr_len = 0xfc0052e4
&eth0_ec->epe_h[26].hdr_len = 0xfc0052e8
&eth0_ec->epe_h[27].hdr_len = 0xfc0052ec
&eth0_ec->epe_h[28].hdr_len = 0xfc0052f0
&eth0_ec->epe_h[29].hdr_len = 0xfc0052f4
&eth0_ec->epe_h[30].hdr_len = 0xfc0052f8
&eth0_ec->epe_h[31].hdr_len = 0xfc0052fc
&eth0_ec->epe_p[0].comp_data = 0xfc005300
&eth0_ec->epe_p[0].comp_mask = 0xfc005304
&eth0_ec->epe_p[0].comp_ctrl = 0xfc005308
&eth0_ec->epe_p[1].comp_data = 0xfc00531c
&eth0_ec->epe_p[1].comp_mask = 0xfc005320
&eth0_ec->epe_p[1].comp_ctrl = 0xfc005324
&eth0_ec->epe_p[2].comp_data = 0xfc005338
&eth0_ec->epe_p[2].comp_mask = 0xfc00533c
&eth0_ec->epe_p[2].comp_ctrl = 0xfc005340
&eth0_ec->epe_p[3].comp_data = 0xfc005354
&eth0_ec->epe_p[3].comp_mask = 0xfc005358
&eth0_ec->epe_p[3].comp_ctrl = 0xfc00535c
&eth0_ec->epe_p[4].comp_data = 0xfc005370
&eth0_ec->epe_p[4].comp_mask = 0xfc005374
&eth0_ec->epe_p[4].comp_ctrl = 0xfc005378
&eth0_ec->epe_p[5].comp_data = 0xfc00538c
&eth0_ec->epe_p[5].comp_mask = 0xfc005390
&eth0_ec->epe_p[5].comp_ctrl = 0xfc005394
&eth0_ec->epe_p[6].comp_data = 0xfc0053a8
&eth0_ec->epe_p[6].comp_mask = 0xfc0053ac
&eth0_ec->epe_p[6].comp_ctrl = 0xfc0053b0
&eth0_ec->epe_p[7].comp_data = 0xfc0053c4
&eth0_ec->epe_p[7].comp_mask = 0xfc0053c8
&eth0_ec->epe_p[7].comp_ctrl = 0xfc0053cc
&eth0_ec->epe_p[8].comp_data = 0xfc0053e0
&eth0_ec->epe_p[8].comp_mask = 0xfc0053e4
&eth0_ec->epe_p[8].comp_ctrl = 0xfc0053e8
&eth0_ec->epe_p[9].comp_data = 0xfc0053fc
&eth0_ec->epe_p[9].comp_mask = 0xfc005400
&eth0_ec->epe_p[9].comp_ctrl = 0xfc005404
&eth0_ec->epe_p[10].comp_data = 0xfc005418
&eth0_ec->epe_p[10].comp_mask = 0xfc00541c
&eth0_ec->epe_p[10].comp_ctrl = 0xfc005420
&eth0_ec->epe_p[11].comp_data = 0xfc005434
&eth0_ec->epe_p[11].comp_mask = 0xfc005438
&eth0_ec->epe_p[11].comp_ctrl = 0xfc00543c
&eth0_ec->epe_p[12].comp_data = 0xfc005450
&eth0_ec->epe_p[12].comp_mask = 0xfc005454
&eth0_ec->epe_p[12].comp_ctrl = 0xfc005458
&eth0_ec->epe_p[13].comp_data = 0xfc00546c
&eth0_ec->epe_p[13].comp_mask = 0xfc005470
&eth0_ec->epe_p[13].comp_ctrl = 0xfc005474
&eth0_ec->epe_p[14].comp_data = 0xfc005488
&eth0_ec->epe_p[14].comp_mask = 0xfc00548c
&eth0_ec->epe_p[14].comp_ctrl = 0xfc005490
&eth0_ec->epe_p[15].comp_data = 0xfc0054a4
&eth0_ec->epe_p[15].comp_mask = 0xfc0054a8
&eth0_ec->epe_p[15].comp_ctrl = 0xfc0054ac
&eth0_ec->epe_p[16].comp_data = 0xfc0054c0
&eth0_ec->epe_p[16].comp_mask = 0xfc0054c4
&eth0_ec->epe_p[16].comp_ctrl = 0xfc0054c8
&eth0_ec->epe_p[17].comp_data = 0xfc0054dc
&eth0_ec->epe_p[17].comp_mask = 0xfc0054e0
&eth0_ec->epe_p[17].comp_ctrl = 0xfc0054e4
&eth0_ec->epe_p[18].comp_data = 0xfc0054f8
&eth0_ec->epe_p[18].comp_mask = 0xfc0054fc
&eth0_ec->epe_p[18].comp_ctrl = 0xfc005500
&eth0_ec->epe_p[19].comp_data = 0xfc005514
&eth0_ec->epe_p[19].comp_mask = 0xfc005518
&eth0_ec->epe_p[19].comp_ctrl = 0xfc00551c
&eth0_ec->epe_p[20].comp_data = 0xfc005530
&eth0_ec->epe_p[20].comp_mask = 0xfc005534
&eth0_ec->epe_p[20].comp_ctrl = 0xfc005538
&eth0_ec->epe_p[21].comp_data = 0xfc00554c
&eth0_ec->epe_p[21].comp_mask = 0xfc005550
&eth0_ec->epe_p[21].comp_ctrl = 0xfc005554
&eth0_ec->epe_p[22].comp_data = 0xfc005568
&eth0_ec->epe_p[22].comp_mask = 0xfc00556c
&eth0_ec->epe_p[22].comp_ctrl = 0xfc005570
&eth0_ec->epe_p[23].comp_data = 0xfc005584
&eth0_ec->epe_p[23].comp_mask = 0xfc005588
&eth0_ec->epe_p[23].comp_ctrl = 0xfc00558c
&eth0_ec->epe_p[24].comp_data = 0xfc0055a0
&eth0_ec->epe_p[24].comp_mask = 0xfc0055a4
&eth0_ec->epe_p[24].comp_ctrl = 0xfc0055a8
&eth0_ec->epe_p[25].comp_data = 0xfc0055bc
&eth0_ec->epe_p[25].comp_mask = 0xfc0055c0
&eth0_ec->epe_p[25].comp_ctrl = 0xfc0055c4
&eth0_ec->epe_p[26].comp_data = 0xfc0055d8
&eth0_ec->epe_p[26].comp_mask = 0xfc0055dc
&eth0_ec->epe_p[26].comp_ctrl = 0xfc0055e0
&eth0_ec->epe_p[27].comp_data = 0xfc0055f4
&eth0_ec->epe_p[27].comp_mask = 0xfc0055f8
&eth0_ec->epe_p[27].comp_ctrl = 0xfc0055fc
&eth0_ec->epe_p[28].comp_data = 0xfc005610
&eth0_ec->epe_p[28].comp_mask = 0xfc005614
&eth0_ec->epe_p[28].comp_ctrl = 0xfc005618
&eth0_ec->epe_p[29].comp_data = 0xfc00562c
&eth0_ec->epe_p[29].comp_mask = 0xfc005630
&eth0_ec->epe_p[29].comp_ctrl = 0xfc005634
&eth0_ec->epe_p[30].comp_data = 0xfc005648
&eth0_ec->epe_p[30].comp_mask = 0xfc00564c
&eth0_ec->epe_p[30].comp_ctrl = 0xfc005650
&eth0_ec->epe_p[31].comp_data = 0xfc005664
&eth0_ec->epe_p[31].comp_mask = 0xfc005668
&eth0_ec->epe_p[31].comp_ctrl = 0xfc00566c
&eth0_ec->epe_a[0].prot_act = 0xfc005680
&eth0_ec->epe_a[1].prot_act = 0xfc005684
&eth0_ec->epe_a[2].prot_act = 0xfc005688
&eth0_ec->epe_a[3].prot_act = 0xfc00568c
&eth0_ec->epe_a[4].prot_act = 0xfc005690
&eth0_ec->epe_a[5].prot_act = 0xfc005694
&eth0_ec->epe_a[6].prot_act = 0xfc005698
&eth0_ec->epe_a[7].prot_act = 0xfc00569c
&eth0_ec->epe_a[8].prot_act = 0xfc0056a0
&eth0_ec->epe_a[9].prot_act = 0xfc0056a4
&eth0_ec->epe_a[10].prot_act = 0xfc0056a8
&eth0_ec->epe_a[11].prot_act = 0xfc0056ac
&eth0_ec->epe_a[12].prot_act = 0xfc0056b0
&eth0_ec->epe_a[13].prot_act = 0xfc0056b4
&eth0_ec->epe_a[14].prot_act = 0xfc0056b8
&eth0_ec->epe_a[15].prot_act = 0xfc0056bc
&eth0_ec->epe_a[16].prot_act = 0xfc0056c0
&eth0_ec->epe_a[17].prot_act = 0xfc0056c4
&eth0_ec->epe_a[18].prot_act = 0xfc0056c8
&eth0_ec->epe_a[19].prot_act = 0xfc0056cc
&eth0_ec->epe_a[20].prot_act = 0xfc0056d0
&eth0_ec->epe_a[21].prot_act = 0xfc0056d4
&eth0_ec->epe_a[22].prot_act = 0xfc0056d8
&eth0_ec->epe_a[23].prot_act = 0xfc0056dc
&eth0_ec->epe_a[24].prot_act = 0xfc0056e0
&eth0_ec->epe_a[25].prot_act = 0xfc0056e4
&eth0_ec->epe_a[26].prot_act = 0xfc0056e8
&eth0_ec->epe_a[27].prot_act = 0xfc0056ec
&eth0_ec->epe_a[28].prot_act = 0xfc0056f0
&eth0_ec->epe_a[29].prot_act = 0xfc0056f4
&eth0_ec->epe_a[30].prot_act = 0xfc0056f8
&eth0_ec->epe_a[31].prot_act = 0xfc0056fc
&eth0_ec->rfw.thash_cfg_1 = 0xfc005700
&eth0_ec->rfw.thash_cfg_2 = 0xfc005704
&eth0_ec->rfw.mhash_cfg_1 = 0xfc005708
&eth0_ec->rfw.mhash_cfg_2 = 0xfc00570c
&eth0_ec->rfw.hdr_split = 0xfc005710
&eth0_ec->rfw.meta_err = 0xfc005714
&eth0_ec->rfw.meta = 0xfc005718
&eth0_ec->rfw.filter = 0xfc00571c
&eth0_ec->rfw.thash_table_addr = 0xfc005720
&eth0_ec->rfw.thash_table_data = 0xfc005724
&eth0_ec->rfw.mhash_table_addr = 0xfc005728
&eth0_ec->rfw.mhash_table_data = 0xfc00572c
&eth0_ec->rfw.vid_table_addr = 0xfc005730
&eth0_ec->rfw.vid_table_data = 0xfc005734
&eth0_ec->rfw.pbits_table_addr = 0xfc005738
&eth0_ec->rfw.pbits_table_data = 0xfc00573c
&eth0_ec->rfw.dscp_table_addr = 0xfc005740
&eth0_ec->rfw.dscp_table_data = 0xfc005744
&eth0_ec->rfw.tc_table_addr = 0xfc005748
&eth0_ec->rfw.tc_table_data = 0xfc00574c
&eth0_ec->rfw.ctrl_table_addr = 0xfc005750
&eth0_ec->rfw.ctrl_table_data = 0xfc005754
&eth0_ec->rfw.out_cfg = 0xfc005758
&eth0_ec->rfw.fsm_table_addr = 0xfc00575c
&eth0_ec->rfw.fsm_table_data = 0xfc005760
&eth0_ec->rfw.ctrl_sel = 0xfc005764
&eth0_ec->rfw.default_vlan = 0xfc005768
&eth0_ec->rfw.default_hash = 0xfc00576c
&eth0_ec->rfw.default_or = 0xfc005770
&eth0_ec->rfw.drop_latch = 0xfc005774
&eth0_ec->rfw.checksum = 0xfc005778
&eth0_ec->rfw.lro_cfg_1 = 0xfc00577c
&eth0_ec->rfw.lro_check_ipv4 = 0xfc005780
&eth0_ec->rfw.lro_ipv4 = 0xfc005784
&eth0_ec->rfw.lro_check_ipv6 = 0xfc005788
&eth0_ec->rfw.lro_ipv6 = 0xfc00578c
&eth0_ec->rfw.lro_check_tcp = 0xfc005790
&eth0_ec->rfw.lro_tcp = 0xfc005794
&eth0_ec->rfw.lro_check_udp = 0xfc005798
&eth0_ec->rfw.lro_check_l2 = 0xfc00579c
&eth0_ec->rfw.lro_check_gen = 0xfc0057a0
&eth0_ec->rfw.lro_store = 0xfc0057a4
&eth0_ec->rfw.vid_table_def = 0xfc0057a8
&eth0_ec->rfw.ctrl_table_def = 0xfc0057ac
&eth0_ec->rfw.cfg_a_0 = 0xfc0057b0
&eth0_ec->rfw.thash_cfg_3 = 0xfc0057b4
&eth0_ec->rfw.thash_mask_outer_ipv6 = 0xfc0057b8
&eth0_ec->rfw.thash_mask_outer = 0xfc0057bc
&eth0_ec->rfw.thash_mask_inner_ipv6 = 0xfc0057c0
&eth0_ec->rfw.thash_mask_inner = 0xfc0057c4
&eth0_ec->rfw.rx_checksum = 0xfc0057c8
&eth0_ec->rfw.l3_tlen_err = 0xfc0057cc
&eth0_ec->rfw.l3_tlen_err_table_1 = 0xfc0057d0
&eth0_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc0057d4
&eth0_ec->rfw_udma[0].def_cfg = 0xfc0057f0
&eth0_ec->rfw_udma[1].def_cfg = 0xfc0057f4
&eth0_ec->rfw_udma[2].def_cfg = 0xfc0057f8
&eth0_ec->rfw_udma[3].def_cfg = 0xfc0057fc
&eth0_ec->rfw_hash[0].key = 0xfc005800
&eth0_ec->rfw_hash[1].key = 0xfc005804
&eth0_ec->rfw_hash[2].key = 0xfc005808
&eth0_ec->rfw_hash[3].key = 0xfc00580c
&eth0_ec->rfw_hash[4].key = 0xfc005810
&eth0_ec->rfw_hash[5].key = 0xfc005814
&eth0_ec->rfw_hash[6].key = 0xfc005818
&eth0_ec->rfw_hash[7].key = 0xfc00581c
&eth0_ec->rfw_hash[8].key = 0xfc005820
&eth0_ec->rfw_hash[9].key = 0xfc005824
&eth0_ec->rfw_priority[0].queue = 0xfc005828
&eth0_ec->rfw_priority[1].queue = 0xfc00582c
&eth0_ec->rfw_priority[2].queue = 0xfc005830
&eth0_ec->rfw_priority[3].queue = 0xfc005834
&eth0_ec->rfw_priority[4].queue = 0xfc005838
&eth0_ec->rfw_priority[5].queue = 0xfc00583c
&eth0_ec->rfw_priority[6].queue = 0xfc005840
&eth0_ec->rfw_priority[7].queue = 0xfc005844
&eth0_ec->rfw_default[0].opt_1 = 0xfc005848
&eth0_ec->rfw_default[1].opt_1 = 0xfc00584c
&eth0_ec->rfw_default[2].opt_1 = 0xfc005850
&eth0_ec->rfw_default[3].opt_1 = 0xfc005854
&eth0_ec->rfw_default[4].opt_1 = 0xfc005858
&eth0_ec->rfw_default[5].opt_1 = 0xfc00585c
&eth0_ec->rfw_default[6].opt_1 = 0xfc005860
&eth0_ec->rfw_default[7].opt_1 = 0xfc005864
&eth0_ec->fwd_mac[0].data_l = 0xfc005868
&eth0_ec->fwd_mac[0].data_h = 0xfc00586c
&eth0_ec->fwd_mac[0].mask_l = 0xfc005870
&eth0_ec->fwd_mac[0].mask_h = 0xfc005874
&eth0_ec->fwd_mac[0].ctrl = 0xfc005878
&eth0_ec->fwd_mac[1].data_l = 0xfc00587c
&eth0_ec->fwd_mac[1].data_h = 0xfc005880
&eth0_ec->fwd_mac[1].mask_l = 0xfc005884
&eth0_ec->fwd_mac[1].mask_h = 0xfc005888
&eth0_ec->fwd_mac[1].ctrl = 0xfc00588c
&eth0_ec->fwd_mac[2].data_l = 0xfc005890
&eth0_ec->fwd_mac[2].data_h = 0xfc005894
&eth0_ec->fwd_mac[2].mask_l = 0xfc005898
&eth0_ec->fwd_mac[2].mask_h = 0xfc00589c
&eth0_ec->fwd_mac[2].ctrl = 0xfc0058a0
&eth0_ec->fwd_mac[3].data_l = 0xfc0058a4
&eth0_ec->fwd_mac[3].data_h = 0xfc0058a8
&eth0_ec->fwd_mac[3].mask_l = 0xfc0058ac
&eth0_ec->fwd_mac[3].mask_h = 0xfc0058b0
&eth0_ec->fwd_mac[3].ctrl = 0xfc0058b4
&eth0_ec->fwd_mac[4].data_l = 0xfc0058b8
&eth0_ec->fwd_mac[4].data_h = 0xfc0058bc
&eth0_ec->fwd_mac[4].mask_l = 0xfc0058c0
&eth0_ec->fwd_mac[4].mask_h = 0xfc0058c4
&eth0_ec->fwd_mac[4].ctrl = 0xfc0058c8
&eth0_ec->fwd_mac[5].data_l = 0xfc0058cc
&eth0_ec->fwd_mac[5].data_h = 0xfc0058d0
&eth0_ec->fwd_mac[5].mask_l = 0xfc0058d4
&eth0_ec->fwd_mac[5].mask_h = 0xfc0058d8
&eth0_ec->fwd_mac[5].ctrl = 0xfc0058dc
&eth0_ec->fwd_mac[6].data_l = 0xfc0058e0
&eth0_ec->fwd_mac[6].data_h = 0xfc0058e4
&eth0_ec->fwd_mac[6].mask_l = 0xfc0058e8
&eth0_ec->fwd_mac[6].mask_h = 0xfc0058ec
&eth0_ec->fwd_mac[6].ctrl = 0xfc0058f0
&eth0_ec->fwd_mac[7].data_l = 0xfc0058f4
&eth0_ec->fwd_mac[7].data_h = 0xfc0058f8
&eth0_ec->fwd_mac[7].mask_l = 0xfc0058fc
&eth0_ec->fwd_mac[7].mask_h = 0xfc005900
&eth0_ec->fwd_mac[7].ctrl = 0xfc005904
&eth0_ec->fwd_mac[8].data_l = 0xfc005908
&eth0_ec->fwd_mac[8].data_h = 0xfc00590c
&eth0_ec->fwd_mac[8].mask_l = 0xfc005910
&eth0_ec->fwd_mac[8].mask_h = 0xfc005914
&eth0_ec->fwd_mac[8].ctrl = 0xfc005918
&eth0_ec->fwd_mac[9].data_l = 0xfc00591c
&eth0_ec->fwd_mac[9].data_h = 0xfc005920
&eth0_ec->fwd_mac[9].mask_l = 0xfc005924
&eth0_ec->fwd_mac[9].mask_h = 0xfc005928
&eth0_ec->fwd_mac[9].ctrl = 0xfc00592c
&eth0_ec->fwd_mac[10].data_l = 0xfc005930
&eth0_ec->fwd_mac[10].data_h = 0xfc005934
&eth0_ec->fwd_mac[10].mask_l = 0xfc005938
&eth0_ec->fwd_mac[10].mask_h = 0xfc00593c
&eth0_ec->fwd_mac[10].ctrl = 0xfc005940
&eth0_ec->fwd_mac[11].data_l = 0xfc005944
&eth0_ec->fwd_mac[11].data_h = 0xfc005948
&eth0_ec->fwd_mac[11].mask_l = 0xfc00594c
&eth0_ec->fwd_mac[11].mask_h = 0xfc005950
&eth0_ec->fwd_mac[11].ctrl = 0xfc005954
&eth0_ec->fwd_mac[12].data_l = 0xfc005958
&eth0_ec->fwd_mac[12].data_h = 0xfc00595c
&eth0_ec->fwd_mac[12].mask_l = 0xfc005960
&eth0_ec->fwd_mac[12].mask_h = 0xfc005964
&eth0_ec->fwd_mac[12].ctrl = 0xfc005968
&eth0_ec->fwd_mac[13].data_l = 0xfc00596c
&eth0_ec->fwd_mac[13].data_h = 0xfc005970
&eth0_ec->fwd_mac[13].mask_l = 0xfc005974
&eth0_ec->fwd_mac[13].mask_h = 0xfc005978
&eth0_ec->fwd_mac[13].ctrl = 0xfc00597c
&eth0_ec->fwd_mac[14].data_l = 0xfc005980
&eth0_ec->fwd_mac[14].data_h = 0xfc005984
&eth0_ec->fwd_mac[14].mask_l = 0xfc005988
&eth0_ec->fwd_mac[14].mask_h = 0xfc00598c
&eth0_ec->fwd_mac[14].ctrl = 0xfc005990
&eth0_ec->fwd_mac[15].data_l = 0xfc005994
&eth0_ec->fwd_mac[15].data_h = 0xfc005998
&eth0_ec->fwd_mac[15].mask_l = 0xfc00599c
&eth0_ec->fwd_mac[15].mask_h = 0xfc0059a0
&eth0_ec->fwd_mac[15].ctrl = 0xfc0059a4
&eth0_ec->fwd_mac[16].data_l = 0xfc0059a8
&eth0_ec->fwd_mac[16].data_h = 0xfc0059ac
&eth0_ec->fwd_mac[16].mask_l = 0xfc0059b0
&eth0_ec->fwd_mac[16].mask_h = 0xfc0059b4
&eth0_ec->fwd_mac[16].ctrl = 0xfc0059b8
&eth0_ec->fwd_mac[17].data_l = 0xfc0059bc
&eth0_ec->fwd_mac[17].data_h = 0xfc0059c0
&eth0_ec->fwd_mac[17].mask_l = 0xfc0059c4
&eth0_ec->fwd_mac[17].mask_h = 0xfc0059c8
&eth0_ec->fwd_mac[17].ctrl = 0xfc0059cc
&eth0_ec->fwd_mac[18].data_l = 0xfc0059d0
&eth0_ec->fwd_mac[18].data_h = 0xfc0059d4
&eth0_ec->fwd_mac[18].mask_l = 0xfc0059d8
&eth0_ec->fwd_mac[18].mask_h = 0xfc0059dc
&eth0_ec->fwd_mac[18].ctrl = 0xfc0059e0
&eth0_ec->fwd_mac[19].data_l = 0xfc0059e4
&eth0_ec->fwd_mac[19].data_h = 0xfc0059e8
&eth0_ec->fwd_mac[19].mask_l = 0xfc0059ec
&eth0_ec->fwd_mac[19].mask_h = 0xfc0059f0
&eth0_ec->fwd_mac[19].ctrl = 0xfc0059f4
&eth0_ec->fwd_mac[20].data_l = 0xfc0059f8
&eth0_ec->fwd_mac[20].data_h = 0xfc0059fc
&eth0_ec->fwd_mac[20].mask_l = 0xfc005a00
&eth0_ec->fwd_mac[20].mask_h = 0xfc005a04
&eth0_ec->fwd_mac[20].ctrl = 0xfc005a08
&eth0_ec->fwd_mac[21].data_l = 0xfc005a0c
&eth0_ec->fwd_mac[21].data_h = 0xfc005a10
&eth0_ec->fwd_mac[21].mask_l = 0xfc005a14
&eth0_ec->fwd_mac[21].mask_h = 0xfc005a18
&eth0_ec->fwd_mac[21].ctrl = 0xfc005a1c
&eth0_ec->fwd_mac[22].data_l = 0xfc005a20
&eth0_ec->fwd_mac[22].data_h = 0xfc005a24
&eth0_ec->fwd_mac[22].mask_l = 0xfc005a28
&eth0_ec->fwd_mac[22].mask_h = 0xfc005a2c
&eth0_ec->fwd_mac[22].ctrl = 0xfc005a30
&eth0_ec->fwd_mac[23].data_l = 0xfc005a34
&eth0_ec->fwd_mac[23].data_h = 0xfc005a38
&eth0_ec->fwd_mac[23].mask_l = 0xfc005a3c
&eth0_ec->fwd_mac[23].mask_h = 0xfc005a40
&eth0_ec->fwd_mac[23].ctrl = 0xfc005a44
&eth0_ec->fwd_mac[24].data_l = 0xfc005a48
&eth0_ec->fwd_mac[24].data_h = 0xfc005a4c
&eth0_ec->fwd_mac[24].mask_l = 0xfc005a50
&eth0_ec->fwd_mac[24].mask_h = 0xfc005a54
&eth0_ec->fwd_mac[24].ctrl = 0xfc005a58
&eth0_ec->fwd_mac[25].data_l = 0xfc005a5c
&eth0_ec->fwd_mac[25].data_h = 0xfc005a60
&eth0_ec->fwd_mac[25].mask_l = 0xfc005a64
&eth0_ec->fwd_mac[25].mask_h = 0xfc005a68
&eth0_ec->fwd_mac[25].ctrl = 0xfc005a6c
&eth0_ec->fwd_mac[26].data_l = 0xfc005a70
&eth0_ec->fwd_mac[26].data_h = 0xfc005a74
&eth0_ec->fwd_mac[26].mask_l = 0xfc005a78
&eth0_ec->fwd_mac[26].mask_h = 0xfc005a7c
&eth0_ec->fwd_mac[26].ctrl = 0xfc005a80
&eth0_ec->fwd_mac[27].data_l = 0xfc005a84
&eth0_ec->fwd_mac[27].data_h = 0xfc005a88
&eth0_ec->fwd_mac[27].mask_l = 0xfc005a8c
&eth0_ec->fwd_mac[27].mask_h = 0xfc005a90
&eth0_ec->fwd_mac[27].ctrl = 0xfc005a94
&eth0_ec->fwd_mac[28].data_l = 0xfc005a98
&eth0_ec->fwd_mac[28].data_h = 0xfc005a9c
&eth0_ec->fwd_mac[28].mask_l = 0xfc005aa0
&eth0_ec->fwd_mac[28].mask_h = 0xfc005aa4
&eth0_ec->fwd_mac[28].ctrl = 0xfc005aa8
&eth0_ec->fwd_mac[29].data_l = 0xfc005aac
&eth0_ec->fwd_mac[29].data_h = 0xfc005ab0
&eth0_ec->fwd_mac[29].mask_l = 0xfc005ab4
&eth0_ec->fwd_mac[29].mask_h = 0xfc005ab8
&eth0_ec->fwd_mac[29].ctrl = 0xfc005abc
&eth0_ec->fwd_mac[30].data_l = 0xfc005ac0
&eth0_ec->fwd_mac[30].data_h = 0xfc005ac4
&eth0_ec->fwd_mac[30].mask_l = 0xfc005ac8
&eth0_ec->fwd_mac[30].mask_h = 0xfc005acc
&eth0_ec->fwd_mac[30].ctrl = 0xfc005ad0
&eth0_ec->fwd_mac[31].data_l = 0xfc005ad4
&eth0_ec->fwd_mac[31].data_h = 0xfc005ad8
&eth0_ec->fwd_mac[31].mask_l = 0xfc005adc
&eth0_ec->fwd_mac[31].mask_h = 0xfc005ae0
&eth0_ec->fwd_mac[31].ctrl = 0xfc005ae4
&eth0_ec->msw.uc = 0xfc005ae8
&eth0_ec->msw.mc = 0xfc005aec
&eth0_ec->msw.bc = 0xfc005af0
&eth0_ec->tso.in_cfg = 0xfc005b00
&eth0_ec->tso.cache_table_addr = 0xfc005b04
&eth0_ec->tso.cache_table_data_1 = 0xfc005b08
&eth0_ec->tso.cache_table_data_2 = 0xfc005b0c
&eth0_ec->tso.cache_table_data_3 = 0xfc005b10
&eth0_ec->tso.cache_table_data_4 = 0xfc005b14
&eth0_ec->tso.ctrl_first = 0xfc005b18
&eth0_ec->tso.ctrl_middle = 0xfc005b1c
&eth0_ec->tso.ctrl_last = 0xfc005b20
&eth0_ec->tso.cfg_add_0 = 0xfc005b24
&eth0_ec->tso.cfg_tunnel = 0xfc005b28
&eth0_ec->tso.arb_config = 0xfc005b2c
&eth0_ec->tso.arb_cred_level = 0xfc005b30
&eth0_ec->tso.arb_cred_grant = 0xfc005b34
&eth0_ec->tso.arb_sop_cost = 0xfc005b38
&eth0_ec->tso.arb_eop_cost = 0xfc005b3c
&eth0_ec->tso.arb_data_cost = 0xfc005b40
&eth0_ec->tso_sel[0].mss = 0xfc005b60
&eth0_ec->tso_sel[1].mss = 0xfc005b64
&eth0_ec->tso_sel[2].mss = 0xfc005b68
&eth0_ec->tso_sel[3].mss = 0xfc005b6c
&eth0_ec->tso_sel[4].mss = 0xfc005b70
&eth0_ec->tso_sel[5].mss = 0xfc005b74
&eth0_ec->tso_sel[6].mss = 0xfc005b78
&eth0_ec->tso_sel[7].mss = 0xfc005b7c
&eth0_ec->tpe.parse = 0xfc005b80
&eth0_ec->tpm_udma[0].vlan_data = 0xfc005bc0
&eth0_ec->tpm_udma[0].mac_sa_1 = 0xfc005bc4
&eth0_ec->tpm_udma[0].mac_sa_2 = 0xfc005bc8
&eth0_ec->tpm_udma[1].vlan_data = 0xfc005bcc
&eth0_ec->tpm_udma[1].mac_sa_1 = 0xfc005bd0
&eth0_ec->tpm_udma[1].mac_sa_2 = 0xfc005bd4
&eth0_ec->tpm_udma[2].vlan_data = 0xfc005bd8
&eth0_ec->tpm_udma[2].mac_sa_1 = 0xfc005bdc
&eth0_ec->tpm_udma[2].mac_sa_2 = 0xfc005be0
&eth0_ec->tpm_udma[3].vlan_data = 0xfc005be4
&eth0_ec->tpm_udma[3].mac_sa_1 = 0xfc005be8
&eth0_ec->tpm_udma[3].mac_sa_2 = 0xfc005bec
&eth0_ec->tpm_sel[0].etype = 0xfc005bf0
&eth0_ec->tpm_sel[1].etype = 0xfc005bf4
&eth0_ec->tpm_sel[2].etype = 0xfc005bf8
&eth0_ec->tpm_sel[3].etype = 0xfc005bfc
&eth0_ec->tfw.tx_wr_fifo = 0xfc005c00
&eth0_ec->tfw.tx_vid_table_addr = 0xfc005c04
&eth0_ec->tfw.tx_vid_table_data = 0xfc005c08
&eth0_ec->tfw.tx_rd_fifo = 0xfc005c0c
&eth0_ec->tfw.tx_checksum = 0xfc005c10
&eth0_ec->tfw.tx_gen = 0xfc005c14
&eth0_ec->tfw.tx_spf = 0xfc005c18
&eth0_ec->tfw.data_fifo = 0xfc005c1c
&eth0_ec->tfw.ctrl_fifo = 0xfc005c20
&eth0_ec->tfw.hdr_fifo = 0xfc005c24
&eth0_ec->tfw.out = 0xfc005c28
&eth0_ec->tfw_udma[0].uc_udma = 0xfc005c60
&eth0_ec->tfw_udma[0].mc_udma = 0xfc005c64
&eth0_ec->tfw_udma[0].bc_udma = 0xfc005c68
&eth0_ec->tfw_udma[0].spf_cmd = 0xfc005c6c
&eth0_ec->tfw_udma[0].fwd_dec = 0xfc005c70
&eth0_ec->tfw_udma[1].uc_udma = 0xfc005c78
&eth0_ec->tfw_udma[1].mc_udma = 0xfc005c7c
&eth0_ec->tfw_udma[1].bc_udma = 0xfc005c80
&eth0_ec->tfw_udma[1].spf_cmd = 0xfc005c84
&eth0_ec->tfw_udma[1].fwd_dec = 0xfc005c88
&eth0_ec->tfw_udma[2].uc_udma = 0xfc005c90
&eth0_ec->tfw_udma[2].mc_udma = 0xfc005c94
&eth0_ec->tfw_udma[2].bc_udma = 0xfc005c98
&eth0_ec->tfw_udma[2].spf_cmd = 0xfc005c9c
&eth0_ec->tfw_udma[2].fwd_dec = 0xfc005ca0
&eth0_ec->tfw_udma[3].uc_udma = 0xfc005ca8
&eth0_ec->tfw_udma[3].mc_udma = 0xfc005cac
&eth0_ec->tfw_udma[3].bc_udma = 0xfc005cb0
&eth0_ec->tfw_udma[3].spf_cmd = 0xfc005cb4
&eth0_ec->tfw_udma[3].fwd_dec = 0xfc005cb8
&eth0_ec->tmi.tx_cfg = 0xfc005cc0
&eth0_ec->efc.ec_pause = 0xfc005cd0
&eth0_ec->efc.ec_xoff = 0xfc005cd4
&eth0_ec->efc.xon = 0xfc005cd8
&eth0_ec->efc.gpio = 0xfc005cdc
&eth0_ec->efc.rx_fifo_af = 0xfc005ce0
&eth0_ec->efc.rx_fifo_hyst = 0xfc005ce4
&eth0_ec->efc.stat = 0xfc005ce8
&eth0_ec->efc.xoff_timer_1g = 0xfc005cec
&eth0_ec->efc.ec_pfc = 0xfc005cf0
&eth0_ec->fc_udma[0].q_pause_0 = 0xfc005d00
&eth0_ec->fc_udma[0].q_pause_1 = 0xfc005d04
&eth0_ec->fc_udma[0].q_pause_2 = 0xfc005d08
&eth0_ec->fc_udma[0].q_pause_3 = 0xfc005d0c
&eth0_ec->fc_udma[0].q_pause_4 = 0xfc005d10
&eth0_ec->fc_udma[0].q_pause_5 = 0xfc005d14
&eth0_ec->fc_udma[0].q_pause_6 = 0xfc005d18
&eth0_ec->fc_udma[0].q_pause_7 = 0xfc005d1c
&eth0_ec->fc_udma[0].q_gpio_0 = 0xfc005d20
&eth0_ec->fc_udma[0].q_gpio_1 = 0xfc005d24
&eth0_ec->fc_udma[0].q_gpio_2 = 0xfc005d28
&eth0_ec->fc_udma[0].q_gpio_3 = 0xfc005d2c
&eth0_ec->fc_udma[0].q_gpio_4 = 0xfc005d30
&eth0_ec->fc_udma[0].q_gpio_5 = 0xfc005d34
&eth0_ec->fc_udma[0].q_gpio_6 = 0xfc005d38
&eth0_ec->fc_udma[0].q_gpio_7 = 0xfc005d3c
&eth0_ec->fc_udma[0].s_pause = 0xfc005d40
&eth0_ec->fc_udma[0].q_xoff_0 = 0xfc005d44
&eth0_ec->fc_udma[0].q_xoff_1 = 0xfc005d48
&eth0_ec->fc_udma[0].q_xoff_2 = 0xfc005d4c
&eth0_ec->fc_udma[0].q_xoff_3 = 0xfc005d50
&eth0_ec->fc_udma[0].q_xoff_4 = 0xfc005d54
&eth0_ec->fc_udma[0].q_xoff_5 = 0xfc005d58
&eth0_ec->fc_udma[0].q_xoff_6 = 0xfc005d5c
&eth0_ec->fc_udma[0].q_xoff_7 = 0xfc005d60
&eth0_ec->fc_udma[1].q_pause_0 = 0xfc005d80
&eth0_ec->fc_udma[1].q_pause_1 = 0xfc005d84
&eth0_ec->fc_udma[1].q_pause_2 = 0xfc005d88
&eth0_ec->fc_udma[1].q_pause_3 = 0xfc005d8c
&eth0_ec->fc_udma[1].q_pause_4 = 0xfc005d90
&eth0_ec->fc_udma[1].q_pause_5 = 0xfc005d94
&eth0_ec->fc_udma[1].q_pause_6 = 0xfc005d98
&eth0_ec->fc_udma[1].q_pause_7 = 0xfc005d9c
&eth0_ec->fc_udma[1].q_gpio_0 = 0xfc005da0
&eth0_ec->fc_udma[1].q_gpio_1 = 0xfc005da4
&eth0_ec->fc_udma[1].q_gpio_2 = 0xfc005da8
&eth0_ec->fc_udma[1].q_gpio_3 = 0xfc005dac
&eth0_ec->fc_udma[1].q_gpio_4 = 0xfc005db0
&eth0_ec->fc_udma[1].q_gpio_5 = 0xfc005db4
&eth0_ec->fc_udma[1].q_gpio_6 = 0xfc005db8
&eth0_ec->fc_udma[1].q_gpio_7 = 0xfc005dbc
&eth0_ec->fc_udma[1].s_pause = 0xfc005dc0
&eth0_ec->fc_udma[1].q_xoff_0 = 0xfc005dc4
&eth0_ec->fc_udma[1].q_xoff_1 = 0xfc005dc8
&eth0_ec->fc_udma[1].q_xoff_2 = 0xfc005dcc
&eth0_ec->fc_udma[1].q_xoff_3 = 0xfc005dd0
&eth0_ec->fc_udma[1].q_xoff_4 = 0xfc005dd4
&eth0_ec->fc_udma[1].q_xoff_5 = 0xfc005dd8
&eth0_ec->fc_udma[1].q_xoff_6 = 0xfc005ddc
&eth0_ec->fc_udma[1].q_xoff_7 = 0xfc005de0
&eth0_ec->fc_udma[2].q_pause_0 = 0xfc005e00
&eth0_ec->fc_udma[2].q_pause_1 = 0xfc005e04
&eth0_ec->fc_udma[2].q_pause_2 = 0xfc005e08
&eth0_ec->fc_udma[2].q_pause_3 = 0xfc005e0c
&eth0_ec->fc_udma[2].q_pause_4 = 0xfc005e10
&eth0_ec->fc_udma[2].q_pause_5 = 0xfc005e14
&eth0_ec->fc_udma[2].q_pause_6 = 0xfc005e18
&eth0_ec->fc_udma[2].q_pause_7 = 0xfc005e1c
&eth0_ec->fc_udma[2].q_gpio_0 = 0xfc005e20
&eth0_ec->fc_udma[2].q_gpio_1 = 0xfc005e24
&eth0_ec->fc_udma[2].q_gpio_2 = 0xfc005e28
&eth0_ec->fc_udma[2].q_gpio_3 = 0xfc005e2c
&eth0_ec->fc_udma[2].q_gpio_4 = 0xfc005e30
&eth0_ec->fc_udma[2].q_gpio_5 = 0xfc005e34
&eth0_ec->fc_udma[2].q_gpio_6 = 0xfc005e38
&eth0_ec->fc_udma[2].q_gpio_7 = 0xfc005e3c
&eth0_ec->fc_udma[2].s_pause = 0xfc005e40
&eth0_ec->fc_udma[2].q_xoff_0 = 0xfc005e44
&eth0_ec->fc_udma[2].q_xoff_1 = 0xfc005e48
&eth0_ec->fc_udma[2].q_xoff_2 = 0xfc005e4c
&eth0_ec->fc_udma[2].q_xoff_3 = 0xfc005e50
&eth0_ec->fc_udma[2].q_xoff_4 = 0xfc005e54
&eth0_ec->fc_udma[2].q_xoff_5 = 0xfc005e58
&eth0_ec->fc_udma[2].q_xoff_6 = 0xfc005e5c
&eth0_ec->fc_udma[2].q_xoff_7 = 0xfc005e60
&eth0_ec->fc_udma[3].q_pause_0 = 0xfc005e80
&eth0_ec->fc_udma[3].q_pause_1 = 0xfc005e84
&eth0_ec->fc_udma[3].q_pause_2 = 0xfc005e88
&eth0_ec->fc_udma[3].q_pause_3 = 0xfc005e8c
&eth0_ec->fc_udma[3].q_pause_4 = 0xfc005e90
&eth0_ec->fc_udma[3].q_pause_5 = 0xfc005e94
&eth0_ec->fc_udma[3].q_pause_6 = 0xfc005e98
&eth0_ec->fc_udma[3].q_pause_7 = 0xfc005e9c
&eth0_ec->fc_udma[3].q_gpio_0 = 0xfc005ea0
&eth0_ec->fc_udma[3].q_gpio_1 = 0xfc005ea4
&eth0_ec->fc_udma[3].q_gpio_2 = 0xfc005ea8
&eth0_ec->fc_udma[3].q_gpio_3 = 0xfc005eac
&eth0_ec->fc_udma[3].q_gpio_4 = 0xfc005eb0
&eth0_ec->fc_udma[3].q_gpio_5 = 0xfc005eb4
&eth0_ec->fc_udma[3].q_gpio_6 = 0xfc005eb8
&eth0_ec->fc_udma[3].q_gpio_7 = 0xfc005ebc
&eth0_ec->fc_udma[3].s_pause = 0xfc005ec0
&eth0_ec->fc_udma[3].q_xoff_0 = 0xfc005ec4
&eth0_ec->fc_udma[3].q_xoff_1 = 0xfc005ec8
&eth0_ec->fc_udma[3].q_xoff_2 = 0xfc005ecc
&eth0_ec->fc_udma[3].q_xoff_3 = 0xfc005ed0
&eth0_ec->fc_udma[3].q_xoff_4 = 0xfc005ed4
&eth0_ec->fc_udma[3].q_xoff_5 = 0xfc005ed8
&eth0_ec->fc_udma[3].q_xoff_6 = 0xfc005edc
&eth0_ec->fc_udma[3].q_xoff_7 = 0xfc005ee0
&eth0_ec->tpg_rpa_res.not_used = 0xfc005f00
&eth0_ec->eee.cfg_e = 0xfc006000
&eth0_ec->eee.pre_cnt = 0xfc006004
&eth0_ec->eee.post_cnt = 0xfc006008
&eth0_ec->eee.stop_cnt = 0xfc00600c
&eth0_ec->eee.stat_eee = 0xfc006010
&eth0_ec->stat.faf_in_rx_pkt = 0xfc006100
&eth0_ec->stat.faf_in_rx_short = 0xfc006104
&eth0_ec->stat.faf_in_rx_long = 0xfc006108
&eth0_ec->stat.faf_out_rx_pkt = 0xfc00610c
&eth0_ec->stat.faf_out_rx_short = 0xfc006110
&eth0_ec->stat.faf_out_rx_long = 0xfc006114
&eth0_ec->stat.faf_out_drop = 0xfc006118
&eth0_ec->stat.rxf_in_rx_pkt = 0xfc00611c
&eth0_ec->stat.rxf_in_fifo_err = 0xfc006120
&eth0_ec->stat.lbf_in_rx_pkt = 0xfc006124
&eth0_ec->stat.lbf_in_fifo_err = 0xfc006128
&eth0_ec->stat.rxf_out_rx_1_pkt = 0xfc00612c
&eth0_ec->stat.rxf_out_rx_2_pkt = 0xfc006130
&eth0_ec->stat.rxf_out_drop_1_pkt = 0xfc006134
&eth0_ec->stat.rxf_out_drop_2_pkt = 0xfc006138
&eth0_ec->stat.rpe_1_in_rx_pkt = 0xfc00613c
&eth0_ec->stat.rpe_1_out_rx_pkt = 0xfc006140
&eth0_ec->stat.rpe_2_in_rx_pkt = 0xfc006144
&eth0_ec->stat.rpe_2_out_rx_pkt = 0xfc006148
&eth0_ec->stat.rpe_3_in_rx_pkt = 0xfc00614c
&eth0_ec->stat.rpe_3_out_rx_pkt = 0xfc006150
&eth0_ec->stat.tpe_in_tx_pkt = 0xfc006154
&eth0_ec->stat.tpe_out_tx_pkt = 0xfc006158
&eth0_ec->stat.tpm_tx_pkt = 0xfc00615c
&eth0_ec->stat.tfw_in_tx_pkt = 0xfc006160
&eth0_ec->stat.tfw_out_tx_pkt = 0xfc006164
&eth0_ec->stat.rfw_in_rx_pkt = 0xfc006168
&eth0_ec->stat.rfw_in_vlan_drop = 0xfc00616c
&eth0_ec->stat.rfw_in_parse_drop = 0xfc006170
&eth0_ec->stat.rfw_in_mc = 0xfc006174
&eth0_ec->stat.rfw_in_bc = 0xfc006178
&eth0_ec->stat.rfw_in_vlan_exist = 0xfc00617c
&eth0_ec->stat.rfw_in_vlan_nexist = 0xfc006180
&eth0_ec->stat.rfw_in_mac_drop = 0xfc006184
&eth0_ec->stat.rfw_in_mac_ndet_drop = 0xfc006188
&eth0_ec->stat.rfw_in_ctrl_drop = 0xfc00618c
&eth0_ec->stat.rfw_in_prot_i_drop = 0xfc006190
&eth0_ec->stat.eee_in = 0xfc006194
&eth0_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc006300
&eth0_ec->stat_udma[0].rfw_out_drop = 0xfc006304
&eth0_ec->stat_udma[0].msw_in_rx_pkt = 0xfc006308
&eth0_ec->stat_udma[0].msw_drop_q_full = 0xfc00630c
&eth0_ec->stat_udma[0].msw_drop_sop = 0xfc006310
&eth0_ec->stat_udma[0].msw_drop_eop = 0xfc006314
&eth0_ec->stat_udma[0].msw_wr_eop = 0xfc006318
&eth0_ec->stat_udma[0].msw_out_rx_pkt = 0xfc00631c
&eth0_ec->stat_udma[0].tso_no_tso_pkt = 0xfc006320
&eth0_ec->stat_udma[0].tso_tso_pkt = 0xfc006324
&eth0_ec->stat_udma[0].tso_seg_pkt = 0xfc006328
&eth0_ec->stat_udma[0].tso_pad_pkt = 0xfc00632c
&eth0_ec->stat_udma[0].tpm_tx_spoof = 0xfc006330
&eth0_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc006334
&eth0_ec->stat_udma[0].tmi_out_to_mac = 0xfc006338
&eth0_ec->stat_udma[0].tmi_out_to_rx = 0xfc00633c
&eth0_ec->stat_udma[0].tx_q0_bytes = 0xfc006340
&eth0_ec->stat_udma[0].tx_q1_bytes = 0xfc006344
&eth0_ec->stat_udma[0].tx_q2_bytes = 0xfc006348
&eth0_ec->stat_udma[0].tx_q3_bytes = 0xfc00634c
&eth0_ec->stat_udma[0].tx_q0_pkts = 0xfc006350
&eth0_ec->stat_udma[0].tx_q1_pkts = 0xfc006354
&eth0_ec->stat_udma[0].tx_q2_pkts = 0xfc006358
&eth0_ec->stat_udma[0].tx_q3_pkts = 0xfc00635c
&eth0_ec->stat_udma[0].tx_q4_bytes = 0xfc006360
&eth0_ec->stat_udma[0].tx_q5_bytes = 0xfc006364
&eth0_ec->stat_udma[0].tx_q6_bytes = 0xfc006368
&eth0_ec->stat_udma[0].tx_q7_bytes = 0xfc00636c
&eth0_ec->stat_udma[0].tx_q8_bytes = 0xfc006370
&eth0_ec->stat_udma[0].tx_q9_bytes = 0xfc006374
&eth0_ec->stat_udma[0].tx_q10_bytes = 0xfc006378
&eth0_ec->stat_udma[0].tx_q11_bytes = 0xfc00637c
&eth0_ec->stat_udma[0].tx_q12_bytes = 0xfc006380
&eth0_ec->stat_udma[0].tx_q13_bytes = 0xfc006384
&eth0_ec->stat_udma[0].tx_q14_bytes = 0xfc006388
&eth0_ec->stat_udma[0].tx_q15_bytes = 0xfc00638c
&eth0_ec->stat_udma[0].tx_q4_pkts = 0xfc006390
&eth0_ec->stat_udma[0].tx_q5_pkts = 0xfc006394
&eth0_ec->stat_udma[0].tx_q6_pkts = 0xfc006398
&eth0_ec->stat_udma[0].tx_q7_pkts = 0xfc00639c
&eth0_ec->stat_udma[0].tx_q8_pkts = 0xfc0063a0
&eth0_ec->stat_udma[0].tx_q9_pkts = 0xfc0063a4
&eth0_ec->stat_udma[0].tx_q10_pkts = 0xfc0063a8
&eth0_ec->stat_udma[0].tx_q11_pkts = 0xfc0063ac
&eth0_ec->stat_udma[0].tx_q12_pkts = 0xfc0063b0
&eth0_ec->stat_udma[0].tx_q13_pkts = 0xfc0063b4
&eth0_ec->stat_udma[0].tx_q14_pkts = 0xfc0063b8
&eth0_ec->stat_udma[0].tx_q15_pkts = 0xfc0063bc
&eth0_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc006400
&eth0_ec->stat_udma[1].rfw_out_drop = 0xfc006404
&eth0_ec->stat_udma[1].msw_in_rx_pkt = 0xfc006408
&eth0_ec->stat_udma[1].msw_drop_q_full = 0xfc00640c
&eth0_ec->stat_udma[1].msw_drop_sop = 0xfc006410
&eth0_ec->stat_udma[1].msw_drop_eop = 0xfc006414
&eth0_ec->stat_udma[1].msw_wr_eop = 0xfc006418
&eth0_ec->stat_udma[1].msw_out_rx_pkt = 0xfc00641c
&eth0_ec->stat_udma[1].tso_no_tso_pkt = 0xfc006420
&eth0_ec->stat_udma[1].tso_tso_pkt = 0xfc006424
&eth0_ec->stat_udma[1].tso_seg_pkt = 0xfc006428
&eth0_ec->stat_udma[1].tso_pad_pkt = 0xfc00642c
&eth0_ec->stat_udma[1].tpm_tx_spoof = 0xfc006430
&eth0_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc006434
&eth0_ec->stat_udma[1].tmi_out_to_mac = 0xfc006438
&eth0_ec->stat_udma[1].tmi_out_to_rx = 0xfc00643c
&eth0_ec->stat_udma[1].tx_q0_bytes = 0xfc006440
&eth0_ec->stat_udma[1].tx_q1_bytes = 0xfc006444
&eth0_ec->stat_udma[1].tx_q2_bytes = 0xfc006448
&eth0_ec->stat_udma[1].tx_q3_bytes = 0xfc00644c
&eth0_ec->stat_udma[1].tx_q0_pkts = 0xfc006450
&eth0_ec->stat_udma[1].tx_q1_pkts = 0xfc006454
&eth0_ec->stat_udma[1].tx_q2_pkts = 0xfc006458
&eth0_ec->stat_udma[1].tx_q3_pkts = 0xfc00645c
&eth0_ec->stat_udma[1].tx_q4_bytes = 0xfc006460
&eth0_ec->stat_udma[1].tx_q5_bytes = 0xfc006464
&eth0_ec->stat_udma[1].tx_q6_bytes = 0xfc006468
&eth0_ec->stat_udma[1].tx_q7_bytes = 0xfc00646c
&eth0_ec->stat_udma[1].tx_q8_bytes = 0xfc006470
&eth0_ec->stat_udma[1].tx_q9_bytes = 0xfc006474
&eth0_ec->stat_udma[1].tx_q10_bytes = 0xfc006478
&eth0_ec->stat_udma[1].tx_q11_bytes = 0xfc00647c
&eth0_ec->stat_udma[1].tx_q12_bytes = 0xfc006480
&eth0_ec->stat_udma[1].tx_q13_bytes = 0xfc006484
&eth0_ec->stat_udma[1].tx_q14_bytes = 0xfc006488
&eth0_ec->stat_udma[1].tx_q15_bytes = 0xfc00648c
&eth0_ec->stat_udma[1].tx_q4_pkts = 0xfc006490
&eth0_ec->stat_udma[1].tx_q5_pkts = 0xfc006494
&eth0_ec->stat_udma[1].tx_q6_pkts = 0xfc006498
&eth0_ec->stat_udma[1].tx_q7_pkts = 0xfc00649c
&eth0_ec->stat_udma[1].tx_q8_pkts = 0xfc0064a0
&eth0_ec->stat_udma[1].tx_q9_pkts = 0xfc0064a4
&eth0_ec->stat_udma[1].tx_q10_pkts = 0xfc0064a8
&eth0_ec->stat_udma[1].tx_q11_pkts = 0xfc0064ac
&eth0_ec->stat_udma[1].tx_q12_pkts = 0xfc0064b0
&eth0_ec->stat_udma[1].tx_q13_pkts = 0xfc0064b4
&eth0_ec->stat_udma[1].tx_q14_pkts = 0xfc0064b8
&eth0_ec->stat_udma[1].tx_q15_pkts = 0xfc0064bc
&eth0_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc006500
&eth0_ec->stat_udma[2].rfw_out_drop = 0xfc006504
&eth0_ec->stat_udma[2].msw_in_rx_pkt = 0xfc006508
&eth0_ec->stat_udma[2].msw_drop_q_full = 0xfc00650c
&eth0_ec->stat_udma[2].msw_drop_sop = 0xfc006510
&eth0_ec->stat_udma[2].msw_drop_eop = 0xfc006514
&eth0_ec->stat_udma[2].msw_wr_eop = 0xfc006518
&eth0_ec->stat_udma[2].msw_out_rx_pkt = 0xfc00651c
&eth0_ec->stat_udma[2].tso_no_tso_pkt = 0xfc006520
&eth0_ec->stat_udma[2].tso_tso_pkt = 0xfc006524
&eth0_ec->stat_udma[2].tso_seg_pkt = 0xfc006528
&eth0_ec->stat_udma[2].tso_pad_pkt = 0xfc00652c
&eth0_ec->stat_udma[2].tpm_tx_spoof = 0xfc006530
&eth0_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc006534
&eth0_ec->stat_udma[2].tmi_out_to_mac = 0xfc006538
&eth0_ec->stat_udma[2].tmi_out_to_rx = 0xfc00653c
&eth0_ec->stat_udma[2].tx_q0_bytes = 0xfc006540
&eth0_ec->stat_udma[2].tx_q1_bytes = 0xfc006544
&eth0_ec->stat_udma[2].tx_q2_bytes = 0xfc006548
&eth0_ec->stat_udma[2].tx_q3_bytes = 0xfc00654c
&eth0_ec->stat_udma[2].tx_q0_pkts = 0xfc006550
&eth0_ec->stat_udma[2].tx_q1_pkts = 0xfc006554
&eth0_ec->stat_udma[2].tx_q2_pkts = 0xfc006558
&eth0_ec->stat_udma[2].tx_q3_pkts = 0xfc00655c
&eth0_ec->stat_udma[2].tx_q4_bytes = 0xfc006560
&eth0_ec->stat_udma[2].tx_q5_bytes = 0xfc006564
&eth0_ec->stat_udma[2].tx_q6_bytes = 0xfc006568
&eth0_ec->stat_udma[2].tx_q7_bytes = 0xfc00656c
&eth0_ec->stat_udma[2].tx_q8_bytes = 0xfc006570
&eth0_ec->stat_udma[2].tx_q9_bytes = 0xfc006574
&eth0_ec->stat_udma[2].tx_q10_bytes = 0xfc006578
&eth0_ec->stat_udma[2].tx_q11_bytes = 0xfc00657c
&eth0_ec->stat_udma[2].tx_q12_bytes = 0xfc006580
&eth0_ec->stat_udma[2].tx_q13_bytes = 0xfc006584
&eth0_ec->stat_udma[2].tx_q14_bytes = 0xfc006588
&eth0_ec->stat_udma[2].tx_q15_bytes = 0xfc00658c
&eth0_ec->stat_udma[2].tx_q4_pkts = 0xfc006590
&eth0_ec->stat_udma[2].tx_q5_pkts = 0xfc006594
&eth0_ec->stat_udma[2].tx_q6_pkts = 0xfc006598
&eth0_ec->stat_udma[2].tx_q7_pkts = 0xfc00659c
&eth0_ec->stat_udma[2].tx_q8_pkts = 0xfc0065a0
&eth0_ec->stat_udma[2].tx_q9_pkts = 0xfc0065a4
&eth0_ec->stat_udma[2].tx_q10_pkts = 0xfc0065a8
&eth0_ec->stat_udma[2].tx_q11_pkts = 0xfc0065ac
&eth0_ec->stat_udma[2].tx_q12_pkts = 0xfc0065b0
&eth0_ec->stat_udma[2].tx_q13_pkts = 0xfc0065b4
&eth0_ec->stat_udma[2].tx_q14_pkts = 0xfc0065b8
&eth0_ec->stat_udma[2].tx_q15_pkts = 0xfc0065bc
&eth0_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc006600
&eth0_ec->stat_udma[3].rfw_out_drop = 0xfc006604
&eth0_ec->stat_udma[3].msw_in_rx_pkt = 0xfc006608
&eth0_ec->stat_udma[3].msw_drop_q_full = 0xfc00660c
&eth0_ec->stat_udma[3].msw_drop_sop = 0xfc006610
&eth0_ec->stat_udma[3].msw_drop_eop = 0xfc006614
&eth0_ec->stat_udma[3].msw_wr_eop = 0xfc006618
&eth0_ec->stat_udma[3].msw_out_rx_pkt = 0xfc00661c
&eth0_ec->stat_udma[3].tso_no_tso_pkt = 0xfc006620
&eth0_ec->stat_udma[3].tso_tso_pkt = 0xfc006624
&eth0_ec->stat_udma[3].tso_seg_pkt = 0xfc006628
&eth0_ec->stat_udma[3].tso_pad_pkt = 0xfc00662c
&eth0_ec->stat_udma[3].tpm_tx_spoof = 0xfc006630
&eth0_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc006634
&eth0_ec->stat_udma[3].tmi_out_to_mac = 0xfc006638
&eth0_ec->stat_udma[3].tmi_out_to_rx = 0xfc00663c
&eth0_ec->stat_udma[3].tx_q0_bytes = 0xfc006640
&eth0_ec->stat_udma[3].tx_q1_bytes = 0xfc006644
&eth0_ec->stat_udma[3].tx_q2_bytes = 0xfc006648
&eth0_ec->stat_udma[3].tx_q3_bytes = 0xfc00664c
&eth0_ec->stat_udma[3].tx_q0_pkts = 0xfc006650
&eth0_ec->stat_udma[3].tx_q1_pkts = 0xfc006654
&eth0_ec->stat_udma[3].tx_q2_pkts = 0xfc006658
&eth0_ec->stat_udma[3].tx_q3_pkts = 0xfc00665c
&eth0_ec->stat_udma[3].tx_q4_bytes = 0xfc006660
&eth0_ec->stat_udma[3].tx_q5_bytes = 0xfc006664
&eth0_ec->stat_udma[3].tx_q6_bytes = 0xfc006668
&eth0_ec->stat_udma[3].tx_q7_bytes = 0xfc00666c
&eth0_ec->stat_udma[3].tx_q8_bytes = 0xfc006670
&eth0_ec->stat_udma[3].tx_q9_bytes = 0xfc006674
&eth0_ec->stat_udma[3].tx_q10_bytes = 0xfc006678
&eth0_ec->stat_udma[3].tx_q11_bytes = 0xfc00667c
&eth0_ec->stat_udma[3].tx_q12_bytes = 0xfc006680
&eth0_ec->stat_udma[3].tx_q13_bytes = 0xfc006684
&eth0_ec->stat_udma[3].tx_q14_bytes = 0xfc006688
&eth0_ec->stat_udma[3].tx_q15_bytes = 0xfc00668c
&eth0_ec->stat_udma[3].tx_q4_pkts = 0xfc006690
&eth0_ec->stat_udma[3].tx_q5_pkts = 0xfc006694
&eth0_ec->stat_udma[3].tx_q6_pkts = 0xfc006698
&eth0_ec->stat_udma[3].tx_q7_pkts = 0xfc00669c
&eth0_ec->stat_udma[3].tx_q8_pkts = 0xfc0066a0
&eth0_ec->stat_udma[3].tx_q9_pkts = 0xfc0066a4
&eth0_ec->stat_udma[3].tx_q10_pkts = 0xfc0066a8
&eth0_ec->stat_udma[3].tx_q11_pkts = 0xfc0066ac
&eth0_ec->stat_udma[3].tx_q12_pkts = 0xfc0066b0
&eth0_ec->stat_udma[3].tx_q13_pkts = 0xfc0066b4
&eth0_ec->stat_udma[3].tx_q14_pkts = 0xfc0066b8
&eth0_ec->stat_udma[3].tx_q15_pkts = 0xfc0066bc
&eth0_ec->msp.p_parse_cfg = 0xfc006700
&eth0_ec->msp.p_act_table_addr = 0xfc006704
&eth0_ec->msp.p_act_table_data_1 = 0xfc006708
&eth0_ec->msp.p_act_table_data_2 = 0xfc00670c
&eth0_ec->msp.p_act_table_data_3 = 0xfc006710
&eth0_ec->msp.p_act_table_data_4 = 0xfc006714
&eth0_ec->msp.p_act_table_data_5 = 0xfc006718
&eth0_ec->msp.p_act_table_data_6 = 0xfc00671c
&eth0_ec->msp.p_res_def = 0xfc006720
&eth0_ec->msp.p_res_in = 0xfc006724
&eth0_ec->msp_p[0].h_hdr_len = 0xfc006740
&eth0_ec->msp_p[1].h_hdr_len = 0xfc006744
&eth0_ec->msp_p[2].h_hdr_len = 0xfc006748
&eth0_ec->msp_p[3].h_hdr_len = 0xfc00674c
&eth0_ec->msp_p[4].h_hdr_len = 0xfc006750
&eth0_ec->msp_p[5].h_hdr_len = 0xfc006754
&eth0_ec->msp_p[6].h_hdr_len = 0xfc006758
&eth0_ec->msp_p[7].h_hdr_len = 0xfc00675c
&eth0_ec->msp_p[8].h_hdr_len = 0xfc006760
&eth0_ec->msp_p[9].h_hdr_len = 0xfc006764
&eth0_ec->msp_p[10].h_hdr_len = 0xfc006768
&eth0_ec->msp_p[11].h_hdr_len = 0xfc00676c
&eth0_ec->msp_p[12].h_hdr_len = 0xfc006770
&eth0_ec->msp_p[13].h_hdr_len = 0xfc006774
&eth0_ec->msp_p[14].h_hdr_len = 0xfc006778
&eth0_ec->msp_p[15].h_hdr_len = 0xfc00677c
&eth0_ec->msp_p[16].h_hdr_len = 0xfc006780
&eth0_ec->msp_p[17].h_hdr_len = 0xfc006784
&eth0_ec->msp_p[18].h_hdr_len = 0xfc006788
&eth0_ec->msp_p[19].h_hdr_len = 0xfc00678c
&eth0_ec->msp_p[20].h_hdr_len = 0xfc006790
&eth0_ec->msp_p[21].h_hdr_len = 0xfc006794
&eth0_ec->msp_p[22].h_hdr_len = 0xfc006798
&eth0_ec->msp_p[23].h_hdr_len = 0xfc00679c
&eth0_ec->msp_p[24].h_hdr_len = 0xfc0067a0
&eth0_ec->msp_p[25].h_hdr_len = 0xfc0067a4
&eth0_ec->msp_p[26].h_hdr_len = 0xfc0067a8
&eth0_ec->msp_p[27].h_hdr_len = 0xfc0067ac
&eth0_ec->msp_p[28].h_hdr_len = 0xfc0067b0
&eth0_ec->msp_p[29].h_hdr_len = 0xfc0067b4
&eth0_ec->msp_p[30].h_hdr_len = 0xfc0067b8
&eth0_ec->msp_p[31].h_hdr_len = 0xfc0067bc
&eth0_ec->msp_c[0].p_comp_data = 0xfc0067c0
&eth0_ec->msp_c[0].p_comp_mask = 0xfc0067c4
&eth0_ec->msp_c[0].p_comp_ctrl = 0xfc0067c8
&eth0_ec->msp_c[1].p_comp_data = 0xfc0067dc
&eth0_ec->msp_c[1].p_comp_mask = 0xfc0067e0
&eth0_ec->msp_c[1].p_comp_ctrl = 0xfc0067e4
&eth0_ec->msp_c[2].p_comp_data = 0xfc0067f8
&eth0_ec->msp_c[2].p_comp_mask = 0xfc0067fc
&eth0_ec->msp_c[2].p_comp_ctrl = 0xfc006800
&eth0_ec->msp_c[3].p_comp_data = 0xfc006814
&eth0_ec->msp_c[3].p_comp_mask = 0xfc006818
&eth0_ec->msp_c[3].p_comp_ctrl = 0xfc00681c
&eth0_ec->msp_c[4].p_comp_data = 0xfc006830
&eth0_ec->msp_c[4].p_comp_mask = 0xfc006834
&eth0_ec->msp_c[4].p_comp_ctrl = 0xfc006838
&eth0_ec->msp_c[5].p_comp_data = 0xfc00684c
&eth0_ec->msp_c[5].p_comp_mask = 0xfc006850
&eth0_ec->msp_c[5].p_comp_ctrl = 0xfc006854
&eth0_ec->msp_c[6].p_comp_data = 0xfc006868
&eth0_ec->msp_c[6].p_comp_mask = 0xfc00686c
&eth0_ec->msp_c[6].p_comp_ctrl = 0xfc006870
&eth0_ec->msp_c[7].p_comp_data = 0xfc006884
&eth0_ec->msp_c[7].p_comp_mask = 0xfc006888
&eth0_ec->msp_c[7].p_comp_ctrl = 0xfc00688c
&eth0_ec->msp_c[8].p_comp_data = 0xfc0068a0
&eth0_ec->msp_c[8].p_comp_mask = 0xfc0068a4
&eth0_ec->msp_c[8].p_comp_ctrl = 0xfc0068a8
&eth0_ec->msp_c[9].p_comp_data = 0xfc0068bc
&eth0_ec->msp_c[9].p_comp_mask = 0xfc0068c0
&eth0_ec->msp_c[9].p_comp_ctrl = 0xfc0068c4
&eth0_ec->msp_c[10].p_comp_data = 0xfc0068d8
&eth0_ec->msp_c[10].p_comp_mask = 0xfc0068dc
&eth0_ec->msp_c[10].p_comp_ctrl = 0xfc0068e0
&eth0_ec->msp_c[11].p_comp_data = 0xfc0068f4
&eth0_ec->msp_c[11].p_comp_mask = 0xfc0068f8
&eth0_ec->msp_c[11].p_comp_ctrl = 0xfc0068fc
&eth0_ec->msp_c[12].p_comp_data = 0xfc006910
&eth0_ec->msp_c[12].p_comp_mask = 0xfc006914
&eth0_ec->msp_c[12].p_comp_ctrl = 0xfc006918
&eth0_ec->msp_c[13].p_comp_data = 0xfc00692c
&eth0_ec->msp_c[13].p_comp_mask = 0xfc006930
&eth0_ec->msp_c[13].p_comp_ctrl = 0xfc006934
&eth0_ec->msp_c[14].p_comp_data = 0xfc006948
&eth0_ec->msp_c[14].p_comp_mask = 0xfc00694c
&eth0_ec->msp_c[14].p_comp_ctrl = 0xfc006950
&eth0_ec->msp_c[15].p_comp_data = 0xfc006964
&eth0_ec->msp_c[15].p_comp_mask = 0xfc006968
&eth0_ec->msp_c[15].p_comp_ctrl = 0xfc00696c
&eth0_ec->msp_c[16].p_comp_data = 0xfc006980
&eth0_ec->msp_c[16].p_comp_mask = 0xfc006984
&eth0_ec->msp_c[16].p_comp_ctrl = 0xfc006988
&eth0_ec->msp_c[17].p_comp_data = 0xfc00699c
&eth0_ec->msp_c[17].p_comp_mask = 0xfc0069a0
&eth0_ec->msp_c[17].p_comp_ctrl = 0xfc0069a4
&eth0_ec->msp_c[18].p_comp_data = 0xfc0069b8
&eth0_ec->msp_c[18].p_comp_mask = 0xfc0069bc
&eth0_ec->msp_c[18].p_comp_ctrl = 0xfc0069c0
&eth0_ec->msp_c[19].p_comp_data = 0xfc0069d4
&eth0_ec->msp_c[19].p_comp_mask = 0xfc0069d8
&eth0_ec->msp_c[19].p_comp_ctrl = 0xfc0069dc
&eth0_ec->msp_c[20].p_comp_data = 0xfc0069f0
&eth0_ec->msp_c[20].p_comp_mask = 0xfc0069f4
&eth0_ec->msp_c[20].p_comp_ctrl = 0xfc0069f8
&eth0_ec->msp_c[21].p_comp_data = 0xfc006a0c
&eth0_ec->msp_c[21].p_comp_mask = 0xfc006a10
&eth0_ec->msp_c[21].p_comp_ctrl = 0xfc006a14
&eth0_ec->msp_c[22].p_comp_data = 0xfc006a28
&eth0_ec->msp_c[22].p_comp_mask = 0xfc006a2c
&eth0_ec->msp_c[22].p_comp_ctrl = 0xfc006a30
&eth0_ec->msp_c[23].p_comp_data = 0xfc006a44
&eth0_ec->msp_c[23].p_comp_mask = 0xfc006a48
&eth0_ec->msp_c[23].p_comp_ctrl = 0xfc006a4c
&eth0_ec->msp_c[24].p_comp_data = 0xfc006a60
&eth0_ec->msp_c[24].p_comp_mask = 0xfc006a64
&eth0_ec->msp_c[24].p_comp_ctrl = 0xfc006a68
&eth0_ec->msp_c[25].p_comp_data = 0xfc006a7c
&eth0_ec->msp_c[25].p_comp_mask = 0xfc006a80
&eth0_ec->msp_c[25].p_comp_ctrl = 0xfc006a84
&eth0_ec->msp_c[26].p_comp_data = 0xfc006a98
&eth0_ec->msp_c[26].p_comp_mask = 0xfc006a9c
&eth0_ec->msp_c[26].p_comp_ctrl = 0xfc006aa0
&eth0_ec->msp_c[27].p_comp_data = 0xfc006ab4
&eth0_ec->msp_c[27].p_comp_mask = 0xfc006ab8
&eth0_ec->msp_c[27].p_comp_ctrl = 0xfc006abc
&eth0_ec->msp_c[28].p_comp_data = 0xfc006ad0
&eth0_ec->msp_c[28].p_comp_mask = 0xfc006ad4
&eth0_ec->msp_c[28].p_comp_ctrl = 0xfc006ad8
&eth0_ec->msp_c[29].p_comp_data = 0xfc006aec
&eth0_ec->msp_c[29].p_comp_mask = 0xfc006af0
&eth0_ec->msp_c[29].p_comp_ctrl = 0xfc006af4
&eth0_ec->msp_c[30].p_comp_data = 0xfc006b08
&eth0_ec->msp_c[30].p_comp_mask = 0xfc006b0c
&eth0_ec->msp_c[30].p_comp_ctrl = 0xfc006b10
&eth0_ec->msp_c[31].p_comp_data = 0xfc006b24
&eth0_ec->msp_c[31].p_comp_mask = 0xfc006b28
&eth0_ec->msp_c[31].p_comp_ctrl = 0xfc006b2c
&eth0_ec->crce.gen_cfg = 0xfc006b60
&eth0_ec->wol.wol_en = 0xfc006b80
&eth0_ec->wol.magic_pswd_l = 0xfc006b84
&eth0_ec->wol.magic_pswd_h = 0xfc006b88
&eth0_ec->wol.ipv6_dip_word0 = 0xfc006b8c
&eth0_ec->wol.ipv6_dip_word1 = 0xfc006b90
&eth0_ec->wol.ipv6_dip_word2 = 0xfc006b94
&eth0_ec->wol.ipv6_dip_word3 = 0xfc006b98
&eth0_ec->wol.ipv4_dip = 0xfc006b9c
&eth0_ec->wol.ethertype = 0xfc006ba0
&eth0_ec->int_ctrl_mem[0] = 0xfc006c00
&eth0_ec->int_ctrl_mem[1] = 0xfc006c04
&eth0_ec->int_ctrl_mem[2] = 0xfc006c08
&eth0_ec->int_ctrl_mem[3] = 0xfc006c0c
&eth0_ec->int_ctrl_mem[4] = 0xfc006c10
&eth0_ec->int_ctrl_mem[5] = 0xfc006c14
&eth0_ec->int_ctrl_mem[6] = 0xfc006c18
&eth0_ec->int_ctrl_mem[7] = 0xfc006c1c
&eth0_ec->int_ctrl_mem[8] = 0xfc006c20
&eth0_ec->int_ctrl_mem[9] = 0xfc006c24
&eth0_ec->int_ctrl_mem[10] = 0xfc006c28
&eth0_ec->int_ctrl_mem[11] = 0xfc006c2c
&eth0_ec->int_ctrl_mem[12] = 0xfc006c30
&eth0_ec->int_ctrl_mem[13] = 0xfc006c34
&eth0_ec->int_ctrl_mem[14] = 0xfc006c38
&eth0_ec->int_ctrl_mem[15] = 0xfc006c3c
&eth0_ec->int_ctrl_mem[16] = 0xfc006c40
&eth0_ec->int_ctrl_mem[17] = 0xfc006c44
&eth0_ec->int_ctrl_mem[18] = 0xfc006c48
&eth0_ec->int_ctrl_mem[19] = 0xfc006c4c
&eth0_ec->int_ctrl_mem[20] = 0xfc006c50
&eth0_ec->int_ctrl_mem[21] = 0xfc006c54
&eth0_ec->int_ctrl_mem[22] = 0xfc006c58
&eth0_ec->int_ctrl_mem[23] = 0xfc006c5c
&eth0_ec->int_ctrl_mem[24] = 0xfc006c60
&eth0_ec->int_ctrl_mem[25] = 0xfc006c64
&eth0_ec->int_ctrl_mem[26] = 0xfc006c68
&eth0_ec->int_ctrl_mem[27] = 0xfc006c6c
&eth0_ec->int_ctrl_mem[28] = 0xfc006c70
&eth0_ec->int_ctrl_mem[29] = 0xfc006c74
&eth0_ec->int_ctrl_mem[30] = 0xfc006c78
&eth0_ec->int_ctrl_mem[31] = 0xfc006c7c
&eth0_ec->int_ctrl_mem[32] = 0xfc006c80
&eth0_ec->int_ctrl_mem[33] = 0xfc006c84
&eth0_ec->int_ctrl_mem[34] = 0xfc006c88
&eth0_ec->int_ctrl_mem[35] = 0xfc006c8c
&eth0_ec->int_ctrl_mem[36] = 0xfc006c90
&eth0_ec->int_ctrl_mem[37] = 0xfc006c94
&eth0_ec->int_ctrl_mem[38] = 0xfc006c98
&eth0_ec->int_ctrl_mem[39] = 0xfc006c9c
&eth0_ec->int_ctrl_mem[40] = 0xfc006ca0
&eth0_ec->int_ctrl_mem[41] = 0xfc006ca4
&eth0_ec->int_ctrl_mem[42] = 0xfc006ca8
&eth0_ec->int_ctrl_mem[43] = 0xfc006cac
&eth0_ec->int_ctrl_mem[44] = 0xfc006cb0
&eth0_ec->int_ctrl_mem[45] = 0xfc006cb4
&eth0_ec->int_ctrl_mem[46] = 0xfc006cb8
&eth0_ec->int_ctrl_mem[47] = 0xfc006cbc
&eth0_ec->int_ctrl_mem[48] = 0xfc006cc0
&eth0_ec->int_ctrl_mem[49] = 0xfc006cc4
&eth0_ec->int_ctrl_mem[50] = 0xfc006cc8
&eth0_ec->int_ctrl_mem[51] = 0xfc006ccc
&eth0_ec->int_ctrl_mem[52] = 0xfc006cd0
&eth0_ec->int_ctrl_mem[53] = 0xfc006cd4
&eth0_ec->int_ctrl_mem[54] = 0xfc006cd8
&eth0_ec->int_ctrl_mem[55] = 0xfc006cdc
&eth0_ec->int_ctrl_mem[56] = 0xfc006ce0
&eth0_ec->int_ctrl_mem[57] = 0xfc006ce4
&eth0_ec->int_ctrl_mem[58] = 0xfc006ce8
&eth0_ec->int_ctrl_mem[59] = 0xfc006cec
&eth0_ec->int_ctrl_mem[60] = 0xfc006cf0
&eth0_ec->int_ctrl_mem[61] = 0xfc006cf4
&eth0_ec->int_ctrl_mem[62] = 0xfc006cf8
&eth0_ec->int_ctrl_mem[63] = 0xfc006cfc
&eth0_ec->pth.system_time_seconds = 0xfc006d00
&eth0_ec->pth.system_time_subseconds_msb = 0xfc006d04
&eth0_ec->pth.system_time_subseconds_lsb = 0xfc006d08
&eth0_ec->pth.clock_period_msb = 0xfc006d0c
&eth0_ec->pth.clock_period_lsb = 0xfc006d10
&eth0_ec->pth.int_update_ctrl = 0xfc006d14
&eth0_ec->pth.int_update_seconds = 0xfc006d18
&eth0_ec->pth.int_update_subseconds_msb = 0xfc006d1c
&eth0_ec->pth.int_update_subseconds_lsb = 0xfc006d20
&eth0_ec->pth.ext_update_ctrl = 0xfc006d24
&eth0_ec->pth.ext_update_seconds = 0xfc006d28
&eth0_ec->pth.ext_update_subseconds_msb = 0xfc006d2c
&eth0_ec->pth.ext_update_subseconds_lsb = 0xfc006d30
&eth0_ec->pth.read_compensation_subseconds_msb = 0xfc006d34
&eth0_ec->pth.read_compensation_subseconds_lsb = 0xfc006d38
&eth0_ec->pth.int_write_compensation_subseconds_msb = 0xfc006d3c
&eth0_ec->pth.int_write_compensation_subseconds_lsb = 0xfc006d40
&eth0_ec->pth.ext_write_compensation_subseconds_msb = 0xfc006d44
&eth0_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc006d48
&eth0_ec->pth.sync_compensation_subseconds_msb = 0xfc006d4c
&eth0_ec->pth.sync_compensation_subseconds_lsb = 0xfc006d50
&eth0_ec->pth.nanosec_align = 0xfc006d54
&eth0_ec->pth_egress[0].trigger_ctrl = 0xfc006d80
&eth0_ec->pth_egress[0].trigger_seconds = 0xfc006d84
&eth0_ec->pth_egress[0].trigger_subseconds_msb = 0xfc006d88
&eth0_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc006d8c
&eth0_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc006d90
&eth0_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc006d94
&eth0_ec->pth_egress[1].trigger_ctrl = 0xfc006da0
&eth0_ec->pth_egress[1].trigger_seconds = 0xfc006da4
&eth0_ec->pth_egress[1].trigger_subseconds_msb = 0xfc006da8
&eth0_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc006dac
&eth0_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc006db0
&eth0_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc006db4
&eth0_ec->pth_egress[2].trigger_ctrl = 0xfc006dc0
&eth0_ec->pth_egress[2].trigger_seconds = 0xfc006dc4
&eth0_ec->pth_egress[2].trigger_subseconds_msb = 0xfc006dc8
&eth0_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc006dcc
&eth0_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc006dd0
&eth0_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc006dd4
&eth0_ec->pth_egress[3].trigger_ctrl = 0xfc006de0
&eth0_ec->pth_egress[3].trigger_seconds = 0xfc006de4
&eth0_ec->pth_egress[3].trigger_subseconds_msb = 0xfc006de8
&eth0_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc006dec
&eth0_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc006df0
&eth0_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc006df4
&eth0_ec->pth_egress[4].trigger_ctrl = 0xfc006e00
&eth0_ec->pth_egress[4].trigger_seconds = 0xfc006e04
&eth0_ec->pth_egress[4].trigger_subseconds_msb = 0xfc006e08
&eth0_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc006e0c
&eth0_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc006e10
&eth0_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc006e14
&eth0_ec->pth_egress[5].trigger_ctrl = 0xfc006e20
&eth0_ec->pth_egress[5].trigger_seconds = 0xfc006e24
&eth0_ec->pth_egress[5].trigger_subseconds_msb = 0xfc006e28
&eth0_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc006e2c
&eth0_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc006e30
&eth0_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc006e34
&eth0_ec->pth_egress[6].trigger_ctrl = 0xfc006e40
&eth0_ec->pth_egress[6].trigger_seconds = 0xfc006e44
&eth0_ec->pth_egress[6].trigger_subseconds_msb = 0xfc006e48
&eth0_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc006e4c
&eth0_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc006e50
&eth0_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc006e54
&eth0_ec->pth_egress[7].trigger_ctrl = 0xfc006e60
&eth0_ec->pth_egress[7].trigger_seconds = 0xfc006e64
&eth0_ec->pth_egress[7].trigger_subseconds_msb = 0xfc006e68
&eth0_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc006e6c
&eth0_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc006e70
&eth0_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc006e74
&eth0_ec->pth_db[0].ts = 0xfc006e80
&eth0_ec->pth_db[0].qual = 0xfc006e84
&eth0_ec->pth_db[1].ts = 0xfc006e98
&eth0_ec->pth_db[1].qual = 0xfc006e9c
&eth0_ec->pth_db[2].ts = 0xfc006eb0
&eth0_ec->pth_db[2].qual = 0xfc006eb4
&eth0_ec->pth_db[3].ts = 0xfc006ec8
&eth0_ec->pth_db[3].qual = 0xfc006ecc
&eth0_ec->pth_db[4].ts = 0xfc006ee0
&eth0_ec->pth_db[4].qual = 0xfc006ee4
&eth0_ec->pth_db[5].ts = 0xfc006ef8
&eth0_ec->pth_db[5].qual = 0xfc006efc
&eth0_ec->pth_db[6].ts = 0xfc006f10
&eth0_ec->pth_db[6].qual = 0xfc006f14
&eth0_ec->pth_db[7].ts = 0xfc006f28
&eth0_ec->pth_db[7].qual = 0xfc006f2c
&eth0_ec->pth_db[8].ts = 0xfc006f40
&eth0_ec->pth_db[8].qual = 0xfc006f44
&eth0_ec->pth_db[9].ts = 0xfc006f58
&eth0_ec->pth_db[9].qual = 0xfc006f5c
&eth0_ec->pth_db[10].ts = 0xfc006f70
&eth0_ec->pth_db[10].qual = 0xfc006f74
&eth0_ec->pth_db[11].ts = 0xfc006f88
&eth0_ec->pth_db[11].qual = 0xfc006f8c
&eth0_ec->pth_db[12].ts = 0xfc006fa0
&eth0_ec->pth_db[12].qual = 0xfc006fa4
&eth0_ec->pth_db[13].ts = 0xfc006fb8
&eth0_ec->pth_db[13].qual = 0xfc006fbc
&eth0_ec->pth_db[14].ts = 0xfc006fd0
&eth0_ec->pth_db[14].qual = 0xfc006fd4
&eth0_ec->pth_db[15].ts = 0xfc006fe8
&eth0_ec->pth_db[15].qual = 0xfc006fec
&eth0_ec->gen_v3.bypass = 0xfc007680
&eth0_ec->gen_v3.rx_comp_desc = 0xfc007684
&eth0_ec->gen_v3.conf = 0xfc007688
&eth0_ec->gen_v3.tpm = 0xfc00768c
&eth0_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc007690
&eth0_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc007694
&eth0_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc007698
&eth0_ec->tfw_v3.tx_gpd_cam_addr = 0xfc0076c0
&eth0_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc0076c4
&eth0_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc0076c8
&eth0_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc0076cc
&eth0_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc0076d0
&eth0_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc0076d4
&eth0_ec->tfw_v3.tx_gcp_legacy = 0xfc0076d8
&eth0_ec->tfw_v3.tx_gcp_table_addr = 0xfc0076dc
&eth0_ec->tfw_v3.tx_gcp_table_gen = 0xfc0076e0
&eth0_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc0076e4
&eth0_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc0076e8
&eth0_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc0076ec
&eth0_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc0076f0
&eth0_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc0076f4
&eth0_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc0076f8
&eth0_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc0076fc
&eth0_ec->tfw_v3.tx_gcp_table_res = 0xfc007700
&eth0_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc007704
&eth0_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc007708
&eth0_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc00770c
&eth0_ec->tfw_v3.crc_csum_replace = 0xfc007710
&eth0_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc007714
&eth0_ec->tfw_v3.crc_csum_replace_table = 0xfc007718
&eth0_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc00771c
&eth0_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc007720
&eth0_ec->rfw_v3.rx_gpd_cam_addr = 0xfc007740
&eth0_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc007744
&eth0_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc007748
&eth0_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc00774c
&eth0_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc007750
&eth0_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc007754
&eth0_ec->rfw_v3.gpd_p1 = 0xfc007758
&eth0_ec->rfw_v3.gpd_p2 = 0xfc00775c
&eth0_ec->rfw_v3.gpd_p3 = 0xfc007760
&eth0_ec->rfw_v3.gpd_p4 = 0xfc007764
&eth0_ec->rfw_v3.gpd_p5 = 0xfc007768
&eth0_ec->rfw_v3.gpd_p6 = 0xfc00776c
&eth0_ec->rfw_v3.gpd_p7 = 0xfc007770
&eth0_ec->rfw_v3.gpd_p8 = 0xfc007774
&eth0_ec->rfw_v3.rx_gcp_legacy = 0xfc007778
&eth0_ec->rfw_v3.rx_gcp_table_addr = 0xfc00777c
&eth0_ec->rfw_v3.rx_gcp_table_gen = 0xfc007780
&eth0_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc007784
&eth0_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc007788
&eth0_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc00778c
&eth0_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc007790
&eth0_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc007794
&eth0_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc007798
&eth0_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc00779c
&eth0_ec->rfw_v3.rx_gcp_table_res = 0xfc0077a0
&eth0_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc0077a4
&eth0_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc0077a8
&eth0_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc0077ac
&eth0_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc0077b0
&eth0_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc0077b4
&eth0_ec->rfw_v3.hs_ctrl_table_addr = 0xfc0077b8
&eth0_ec->rfw_v3.hs_ctrl_table = 0xfc0077bc
&eth0_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc0077c0
&eth0_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc0077c4
&eth0_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc0077c8
&eth0_ec->rfw_v3.hs_ctrl_cfg = 0xfc0077cc
&eth0_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc0077d0
&eth0_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc0077d4
&eth0_ec->rfw_v3.rfw_gen_cfg = 0xfc0077d8
&eth0_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc0077dc
&eth0_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc0077e0
&eth0_ec->crypto.tx_config = 0xfc007840
&eth0_ec->crypto.rx_config = 0xfc007844
&eth0_ec->crypto.tx_override = 0xfc007848
&eth0_ec->crypto.rx_override = 0xfc00784c
&eth0_ec->crypto.xts_alpha_1 = 0xfc007850
&eth0_ec->crypto.xts_alpha_2 = 0xfc007854
&eth0_ec->crypto.xts_alpha_3 = 0xfc007858
&eth0_ec->crypto.xts_alpha_4 = 0xfc00785c
&eth0_ec->crypto.xts_sector_id_1 = 0xfc007860
&eth0_ec->crypto.xts_sector_id_2 = 0xfc007864
&eth0_ec->crypto.xts_sector_id_3 = 0xfc007868
&eth0_ec->crypto.xts_sector_id_4 = 0xfc00786c
&eth0_ec->crypto.tx_enc_iv_construction = 0xfc007870
&eth0_ec->crypto.rx_enc_iv_construction = 0xfc007874
&eth0_ec->crypto.rx_enc_iv_map = 0xfc007878
&eth0_ec->crypto.tx_pkt_trim_len = 0xfc00787c
&eth0_ec->crypto.rx_pkt_trim_len = 0xfc007880
&eth0_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc0078c0
&eth0_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc0078c4
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc0078c8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc0078cc
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc0078d0
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc0078d4
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc0078d8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc0078dc
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc0078e0
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc0078e4
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc0078e8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc0078ec
&eth0_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc0078f0
&eth0_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc0078f4
&eth0_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc0078f8
&eth0_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc0078fc
&eth0_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc007900
&eth0_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc007904
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc007908
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc00790c
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc007910
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc007914
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc007918
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc00791c
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc007920
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc007924
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc007928
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc00792c
&eth0_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc007930
&eth0_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc007934
&eth0_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc007938
&eth0_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc00793c
&eth0_ec->crypto_tx_tid[0].def_val = 0xfc007a00
&eth0_ec->crypto_tx_tid[1].def_val = 0xfc007a04
&eth0_ec->crypto_tx_tid[2].def_val = 0xfc007a08
&eth0_ec->crypto_tx_tid[3].def_val = 0xfc007a0c
&eth0_ec->crypto_tx_tid[4].def_val = 0xfc007a10
&eth0_ec->crypto_tx_tid[5].def_val = 0xfc007a14
&eth0_ec->crypto_tx_tid[6].def_val = 0xfc007a18
&eth0_ec->crypto_tx_tid[7].def_val = 0xfc007a1c
&eth0_ec->pn_remap.table_addr = 0xfc007a60
&eth0_ec->pn_remap.table_data = 0xfc007a64
&eth0_ec->tmi_fwd_table.addr = 0xfc007a80
&eth0_ec->tmi_fwd_table.fields = 0xfc007a84
&eth0_ec->tmi_fwd_table.fields_ignore = 0xfc007a90
&eth0_ec->tmi_fwd_table.stream_info_fields = 0xfc007ac0
&eth0_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc007ac4
&eth0_ec->tmi_fwd_table.cfg = 0xfc007ac8
&eth0_ec->rfw_v4_udma_select[0].port_map = 0xfc007b00
&eth0_ec->rfw_v4_udma_select[1].port_map = 0xfc007b04
&eth0_ec->rfw_v4_udma_select[2].port_map = 0xfc007b08
&eth0_ec->rfw_v4_udma_select[3].port_map = 0xfc007b0c
&eth0_ec->rfw_v4_udma_select[4].port_map = 0xfc007b10
&eth0_ec->rfw_v4_udma_select[5].port_map = 0xfc007b14
&eth0_ec->rfw_v4_udma_select[6].port_map = 0xfc007b18
&eth0_ec->rfw_v4_udma_select[7].port_map = 0xfc007b1c
&eth0_ec->rfw_v4_udma_select[8].port_map = 0xfc007b20
&eth0_ec->rfw_v4_udma_select[9].port_map = 0xfc007b24
&eth0_ec->rfw_v4_udma_select[10].port_map = 0xfc007b28
&eth0_ec->rfw_v4_udma_select[11].port_map = 0xfc007b2c
&eth0_ec->rfw_v4_udma_select[12].port_map = 0xfc007b30
&eth0_ec->rfw_v4_udma_select[13].port_map = 0xfc007b34
&eth0_ec->rfw_v4_udma_select[14].port_map = 0xfc007b38
&eth0_ec->rfw_v4_udma_select[15].port_map = 0xfc007b3c
&eth0_ec->rfw_v4_udma_select[16].port_map = 0xfc007b40
&eth0_ec->rfw_v4_udma_select[17].port_map = 0xfc007b44
&eth0_ec->rfw_v4_udma_select[18].port_map = 0xfc007b48
&eth0_ec->rfw_v4_udma_select[19].port_map = 0xfc007b4c
&eth0_ec->rfw_v4_udma_select[20].port_map = 0xfc007b50
&eth0_ec->rfw_v4_udma_select[21].port_map = 0xfc007b54
&eth0_ec->rfw_v4_udma_select[22].port_map = 0xfc007b58
&eth0_ec->rfw_v4_udma_select[23].port_map = 0xfc007b5c
&eth0_ec->rfw_v4_udma_select[24].port_map = 0xfc007b60
&eth0_ec->rfw_v4_udma_select[25].port_map = 0xfc007b64
&eth0_ec->rfw_v4_udma_select[26].port_map = 0xfc007b68
&eth0_ec->rfw_v4_udma_select[27].port_map = 0xfc007b6c
&eth0_ec->rfw_v4_udma_select[28].port_map = 0xfc007b70
&eth0_ec->rfw_v4_udma_select[29].port_map = 0xfc007b74
&eth0_ec->rfw_v4_udma_select[30].port_map = 0xfc007b78
&eth0_ec->rfw_v4_udma_select[31].port_map = 0xfc007b7c
&eth0_ec->rfw_v4_udma_select[32].port_map = 0xfc007b80
&eth0_ec->rfw_v4_udma_select[33].port_map = 0xfc007b84
&eth0_ec->rfw_v4_udma_select[34].port_map = 0xfc007b88
&eth0_ec->rfw_v4_udma_select[35].port_map = 0xfc007b8c
&eth0_ec->rfw_v4_udma_select[36].port_map = 0xfc007b90
&eth0_ec->rfw_v4_udma_select[37].port_map = 0xfc007b94
&eth0_ec->rfw_v4_udma_select[38].port_map = 0xfc007b98
&eth0_ec->rfw_v4_udma_select[39].port_map = 0xfc007b9c
&eth0_ec->rfw_v4_udma_select[40].port_map = 0xfc007ba0
&eth0_ec->rfw_v4_udma_select[41].port_map = 0xfc007ba4
&eth0_ec->rfw_v4_udma_select[42].port_map = 0xfc007ba8
&eth0_ec->rfw_v4_udma_select[43].port_map = 0xfc007bac
&eth0_ec->rfw_v4_udma_select[44].port_map = 0xfc007bb0
&eth0_ec->rfw_v4_udma_select[45].port_map = 0xfc007bb4
&eth0_ec->rfw_v4_udma_select[46].port_map = 0xfc007bb8
&eth0_ec->rfw_v4_udma_select[47].port_map = 0xfc007bbc
&eth0_ec->rfw_v4_udma_select[48].port_map = 0xfc007bc0
&eth0_ec->rfw_v4_udma_select[49].port_map = 0xfc007bc4
&eth0_ec->rfw_v4_udma_select[50].port_map = 0xfc007bc8
&eth0_ec->rfw_v4_udma_select[51].port_map = 0xfc007bcc
&eth0_ec->rfw_v4_udma_select[52].port_map = 0xfc007bd0
&eth0_ec->rfw_v4_udma_select[53].port_map = 0xfc007bd4
&eth0_ec->rfw_v4_udma_select[54].port_map = 0xfc007bd8
&eth0_ec->rfw_v4_udma_select[55].port_map = 0xfc007bdc
&eth0_ec->rfw_v4_udma_select[56].port_map = 0xfc007be0
&eth0_ec->rfw_v4_udma_select[57].port_map = 0xfc007be4
&eth0_ec->rfw_v4_udma_select[58].port_map = 0xfc007be8
&eth0_ec->rfw_v4_udma_select[59].port_map = 0xfc007bec
&eth0_ec->rfw_v4_udma_select[60].port_map = 0xfc007bf0
&eth0_ec->rfw_v4_udma_select[61].port_map = 0xfc007bf4
&eth0_ec->rfw_v4_udma_select[62].port_map = 0xfc007bf8
&eth0_ec->rfw_v4_udma_select[63].port_map = 0xfc007bfc
&eth0_ec->rfw_v4.udma_select = 0xfc007c00
&eth0_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc007c04
&eth0_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc007c08
&eth0_ec->rfw_v4.data_fifo_depth = 0xfc007c0c
&eth0_ec->crc[0].v4_tx_gcp_table_addr = 0xfc007c80
&eth0_ec->crc[0].v4_tx_gcp_table_gen = 0xfc007c84
&eth0_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc007c88
&eth0_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc007c8c
&eth0_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc007c90
&eth0_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc007c94
&eth0_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc007c98
&eth0_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc007c9c
&eth0_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc007ca0
&eth0_ec->crc[0].v4_tx_gcp_table_res = 0xfc007ca4
&eth0_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc007ca8
&eth0_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc007cac
&eth0_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc007cb0
&eth0_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc007cb4
&eth0_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc007cb8
&eth0_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc007cbc
&eth0_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc007cc0
&eth0_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc007cc4
&eth0_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc007cc8
&eth0_ec->crc[0].v4_rx_gcp_table_addr = 0xfc007ccc
&eth0_ec->crc[0].v4_rx_gcp_table_gen = 0xfc007cd0
&eth0_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc007cd4
&eth0_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc007cd8
&eth0_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc007cdc
&eth0_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc007ce0
&eth0_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc007ce4
&eth0_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc007ce8
&eth0_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc007cec
&eth0_ec->crc[0].v4_rx_gcp_table_res = 0xfc007cf0
&eth0_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc007cf4
&eth0_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc007cf8
&eth0_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc007cfc
&eth0_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc007d00
&eth0_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc007d04
&eth0_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc007d08
&eth0_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc007d0c
&eth0_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc007d10
&eth0_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc007d14
&eth0_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc007d18
&eth0_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc007d1c
&eth0_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc007d20
&eth0_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc007d24
&eth0_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc007d28
&eth0_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc007d2c
&eth0_ec->crc[0].v4_tx_gcp_alu_const = 0xfc007d30
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc007d34
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc007d38
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc007d3c
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc007d40
&eth0_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc007d44
&eth0_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc007d48
&eth0_ec->crc[0].v4_rx_gcp_alu_const = 0xfc007d4c
&eth0_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc007d50
&eth0_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc007d54
&eth0_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc007d58
&eth0_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc007d5c
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc007d60
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc007d64
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc007d68
&eth0_ec->crc[1].v4_tx_gcp_table_addr = 0xfc007d80
&eth0_ec->crc[1].v4_tx_gcp_table_gen = 0xfc007d84
&eth0_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc007d88
&eth0_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc007d8c
&eth0_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc007d90
&eth0_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc007d94
&eth0_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc007d98
&eth0_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc007d9c
&eth0_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc007da0
&eth0_ec->crc[1].v4_tx_gcp_table_res = 0xfc007da4
&eth0_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc007da8
&eth0_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc007dac
&eth0_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc007db0
&eth0_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc007db4
&eth0_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc007db8
&eth0_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc007dbc
&eth0_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc007dc0
&eth0_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc007dc4
&eth0_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc007dc8
&eth0_ec->crc[1].v4_rx_gcp_table_addr = 0xfc007dcc
&eth0_ec->crc[1].v4_rx_gcp_table_gen = 0xfc007dd0
&eth0_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc007dd4
&eth0_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc007dd8
&eth0_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc007ddc
&eth0_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc007de0
&eth0_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc007de4
&eth0_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc007de8
&eth0_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc007dec
&eth0_ec->crc[1].v4_rx_gcp_table_res = 0xfc007df0
&eth0_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc007df4
&eth0_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc007df8
&eth0_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc007dfc
&eth0_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc007e00
&eth0_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc007e04
&eth0_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc007e08
&eth0_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc007e0c
&eth0_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc007e10
&eth0_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc007e14
&eth0_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc007e18
&eth0_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc007e1c
&eth0_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc007e20
&eth0_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc007e24
&eth0_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc007e28
&eth0_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc007e2c
&eth0_ec->crc[1].v4_tx_gcp_alu_const = 0xfc007e30
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc007e34
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc007e38
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc007e3c
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc007e40
&eth0_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc007e44
&eth0_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc007e48
&eth0_ec->crc[1].v4_rx_gcp_alu_const = 0xfc007e4c
&eth0_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc007e50
&eth0_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc007e54
&eth0_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc007e58
&eth0_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc007e5c
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc007e60
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc007e64
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc007e68
&eth0_ec->crc[2].v4_tx_gcp_table_addr = 0xfc007e80
&eth0_ec->crc[2].v4_tx_gcp_table_gen = 0xfc007e84
&eth0_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc007e88
&eth0_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc007e8c
&eth0_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc007e90
&eth0_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc007e94
&eth0_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc007e98
&eth0_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc007e9c
&eth0_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc007ea0
&eth0_ec->crc[2].v4_tx_gcp_table_res = 0xfc007ea4
&eth0_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc007ea8
&eth0_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc007eac
&eth0_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc007eb0
&eth0_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc007eb4
&eth0_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc007eb8
&eth0_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc007ebc
&eth0_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc007ec0
&eth0_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc007ec4
&eth0_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc007ec8
&eth0_ec->crc[2].v4_rx_gcp_table_addr = 0xfc007ecc
&eth0_ec->crc[2].v4_rx_gcp_table_gen = 0xfc007ed0
&eth0_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc007ed4
&eth0_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc007ed8
&eth0_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc007edc
&eth0_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc007ee0
&eth0_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc007ee4
&eth0_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc007ee8
&eth0_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc007eec
&eth0_ec->crc[2].v4_rx_gcp_table_res = 0xfc007ef0
&eth0_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc007ef4
&eth0_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc007ef8
&eth0_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc007efc
&eth0_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc007f00
&eth0_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc007f04
&eth0_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc007f08
&eth0_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc007f0c
&eth0_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc007f10
&eth0_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc007f14
&eth0_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc007f18
&eth0_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc007f1c
&eth0_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc007f20
&eth0_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc007f24
&eth0_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc007f28
&eth0_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc007f2c
&eth0_ec->crc[2].v4_tx_gcp_alu_const = 0xfc007f30
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc007f34
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc007f38
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc007f3c
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc007f40
&eth0_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc007f44
&eth0_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc007f48
&eth0_ec->crc[2].v4_rx_gcp_alu_const = 0xfc007f4c
&eth0_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc007f50
&eth0_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc007f54
&eth0_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc007f58
&eth0_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc007f5c
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc007f60
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc007f64
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc007f68
&eth0_ec->crc[3].v4_tx_gcp_table_addr = 0xfc007f80
&eth0_ec->crc[3].v4_tx_gcp_table_gen = 0xfc007f84
&eth0_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc007f88
&eth0_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc007f8c
&eth0_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc007f90
&eth0_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc007f94
&eth0_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc007f98
&eth0_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc007f9c
&eth0_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc007fa0
&eth0_ec->crc[3].v4_tx_gcp_table_res = 0xfc007fa4
&eth0_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc007fa8
&eth0_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc007fac
&eth0_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc007fb0
&eth0_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc007fb4
&eth0_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc007fb8
&eth0_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc007fbc
&eth0_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc007fc0
&eth0_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc007fc4
&eth0_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc007fc8
&eth0_ec->crc[3].v4_rx_gcp_table_addr = 0xfc007fcc
&eth0_ec->crc[3].v4_rx_gcp_table_gen = 0xfc007fd0
&eth0_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc007fd4
&eth0_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc007fd8
&eth0_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc007fdc
&eth0_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc007fe0
&eth0_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc007fe4
&eth0_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc007fe8
&eth0_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc007fec
&eth0_ec->crc[3].v4_rx_gcp_table_res = 0xfc007ff0
&eth0_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc007ff4
&eth0_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc007ff8
&eth0_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc007ffc
&eth0_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc008000
&eth0_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc008004
&eth0_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc008008
&eth0_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc00800c
&eth0_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc008010
&eth0_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc008014
&eth0_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc008018
&eth0_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc00801c
&eth0_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc008020
&eth0_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc008024
&eth0_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc008028
&eth0_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc00802c
&eth0_ec->crc[3].v4_tx_gcp_alu_const = 0xfc008030
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc008034
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc008038
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc00803c
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc008040
&eth0_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc008044
&eth0_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc008048
&eth0_ec->crc[3].v4_rx_gcp_alu_const = 0xfc00804c
&eth0_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc008050
&eth0_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc008054
&eth0_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc008058
&eth0_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc00805c
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc008060
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc008064
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc008068
&eth0_ec->crc_extended.mask_table_addr = 0xfc008080
&eth0_ec->crc_extended.mask_table_1 = 0xfc008084
&eth0_ec->crc_extended.mask_table_2 = 0xfc008088
&eth0_ec->crc_extended.mask_table_3 = 0xfc00808c
&eth0_ec->crc_extended.mask_table_4 = 0xfc008090
&eth0_ec->crc_extended.mask_table_5 = 0xfc008094
&eth0_ec->crc_extended.mask_table_6 = 0xfc008098
&eth0_ec->crc_extended.mask_table_7 = 0xfc00809c
&eth0_ec->crc_extended.mask_table_8 = 0xfc0080a0
&eth0_ec->crc_extended.mask_table_9 = 0xfc0080a4
&eth0_ec->crc_extended.mask_table_10 = 0xfc0080a8
&eth0_ec->crc_extended.mask_table_11 = 0xfc0080ac
&eth0_ec->crc_extended.mask_table_12 = 0xfc0080b0
&eth0_ec->crc_extended.mask_table_13 = 0xfc0080b4
&eth0_ec->crc_extended.mask_table_14 = 0xfc0080b8
&eth0_ec->crc_extended.mask_table_15 = 0xfc0080bc
&eth0_ec->crc_extended.mask_table_16 = 0xfc0080c0
&eth0_ec->crc_extended.rx_protocol_control_table_addr = 0xfc0080c4
&eth0_ec->crc_extended.rx_protocol_control_table_1 = 0xfc0080c8
&eth0_ec->crc_extended.tx_protocol_control_table_addr = 0xfc0080cc
&eth0_ec->crc_extended.tx_protocol_control_table_1 = 0xfc0080d0
&eth0_ec->crc_extended.tx_insert_en_table_addr = 0xfc0080d4
&eth0_ec->crc_extended.tx_insert_en_table_1 = 0xfc0080d8
&eth0_ec->outstanding_gen.arb_cfg = 0xfc0080dc
&eth0_ec->outstanding[0].arb_cfg_1 = 0xfc0080e0
&eth0_ec->outstanding[0].arb_cfg_2 = 0xfc0080e4
&eth0_ec->outstanding[1].arb_cfg_1 = 0xfc0080e8
&eth0_ec->outstanding[1].arb_cfg_2 = 0xfc0080ec
&eth0_ec->outstanding[2].arb_cfg_1 = 0xfc0080f0
&eth0_ec->outstanding[2].arb_cfg_2 = 0xfc0080f4
&eth0_ec->outstanding[3].arb_cfg_1 = 0xfc0080f8
&eth0_ec->outstanding[3].arb_cfg_2 = 0xfc0080fc
&eth0_ec->rff.to_rfw_shared = 0xfc008100
&eth0_ec->rff.data_fifo_depth_limit = 0xfc008104
&eth0_ec->rfw_prot_index[0].table_1 = 0xfc008200
&eth0_ec->rfw_prot_index[0].table_2 = 0xfc008204
&eth0_ec->rfw_prot_index[0].table_3 = 0xfc008208
&eth0_ec->rfw_prot_index[0].table_4 = 0xfc00820c
&eth0_ec->rfw_prot_index[1].table_1 = 0xfc008210
&eth0_ec->rfw_prot_index[1].table_2 = 0xfc008214
&eth0_ec->rfw_prot_index[1].table_3 = 0xfc008218
&eth0_ec->rfw_prot_index[1].table_4 = 0xfc00821c
&eth0_ec->rfw_prot_index[2].table_1 = 0xfc008220
&eth0_ec->rfw_prot_index[2].table_2 = 0xfc008224
&eth0_ec->rfw_prot_index[2].table_3 = 0xfc008228
&eth0_ec->rfw_prot_index[2].table_4 = 0xfc00822c
&eth0_ec->rfw_prot_index[3].table_1 = 0xfc008230
&eth0_ec->rfw_prot_index[3].table_2 = 0xfc008234
&eth0_ec->rfw_prot_index[3].table_3 = 0xfc008238
&eth0_ec->rfw_prot_index[3].table_4 = 0xfc00823c
&eth0_ec->rfw_prot_index[4].table_1 = 0xfc008240
&eth0_ec->rfw_prot_index[4].table_2 = 0xfc008244
&eth0_ec->rfw_prot_index[4].table_3 = 0xfc008248
&eth0_ec->rfw_prot_index[4].table_4 = 0xfc00824c
&eth0_ec->rfw_prot_index[5].table_1 = 0xfc008250
&eth0_ec->rfw_prot_index[5].table_2 = 0xfc008254
&eth0_ec->rfw_prot_index[5].table_3 = 0xfc008258
&eth0_ec->rfw_prot_index[5].table_4 = 0xfc00825c
&eth0_ec->rfw_prot_index[6].table_1 = 0xfc008260
&eth0_ec->rfw_prot_index[6].table_2 = 0xfc008264
&eth0_ec->rfw_prot_index[6].table_3 = 0xfc008268
&eth0_ec->rfw_prot_index[6].table_4 = 0xfc00826c
&eth0_ec->rfw_prot_index[7].table_1 = 0xfc008270
&eth0_ec->rfw_prot_index[7].table_2 = 0xfc008274
&eth0_ec->rfw_prot_index[7].table_3 = 0xfc008278
&eth0_ec->rfw_prot_index[7].table_4 = 0xfc00827c
&eth0_ec->rfw_prot_index[8].table_1 = 0xfc008280
&eth0_ec->rfw_prot_index[8].table_2 = 0xfc008284
&eth0_ec->rfw_prot_index[8].table_3 = 0xfc008288
&eth0_ec->rfw_prot_index[8].table_4 = 0xfc00828c
&eth0_ec->rfw_prot_index[9].table_1 = 0xfc008290
&eth0_ec->rfw_prot_index[9].table_2 = 0xfc008294
&eth0_ec->rfw_prot_index[9].table_3 = 0xfc008298
&eth0_ec->rfw_prot_index[9].table_4 = 0xfc00829c
&eth0_ec->rfw_prot_index[10].table_1 = 0xfc0082a0
&eth0_ec->rfw_prot_index[10].table_2 = 0xfc0082a4
&eth0_ec->rfw_prot_index[10].table_3 = 0xfc0082a8
&eth0_ec->rfw_prot_index[10].table_4 = 0xfc0082ac
&eth0_ec->rfw_prot_index[11].table_1 = 0xfc0082b0
&eth0_ec->rfw_prot_index[11].table_2 = 0xfc0082b4
&eth0_ec->rfw_prot_index[11].table_3 = 0xfc0082b8
&eth0_ec->rfw_prot_index[11].table_4 = 0xfc0082bc
&eth0_ec->rfw_prot_index[12].table_1 = 0xfc0082c0
&eth0_ec->rfw_prot_index[12].table_2 = 0xfc0082c4
&eth0_ec->rfw_prot_index[12].table_3 = 0xfc0082c8
&eth0_ec->rfw_prot_index[12].table_4 = 0xfc0082cc
&eth0_ec->rfw_prot_index[13].table_1 = 0xfc0082d0
&eth0_ec->rfw_prot_index[13].table_2 = 0xfc0082d4
&eth0_ec->rfw_prot_index[13].table_3 = 0xfc0082d8
&eth0_ec->rfw_prot_index[13].table_4 = 0xfc0082dc
&eth0_ec->rfw_prot_index[14].table_1 = 0xfc0082e0
&eth0_ec->rfw_prot_index[14].table_2 = 0xfc0082e4
&eth0_ec->rfw_prot_index[14].table_3 = 0xfc0082e8
&eth0_ec->rfw_prot_index[14].table_4 = 0xfc0082ec
&eth0_ec->rfw_prot_index[15].table_1 = 0xfc0082f0
&eth0_ec->rfw_prot_index[15].table_2 = 0xfc0082f4
&eth0_ec->rfw_prot_index[15].table_3 = 0xfc0082f8
&eth0_ec->rfw_prot_index[15].table_4 = 0xfc0082fc
&eth0_ec->rfw_prot_index[16].table_1 = 0xfc008300
&eth0_ec->rfw_prot_index[16].table_2 = 0xfc008304
&eth0_ec->rfw_prot_index[16].table_3 = 0xfc008308
&eth0_ec->rfw_prot_index[16].table_4 = 0xfc00830c
&eth0_ec->rfw_prot_index[17].table_1 = 0xfc008310
&eth0_ec->rfw_prot_index[17].table_2 = 0xfc008314
&eth0_ec->rfw_prot_index[17].table_3 = 0xfc008318
&eth0_ec->rfw_prot_index[17].table_4 = 0xfc00831c
&eth0_ec->rfw_prot_index[18].table_1 = 0xfc008320
&eth0_ec->rfw_prot_index[18].table_2 = 0xfc008324
&eth0_ec->rfw_prot_index[18].table_3 = 0xfc008328
&eth0_ec->rfw_prot_index[18].table_4 = 0xfc00832c
&eth0_ec->rfw_prot_index[19].table_1 = 0xfc008330
&eth0_ec->rfw_prot_index[19].table_2 = 0xfc008334
&eth0_ec->rfw_prot_index[19].table_3 = 0xfc008338
&eth0_ec->rfw_prot_index[19].table_4 = 0xfc00833c
&eth0_ec->rfw_prot_index[20].table_1 = 0xfc008340
&eth0_ec->rfw_prot_index[20].table_2 = 0xfc008344
&eth0_ec->rfw_prot_index[20].table_3 = 0xfc008348
&eth0_ec->rfw_prot_index[20].table_4 = 0xfc00834c
&eth0_ec->rfw_prot_index[21].table_1 = 0xfc008350
&eth0_ec->rfw_prot_index[21].table_2 = 0xfc008354
&eth0_ec->rfw_prot_index[21].table_3 = 0xfc008358
&eth0_ec->rfw_prot_index[21].table_4 = 0xfc00835c
&eth0_ec->rfw_prot_index[22].table_1 = 0xfc008360
&eth0_ec->rfw_prot_index[22].table_2 = 0xfc008364
&eth0_ec->rfw_prot_index[22].table_3 = 0xfc008368
&eth0_ec->rfw_prot_index[22].table_4 = 0xfc00836c
&eth0_ec->rfw_prot_index[23].table_1 = 0xfc008370
&eth0_ec->rfw_prot_index[23].table_2 = 0xfc008374
&eth0_ec->rfw_prot_index[23].table_3 = 0xfc008378
&eth0_ec->rfw_prot_index[23].table_4 = 0xfc00837c
&eth0_ec->rfw_prot_index[24].table_1 = 0xfc008380
&eth0_ec->rfw_prot_index[24].table_2 = 0xfc008384
&eth0_ec->rfw_prot_index[24].table_3 = 0xfc008388
&eth0_ec->rfw_prot_index[24].table_4 = 0xfc00838c
&eth0_ec->rfw_prot_index[25].table_1 = 0xfc008390
&eth0_ec->rfw_prot_index[25].table_2 = 0xfc008394
&eth0_ec->rfw_prot_index[25].table_3 = 0xfc008398
&eth0_ec->rfw_prot_index[25].table_4 = 0xfc00839c
&eth0_ec->rfw_prot_index[26].table_1 = 0xfc0083a0
&eth0_ec->rfw_prot_index[26].table_2 = 0xfc0083a4
&eth0_ec->rfw_prot_index[26].table_3 = 0xfc0083a8
&eth0_ec->rfw_prot_index[26].table_4 = 0xfc0083ac
&eth0_ec->rfw_prot_index[27].table_1 = 0xfc0083b0
&eth0_ec->rfw_prot_index[27].table_2 = 0xfc0083b4
&eth0_ec->rfw_prot_index[27].table_3 = 0xfc0083b8
&eth0_ec->rfw_prot_index[27].table_4 = 0xfc0083bc
&eth0_ec->rfw_prot_index[28].table_1 = 0xfc0083c0
&eth0_ec->rfw_prot_index[28].table_2 = 0xfc0083c4
&eth0_ec->rfw_prot_index[28].table_3 = 0xfc0083c8
&eth0_ec->rfw_prot_index[28].table_4 = 0xfc0083cc
&eth0_ec->rfw_prot_index[29].table_1 = 0xfc0083d0
&eth0_ec->rfw_prot_index[29].table_2 = 0xfc0083d4
&eth0_ec->rfw_prot_index[29].table_3 = 0xfc0083d8
&eth0_ec->rfw_prot_index[29].table_4 = 0xfc0083dc
&eth0_ec->rfw_prot_index[30].table_1 = 0xfc0083e0
&eth0_ec->rfw_prot_index[30].table_2 = 0xfc0083e4
&eth0_ec->rfw_prot_index[30].table_3 = 0xfc0083e8
&eth0_ec->rfw_prot_index[30].table_4 = 0xfc0083ec
&eth0_ec->rfw_prot_index[31].table_1 = 0xfc0083f0
&eth0_ec->rfw_prot_index[31].table_2 = 0xfc0083f4
&eth0_ec->rfw_prot_index[31].table_3 = 0xfc0083f8
&eth0_ec->rfw_prot_index[31].table_4 = 0xfc0083fc
&eth0_ec->rfw_prot_index[32].table_1 = 0xfc008400
&eth0_ec->rfw_prot_index[32].table_2 = 0xfc008404
&eth0_ec->rfw_prot_index[32].table_3 = 0xfc008408
&eth0_ec->rfw_prot_index[32].table_4 = 0xfc00840c
&eth0_ec->rfw_prot_index[33].table_1 = 0xfc008410
&eth0_ec->rfw_prot_index[33].table_2 = 0xfc008414
&eth0_ec->rfw_prot_index[33].table_3 = 0xfc008418
&eth0_ec->rfw_prot_index[33].table_4 = 0xfc00841c
&eth0_ec->rfw_prot_index[34].table_1 = 0xfc008420
&eth0_ec->rfw_prot_index[34].table_2 = 0xfc008424
&eth0_ec->rfw_prot_index[34].table_3 = 0xfc008428
&eth0_ec->rfw_prot_index[34].table_4 = 0xfc00842c
&eth0_ec->rfw_prot_index[35].table_1 = 0xfc008430
&eth0_ec->rfw_prot_index[35].table_2 = 0xfc008434
&eth0_ec->rfw_prot_index[35].table_3 = 0xfc008438
&eth0_ec->rfw_prot_index[35].table_4 = 0xfc00843c
&eth0_ec->rfw_prot_index[36].table_1 = 0xfc008440
&eth0_ec->rfw_prot_index[36].table_2 = 0xfc008444
&eth0_ec->rfw_prot_index[36].table_3 = 0xfc008448
&eth0_ec->rfw_prot_index[36].table_4 = 0xfc00844c
&eth0_ec->rfw_prot_index[37].table_1 = 0xfc008450
&eth0_ec->rfw_prot_index[37].table_2 = 0xfc008454
&eth0_ec->rfw_prot_index[37].table_3 = 0xfc008458
&eth0_ec->rfw_prot_index[37].table_4 = 0xfc00845c
&eth0_ec->rfw_prot_index[38].table_1 = 0xfc008460
&eth0_ec->rfw_prot_index[38].table_2 = 0xfc008464
&eth0_ec->rfw_prot_index[38].table_3 = 0xfc008468
&eth0_ec->rfw_prot_index[38].table_4 = 0xfc00846c
&eth0_ec->rfw_prot_index[39].table_1 = 0xfc008470
&eth0_ec->rfw_prot_index[39].table_2 = 0xfc008474
&eth0_ec->rfw_prot_index[39].table_3 = 0xfc008478
&eth0_ec->rfw_prot_index[39].table_4 = 0xfc00847c
&eth0_ec->rfw_prot_index[40].table_1 = 0xfc008480
&eth0_ec->rfw_prot_index[40].table_2 = 0xfc008484
&eth0_ec->rfw_prot_index[40].table_3 = 0xfc008488
&eth0_ec->rfw_prot_index[40].table_4 = 0xfc00848c
&eth0_ec->rfw_prot_index[41].table_1 = 0xfc008490
&eth0_ec->rfw_prot_index[41].table_2 = 0xfc008494
&eth0_ec->rfw_prot_index[41].table_3 = 0xfc008498
&eth0_ec->rfw_prot_index[41].table_4 = 0xfc00849c
&eth0_ec->rfw_prot_index[42].table_1 = 0xfc0084a0
&eth0_ec->rfw_prot_index[42].table_2 = 0xfc0084a4
&eth0_ec->rfw_prot_index[42].table_3 = 0xfc0084a8
&eth0_ec->rfw_prot_index[42].table_4 = 0xfc0084ac
&eth0_ec->rfw_prot_index[43].table_1 = 0xfc0084b0
&eth0_ec->rfw_prot_index[43].table_2 = 0xfc0084b4
&eth0_ec->rfw_prot_index[43].table_3 = 0xfc0084b8
&eth0_ec->rfw_prot_index[43].table_4 = 0xfc0084bc
&eth0_ec->rfw_prot_index[44].table_1 = 0xfc0084c0
&eth0_ec->rfw_prot_index[44].table_2 = 0xfc0084c4
&eth0_ec->rfw_prot_index[44].table_3 = 0xfc0084c8
&eth0_ec->rfw_prot_index[44].table_4 = 0xfc0084cc
&eth0_ec->rfw_prot_index[45].table_1 = 0xfc0084d0
&eth0_ec->rfw_prot_index[45].table_2 = 0xfc0084d4
&eth0_ec->rfw_prot_index[45].table_3 = 0xfc0084d8
&eth0_ec->rfw_prot_index[45].table_4 = 0xfc0084dc
&eth0_ec->rfw_prot_index[46].table_1 = 0xfc0084e0
&eth0_ec->rfw_prot_index[46].table_2 = 0xfc0084e4
&eth0_ec->rfw_prot_index[46].table_3 = 0xfc0084e8
&eth0_ec->rfw_prot_index[46].table_4 = 0xfc0084ec
&eth0_ec->rfw_prot_index[47].table_1 = 0xfc0084f0
&eth0_ec->rfw_prot_index[47].table_2 = 0xfc0084f4
&eth0_ec->rfw_prot_index[47].table_3 = 0xfc0084f8
&eth0_ec->rfw_prot_index[47].table_4 = 0xfc0084fc
&eth0_ec->rfw_prot_index[48].table_1 = 0xfc008500
&eth0_ec->rfw_prot_index[48].table_2 = 0xfc008504
&eth0_ec->rfw_prot_index[48].table_3 = 0xfc008508
&eth0_ec->rfw_prot_index[48].table_4 = 0xfc00850c
&eth0_ec->rfw_prot_index[49].table_1 = 0xfc008510
&eth0_ec->rfw_prot_index[49].table_2 = 0xfc008514
&eth0_ec->rfw_prot_index[49].table_3 = 0xfc008518
&eth0_ec->rfw_prot_index[49].table_4 = 0xfc00851c
&eth0_ec->rfw_prot_index[50].table_1 = 0xfc008520
&eth0_ec->rfw_prot_index[50].table_2 = 0xfc008524
&eth0_ec->rfw_prot_index[50].table_3 = 0xfc008528
&eth0_ec->rfw_prot_index[50].table_4 = 0xfc00852c
&eth0_ec->rfw_prot_index[51].table_1 = 0xfc008530
&eth0_ec->rfw_prot_index[51].table_2 = 0xfc008534
&eth0_ec->rfw_prot_index[51].table_3 = 0xfc008538
&eth0_ec->rfw_prot_index[51].table_4 = 0xfc00853c
&eth0_ec->rfw_prot_index[52].table_1 = 0xfc008540
&eth0_ec->rfw_prot_index[52].table_2 = 0xfc008544
&eth0_ec->rfw_prot_index[52].table_3 = 0xfc008548
&eth0_ec->rfw_prot_index[52].table_4 = 0xfc00854c
&eth0_ec->rfw_prot_index[53].table_1 = 0xfc008550
&eth0_ec->rfw_prot_index[53].table_2 = 0xfc008554
&eth0_ec->rfw_prot_index[53].table_3 = 0xfc008558
&eth0_ec->rfw_prot_index[53].table_4 = 0xfc00855c
&eth0_ec->rfw_prot_index[54].table_1 = 0xfc008560
&eth0_ec->rfw_prot_index[54].table_2 = 0xfc008564
&eth0_ec->rfw_prot_index[54].table_3 = 0xfc008568
&eth0_ec->rfw_prot_index[54].table_4 = 0xfc00856c
&eth0_ec->rfw_prot_index[55].table_1 = 0xfc008570
&eth0_ec->rfw_prot_index[55].table_2 = 0xfc008574
&eth0_ec->rfw_prot_index[55].table_3 = 0xfc008578
&eth0_ec->rfw_prot_index[55].table_4 = 0xfc00857c
&eth0_ec->rfw_prot_index[56].table_1 = 0xfc008580
&eth0_ec->rfw_prot_index[56].table_2 = 0xfc008584
&eth0_ec->rfw_prot_index[56].table_3 = 0xfc008588
&eth0_ec->rfw_prot_index[56].table_4 = 0xfc00858c
&eth0_ec->rfw_prot_index[57].table_1 = 0xfc008590
&eth0_ec->rfw_prot_index[57].table_2 = 0xfc008594
&eth0_ec->rfw_prot_index[57].table_3 = 0xfc008598
&eth0_ec->rfw_prot_index[57].table_4 = 0xfc00859c
&eth0_ec->rfw_prot_index[58].table_1 = 0xfc0085a0
&eth0_ec->rfw_prot_index[58].table_2 = 0xfc0085a4
&eth0_ec->rfw_prot_index[58].table_3 = 0xfc0085a8
&eth0_ec->rfw_prot_index[58].table_4 = 0xfc0085ac
&eth0_ec->rfw_prot_index[59].table_1 = 0xfc0085b0
&eth0_ec->rfw_prot_index[59].table_2 = 0xfc0085b4
&eth0_ec->rfw_prot_index[59].table_3 = 0xfc0085b8
&eth0_ec->rfw_prot_index[59].table_4 = 0xfc0085bc
&eth0_ec->rfw_prot_index[60].table_1 = 0xfc0085c0
&eth0_ec->rfw_prot_index[60].table_2 = 0xfc0085c4
&eth0_ec->rfw_prot_index[60].table_3 = 0xfc0085c8
&eth0_ec->rfw_prot_index[60].table_4 = 0xfc0085cc
&eth0_ec->rfw_prot_index[61].table_1 = 0xfc0085d0
&eth0_ec->rfw_prot_index[61].table_2 = 0xfc0085d4
&eth0_ec->rfw_prot_index[61].table_3 = 0xfc0085d8
&eth0_ec->rfw_prot_index[61].table_4 = 0xfc0085dc
&eth0_ec->rfw_prot_index[62].table_1 = 0xfc0085e0
&eth0_ec->rfw_prot_index[62].table_2 = 0xfc0085e4
&eth0_ec->rfw_prot_index[62].table_3 = 0xfc0085e8
&eth0_ec->rfw_prot_index[62].table_4 = 0xfc0085ec
&eth0_ec->rfw_prot_index[63].table_1 = 0xfc0085f0
&eth0_ec->rfw_prot_index[63].table_2 = 0xfc0085f4
&eth0_ec->rfw_prot_index[63].table_3 = 0xfc0085f8
&eth0_ec->rfw_prot_index[63].table_4 = 0xfc0085fc
&eth0_ec->udp_len[0].insertion_offset_table = 0xfc008a30
&eth0_ec->udp_len[1].insertion_offset_table = 0xfc008a34
&eth0_ec->udp_len[2].insertion_offset_table = 0xfc008a38
&eth0_ec->udp_len[3].insertion_offset_table = 0xfc008a3c
&eth0_ec->udp_len[4].insertion_offset_table = 0xfc008a40
&eth0_ec->udp_len[5].insertion_offset_table = 0xfc008a44
&eth0_ec->udp_len[6].insertion_offset_table = 0xfc008a48
&eth0_ec->udp_len[7].insertion_offset_table = 0xfc008a4c
&eth0_ec->udp_len[8].insertion_offset_table = 0xfc008a50
&eth0_ec->udp_len[9].insertion_offset_table = 0xfc008a54
&eth0_ec->udp_len[10].insertion_offset_table = 0xfc008a58
&eth0_ec->udp_len[11].insertion_offset_table = 0xfc008a5c
&eth0_ec->udp_len[12].insertion_offset_table = 0xfc008a60
&eth0_ec->udp_len[13].insertion_offset_table = 0xfc008a64
&eth0_ec->udp_len[14].insertion_offset_table = 0xfc008a68
&eth0_ec->udp_len[15].insertion_offset_table = 0xfc008a6c
&eth0_ec->udp_len_insertion.offset_from_sop0 = 0xfc008a70
&eth0_ec->udp_len_insertion.offset_from_sop1 = 0xfc008a74
&eth0_ec->udp_len_insertion.offset_from_sop2 = 0xfc008a78
&eth0_ec->udp_len_insertion.mask = 0xfc008a7c
&eth0_ec->udp_len_insertion.enable = 0xfc008a80
&eth0_ec->tmi_v4.protocol_number = 0xfc008c80
&eth0_ec->crdt_os2sr_wr.req = 0xfc008d00
&eth0_ec->crdt_os2sr_wr.res = 0xfc008d04
&eth0_ec->spare[0].zero = 0xfc008e80
&eth0_ec->spare[0].one = 0xfc008e84
&eth0_ec->spare[1].zero = 0xfc008e88
&eth0_ec->spare[1].one = 0xfc008e8c
&eth0_ec->spare[2].zero = 0xfc008e90
&eth0_ec->spare[2].one = 0xfc008e94
&eth0_ec->spare[3].zero = 0xfc008e98
&eth0_ec->spare[3].one = 0xfc008e9c
&eth0_ec->spare[4].zero = 0xfc008ea0
&eth0_ec->spare[4].one = 0xfc008ea4
&eth0_ec->spare[5].zero = 0xfc008ea8
&eth0_ec->spare[5].one = 0xfc008eac
&eth0_ec->spare[6].zero = 0xfc008eb0
&eth0_ec->spare[6].one = 0xfc008eb4
&eth0_ec->spare[7].zero = 0xfc008eb8
&eth0_ec->spare[7].one = 0xfc008ebc
&eth0_ec->spare[8].zero = 0xfc008ec0
&eth0_ec->spare[8].one = 0xfc008ec4
&eth0_ec->spare[9].zero = 0xfc008ec8
&eth0_ec->spare[9].one = 0xfc008ecc
&eth0_ec->spare[10].zero = 0xfc008ed0
&eth0_ec->spare[10].one = 0xfc008ed4
&eth0_ec->spare[11].zero = 0xfc008ed8
&eth0_ec->spare[11].one = 0xfc008edc
&eth0_ec->spare[12].zero = 0xfc008ee0
&eth0_ec->spare[12].one = 0xfc008ee4
&eth0_ec->spare[13].zero = 0xfc008ee8
&eth0_ec->spare[13].one = 0xfc008eec
&eth0_ec->spare[14].zero = 0xfc008ef0
&eth0_ec->spare[14].one = 0xfc008ef4
&eth0_ec->spare[15].zero = 0xfc008ef8
&eth0_ec->spare[15].one = 0xfc008efc
&eth0_ec->sec_int_ctrl_mem[0] = 0xfc008f00
&eth0_ec->sec_int_ctrl_mem[1] = 0xfc008f04
&eth0_ec->sec_int_ctrl_mem[2] = 0xfc008f08
&eth0_ec->sec_int_ctrl_mem[3] = 0xfc008f0c
&eth0_ec->sec_int_ctrl_mem[4] = 0xfc008f10
&eth0_ec->sec_int_ctrl_mem[5] = 0xfc008f14
&eth0_ec->sec_int_ctrl_mem[6] = 0xfc008f18
&eth0_ec->sec_int_ctrl_mem[7] = 0xfc008f1c
&eth0_ec->sec_int_ctrl_mem[8] = 0xfc008f20
&eth0_ec->sec_int_ctrl_mem[9] = 0xfc008f24
&eth0_ec->sec_int_ctrl_mem[10] = 0xfc008f28
&eth0_ec->sec_int_ctrl_mem[11] = 0xfc008f2c
&eth0_ec->sec_int_ctrl_mem[12] = 0xfc008f30
&eth0_ec->sec_int_ctrl_mem[13] = 0xfc008f34
&eth0_ec->sec_int_ctrl_mem[14] = 0xfc008f38
&eth0_ec->sec_int_ctrl_mem[15] = 0xfc008f3c
&eth0_ec->sec_int_ctrl_mem[16] = 0xfc008f40
&eth0_ec->sec_int_ctrl_mem[17] = 0xfc008f44
&eth0_ec->sec_int_ctrl_mem[18] = 0xfc008f48
&eth0_ec->sec_int_ctrl_mem[19] = 0xfc008f4c
&eth0_ec->sec_int_ctrl_mem[20] = 0xfc008f50
&eth0_ec->sec_int_ctrl_mem[21] = 0xfc008f54
&eth0_ec->sec_int_ctrl_mem[22] = 0xfc008f58
&eth0_ec->sec_int_ctrl_mem[23] = 0xfc008f5c
&eth0_ec->sec_int_ctrl_mem[24] = 0xfc008f60
&eth0_ec->sec_int_ctrl_mem[25] = 0xfc008f64
&eth0_ec->sec_int_ctrl_mem[26] = 0xfc008f68
&eth0_ec->sec_int_ctrl_mem[27] = 0xfc008f6c
&eth0_ec->sec_int_ctrl_mem[28] = 0xfc008f70
&eth0_ec->sec_int_ctrl_mem[29] = 0xfc008f74
&eth0_ec->sec_int_ctrl_mem[30] = 0xfc008f78
&eth0_ec->sec_int_ctrl_mem[31] = 0xfc008f7c
&eth0_ec->sec_int_ctrl_mem[32] = 0xfc008f80
&eth0_ec->sec_int_ctrl_mem[33] = 0xfc008f84
&eth0_ec->sec_int_ctrl_mem[34] = 0xfc008f88
&eth0_ec->sec_int_ctrl_mem[35] = 0xfc008f8c
&eth0_ec->sec_int_ctrl_mem[36] = 0xfc008f90
&eth0_ec->sec_int_ctrl_mem[37] = 0xfc008f94
&eth0_ec->sec_int_ctrl_mem[38] = 0xfc008f98
&eth0_ec->sec_int_ctrl_mem[39] = 0xfc008f9c
&eth0_ec->sec_int_ctrl_mem[40] = 0xfc008fa0
&eth0_ec->sec_int_ctrl_mem[41] = 0xfc008fa4
&eth0_ec->sec_int_ctrl_mem[42] = 0xfc008fa8
&eth0_ec->sec_int_ctrl_mem[43] = 0xfc008fac
&eth0_ec->sec_int_ctrl_mem[44] = 0xfc008fb0
&eth0_ec->sec_int_ctrl_mem[45] = 0xfc008fb4
&eth0_ec->sec_int_ctrl_mem[46] = 0xfc008fb8
&eth0_ec->sec_int_ctrl_mem[47] = 0xfc008fbc
&eth0_ec->sec_int_ctrl_mem[48] = 0xfc008fc0
&eth0_ec->sec_int_ctrl_mem[49] = 0xfc008fc4
&eth0_ec->sec_int_ctrl_mem[50] = 0xfc008fc8
&eth0_ec->sec_int_ctrl_mem[51] = 0xfc008fcc
&eth0_ec->sec_int_ctrl_mem[52] = 0xfc008fd0
&eth0_ec->sec_int_ctrl_mem[53] = 0xfc008fd4
&eth0_ec->sec_int_ctrl_mem[54] = 0xfc008fd8
&eth0_ec->sec_int_ctrl_mem[55] = 0xfc008fdc
&eth0_ec->sec_int_ctrl_mem[56] = 0xfc008fe0
&eth0_ec->sec_int_ctrl_mem[57] = 0xfc008fe4
&eth0_ec->sec_int_ctrl_mem[58] = 0xfc008fe8
&eth0_ec->sec_int_ctrl_mem[59] = 0xfc008fec
&eth0_ec->sec_int_ctrl_mem[60] = 0xfc008ff0
&eth0_ec->sec_int_ctrl_mem[61] = 0xfc008ff4
&eth0_ec->sec_int_ctrl_mem[62] = 0xfc008ff8
&eth0_ec->sec_int_ctrl_mem[63] = 0xfc008ffc
&eth0_mac->mac_1g.rev = 0xfc009000
&eth0_mac->mac_1g.scratch = 0xfc009004
&eth0_mac->mac_1g.cmd_cfg = 0xfc009008
&eth0_mac->mac_1g.mac_0 = 0xfc00900c
&eth0_mac->mac_1g.mac_1 = 0xfc009010
&eth0_mac->mac_1g.frm_len = 0xfc009014
&eth0_mac->mac_1g.pause_quant = 0xfc009018
&eth0_mac->mac_1g.rx_section_empty = 0xfc00901c
&eth0_mac->mac_1g.rx_section_full = 0xfc009020
&eth0_mac->mac_1g.tx_section_empty = 0xfc009024
&eth0_mac->mac_1g.tx_section_full = 0xfc009028
&eth0_mac->mac_1g.rx_almost_empty = 0xfc00902c
&eth0_mac->mac_1g.rx_almost_full = 0xfc009030
&eth0_mac->mac_1g.tx_almost_empty = 0xfc009034
&eth0_mac->mac_1g.tx_almost_full = 0xfc009038
&eth0_mac->mac_1g.mdio_addr0 = 0xfc00903c
&eth0_mac->mac_1g.mdio_addr1 = 0xfc009040
&eth0_mac->mac_1g.reg_stat = 0xfc009058
&eth0_mac->mac_1g.tx_ipg_len = 0xfc00905c
&eth0_mac->mac_1g.stats.frames_txed_ok = 0xfc009068
&eth0_mac->mac_1g.stats.frames_rxed_ok = 0xfc00906c
&eth0_mac->mac_1g.stats.fcs_errors = 0xfc009070
&eth0_mac->mac_1g.stats.alignment_errors = 0xfc009074
&eth0_mac->mac_1g.stats.octets_txed_ok = 0xfc009078
&eth0_mac->mac_1g.stats.octets_rxed_ok = 0xfc00907c
&eth0_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc009080
&eth0_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc009084
&eth0_mac->mac_1g.stats.if_in_errors = 0xfc009088
&eth0_mac->mac_1g.stats.if_out_errors = 0xfc00908c
&eth0_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc009090
&eth0_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc009094
&eth0_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc009098
&eth0_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc0090a0
&eth0_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc0090a4
&eth0_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc0090a8
&eth0_mac->mac_1g.stats.drop_events = 0xfc0090ac
&eth0_mac->mac_1g.stats.octets = 0xfc0090b0
&eth0_mac->mac_1g.stats.pkts = 0xfc0090b4
&eth0_mac->mac_1g.stats.undersize_pkts = 0xfc0090b8
&eth0_mac->mac_1g.stats.oversize_pkts = 0xfc0090bc
&eth0_mac->mac_1g.stats.pkts_64_octets = 0xfc0090c0
&eth0_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc0090c4
&eth0_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc0090c8
&eth0_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc0090cc
&eth0_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc0090d0
&eth0_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc0090d4
&eth0_mac->mac_1g.stats.pkts_1519_to_x = 0xfc0090d8
&eth0_mac->mac_1g.stats.jabbers = 0xfc0090dc
&eth0_mac->mac_1g.stats.fragments = 0xfc0090e0
&eth0_mac->mac_1g.phy_regs_base = 0xfc009200
&eth0_mac->mac_10g.rev = 0xfc009400
&eth0_mac->mac_10g.scratch = 0xfc009404
&eth0_mac->mac_10g.cmd_cfg = 0xfc009408
&eth0_mac->mac_10g.mac_0 = 0xfc00940c
&eth0_mac->mac_10g.mac_1 = 0xfc009410
&eth0_mac->mac_10g.frm_len = 0xfc009414
&eth0_mac->mac_10g.rx_fifo_sections = 0xfc00941c
&eth0_mac->mac_10g.tx_fifo_sections = 0xfc009420
&eth0_mac->mac_10g.rx_fifo_almost_f_e = 0xfc009424
&eth0_mac->mac_10g.tx_fifo_almost_f_e = 0xfc009428
&eth0_mac->mac_10g.hashtable_load = 0xfc00942c
&eth0_mac->mac_10g.mdio_cfg_status = 0xfc009430
&eth0_mac->mac_10g.mdio_cmd = 0xfc009434
&eth0_mac->mac_10g.mdio_data = 0xfc009438
&eth0_mac->mac_10g.mdio_regaddr = 0xfc00943c
&eth0_mac->mac_10g.status = 0xfc009440
&eth0_mac->mac_10g.tx_ipg_len = 0xfc009444
&eth0_mac->mac_10g.cl01_pause_quanta = 0xfc009454
&eth0_mac->mac_10g.cl23_pause_quanta = 0xfc009458
&eth0_mac->mac_10g.cl45_pause_quanta = 0xfc00945c
&eth0_mac->mac_10g.cl67_pause_quanta = 0xfc009460
&eth0_mac->mac_10g.cl01_quanta_thresh = 0xfc009464
&eth0_mac->mac_10g.cl23_quanta_thresh = 0xfc009468
&eth0_mac->mac_10g.cl45_quanta_thresh = 0xfc00946c
&eth0_mac->mac_10g.cl67_quanta_thresh = 0xfc009470
&eth0_mac->mac_10g.rx_pause_status = 0xfc009474
&eth0_mac->mac_10g.ts_timestamp = 0xfc00947c
&eth0_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc009480
&eth0_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc009488
&eth0_mac->mac_10g.stats.v2.fcs_errors = 0xfc009490
&eth0_mac->mac_10g.stats.v2.alignment_errors = 0xfc009498
&eth0_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc0094a0
&eth0_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc0094a8
&eth0_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc0094b0
&eth0_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc0094b8
&eth0_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc0094c0
&eth0_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc0094c8
&eth0_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc0094d0
&eth0_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc0094d4
&eth0_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc0094d8
&eth0_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc0094dc
&eth0_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc0094e0
&eth0_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc0094e8
&eth0_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc0094f0
&eth0_mac->mac_10g.stats.v2.if_out_errors = 0xfc0094f8
&eth0_mac->mac_10g.stats.v3.rx.octets = 0xfc009500
&eth0_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc009508
&eth0_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc009508
&eth0_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc00950c
&eth0_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc009510
&eth0_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc009510
&eth0_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc009518
&eth0_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc009518
&eth0_mac->mac_10g.stats.v2.drop_events = 0xfc009520
&eth0_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc009520
&eth0_mac->mac_10g.stats.v2.octets = 0xfc009528
&eth0_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc009528
&eth0_mac->mac_10g.stats.v2.pkts = 0xfc009530
&eth0_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc009530
&eth0_mac->mac_10g.stats.v2.undersize_pkts = 0xfc009538
&eth0_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc009538
&eth0_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc009540
&eth0_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc009540
&eth0_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc009548
&eth0_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc009548
&eth0_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc009550
&eth0_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc009550
&eth0_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc009558
&eth0_mac->mac_10g.stats.v3.rx.drop_events = 0xfc009558
&eth0_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc009560
&eth0_mac->mac_10g.stats.v3.rx.pkts = 0xfc009560
&eth0_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc009568
&eth0_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc009568
&eth0_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc009570
&eth0_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc009570
&eth0_mac->mac_10g.stats.v2.oversize_pkts = 0xfc009578
&eth0_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc009578
&eth0_mac->mac_10g.stats.v2.jabbers = 0xfc009580
&eth0_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc009580
&eth0_mac->mac_10g.stats.v2.fragments = 0xfc009588
&eth0_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc009588
&eth0_mac->mac_10g.stats.v2.if_in_errors = 0xfc009590
&eth0_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc009590
&eth0_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc009598
&eth0_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc0095a0
&eth0_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc0095a8
&eth0_mac->mac_10g.stats.v3.rx.jabbers = 0xfc0095b0
&eth0_mac->mac_10g.stats.v3.rx.fragments = 0xfc0095b8
&eth0_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc0095c0
&eth0_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc0095c8
&eth0_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc0095d0
&eth0_mac->mac_10g.stats.v3.tx.octets = 0xfc009600
&eth0_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc009608
&eth0_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc00960c
&eth0_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc009610
&eth0_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc009618
&eth0_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc009620
&eth0_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc009628
&eth0_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc009630
&eth0_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc009638
&eth0_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc009640
&eth0_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc009648
&eth0_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc009650
&eth0_mac->mac_10g.stats.v3.tx.drop_events = 0xfc009658
&eth0_mac->mac_10g.stats.v3.tx.pkts = 0xfc009660
&eth0_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc009668
&eth0_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc009670
&eth0_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc009678
&eth0_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc009680
&eth0_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc009688
&eth0_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc009690
&eth0_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc009698
&eth0_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc0096a0
&eth0_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc0096b8
&eth0_mac->mac_10g.control = 0xfc009700
&eth0_mac->mac_10g.status_reg = 0xfc009704
&eth0_mac->mac_10g.phy_id[0] = 0xfc009708
&eth0_mac->mac_10g.phy_id[1] = 0xfc00970c
&eth0_mac->mac_10g.dev_ability = 0xfc009710
&eth0_mac->mac_10g.partner_ability = 0xfc009714
&eth0_mac->mac_10g.an_expansion = 0xfc009718
&eth0_mac->mac_10g.device_np = 0xfc00971c
&eth0_mac->mac_10g.partner_np = 0xfc009720
&eth0_mac->mac_10g.link_timer_lo = 0xfc009748
&eth0_mac->mac_10g.link_timer_hi = 0xfc00974c
&eth0_mac->mac_10g.if_mode = 0xfc009750
&eth0_mac->gen.version = 0xfc009900
&eth0_mac->gen.cfg = 0xfc00990c
&eth0_mac->gen.mac_1g_cfg = 0xfc009910
&eth0_mac->gen.mac_1g_stat = 0xfc009914
&eth0_mac->gen.rgmii_cfg = 0xfc009918
&eth0_mac->gen.rgmii_stat = 0xfc00991c
&eth0_mac->gen.mac_10g_cfg = 0xfc009920
&eth0_mac->gen.mac_10g_stat = 0xfc009924
&eth0_mac->gen.xaui_cfg = 0xfc009928
&eth0_mac->gen.xaui_stat = 0xfc00992c
&eth0_mac->gen.rxaui_cfg = 0xfc009930
&eth0_mac->gen.rxaui_stat = 0xfc009934
&eth0_mac->gen.sd_cfg = 0xfc009938
&eth0_mac->gen.mdio_ctrl_1 = 0xfc00993c
&eth0_mac->gen.mdio_1 = 0xfc009940
&eth0_mac->gen.mdio_ctrl_2 = 0xfc009944
&eth0_mac->gen.mdio_2 = 0xfc009948
&eth0_mac->gen.xgmii_dfifo_32_64 = 0xfc00994c
&eth0_mac->gen.mac_res_1_out = 0xfc009950
&eth0_mac->gen.xgmii_dfifo_64_32 = 0xfc009954
&eth0_mac->gen.mac_res_1_in = 0xfc009958
&eth0_mac->gen.sd_fifo_ctrl = 0xfc00995c
&eth0_mac->gen.sd_fifo_stat = 0xfc009960
&eth0_mac->gen.mux_sel = 0xfc009964
&eth0_mac->gen.clk_cfg = 0xfc009968
&eth0_mac->gen.los_sel = 0xfc009970
&eth0_mac->gen.rgmii_sel = 0xfc009974
&eth0_mac->gen.led_cfg = 0xfc009978
&eth0_mac->kr.pcs_addr = 0xfc009a00
&eth0_mac->kr.pcs_data = 0xfc009a04
&eth0_mac->kr.an_addr = 0xfc009a08
&eth0_mac->kr.an_data = 0xfc009a0c
&eth0_mac->kr.pma_addr = 0xfc009a10
&eth0_mac->kr.pma_data = 0xfc009a14
&eth0_mac->kr.mtip_addr = 0xfc009a18
&eth0_mac->kr.mtip_data = 0xfc009a1c
&eth0_mac->kr.pcs_cfg = 0xfc009a20
&eth0_mac->kr.pcs_stat = 0xfc009a24
&eth0_mac->sgmii.reg_addr = 0xfc009b00
&eth0_mac->sgmii.reg_data = 0xfc009b04
&eth0_mac->sgmii.clk_div = 0xfc009b08
&eth0_mac->sgmii.link_stat = 0xfc009b0c
&eth0_mac->stat.match_fault = 0xfc009c00
&eth0_mac->stat.eee_in = 0xfc009c04
&eth0_mac->stat.eee_out = 0xfc009c08
&eth0_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc009c0c
&eth0_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc009c10
&eth0_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc009c14
&eth0_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc009c18
&eth0_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc009c1c
&eth0_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc009c20
&eth0_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc009c24
&eth0_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc009c28
&eth0_mac->stat.v3_pcs_10g_ll_cerr = 0xfc009c2c
&eth0_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc009c30
&eth0_mac->stat_lane[0].char_err = 0xfc009d00
&eth0_mac->stat_lane[0].disp_err = 0xfc009d04
&eth0_mac->stat_lane[0].pat = 0xfc009d08
&eth0_mac->stat_lane[1].char_err = 0xfc009d40
&eth0_mac->stat_lane[1].disp_err = 0xfc009d44
&eth0_mac->stat_lane[1].pat = 0xfc009d48
&eth0_mac->stat_lane[2].char_err = 0xfc009d80
&eth0_mac->stat_lane[2].disp_err = 0xfc009d84
&eth0_mac->stat_lane[2].pat = 0xfc009d88
&eth0_mac->stat_lane[3].char_err = 0xfc009dc0
&eth0_mac->stat_lane[3].disp_err = 0xfc009dc4
&eth0_mac->stat_lane[3].pat = 0xfc009dc8
&eth0_mac->gen_v3.afifo_ctrl = 0xfc009e00
&eth0_mac->gen_v3.tx_afifo_cfg_1 = 0xfc009e04
&eth0_mac->gen_v3.tx_afifo_cfg_2 = 0xfc009e08
&eth0_mac->gen_v3.tx_afifo_cfg_3 = 0xfc009e0c
&eth0_mac->gen_v3.tx_afifo_cfg_4 = 0xfc009e10
&eth0_mac->gen_v3.tx_afifo_cfg_5 = 0xfc009e14
&eth0_mac->gen_v3.rx_afifo_cfg_1 = 0xfc009e18
&eth0_mac->gen_v3.rx_afifo_cfg_2 = 0xfc009e1c
&eth0_mac->gen_v3.rx_afifo_cfg_3 = 0xfc009e20
&eth0_mac->gen_v3.rx_afifo_cfg_4 = 0xfc009e24
&eth0_mac->gen_v3.rx_afifo_cfg_5 = 0xfc009e28
&eth0_mac->gen_v3.mac_sel = 0xfc009e2c
&eth0_mac->gen_v3.mac_10g_ll_cfg = 0xfc009e30
&eth0_mac->gen_v3.mac_10g_ll_ctrl = 0xfc009e34
&eth0_mac->gen_v3.pcs_10g_ll_cfg = 0xfc009e38
&eth0_mac->gen_v3.pcs_10g_ll_status = 0xfc009e3c
&eth0_mac->gen_v3.pcs_40g_ll_cfg = 0xfc009e40
&eth0_mac->gen_v3.pcs_40g_ll_status = 0xfc009e44
&eth0_mac->gen_v3.pcs_40g_ll_addr = 0xfc009e48
&eth0_mac->gen_v3.pcs_40g_ll_data = 0xfc009e4c
&eth0_mac->gen_v3.mac_40g_ll_cfg = 0xfc009e50
&eth0_mac->gen_v3.mac_40g_ll_status = 0xfc009e54
&eth0_mac->gen_v3.preamble_cfg_high = 0xfc009e58
&eth0_mac->gen_v3.preamble_cfg_low = 0xfc009e5c
&eth0_mac->gen_v3.mac_40g_ll_addr = 0xfc009e60
&eth0_mac->gen_v3.mac_40g_ll_data = 0xfc009e64
&eth0_mac->gen_v3.mac_40g_ll_ctrl = 0xfc009e68
&eth0_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc009e6c
&eth0_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc009e70
&eth0_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc009e74
&eth0_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc009e78
&eth0_mac->gen_v3.serdes_32_tx_shift = 0xfc009e7c
&eth0_mac->gen_v3.serdes_32_rx_shift = 0xfc009e80
&eth0_mac->gen_v3.serdes_32_tx_sel = 0xfc009e84
&eth0_mac->gen_v3.serdes_32_rx_sel = 0xfc009e88
&eth0_mac->gen_v3.an_lt_ctrl = 0xfc009e8c
&eth0_mac->gen_v3.an_lt_0_addr = 0xfc009e90
&eth0_mac->gen_v3.an_lt_0_data = 0xfc009e94
&eth0_mac->gen_v3.an_lt_1_addr = 0xfc009e98
&eth0_mac->gen_v3.an_lt_1_data = 0xfc009e9c
&eth0_mac->gen_v3.an_lt_2_addr = 0xfc009ea0
&eth0_mac->gen_v3.an_lt_2_data = 0xfc009ea4
&eth0_mac->gen_v3.an_lt_3_addr = 0xfc009ea8
&eth0_mac->gen_v3.an_lt_3_data = 0xfc009eac
&eth0_mac->gen_v3.ext_serdes_ctrl = 0xfc009eb0
&eth0_mac->gen_v3.spare = 0xfc009eb4
&eth0_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc020100
&eth0_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc020104
&eth0_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc020108
&eth0_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc02010c
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc020110
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc020114
&eth0_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc020118
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc02011c
&eth0_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc020120
&eth0_udma0->m2s.axi_m2s.ostand_cfg = 0xfc020124
&eth0_udma0->m2s.m2s.state = 0xfc020200
&eth0_udma0->m2s.m2s.change_state = 0xfc020204
&eth0_udma0->m2s.m2s.err_log_mask = 0xfc02020c
&eth0_udma0->m2s.m2s.log_0 = 0xfc020214
&eth0_udma0->m2s.m2s.log_1 = 0xfc020218
&eth0_udma0->m2s.m2s.log_2 = 0xfc02021c
&eth0_udma0->m2s.m2s.log_3 = 0xfc020220
&eth0_udma0->m2s.m2s.clear_err_log = 0xfc020224
&eth0_udma0->m2s.m2s.data_fifo_status = 0xfc020228
&eth0_udma0->m2s.m2s.header_fifo_status = 0xfc02022c
&eth0_udma0->m2s.m2s.unack_fifo_status = 0xfc020230
&eth0_udma0->m2s.m2s.indirect_ctrl = 0xfc020234
&eth0_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc020238
&eth0_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc02023c
&eth0_udma0->m2s.m2s.sel_rate_limit_status = 0xfc020240
&eth0_udma0->m2s.m2s.sel_dwrr_status = 0xfc020244
&eth0_udma0->m2s.m2s.clear_ctrl = 0xfc020248
&eth0_udma0->m2s.m2s.check_en = 0xfc02024c
&eth0_udma0->m2s.m2s.fifo_en = 0xfc020250
&eth0_udma0->m2s.m2s.cfg_len = 0xfc020254
&eth0_udma0->m2s.m2s.stream_cfg = 0xfc020258
&eth0_udma0->m2s.m2s.pref_queue_en = 0xfc02025c
&eth0_udma0->m2s.m2s.stream_cfg2 = 0xfc020260
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc020300
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc020304
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc020308
&eth0_udma0->m2s.m2s_rd.data_cfg = 0xfc020310
&eth0_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc020340
&eth0_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc020344
&eth0_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc020380
&eth0_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc020384
&eth0_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc020388
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc0203c0
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc0203c4
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc0203c8
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc0203cc
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc0203d0
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc0203d4
&eth0_udma0->m2s.m2s_comp.cfg_1c = 0xfc020400
&eth0_udma0->m2s.m2s_comp.cfg_coal = 0xfc020404
&eth0_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc020408
&eth0_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc02040c
&eth0_udma0->m2s.m2s_stat.cfg_st = 0xfc020500
&eth0_udma0->m2s.m2s_stat.tx_pkt = 0xfc020504
&eth0_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc020508
&eth0_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc02050c
&eth0_udma0->m2s.m2s_stat.prefed_desc = 0xfc020510
&eth0_udma0->m2s.m2s_stat.comp_pkt = 0xfc020514
&eth0_udma0->m2s.m2s_stat.comp_desc = 0xfc020518
&eth0_udma0->m2s.m2s_stat.ack_pkts = 0xfc02051c
&eth0_udma0->m2s.m2s_feature.reg_1 = 0xfc020600
&eth0_udma0->m2s.m2s_feature.dma_version = 0xfc020604
&eth0_udma0->m2s.m2s_feature.reg_3 = 0xfc020608
&eth0_udma0->m2s.m2s_feature.reg_4 = 0xfc02060c
&eth0_udma0->m2s.m2s_feature.reg_5 = 0xfc020610
&eth0_udma0->m2s.m2s_feature.reg_6 = 0xfc020614
&eth0_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc021000
&eth0_udma0->m2s.m2s_q[0].cfg = 0xfc021020
&eth0_udma0->m2s.m2s_q[0].status = 0xfc021024
&eth0_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc021028
&eth0_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc02102c
&eth0_udma0->m2s.m2s_q[0].tdrl = 0xfc021030
&eth0_udma0->m2s.m2s_q[0].tdrhp = 0xfc021034
&eth0_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc021038
&eth0_udma0->m2s.m2s_q[0].tdrtp = 0xfc02103c
&eth0_udma0->m2s.m2s_q[0].tdcp = 0xfc021040
&eth0_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc021044
&eth0_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc021048
&eth0_udma0->m2s.m2s_q[0].tcrhp = 0xfc02104c
&eth0_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc021050
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc021060
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc021064
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc021068
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc02106c
&eth0_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc021070
&eth0_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc021074
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc021080
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc021084
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc021088
&eth0_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc02108c
&eth0_udma0->m2s.m2s_q[0].comp_cfg = 0xfc0210a0
&eth0_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc0210b0
&eth0_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc0210c0
&eth0_udma0->m2s.m2s_q[0].read_data_snp = 0xfc0210d0
&eth0_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc022000
&eth0_udma0->m2s.m2s_q[1].cfg = 0xfc022020
&eth0_udma0->m2s.m2s_q[1].status = 0xfc022024
&eth0_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc022028
&eth0_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc02202c
&eth0_udma0->m2s.m2s_q[1].tdrl = 0xfc022030
&eth0_udma0->m2s.m2s_q[1].tdrhp = 0xfc022034
&eth0_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc022038
&eth0_udma0->m2s.m2s_q[1].tdrtp = 0xfc02203c
&eth0_udma0->m2s.m2s_q[1].tdcp = 0xfc022040
&eth0_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc022044
&eth0_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc022048
&eth0_udma0->m2s.m2s_q[1].tcrhp = 0xfc02204c
&eth0_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc022050
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc022060
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc022064
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc022068
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc02206c
&eth0_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc022070
&eth0_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc022074
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc022080
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc022084
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc022088
&eth0_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc02208c
&eth0_udma0->m2s.m2s_q[1].comp_cfg = 0xfc0220a0
&eth0_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc0220b0
&eth0_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc0220c0
&eth0_udma0->m2s.m2s_q[1].read_data_snp = 0xfc0220d0
&eth0_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc023000
&eth0_udma0->m2s.m2s_q[2].cfg = 0xfc023020
&eth0_udma0->m2s.m2s_q[2].status = 0xfc023024
&eth0_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc023028
&eth0_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc02302c
&eth0_udma0->m2s.m2s_q[2].tdrl = 0xfc023030
&eth0_udma0->m2s.m2s_q[2].tdrhp = 0xfc023034
&eth0_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc023038
&eth0_udma0->m2s.m2s_q[2].tdrtp = 0xfc02303c
&eth0_udma0->m2s.m2s_q[2].tdcp = 0xfc023040
&eth0_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc023044
&eth0_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc023048
&eth0_udma0->m2s.m2s_q[2].tcrhp = 0xfc02304c
&eth0_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc023050
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc023060
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc023064
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc023068
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc02306c
&eth0_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc023070
&eth0_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc023074
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc023080
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc023084
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc023088
&eth0_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc02308c
&eth0_udma0->m2s.m2s_q[2].comp_cfg = 0xfc0230a0
&eth0_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc0230b0
&eth0_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc0230c0
&eth0_udma0->m2s.m2s_q[2].read_data_snp = 0xfc0230d0
&eth0_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc024000
&eth0_udma0->m2s.m2s_q[3].cfg = 0xfc024020
&eth0_udma0->m2s.m2s_q[3].status = 0xfc024024
&eth0_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc024028
&eth0_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc02402c
&eth0_udma0->m2s.m2s_q[3].tdrl = 0xfc024030
&eth0_udma0->m2s.m2s_q[3].tdrhp = 0xfc024034
&eth0_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc024038
&eth0_udma0->m2s.m2s_q[3].tdrtp = 0xfc02403c
&eth0_udma0->m2s.m2s_q[3].tdcp = 0xfc024040
&eth0_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc024044
&eth0_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc024048
&eth0_udma0->m2s.m2s_q[3].tcrhp = 0xfc02404c
&eth0_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc024050
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc024060
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc024064
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc024068
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc02406c
&eth0_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc024070
&eth0_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc024074
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc024080
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc024084
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc024088
&eth0_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc02408c
&eth0_udma0->m2s.m2s_q[3].comp_cfg = 0xfc0240a0
&eth0_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc0240b0
&eth0_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc0240c0
&eth0_udma0->m2s.m2s_q[3].read_data_snp = 0xfc0240d0
&eth0_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc030100
&eth0_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc030104
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc030108
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc03010c
&eth0_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc030110
&eth0_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc030114
&eth0_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc030118
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc03011c
&eth0_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc030120
&eth0_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc030124
&eth0_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc030128
&eth0_udma0->s2m.s2m.state = 0xfc030200
&eth0_udma0->s2m.s2m.change_state = 0xfc030204
&eth0_udma0->s2m.s2m.err_log_mask = 0xfc03020c
&eth0_udma0->s2m.s2m.log_0 = 0xfc030214
&eth0_udma0->s2m.s2m.log_1 = 0xfc030218
&eth0_udma0->s2m.s2m.log_2 = 0xfc03021c
&eth0_udma0->s2m.s2m.log_3 = 0xfc030220
&eth0_udma0->s2m.s2m.clear_err_log = 0xfc030224
&eth0_udma0->s2m.s2m.s_data_fifo_status = 0xfc030228
&eth0_udma0->s2m.s2m.s_header_fifo_status = 0xfc03022c
&eth0_udma0->s2m.s2m.axi_data_fifo_status = 0xfc030230
&eth0_udma0->s2m.s2m.unack_fifo_status = 0xfc030234
&eth0_udma0->s2m.s2m.indirect_ctrl = 0xfc030238
&eth0_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc03023c
&eth0_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc030240
&eth0_udma0->s2m.s2m.clear_ctrl = 0xfc030244
&eth0_udma0->s2m.s2m.check_en = 0xfc030248
&eth0_udma0->s2m.s2m.fifo_en = 0xfc03024c
&eth0_udma0->s2m.s2m.stream_cfg = 0xfc030250
&eth0_udma0->s2m.s2m.pref_queue_en = 0xfc030254
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc030300
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc030304
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc030308
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc03030c
&eth0_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc030340
&eth0_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc030344
&eth0_udma0->s2m.s2m_comp.cfg_1c = 0xfc030380
&eth0_udma0->s2m.s2m_comp.cfg_2c = 0xfc030384
&eth0_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc03038c
&eth0_udma0->s2m.s2m_stat.drop_pkt = 0xfc030504
&eth0_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc030508
&eth0_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc03050c
&eth0_udma0->s2m.s2m_stat.prefed_desc = 0xfc030510
&eth0_udma0->s2m.s2m_stat.comp_pkt = 0xfc030514
&eth0_udma0->s2m.s2m_stat.comp_desc = 0xfc030518
&eth0_udma0->s2m.s2m_stat.ack_pkts = 0xfc03051c
&eth0_udma0->s2m.s2m_feature.reg_1 = 0xfc030600
&eth0_udma0->s2m.s2m_feature.reg_2 = 0xfc030604
&eth0_udma0->s2m.s2m_feature.reg_3 = 0xfc030608
&eth0_udma0->s2m.s2m_feature.reg_4 = 0xfc03060c
&eth0_udma0->s2m.s2m_feature.reg_5 = 0xfc030610
&eth0_udma0->s2m.s2m_feature.reg_6 = 0xfc030614
&eth0_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc031000
&eth0_udma0->s2m.s2m_q[0].cfg = 0xfc031020
&eth0_udma0->s2m.s2m_q[0].status = 0xfc031024
&eth0_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc031028
&eth0_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc03102c
&eth0_udma0->s2m.s2m_q[0].rdrl = 0xfc031030
&eth0_udma0->s2m.s2m_q[0].rdrhp = 0xfc031034
&eth0_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc031038
&eth0_udma0->s2m.s2m_q[0].rdrtp = 0xfc03103c
&eth0_udma0->s2m.s2m_q[0].rdcp = 0xfc031040
&eth0_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc031044
&eth0_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc031048
&eth0_udma0->s2m.s2m_q[0].rcrhp = 0xfc03104c
&eth0_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc031050
&eth0_udma0->s2m.s2m_q[0].comp_cfg = 0xfc031054
&eth0_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc031058
&eth0_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc03105c
&eth0_udma0->s2m.s2m_q[0].qos_cfg = 0xfc031060
&eth0_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc031064
&eth0_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc031068
&eth0_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc032000
&eth0_udma0->s2m.s2m_q[1].cfg = 0xfc032020
&eth0_udma0->s2m.s2m_q[1].status = 0xfc032024
&eth0_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc032028
&eth0_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc03202c
&eth0_udma0->s2m.s2m_q[1].rdrl = 0xfc032030
&eth0_udma0->s2m.s2m_q[1].rdrhp = 0xfc032034
&eth0_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc032038
&eth0_udma0->s2m.s2m_q[1].rdrtp = 0xfc03203c
&eth0_udma0->s2m.s2m_q[1].rdcp = 0xfc032040
&eth0_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc032044
&eth0_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc032048
&eth0_udma0->s2m.s2m_q[1].rcrhp = 0xfc03204c
&eth0_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc032050
&eth0_udma0->s2m.s2m_q[1].comp_cfg = 0xfc032054
&eth0_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc032058
&eth0_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc03205c
&eth0_udma0->s2m.s2m_q[1].qos_cfg = 0xfc032060
&eth0_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc032064
&eth0_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc032068
&eth0_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc033000
&eth0_udma0->s2m.s2m_q[2].cfg = 0xfc033020
&eth0_udma0->s2m.s2m_q[2].status = 0xfc033024
&eth0_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc033028
&eth0_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc03302c
&eth0_udma0->s2m.s2m_q[2].rdrl = 0xfc033030
&eth0_udma0->s2m.s2m_q[2].rdrhp = 0xfc033034
&eth0_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc033038
&eth0_udma0->s2m.s2m_q[2].rdrtp = 0xfc03303c
&eth0_udma0->s2m.s2m_q[2].rdcp = 0xfc033040
&eth0_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc033044
&eth0_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc033048
&eth0_udma0->s2m.s2m_q[2].rcrhp = 0xfc03304c
&eth0_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc033050
&eth0_udma0->s2m.s2m_q[2].comp_cfg = 0xfc033054
&eth0_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc033058
&eth0_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc03305c
&eth0_udma0->s2m.s2m_q[2].qos_cfg = 0xfc033060
&eth0_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc033064
&eth0_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc033068
&eth0_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc034000
&eth0_udma0->s2m.s2m_q[3].cfg = 0xfc034020
&eth0_udma0->s2m.s2m_q[3].status = 0xfc034024
&eth0_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc034028
&eth0_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc03402c
&eth0_udma0->s2m.s2m_q[3].rdrl = 0xfc034030
&eth0_udma0->s2m.s2m_q[3].rdrhp = 0xfc034034
&eth0_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc034038
&eth0_udma0->s2m.s2m_q[3].rdrtp = 0xfc03403c
&eth0_udma0->s2m.s2m_q[3].rdcp = 0xfc034040
&eth0_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc034044
&eth0_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc034048
&eth0_udma0->s2m.s2m_q[3].rcrhp = 0xfc03404c
&eth0_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc034050
&eth0_udma0->s2m.s2m_q[3].comp_cfg = 0xfc034054
&eth0_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc034058
&eth0_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc03405c
&eth0_udma0->s2m.s2m_q[3].qos_cfg = 0xfc034060
&eth0_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc034064
&eth0_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc034068
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc03e000
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc03e008
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc03e010
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc03e018
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc03e020
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc03e028
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc03e030
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc03e038
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc03e040
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc03e048
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc03e050
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc03e058
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc03e060
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc03e068
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc03e070
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc03e078
&eth0_udma0->gen.dma_misc.int_cfg = 0xfc03e080
&eth0_udma0->gen.dma_misc.revision = 0xfc03e084
&eth0_udma0->gen.dma_misc.general_cfg_1 = 0xfc03e088
&eth0_udma0->gen.dma_misc.general_cfg_2 = 0xfc03e08c
&eth0_udma0->gen.dma_misc.general_cfg_3 = 0xfc03e090
&eth0_udma0->gen.dma_misc.general_cfg_4 = 0xfc03e094
&eth0_udma0->gen.dma_misc.general_cfg_5 = 0xfc03e098
&eth0_udma0->gen.dma_misc.abort_ctl = 0xfc03e09c
&eth0_udma0->gen.dma_misc.bw_bug_fixes = 0xfc03e0a0
&eth0_udma0->gen.mailbox[0].interrupt = 0xfc03e180
&eth0_udma0->gen.mailbox[0].msg_out = 0xfc03e184
&eth0_udma0->gen.mailbox[0].msg_in = 0xfc03e188
&eth0_udma0->gen.mailbox[1].interrupt = 0xfc03e1c0
&eth0_udma0->gen.mailbox[1].msg_out = 0xfc03e1c4
&eth0_udma0->gen.mailbox[1].msg_in = 0xfc03e1c8
&eth0_udma0->gen.mailbox[2].interrupt = 0xfc03e200
&eth0_udma0->gen.mailbox[2].msg_out = 0xfc03e204
&eth0_udma0->gen.mailbox[2].msg_in = 0xfc03e208
&eth0_udma0->gen.mailbox[3].interrupt = 0xfc03e240
&eth0_udma0->gen.mailbox[3].msg_out = 0xfc03e244
&eth0_udma0->gen.mailbox[3].msg_in = 0xfc03e248
&eth0_udma0->gen.axi.cfg_1 = 0xfc03e280
&eth0_udma0->gen.axi.cfg_2 = 0xfc03e284
&eth0_udma0->gen.axi.endian_cfg = 0xfc03e288
&eth0_udma0->gen.sram_ctrl[0].timing = 0xfc03e380
&eth0_udma0->gen.sram_ctrl[1].timing = 0xfc03e384
&eth0_udma0->gen.sram_ctrl[2].timing = 0xfc03e388
&eth0_udma0->gen.sram_ctrl[3].timing = 0xfc03e38c
&eth0_udma0->gen.sram_ctrl[4].timing = 0xfc03e390
&eth0_udma0->gen.sram_ctrl[5].timing = 0xfc03e394
&eth0_udma0->gen.sram_ctrl[6].timing = 0xfc03e398
&eth0_udma0->gen.sram_ctrl[7].timing = 0xfc03e39c
&eth0_udma0->gen.sram_ctrl[8].timing = 0xfc03e3a0
&eth0_udma0->gen.sram_ctrl[9].timing = 0xfc03e3a4
&eth0_udma0->gen.sram_ctrl[10].timing = 0xfc03e3a8
&eth0_udma0->gen.sram_ctrl[11].timing = 0xfc03e3ac
&eth0_udma0->gen.sram_ctrl[12].timing = 0xfc03e3b0
&eth0_udma0->gen.sram_ctrl[13].timing = 0xfc03e3b4
&eth0_udma0->gen.sram_ctrl[14].timing = 0xfc03e3b8
&eth0_udma0->gen.sram_ctrl[15].timing = 0xfc03e3bc
&eth0_udma0->gen.sram_ctrl[16].timing = 0xfc03e3c0
&eth0_udma0->gen.sram_ctrl[17].timing = 0xfc03e3c4
&eth0_udma0->gen.sram_ctrl[18].timing = 0xfc03e3c8
&eth0_udma0->gen.sram_ctrl[19].timing = 0xfc03e3cc
&eth0_udma0->gen.sram_ctrl[20].timing = 0xfc03e3d0
&eth0_udma0->gen.sram_ctrl[21].timing = 0xfc03e3d4
&eth0_udma0->gen.sram_ctrl[22].timing = 0xfc03e3d8
&eth0_udma0->gen.sram_ctrl[23].timing = 0xfc03e3dc
&eth0_udma0->gen.sram_ctrl[24].timing = 0xfc03e3e0
&eth0_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc03e3ec
&eth0_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc03e3f0
&eth0_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc03e3f4
&eth0_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc03e3f8
&eth0_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc03e3fc
&eth0_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc03e400
&eth0_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc03e404
&eth0_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc03e408
&eth0_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc03e40c
&eth0_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc03ec00
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc03ec04
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc03ec08
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc03ec0c
&eth0_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc03ec40
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc03ec44
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc03ec48
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc03ec4c
&eth0_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc03ec80
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc03ec84
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc03ec88
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc03ec8c
&eth0_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc03ecc0
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc03ecc4
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc03ecc8
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc03eccc
&eth0_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc03ed00
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc03ed04
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc03ed08
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc03ed0c
&eth0_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc03ed40
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc03ed44
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc03ed48
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc03ed4c
&eth0_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc03ed80
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc03ed84
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc03ed88
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc03ed8c
&eth0_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc03edc0
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc03edc4
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc03edc8
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc03edcc
&eth0_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc03ee00
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc03ee04
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc03ee08
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc03ee0c
&eth0_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc03ee40
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc03ee44
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc03ee48
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc03ee4c
&eth0_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc03ee80
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc03ee84
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc03ee88
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc03ee8c
&eth0_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc03eec0
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc03eec4
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc03eec8
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc03eecc
&eth0_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc03ef00
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc03ef04
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc03ef08
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc03ef0c
&eth0_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc03ef40
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc03ef44
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc03ef48
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc03ef4c
&eth0_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc03ef80
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc03ef84
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc03ef88
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc03ef8c
&eth0_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc03efc0
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc03efc4
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc03efc8
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc03efcc
&eth1_adapter->pci_e_gen.device_id_vendor_id = 0xfc100000
&eth1_adapter->pci_e_gen.pci_command_and_status = 0xfc100004
&eth1_adapter->pci_e_gen.revision_and_class = 0xfc100008
&eth1_adapter->pci_e_gen.pci_register_c = 0xfc10000c
&eth1_adapter->pci_e_gen.pf_bar_0 = 0xfc100010
&eth1_adapter->pci_e_gen.pf_bar_0_high = 0xfc100014
&eth1_adapter->pci_e_gen.pf_bar_2 = 0xfc100018
&eth1_adapter->pci_e_gen.pf_bar_2_high = 0xfc10001c
&eth1_adapter->pci_e_gen.pf_bar_4 = 0xfc100020
&eth1_adapter->pci_e_gen.pf_bar_4_high = 0xfc100024
&eth1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc100028
&eth1_adapter->pci_e_gen.subsystem_id = 0xfc10002c
&eth1_adapter->pci_e_gen.cap_pointer = 0xfc100034
&eth1_adapter->pci_e_gen.interrupt_line_pin = 0xfc10003c
&eth1_adapter->pci_e_cap.pci_e_cap = 0xfc100040
&eth1_adapter->pci_e_cap.pci_e_device_cap = 0xfc100044
&eth1_adapter->pci_e_cap.pci_e_control_and_status = 0xfc100048
&eth1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc100090
&eth1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc100094
&eth1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc100098
&eth1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc100110
&eth1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc100114
&eth1_adapter->sub_master_cfg_ctrl[0].remap = 0xfc100118
&eth1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc10011c
&eth1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc100120
&eth1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc100130
&eth1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc100134
&eth1_adapter->sub_master_cfg_ctrl[1].remap = 0xfc100138
&eth1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc10013c
&eth1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc100140
&eth1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc100150
&eth1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc100154
&eth1_adapter->sub_master_cfg_ctrl[2].remap = 0xfc100158
&eth1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc10015c
&eth1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc100160
&eth1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc100170
&eth1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc100174
&eth1_adapter->sub_master_cfg_ctrl[3].remap = 0xfc100178
&eth1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc10017c
&eth1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc100180
&eth1_adapter->gen_ctrl_reg_0.data = 0xfc1001e0
&eth1_adapter->gen_ctrl_reg_1.data = 0xfc1001e4
&eth1_adapter->gen_ctrl_reg_2.data = 0xfc1001e8
&eth1_adapter->gen_ctrl_reg_3.data = 0xfc1001ec
&eth1_adapter->generic_status_registers.generic_status = 0xfc1001f0
&eth1_adapter->metal_fix_registers.metal_fix = 0xfc100200
&eth1_adapter->gen_ctrl_reg_4.data = 0xfc100204
&eth1_adapter->gen_ctrl_reg_5.data = 0xfc100208
&eth1_adapter->gen_ctrl_reg_6.data = 0xfc10020c
&eth1_adapter->gen_ctrl_reg_7.data = 0xfc100210
&eth1_adapter->gen_ctrl_reg_8.data = 0xfc100214
&eth1_adapter->gen_ctrl_reg_9.data = 0xfc100218
&eth1_adapter->gen_ctrl_reg_10.data = 0xfc10021c
&eth1_adapter->gen_ctrl_reg_11.data = 0xfc100220
&eth1_adapter->gen_ctrl_reg_12.data = 0xfc100224
&eth1_adapter->gen_ctrl_reg_13.data = 0xfc100228
&eth1_adapter->gen_ctrl_reg_14.data = 0xfc10022c
&eth1_adapter->gen_ctrl_reg_15.data = 0xfc100230
&eth1_adapter->gen_ctrl_reg_16.data = 0xfc100234
&eth1_adapter->gen_ctrl_reg_17.data = 0xfc100238
&eth1_adapter->gen_ctrl_reg_18.data = 0xfc10023c
&eth1_adapter->gen_ctrl_reg_19.data = 0xfc100240
&eth1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc100300
&eth1_adapter->sriov_cap.sriov_caps = 0xfc100304
&eth1_adapter->sriov_cap.sriov_status_and_control = 0xfc100308
&eth1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc10030c
&eth1_adapter->sriov_cap.sriov_register_10 = 0xfc100310
&eth1_adapter->sriov_cap.sriov_register_14 = 0xfc100314
&eth1_adapter->sriov_cap.sriov_vf_device_id = 0xfc100318
&eth1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc10031c
&eth1_adapter->sriov_cap.sriov_system_page_size = 0xfc100320
&eth1_adapter->sriov_cap.vf_bar_0 = 0xfc100324
&eth1_adapter->sriov_cap.vf_bar_0_high = 0xfc100328
&eth1_adapter->sriov_cap.vf_bar_2 = 0xfc10032c
&eth1_adapter->sriov_cap.vf_bar_2_high = 0xfc100330
&eth1_adapter->sriov_cap.vf_bar_4 = 0xfc100334
&eth1_adapter->sriov_cap.vf_bar_4_high = 0xfc100338
&eth1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc101000
&eth1_adapter->vf_regs[0].command_and_status_vf = 0xfc101004
&eth1_adapter->vf_regs[0].revision_and_class_vf = 0xfc101008
&eth1_adapter->vf_regs[0].pci_register_c_vf = 0xfc10100c
&eth1_adapter->vf_regs[0].cap_pointer_vf = 0xfc101034
&eth1_adapter->vf_regs[0].pci_e_cap_vf = 0xfc101040
&eth1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc101044
&eth1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc101048
&eth1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc101090
&eth1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc101094
&eth1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc101098
&eth1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc102000
&eth1_adapter->vf_regs[1].command_and_status_vf = 0xfc102004
&eth1_adapter->vf_regs[1].revision_and_class_vf = 0xfc102008
&eth1_adapter->vf_regs[1].pci_register_c_vf = 0xfc10200c
&eth1_adapter->vf_regs[1].cap_pointer_vf = 0xfc102034
&eth1_adapter->vf_regs[1].pci_e_cap_vf = 0xfc102040
&eth1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc102044
&eth1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc102048
&eth1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc102090
&eth1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc102094
&eth1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc102098
&eth1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc103000
&eth1_adapter->vf_regs[2].command_and_status_vf = 0xfc103004
&eth1_adapter->vf_regs[2].revision_and_class_vf = 0xfc103008
&eth1_adapter->vf_regs[2].pci_register_c_vf = 0xfc10300c
&eth1_adapter->vf_regs[2].cap_pointer_vf = 0xfc103034
&eth1_adapter->vf_regs[2].pci_e_cap_vf = 0xfc103040
&eth1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc103044
&eth1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc103048
&eth1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc103090
&eth1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc103094
&eth1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc103098
&eth1_ec->gen.version = 0xfc105080
&eth1_ec->gen.en = 0xfc105084
&eth1_ec->gen.fifo_en = 0xfc105088
&eth1_ec->gen.l2 = 0xfc10508c
&eth1_ec->gen.cfg_i = 0xfc105090
&eth1_ec->gen.cfg_i_ext = 0xfc105094
&eth1_ec->gen.en_ext = 0xfc105098
&eth1_ec->gen.mem_init = 0xfc10509c
&eth1_ec->gen.sw_reset = 0xfc1050a0
&eth1_ec->gen.scratch_pad_1 = 0xfc1050a4
&eth1_ec->gen.scratch_pad_2 = 0xfc1050a8
&eth1_ec->gen.scratch_pad_3 = 0xfc1050ac
&eth1_ec->gen.scratch_pad_4 = 0xfc1050b0
&eth1_ec->gen.scratch_pad_5 = 0xfc1050b4
&eth1_ec->mac.gen = 0xfc1050c0
&eth1_ec->mac.min_pkt = 0xfc1050c4
&eth1_ec->mac.max_pkt = 0xfc1050c8
&eth1_ec->rxf.cfg_1 = 0xfc105100
&eth1_ec->rxf.cfg_2 = 0xfc105104
&eth1_ec->rxf.rd_fifo = 0xfc105108
&eth1_ec->rxf.wr_fifo = 0xfc10510c
&eth1_ec->rxf.lb_fifo = 0xfc105110
&eth1_ec->rxf.cfg_lb = 0xfc105114
&eth1_ec->rxf.out_drop = 0xfc105118
&eth1_ec->rxf.data = 0xfc10511c
&eth1_ec->rxf.info = 0xfc105120
&eth1_ec->epe[0].parse_cfg = 0xfc105180
&eth1_ec->epe[0].act_table_addr = 0xfc105184
&eth1_ec->epe[0].act_table_data_1 = 0xfc105188
&eth1_ec->epe[0].act_table_data_2 = 0xfc10518c
&eth1_ec->epe[0].act_table_data_3 = 0xfc105190
&eth1_ec->epe[0].act_table_data_4 = 0xfc105194
&eth1_ec->epe[0].act_table_data_5 = 0xfc105198
&eth1_ec->epe[0].act_table_data_6 = 0xfc10519c
&eth1_ec->epe[0].res_def = 0xfc1051a0
&eth1_ec->epe[0].res_in = 0xfc1051a4
&eth1_ec->epe[1].parse_cfg = 0xfc1051c0
&eth1_ec->epe[1].act_table_addr = 0xfc1051c4
&eth1_ec->epe[1].act_table_data_1 = 0xfc1051c8
&eth1_ec->epe[1].act_table_data_2 = 0xfc1051cc
&eth1_ec->epe[1].act_table_data_3 = 0xfc1051d0
&eth1_ec->epe[1].act_table_data_4 = 0xfc1051d4
&eth1_ec->epe[1].act_table_data_5 = 0xfc1051d8
&eth1_ec->epe[1].act_table_data_6 = 0xfc1051dc
&eth1_ec->epe[1].res_def = 0xfc1051e0
&eth1_ec->epe[1].res_in = 0xfc1051e4
&eth1_ec->epe_res.p1 = 0xfc105200
&eth1_ec->epe_res.p2 = 0xfc105204
&eth1_ec->epe_res.p3 = 0xfc105208
&eth1_ec->epe_res.p4 = 0xfc10520c
&eth1_ec->epe_res.p5 = 0xfc105210
&eth1_ec->epe_res.p6 = 0xfc105214
&eth1_ec->epe_res.p7 = 0xfc105218
&eth1_ec->epe_res.p8 = 0xfc10521c
&eth1_ec->epe_res.p9 = 0xfc105220
&eth1_ec->epe_res.p10 = 0xfc105224
&eth1_ec->epe_res.p11 = 0xfc105228
&eth1_ec->epe_res.p12 = 0xfc10522c
&eth1_ec->epe_res.p13 = 0xfc105230
&eth1_ec->epe_res.p14 = 0xfc105234
&eth1_ec->epe_res.p15 = 0xfc105238
&eth1_ec->epe_res.p16 = 0xfc10523c
&eth1_ec->epe_res.p17 = 0xfc105240
&eth1_ec->epe_res.p18 = 0xfc105244
&eth1_ec->epe_res.p19 = 0xfc105248
&eth1_ec->epe_res.p20 = 0xfc10524c
&eth1_ec->epe_res.p21 = 0xfc105250
&eth1_ec->epe_res.p22 = 0xfc105254
&eth1_ec->epe_h[0].hdr_len = 0xfc105280
&eth1_ec->epe_h[1].hdr_len = 0xfc105284
&eth1_ec->epe_h[2].hdr_len = 0xfc105288
&eth1_ec->epe_h[3].hdr_len = 0xfc10528c
&eth1_ec->epe_h[4].hdr_len = 0xfc105290
&eth1_ec->epe_h[5].hdr_len = 0xfc105294
&eth1_ec->epe_h[6].hdr_len = 0xfc105298
&eth1_ec->epe_h[7].hdr_len = 0xfc10529c
&eth1_ec->epe_h[8].hdr_len = 0xfc1052a0
&eth1_ec->epe_h[9].hdr_len = 0xfc1052a4
&eth1_ec->epe_h[10].hdr_len = 0xfc1052a8
&eth1_ec->epe_h[11].hdr_len = 0xfc1052ac
&eth1_ec->epe_h[12].hdr_len = 0xfc1052b0
&eth1_ec->epe_h[13].hdr_len = 0xfc1052b4
&eth1_ec->epe_h[14].hdr_len = 0xfc1052b8
&eth1_ec->epe_h[15].hdr_len = 0xfc1052bc
&eth1_ec->epe_h[16].hdr_len = 0xfc1052c0
&eth1_ec->epe_h[17].hdr_len = 0xfc1052c4
&eth1_ec->epe_h[18].hdr_len = 0xfc1052c8
&eth1_ec->epe_h[19].hdr_len = 0xfc1052cc
&eth1_ec->epe_h[20].hdr_len = 0xfc1052d0
&eth1_ec->epe_h[21].hdr_len = 0xfc1052d4
&eth1_ec->epe_h[22].hdr_len = 0xfc1052d8
&eth1_ec->epe_h[23].hdr_len = 0xfc1052dc
&eth1_ec->epe_h[24].hdr_len = 0xfc1052e0
&eth1_ec->epe_h[25].hdr_len = 0xfc1052e4
&eth1_ec->epe_h[26].hdr_len = 0xfc1052e8
&eth1_ec->epe_h[27].hdr_len = 0xfc1052ec
&eth1_ec->epe_h[28].hdr_len = 0xfc1052f0
&eth1_ec->epe_h[29].hdr_len = 0xfc1052f4
&eth1_ec->epe_h[30].hdr_len = 0xfc1052f8
&eth1_ec->epe_h[31].hdr_len = 0xfc1052fc
&eth1_ec->epe_p[0].comp_data = 0xfc105300
&eth1_ec->epe_p[0].comp_mask = 0xfc105304
&eth1_ec->epe_p[0].comp_ctrl = 0xfc105308
&eth1_ec->epe_p[1].comp_data = 0xfc10531c
&eth1_ec->epe_p[1].comp_mask = 0xfc105320
&eth1_ec->epe_p[1].comp_ctrl = 0xfc105324
&eth1_ec->epe_p[2].comp_data = 0xfc105338
&eth1_ec->epe_p[2].comp_mask = 0xfc10533c
&eth1_ec->epe_p[2].comp_ctrl = 0xfc105340
&eth1_ec->epe_p[3].comp_data = 0xfc105354
&eth1_ec->epe_p[3].comp_mask = 0xfc105358
&eth1_ec->epe_p[3].comp_ctrl = 0xfc10535c
&eth1_ec->epe_p[4].comp_data = 0xfc105370
&eth1_ec->epe_p[4].comp_mask = 0xfc105374
&eth1_ec->epe_p[4].comp_ctrl = 0xfc105378
&eth1_ec->epe_p[5].comp_data = 0xfc10538c
&eth1_ec->epe_p[5].comp_mask = 0xfc105390
&eth1_ec->epe_p[5].comp_ctrl = 0xfc105394
&eth1_ec->epe_p[6].comp_data = 0xfc1053a8
&eth1_ec->epe_p[6].comp_mask = 0xfc1053ac
&eth1_ec->epe_p[6].comp_ctrl = 0xfc1053b0
&eth1_ec->epe_p[7].comp_data = 0xfc1053c4
&eth1_ec->epe_p[7].comp_mask = 0xfc1053c8
&eth1_ec->epe_p[7].comp_ctrl = 0xfc1053cc
&eth1_ec->epe_p[8].comp_data = 0xfc1053e0
&eth1_ec->epe_p[8].comp_mask = 0xfc1053e4
&eth1_ec->epe_p[8].comp_ctrl = 0xfc1053e8
&eth1_ec->epe_p[9].comp_data = 0xfc1053fc
&eth1_ec->epe_p[9].comp_mask = 0xfc105400
&eth1_ec->epe_p[9].comp_ctrl = 0xfc105404
&eth1_ec->epe_p[10].comp_data = 0xfc105418
&eth1_ec->epe_p[10].comp_mask = 0xfc10541c
&eth1_ec->epe_p[10].comp_ctrl = 0xfc105420
&eth1_ec->epe_p[11].comp_data = 0xfc105434
&eth1_ec->epe_p[11].comp_mask = 0xfc105438
&eth1_ec->epe_p[11].comp_ctrl = 0xfc10543c
&eth1_ec->epe_p[12].comp_data = 0xfc105450
&eth1_ec->epe_p[12].comp_mask = 0xfc105454
&eth1_ec->epe_p[12].comp_ctrl = 0xfc105458
&eth1_ec->epe_p[13].comp_data = 0xfc10546c
&eth1_ec->epe_p[13].comp_mask = 0xfc105470
&eth1_ec->epe_p[13].comp_ctrl = 0xfc105474
&eth1_ec->epe_p[14].comp_data = 0xfc105488
&eth1_ec->epe_p[14].comp_mask = 0xfc10548c
&eth1_ec->epe_p[14].comp_ctrl = 0xfc105490
&eth1_ec->epe_p[15].comp_data = 0xfc1054a4
&eth1_ec->epe_p[15].comp_mask = 0xfc1054a8
&eth1_ec->epe_p[15].comp_ctrl = 0xfc1054ac
&eth1_ec->epe_p[16].comp_data = 0xfc1054c0
&eth1_ec->epe_p[16].comp_mask = 0xfc1054c4
&eth1_ec->epe_p[16].comp_ctrl = 0xfc1054c8
&eth1_ec->epe_p[17].comp_data = 0xfc1054dc
&eth1_ec->epe_p[17].comp_mask = 0xfc1054e0
&eth1_ec->epe_p[17].comp_ctrl = 0xfc1054e4
&eth1_ec->epe_p[18].comp_data = 0xfc1054f8
&eth1_ec->epe_p[18].comp_mask = 0xfc1054fc
&eth1_ec->epe_p[18].comp_ctrl = 0xfc105500
&eth1_ec->epe_p[19].comp_data = 0xfc105514
&eth1_ec->epe_p[19].comp_mask = 0xfc105518
&eth1_ec->epe_p[19].comp_ctrl = 0xfc10551c
&eth1_ec->epe_p[20].comp_data = 0xfc105530
&eth1_ec->epe_p[20].comp_mask = 0xfc105534
&eth1_ec->epe_p[20].comp_ctrl = 0xfc105538
&eth1_ec->epe_p[21].comp_data = 0xfc10554c
&eth1_ec->epe_p[21].comp_mask = 0xfc105550
&eth1_ec->epe_p[21].comp_ctrl = 0xfc105554
&eth1_ec->epe_p[22].comp_data = 0xfc105568
&eth1_ec->epe_p[22].comp_mask = 0xfc10556c
&eth1_ec->epe_p[22].comp_ctrl = 0xfc105570
&eth1_ec->epe_p[23].comp_data = 0xfc105584
&eth1_ec->epe_p[23].comp_mask = 0xfc105588
&eth1_ec->epe_p[23].comp_ctrl = 0xfc10558c
&eth1_ec->epe_p[24].comp_data = 0xfc1055a0
&eth1_ec->epe_p[24].comp_mask = 0xfc1055a4
&eth1_ec->epe_p[24].comp_ctrl = 0xfc1055a8
&eth1_ec->epe_p[25].comp_data = 0xfc1055bc
&eth1_ec->epe_p[25].comp_mask = 0xfc1055c0
&eth1_ec->epe_p[25].comp_ctrl = 0xfc1055c4
&eth1_ec->epe_p[26].comp_data = 0xfc1055d8
&eth1_ec->epe_p[26].comp_mask = 0xfc1055dc
&eth1_ec->epe_p[26].comp_ctrl = 0xfc1055e0
&eth1_ec->epe_p[27].comp_data = 0xfc1055f4
&eth1_ec->epe_p[27].comp_mask = 0xfc1055f8
&eth1_ec->epe_p[27].comp_ctrl = 0xfc1055fc
&eth1_ec->epe_p[28].comp_data = 0xfc105610
&eth1_ec->epe_p[28].comp_mask = 0xfc105614
&eth1_ec->epe_p[28].comp_ctrl = 0xfc105618
&eth1_ec->epe_p[29].comp_data = 0xfc10562c
&eth1_ec->epe_p[29].comp_mask = 0xfc105630
&eth1_ec->epe_p[29].comp_ctrl = 0xfc105634
&eth1_ec->epe_p[30].comp_data = 0xfc105648
&eth1_ec->epe_p[30].comp_mask = 0xfc10564c
&eth1_ec->epe_p[30].comp_ctrl = 0xfc105650
&eth1_ec->epe_p[31].comp_data = 0xfc105664
&eth1_ec->epe_p[31].comp_mask = 0xfc105668
&eth1_ec->epe_p[31].comp_ctrl = 0xfc10566c
&eth1_ec->epe_a[0].prot_act = 0xfc105680
&eth1_ec->epe_a[1].prot_act = 0xfc105684
&eth1_ec->epe_a[2].prot_act = 0xfc105688
&eth1_ec->epe_a[3].prot_act = 0xfc10568c
&eth1_ec->epe_a[4].prot_act = 0xfc105690
&eth1_ec->epe_a[5].prot_act = 0xfc105694
&eth1_ec->epe_a[6].prot_act = 0xfc105698
&eth1_ec->epe_a[7].prot_act = 0xfc10569c
&eth1_ec->epe_a[8].prot_act = 0xfc1056a0
&eth1_ec->epe_a[9].prot_act = 0xfc1056a4
&eth1_ec->epe_a[10].prot_act = 0xfc1056a8
&eth1_ec->epe_a[11].prot_act = 0xfc1056ac
&eth1_ec->epe_a[12].prot_act = 0xfc1056b0
&eth1_ec->epe_a[13].prot_act = 0xfc1056b4
&eth1_ec->epe_a[14].prot_act = 0xfc1056b8
&eth1_ec->epe_a[15].prot_act = 0xfc1056bc
&eth1_ec->epe_a[16].prot_act = 0xfc1056c0
&eth1_ec->epe_a[17].prot_act = 0xfc1056c4
&eth1_ec->epe_a[18].prot_act = 0xfc1056c8
&eth1_ec->epe_a[19].prot_act = 0xfc1056cc
&eth1_ec->epe_a[20].prot_act = 0xfc1056d0
&eth1_ec->epe_a[21].prot_act = 0xfc1056d4
&eth1_ec->epe_a[22].prot_act = 0xfc1056d8
&eth1_ec->epe_a[23].prot_act = 0xfc1056dc
&eth1_ec->epe_a[24].prot_act = 0xfc1056e0
&eth1_ec->epe_a[25].prot_act = 0xfc1056e4
&eth1_ec->epe_a[26].prot_act = 0xfc1056e8
&eth1_ec->epe_a[27].prot_act = 0xfc1056ec
&eth1_ec->epe_a[28].prot_act = 0xfc1056f0
&eth1_ec->epe_a[29].prot_act = 0xfc1056f4
&eth1_ec->epe_a[30].prot_act = 0xfc1056f8
&eth1_ec->epe_a[31].prot_act = 0xfc1056fc
&eth1_ec->rfw.thash_cfg_1 = 0xfc105700
&eth1_ec->rfw.thash_cfg_2 = 0xfc105704
&eth1_ec->rfw.mhash_cfg_1 = 0xfc105708
&eth1_ec->rfw.mhash_cfg_2 = 0xfc10570c
&eth1_ec->rfw.hdr_split = 0xfc105710
&eth1_ec->rfw.meta_err = 0xfc105714
&eth1_ec->rfw.meta = 0xfc105718
&eth1_ec->rfw.filter = 0xfc10571c
&eth1_ec->rfw.thash_table_addr = 0xfc105720
&eth1_ec->rfw.thash_table_data = 0xfc105724
&eth1_ec->rfw.mhash_table_addr = 0xfc105728
&eth1_ec->rfw.mhash_table_data = 0xfc10572c
&eth1_ec->rfw.vid_table_addr = 0xfc105730
&eth1_ec->rfw.vid_table_data = 0xfc105734
&eth1_ec->rfw.pbits_table_addr = 0xfc105738
&eth1_ec->rfw.pbits_table_data = 0xfc10573c
&eth1_ec->rfw.dscp_table_addr = 0xfc105740
&eth1_ec->rfw.dscp_table_data = 0xfc105744
&eth1_ec->rfw.tc_table_addr = 0xfc105748
&eth1_ec->rfw.tc_table_data = 0xfc10574c
&eth1_ec->rfw.ctrl_table_addr = 0xfc105750
&eth1_ec->rfw.ctrl_table_data = 0xfc105754
&eth1_ec->rfw.out_cfg = 0xfc105758
&eth1_ec->rfw.fsm_table_addr = 0xfc10575c
&eth1_ec->rfw.fsm_table_data = 0xfc105760
&eth1_ec->rfw.ctrl_sel = 0xfc105764
&eth1_ec->rfw.default_vlan = 0xfc105768
&eth1_ec->rfw.default_hash = 0xfc10576c
&eth1_ec->rfw.default_or = 0xfc105770
&eth1_ec->rfw.drop_latch = 0xfc105774
&eth1_ec->rfw.checksum = 0xfc105778
&eth1_ec->rfw.lro_cfg_1 = 0xfc10577c
&eth1_ec->rfw.lro_check_ipv4 = 0xfc105780
&eth1_ec->rfw.lro_ipv4 = 0xfc105784
&eth1_ec->rfw.lro_check_ipv6 = 0xfc105788
&eth1_ec->rfw.lro_ipv6 = 0xfc10578c
&eth1_ec->rfw.lro_check_tcp = 0xfc105790
&eth1_ec->rfw.lro_tcp = 0xfc105794
&eth1_ec->rfw.lro_check_udp = 0xfc105798
&eth1_ec->rfw.lro_check_l2 = 0xfc10579c
&eth1_ec->rfw.lro_check_gen = 0xfc1057a0
&eth1_ec->rfw.lro_store = 0xfc1057a4
&eth1_ec->rfw.vid_table_def = 0xfc1057a8
&eth1_ec->rfw.ctrl_table_def = 0xfc1057ac
&eth1_ec->rfw.cfg_a_0 = 0xfc1057b0
&eth1_ec->rfw.thash_cfg_3 = 0xfc1057b4
&eth1_ec->rfw.thash_mask_outer_ipv6 = 0xfc1057b8
&eth1_ec->rfw.thash_mask_outer = 0xfc1057bc
&eth1_ec->rfw.thash_mask_inner_ipv6 = 0xfc1057c0
&eth1_ec->rfw.thash_mask_inner = 0xfc1057c4
&eth1_ec->rfw.rx_checksum = 0xfc1057c8
&eth1_ec->rfw.l3_tlen_err = 0xfc1057cc
&eth1_ec->rfw.l3_tlen_err_table_1 = 0xfc1057d0
&eth1_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc1057d4
&eth1_ec->rfw_udma[0].def_cfg = 0xfc1057f0
&eth1_ec->rfw_udma[1].def_cfg = 0xfc1057f4
&eth1_ec->rfw_udma[2].def_cfg = 0xfc1057f8
&eth1_ec->rfw_udma[3].def_cfg = 0xfc1057fc
&eth1_ec->rfw_hash[0].key = 0xfc105800
&eth1_ec->rfw_hash[1].key = 0xfc105804
&eth1_ec->rfw_hash[2].key = 0xfc105808
&eth1_ec->rfw_hash[3].key = 0xfc10580c
&eth1_ec->rfw_hash[4].key = 0xfc105810
&eth1_ec->rfw_hash[5].key = 0xfc105814
&eth1_ec->rfw_hash[6].key = 0xfc105818
&eth1_ec->rfw_hash[7].key = 0xfc10581c
&eth1_ec->rfw_hash[8].key = 0xfc105820
&eth1_ec->rfw_hash[9].key = 0xfc105824
&eth1_ec->rfw_priority[0].queue = 0xfc105828
&eth1_ec->rfw_priority[1].queue = 0xfc10582c
&eth1_ec->rfw_priority[2].queue = 0xfc105830
&eth1_ec->rfw_priority[3].queue = 0xfc105834
&eth1_ec->rfw_priority[4].queue = 0xfc105838
&eth1_ec->rfw_priority[5].queue = 0xfc10583c
&eth1_ec->rfw_priority[6].queue = 0xfc105840
&eth1_ec->rfw_priority[7].queue = 0xfc105844
&eth1_ec->rfw_default[0].opt_1 = 0xfc105848
&eth1_ec->rfw_default[1].opt_1 = 0xfc10584c
&eth1_ec->rfw_default[2].opt_1 = 0xfc105850
&eth1_ec->rfw_default[3].opt_1 = 0xfc105854
&eth1_ec->rfw_default[4].opt_1 = 0xfc105858
&eth1_ec->rfw_default[5].opt_1 = 0xfc10585c
&eth1_ec->rfw_default[6].opt_1 = 0xfc105860
&eth1_ec->rfw_default[7].opt_1 = 0xfc105864
&eth1_ec->fwd_mac[0].data_l = 0xfc105868
&eth1_ec->fwd_mac[0].data_h = 0xfc10586c
&eth1_ec->fwd_mac[0].mask_l = 0xfc105870
&eth1_ec->fwd_mac[0].mask_h = 0xfc105874
&eth1_ec->fwd_mac[0].ctrl = 0xfc105878
&eth1_ec->fwd_mac[1].data_l = 0xfc10587c
&eth1_ec->fwd_mac[1].data_h = 0xfc105880
&eth1_ec->fwd_mac[1].mask_l = 0xfc105884
&eth1_ec->fwd_mac[1].mask_h = 0xfc105888
&eth1_ec->fwd_mac[1].ctrl = 0xfc10588c
&eth1_ec->fwd_mac[2].data_l = 0xfc105890
&eth1_ec->fwd_mac[2].data_h = 0xfc105894
&eth1_ec->fwd_mac[2].mask_l = 0xfc105898
&eth1_ec->fwd_mac[2].mask_h = 0xfc10589c
&eth1_ec->fwd_mac[2].ctrl = 0xfc1058a0
&eth1_ec->fwd_mac[3].data_l = 0xfc1058a4
&eth1_ec->fwd_mac[3].data_h = 0xfc1058a8
&eth1_ec->fwd_mac[3].mask_l = 0xfc1058ac
&eth1_ec->fwd_mac[3].mask_h = 0xfc1058b0
&eth1_ec->fwd_mac[3].ctrl = 0xfc1058b4
&eth1_ec->fwd_mac[4].data_l = 0xfc1058b8
&eth1_ec->fwd_mac[4].data_h = 0xfc1058bc
&eth1_ec->fwd_mac[4].mask_l = 0xfc1058c0
&eth1_ec->fwd_mac[4].mask_h = 0xfc1058c4
&eth1_ec->fwd_mac[4].ctrl = 0xfc1058c8
&eth1_ec->fwd_mac[5].data_l = 0xfc1058cc
&eth1_ec->fwd_mac[5].data_h = 0xfc1058d0
&eth1_ec->fwd_mac[5].mask_l = 0xfc1058d4
&eth1_ec->fwd_mac[5].mask_h = 0xfc1058d8
&eth1_ec->fwd_mac[5].ctrl = 0xfc1058dc
&eth1_ec->fwd_mac[6].data_l = 0xfc1058e0
&eth1_ec->fwd_mac[6].data_h = 0xfc1058e4
&eth1_ec->fwd_mac[6].mask_l = 0xfc1058e8
&eth1_ec->fwd_mac[6].mask_h = 0xfc1058ec
&eth1_ec->fwd_mac[6].ctrl = 0xfc1058f0
&eth1_ec->fwd_mac[7].data_l = 0xfc1058f4
&eth1_ec->fwd_mac[7].data_h = 0xfc1058f8
&eth1_ec->fwd_mac[7].mask_l = 0xfc1058fc
&eth1_ec->fwd_mac[7].mask_h = 0xfc105900
&eth1_ec->fwd_mac[7].ctrl = 0xfc105904
&eth1_ec->fwd_mac[8].data_l = 0xfc105908
&eth1_ec->fwd_mac[8].data_h = 0xfc10590c
&eth1_ec->fwd_mac[8].mask_l = 0xfc105910
&eth1_ec->fwd_mac[8].mask_h = 0xfc105914
&eth1_ec->fwd_mac[8].ctrl = 0xfc105918
&eth1_ec->fwd_mac[9].data_l = 0xfc10591c
&eth1_ec->fwd_mac[9].data_h = 0xfc105920
&eth1_ec->fwd_mac[9].mask_l = 0xfc105924
&eth1_ec->fwd_mac[9].mask_h = 0xfc105928
&eth1_ec->fwd_mac[9].ctrl = 0xfc10592c
&eth1_ec->fwd_mac[10].data_l = 0xfc105930
&eth1_ec->fwd_mac[10].data_h = 0xfc105934
&eth1_ec->fwd_mac[10].mask_l = 0xfc105938
&eth1_ec->fwd_mac[10].mask_h = 0xfc10593c
&eth1_ec->fwd_mac[10].ctrl = 0xfc105940
&eth1_ec->fwd_mac[11].data_l = 0xfc105944
&eth1_ec->fwd_mac[11].data_h = 0xfc105948
&eth1_ec->fwd_mac[11].mask_l = 0xfc10594c
&eth1_ec->fwd_mac[11].mask_h = 0xfc105950
&eth1_ec->fwd_mac[11].ctrl = 0xfc105954
&eth1_ec->fwd_mac[12].data_l = 0xfc105958
&eth1_ec->fwd_mac[12].data_h = 0xfc10595c
&eth1_ec->fwd_mac[12].mask_l = 0xfc105960
&eth1_ec->fwd_mac[12].mask_h = 0xfc105964
&eth1_ec->fwd_mac[12].ctrl = 0xfc105968
&eth1_ec->fwd_mac[13].data_l = 0xfc10596c
&eth1_ec->fwd_mac[13].data_h = 0xfc105970
&eth1_ec->fwd_mac[13].mask_l = 0xfc105974
&eth1_ec->fwd_mac[13].mask_h = 0xfc105978
&eth1_ec->fwd_mac[13].ctrl = 0xfc10597c
&eth1_ec->fwd_mac[14].data_l = 0xfc105980
&eth1_ec->fwd_mac[14].data_h = 0xfc105984
&eth1_ec->fwd_mac[14].mask_l = 0xfc105988
&eth1_ec->fwd_mac[14].mask_h = 0xfc10598c
&eth1_ec->fwd_mac[14].ctrl = 0xfc105990
&eth1_ec->fwd_mac[15].data_l = 0xfc105994
&eth1_ec->fwd_mac[15].data_h = 0xfc105998
&eth1_ec->fwd_mac[15].mask_l = 0xfc10599c
&eth1_ec->fwd_mac[15].mask_h = 0xfc1059a0
&eth1_ec->fwd_mac[15].ctrl = 0xfc1059a4
&eth1_ec->fwd_mac[16].data_l = 0xfc1059a8
&eth1_ec->fwd_mac[16].data_h = 0xfc1059ac
&eth1_ec->fwd_mac[16].mask_l = 0xfc1059b0
&eth1_ec->fwd_mac[16].mask_h = 0xfc1059b4
&eth1_ec->fwd_mac[16].ctrl = 0xfc1059b8
&eth1_ec->fwd_mac[17].data_l = 0xfc1059bc
&eth1_ec->fwd_mac[17].data_h = 0xfc1059c0
&eth1_ec->fwd_mac[17].mask_l = 0xfc1059c4
&eth1_ec->fwd_mac[17].mask_h = 0xfc1059c8
&eth1_ec->fwd_mac[17].ctrl = 0xfc1059cc
&eth1_ec->fwd_mac[18].data_l = 0xfc1059d0
&eth1_ec->fwd_mac[18].data_h = 0xfc1059d4
&eth1_ec->fwd_mac[18].mask_l = 0xfc1059d8
&eth1_ec->fwd_mac[18].mask_h = 0xfc1059dc
&eth1_ec->fwd_mac[18].ctrl = 0xfc1059e0
&eth1_ec->fwd_mac[19].data_l = 0xfc1059e4
&eth1_ec->fwd_mac[19].data_h = 0xfc1059e8
&eth1_ec->fwd_mac[19].mask_l = 0xfc1059ec
&eth1_ec->fwd_mac[19].mask_h = 0xfc1059f0
&eth1_ec->fwd_mac[19].ctrl = 0xfc1059f4
&eth1_ec->fwd_mac[20].data_l = 0xfc1059f8
&eth1_ec->fwd_mac[20].data_h = 0xfc1059fc
&eth1_ec->fwd_mac[20].mask_l = 0xfc105a00
&eth1_ec->fwd_mac[20].mask_h = 0xfc105a04
&eth1_ec->fwd_mac[20].ctrl = 0xfc105a08
&eth1_ec->fwd_mac[21].data_l = 0xfc105a0c
&eth1_ec->fwd_mac[21].data_h = 0xfc105a10
&eth1_ec->fwd_mac[21].mask_l = 0xfc105a14
&eth1_ec->fwd_mac[21].mask_h = 0xfc105a18
&eth1_ec->fwd_mac[21].ctrl = 0xfc105a1c
&eth1_ec->fwd_mac[22].data_l = 0xfc105a20
&eth1_ec->fwd_mac[22].data_h = 0xfc105a24
&eth1_ec->fwd_mac[22].mask_l = 0xfc105a28
&eth1_ec->fwd_mac[22].mask_h = 0xfc105a2c
&eth1_ec->fwd_mac[22].ctrl = 0xfc105a30
&eth1_ec->fwd_mac[23].data_l = 0xfc105a34
&eth1_ec->fwd_mac[23].data_h = 0xfc105a38
&eth1_ec->fwd_mac[23].mask_l = 0xfc105a3c
&eth1_ec->fwd_mac[23].mask_h = 0xfc105a40
&eth1_ec->fwd_mac[23].ctrl = 0xfc105a44
&eth1_ec->fwd_mac[24].data_l = 0xfc105a48
&eth1_ec->fwd_mac[24].data_h = 0xfc105a4c
&eth1_ec->fwd_mac[24].mask_l = 0xfc105a50
&eth1_ec->fwd_mac[24].mask_h = 0xfc105a54
&eth1_ec->fwd_mac[24].ctrl = 0xfc105a58
&eth1_ec->fwd_mac[25].data_l = 0xfc105a5c
&eth1_ec->fwd_mac[25].data_h = 0xfc105a60
&eth1_ec->fwd_mac[25].mask_l = 0xfc105a64
&eth1_ec->fwd_mac[25].mask_h = 0xfc105a68
&eth1_ec->fwd_mac[25].ctrl = 0xfc105a6c
&eth1_ec->fwd_mac[26].data_l = 0xfc105a70
&eth1_ec->fwd_mac[26].data_h = 0xfc105a74
&eth1_ec->fwd_mac[26].mask_l = 0xfc105a78
&eth1_ec->fwd_mac[26].mask_h = 0xfc105a7c
&eth1_ec->fwd_mac[26].ctrl = 0xfc105a80
&eth1_ec->fwd_mac[27].data_l = 0xfc105a84
&eth1_ec->fwd_mac[27].data_h = 0xfc105a88
&eth1_ec->fwd_mac[27].mask_l = 0xfc105a8c
&eth1_ec->fwd_mac[27].mask_h = 0xfc105a90
&eth1_ec->fwd_mac[27].ctrl = 0xfc105a94
&eth1_ec->fwd_mac[28].data_l = 0xfc105a98
&eth1_ec->fwd_mac[28].data_h = 0xfc105a9c
&eth1_ec->fwd_mac[28].mask_l = 0xfc105aa0
&eth1_ec->fwd_mac[28].mask_h = 0xfc105aa4
&eth1_ec->fwd_mac[28].ctrl = 0xfc105aa8
&eth1_ec->fwd_mac[29].data_l = 0xfc105aac
&eth1_ec->fwd_mac[29].data_h = 0xfc105ab0
&eth1_ec->fwd_mac[29].mask_l = 0xfc105ab4
&eth1_ec->fwd_mac[29].mask_h = 0xfc105ab8
&eth1_ec->fwd_mac[29].ctrl = 0xfc105abc
&eth1_ec->fwd_mac[30].data_l = 0xfc105ac0
&eth1_ec->fwd_mac[30].data_h = 0xfc105ac4
&eth1_ec->fwd_mac[30].mask_l = 0xfc105ac8
&eth1_ec->fwd_mac[30].mask_h = 0xfc105acc
&eth1_ec->fwd_mac[30].ctrl = 0xfc105ad0
&eth1_ec->fwd_mac[31].data_l = 0xfc105ad4
&eth1_ec->fwd_mac[31].data_h = 0xfc105ad8
&eth1_ec->fwd_mac[31].mask_l = 0xfc105adc
&eth1_ec->fwd_mac[31].mask_h = 0xfc105ae0
&eth1_ec->fwd_mac[31].ctrl = 0xfc105ae4
&eth1_ec->msw.uc = 0xfc105ae8
&eth1_ec->msw.mc = 0xfc105aec
&eth1_ec->msw.bc = 0xfc105af0
&eth1_ec->tso.in_cfg = 0xfc105b00
&eth1_ec->tso.cache_table_addr = 0xfc105b04
&eth1_ec->tso.cache_table_data_1 = 0xfc105b08
&eth1_ec->tso.cache_table_data_2 = 0xfc105b0c
&eth1_ec->tso.cache_table_data_3 = 0xfc105b10
&eth1_ec->tso.cache_table_data_4 = 0xfc105b14
&eth1_ec->tso.ctrl_first = 0xfc105b18
&eth1_ec->tso.ctrl_middle = 0xfc105b1c
&eth1_ec->tso.ctrl_last = 0xfc105b20
&eth1_ec->tso.cfg_add_0 = 0xfc105b24
&eth1_ec->tso.cfg_tunnel = 0xfc105b28
&eth1_ec->tso.arb_config = 0xfc105b2c
&eth1_ec->tso.arb_cred_level = 0xfc105b30
&eth1_ec->tso.arb_cred_grant = 0xfc105b34
&eth1_ec->tso.arb_sop_cost = 0xfc105b38
&eth1_ec->tso.arb_eop_cost = 0xfc105b3c
&eth1_ec->tso.arb_data_cost = 0xfc105b40
&eth1_ec->tso_sel[0].mss = 0xfc105b60
&eth1_ec->tso_sel[1].mss = 0xfc105b64
&eth1_ec->tso_sel[2].mss = 0xfc105b68
&eth1_ec->tso_sel[3].mss = 0xfc105b6c
&eth1_ec->tso_sel[4].mss = 0xfc105b70
&eth1_ec->tso_sel[5].mss = 0xfc105b74
&eth1_ec->tso_sel[6].mss = 0xfc105b78
&eth1_ec->tso_sel[7].mss = 0xfc105b7c
&eth1_ec->tpe.parse = 0xfc105b80
&eth1_ec->tpm_udma[0].vlan_data = 0xfc105bc0
&eth1_ec->tpm_udma[0].mac_sa_1 = 0xfc105bc4
&eth1_ec->tpm_udma[0].mac_sa_2 = 0xfc105bc8
&eth1_ec->tpm_udma[1].vlan_data = 0xfc105bcc
&eth1_ec->tpm_udma[1].mac_sa_1 = 0xfc105bd0
&eth1_ec->tpm_udma[1].mac_sa_2 = 0xfc105bd4
&eth1_ec->tpm_udma[2].vlan_data = 0xfc105bd8
&eth1_ec->tpm_udma[2].mac_sa_1 = 0xfc105bdc
&eth1_ec->tpm_udma[2].mac_sa_2 = 0xfc105be0
&eth1_ec->tpm_udma[3].vlan_data = 0xfc105be4
&eth1_ec->tpm_udma[3].mac_sa_1 = 0xfc105be8
&eth1_ec->tpm_udma[3].mac_sa_2 = 0xfc105bec
&eth1_ec->tpm_sel[0].etype = 0xfc105bf0
&eth1_ec->tpm_sel[1].etype = 0xfc105bf4
&eth1_ec->tpm_sel[2].etype = 0xfc105bf8
&eth1_ec->tpm_sel[3].etype = 0xfc105bfc
&eth1_ec->tfw.tx_wr_fifo = 0xfc105c00
&eth1_ec->tfw.tx_vid_table_addr = 0xfc105c04
&eth1_ec->tfw.tx_vid_table_data = 0xfc105c08
&eth1_ec->tfw.tx_rd_fifo = 0xfc105c0c
&eth1_ec->tfw.tx_checksum = 0xfc105c10
&eth1_ec->tfw.tx_gen = 0xfc105c14
&eth1_ec->tfw.tx_spf = 0xfc105c18
&eth1_ec->tfw.data_fifo = 0xfc105c1c
&eth1_ec->tfw.ctrl_fifo = 0xfc105c20
&eth1_ec->tfw.hdr_fifo = 0xfc105c24
&eth1_ec->tfw.out = 0xfc105c28
&eth1_ec->tfw_udma[0].uc_udma = 0xfc105c60
&eth1_ec->tfw_udma[0].mc_udma = 0xfc105c64
&eth1_ec->tfw_udma[0].bc_udma = 0xfc105c68
&eth1_ec->tfw_udma[0].spf_cmd = 0xfc105c6c
&eth1_ec->tfw_udma[0].fwd_dec = 0xfc105c70
&eth1_ec->tfw_udma[1].uc_udma = 0xfc105c78
&eth1_ec->tfw_udma[1].mc_udma = 0xfc105c7c
&eth1_ec->tfw_udma[1].bc_udma = 0xfc105c80
&eth1_ec->tfw_udma[1].spf_cmd = 0xfc105c84
&eth1_ec->tfw_udma[1].fwd_dec = 0xfc105c88
&eth1_ec->tfw_udma[2].uc_udma = 0xfc105c90
&eth1_ec->tfw_udma[2].mc_udma = 0xfc105c94
&eth1_ec->tfw_udma[2].bc_udma = 0xfc105c98
&eth1_ec->tfw_udma[2].spf_cmd = 0xfc105c9c
&eth1_ec->tfw_udma[2].fwd_dec = 0xfc105ca0
&eth1_ec->tfw_udma[3].uc_udma = 0xfc105ca8
&eth1_ec->tfw_udma[3].mc_udma = 0xfc105cac
&eth1_ec->tfw_udma[3].bc_udma = 0xfc105cb0
&eth1_ec->tfw_udma[3].spf_cmd = 0xfc105cb4
&eth1_ec->tfw_udma[3].fwd_dec = 0xfc105cb8
&eth1_ec->tmi.tx_cfg = 0xfc105cc0
&eth1_ec->efc.ec_pause = 0xfc105cd0
&eth1_ec->efc.ec_xoff = 0xfc105cd4
&eth1_ec->efc.xon = 0xfc105cd8
&eth1_ec->efc.gpio = 0xfc105cdc
&eth1_ec->efc.rx_fifo_af = 0xfc105ce0
&eth1_ec->efc.rx_fifo_hyst = 0xfc105ce4
&eth1_ec->efc.stat = 0xfc105ce8
&eth1_ec->efc.xoff_timer_1g = 0xfc105cec
&eth1_ec->efc.ec_pfc = 0xfc105cf0
&eth1_ec->fc_udma[0].q_pause_0 = 0xfc105d00
&eth1_ec->fc_udma[0].q_pause_1 = 0xfc105d04
&eth1_ec->fc_udma[0].q_pause_2 = 0xfc105d08
&eth1_ec->fc_udma[0].q_pause_3 = 0xfc105d0c
&eth1_ec->fc_udma[0].q_pause_4 = 0xfc105d10
&eth1_ec->fc_udma[0].q_pause_5 = 0xfc105d14
&eth1_ec->fc_udma[0].q_pause_6 = 0xfc105d18
&eth1_ec->fc_udma[0].q_pause_7 = 0xfc105d1c
&eth1_ec->fc_udma[0].q_gpio_0 = 0xfc105d20
&eth1_ec->fc_udma[0].q_gpio_1 = 0xfc105d24
&eth1_ec->fc_udma[0].q_gpio_2 = 0xfc105d28
&eth1_ec->fc_udma[0].q_gpio_3 = 0xfc105d2c
&eth1_ec->fc_udma[0].q_gpio_4 = 0xfc105d30
&eth1_ec->fc_udma[0].q_gpio_5 = 0xfc105d34
&eth1_ec->fc_udma[0].q_gpio_6 = 0xfc105d38
&eth1_ec->fc_udma[0].q_gpio_7 = 0xfc105d3c
&eth1_ec->fc_udma[0].s_pause = 0xfc105d40
&eth1_ec->fc_udma[0].q_xoff_0 = 0xfc105d44
&eth1_ec->fc_udma[0].q_xoff_1 = 0xfc105d48
&eth1_ec->fc_udma[0].q_xoff_2 = 0xfc105d4c
&eth1_ec->fc_udma[0].q_xoff_3 = 0xfc105d50
&eth1_ec->fc_udma[0].q_xoff_4 = 0xfc105d54
&eth1_ec->fc_udma[0].q_xoff_5 = 0xfc105d58
&eth1_ec->fc_udma[0].q_xoff_6 = 0xfc105d5c
&eth1_ec->fc_udma[0].q_xoff_7 = 0xfc105d60
&eth1_ec->fc_udma[1].q_pause_0 = 0xfc105d80
&eth1_ec->fc_udma[1].q_pause_1 = 0xfc105d84
&eth1_ec->fc_udma[1].q_pause_2 = 0xfc105d88
&eth1_ec->fc_udma[1].q_pause_3 = 0xfc105d8c
&eth1_ec->fc_udma[1].q_pause_4 = 0xfc105d90
&eth1_ec->fc_udma[1].q_pause_5 = 0xfc105d94
&eth1_ec->fc_udma[1].q_pause_6 = 0xfc105d98
&eth1_ec->fc_udma[1].q_pause_7 = 0xfc105d9c
&eth1_ec->fc_udma[1].q_gpio_0 = 0xfc105da0
&eth1_ec->fc_udma[1].q_gpio_1 = 0xfc105da4
&eth1_ec->fc_udma[1].q_gpio_2 = 0xfc105da8
&eth1_ec->fc_udma[1].q_gpio_3 = 0xfc105dac
&eth1_ec->fc_udma[1].q_gpio_4 = 0xfc105db0
&eth1_ec->fc_udma[1].q_gpio_5 = 0xfc105db4
&eth1_ec->fc_udma[1].q_gpio_6 = 0xfc105db8
&eth1_ec->fc_udma[1].q_gpio_7 = 0xfc105dbc
&eth1_ec->fc_udma[1].s_pause = 0xfc105dc0
&eth1_ec->fc_udma[1].q_xoff_0 = 0xfc105dc4
&eth1_ec->fc_udma[1].q_xoff_1 = 0xfc105dc8
&eth1_ec->fc_udma[1].q_xoff_2 = 0xfc105dcc
&eth1_ec->fc_udma[1].q_xoff_3 = 0xfc105dd0
&eth1_ec->fc_udma[1].q_xoff_4 = 0xfc105dd4
&eth1_ec->fc_udma[1].q_xoff_5 = 0xfc105dd8
&eth1_ec->fc_udma[1].q_xoff_6 = 0xfc105ddc
&eth1_ec->fc_udma[1].q_xoff_7 = 0xfc105de0
&eth1_ec->fc_udma[2].q_pause_0 = 0xfc105e00
&eth1_ec->fc_udma[2].q_pause_1 = 0xfc105e04
&eth1_ec->fc_udma[2].q_pause_2 = 0xfc105e08
&eth1_ec->fc_udma[2].q_pause_3 = 0xfc105e0c
&eth1_ec->fc_udma[2].q_pause_4 = 0xfc105e10
&eth1_ec->fc_udma[2].q_pause_5 = 0xfc105e14
&eth1_ec->fc_udma[2].q_pause_6 = 0xfc105e18
&eth1_ec->fc_udma[2].q_pause_7 = 0xfc105e1c
&eth1_ec->fc_udma[2].q_gpio_0 = 0xfc105e20
&eth1_ec->fc_udma[2].q_gpio_1 = 0xfc105e24
&eth1_ec->fc_udma[2].q_gpio_2 = 0xfc105e28
&eth1_ec->fc_udma[2].q_gpio_3 = 0xfc105e2c
&eth1_ec->fc_udma[2].q_gpio_4 = 0xfc105e30
&eth1_ec->fc_udma[2].q_gpio_5 = 0xfc105e34
&eth1_ec->fc_udma[2].q_gpio_6 = 0xfc105e38
&eth1_ec->fc_udma[2].q_gpio_7 = 0xfc105e3c
&eth1_ec->fc_udma[2].s_pause = 0xfc105e40
&eth1_ec->fc_udma[2].q_xoff_0 = 0xfc105e44
&eth1_ec->fc_udma[2].q_xoff_1 = 0xfc105e48
&eth1_ec->fc_udma[2].q_xoff_2 = 0xfc105e4c
&eth1_ec->fc_udma[2].q_xoff_3 = 0xfc105e50
&eth1_ec->fc_udma[2].q_xoff_4 = 0xfc105e54
&eth1_ec->fc_udma[2].q_xoff_5 = 0xfc105e58
&eth1_ec->fc_udma[2].q_xoff_6 = 0xfc105e5c
&eth1_ec->fc_udma[2].q_xoff_7 = 0xfc105e60
&eth1_ec->fc_udma[3].q_pause_0 = 0xfc105e80
&eth1_ec->fc_udma[3].q_pause_1 = 0xfc105e84
&eth1_ec->fc_udma[3].q_pause_2 = 0xfc105e88
&eth1_ec->fc_udma[3].q_pause_3 = 0xfc105e8c
&eth1_ec->fc_udma[3].q_pause_4 = 0xfc105e90
&eth1_ec->fc_udma[3].q_pause_5 = 0xfc105e94
&eth1_ec->fc_udma[3].q_pause_6 = 0xfc105e98
&eth1_ec->fc_udma[3].q_pause_7 = 0xfc105e9c
&eth1_ec->fc_udma[3].q_gpio_0 = 0xfc105ea0
&eth1_ec->fc_udma[3].q_gpio_1 = 0xfc105ea4
&eth1_ec->fc_udma[3].q_gpio_2 = 0xfc105ea8
&eth1_ec->fc_udma[3].q_gpio_3 = 0xfc105eac
&eth1_ec->fc_udma[3].q_gpio_4 = 0xfc105eb0
&eth1_ec->fc_udma[3].q_gpio_5 = 0xfc105eb4
&eth1_ec->fc_udma[3].q_gpio_6 = 0xfc105eb8
&eth1_ec->fc_udma[3].q_gpio_7 = 0xfc105ebc
&eth1_ec->fc_udma[3].s_pause = 0xfc105ec0
&eth1_ec->fc_udma[3].q_xoff_0 = 0xfc105ec4
&eth1_ec->fc_udma[3].q_xoff_1 = 0xfc105ec8
&eth1_ec->fc_udma[3].q_xoff_2 = 0xfc105ecc
&eth1_ec->fc_udma[3].q_xoff_3 = 0xfc105ed0
&eth1_ec->fc_udma[3].q_xoff_4 = 0xfc105ed4
&eth1_ec->fc_udma[3].q_xoff_5 = 0xfc105ed8
&eth1_ec->fc_udma[3].q_xoff_6 = 0xfc105edc
&eth1_ec->fc_udma[3].q_xoff_7 = 0xfc105ee0
&eth1_ec->tpg_rpa_res.not_used = 0xfc105f00
&eth1_ec->eee.cfg_e = 0xfc106000
&eth1_ec->eee.pre_cnt = 0xfc106004
&eth1_ec->eee.post_cnt = 0xfc106008
&eth1_ec->eee.stop_cnt = 0xfc10600c
&eth1_ec->eee.stat_eee = 0xfc106010
&eth1_ec->stat.faf_in_rx_pkt = 0xfc106100
&eth1_ec->stat.faf_in_rx_short = 0xfc106104
&eth1_ec->stat.faf_in_rx_long = 0xfc106108
&eth1_ec->stat.faf_out_rx_pkt = 0xfc10610c
&eth1_ec->stat.faf_out_rx_short = 0xfc106110
&eth1_ec->stat.faf_out_rx_long = 0xfc106114
&eth1_ec->stat.faf_out_drop = 0xfc106118
&eth1_ec->stat.rxf_in_rx_pkt = 0xfc10611c
&eth1_ec->stat.rxf_in_fifo_err = 0xfc106120
&eth1_ec->stat.lbf_in_rx_pkt = 0xfc106124
&eth1_ec->stat.lbf_in_fifo_err = 0xfc106128
&eth1_ec->stat.rxf_out_rx_1_pkt = 0xfc10612c
&eth1_ec->stat.rxf_out_rx_2_pkt = 0xfc106130
&eth1_ec->stat.rxf_out_drop_1_pkt = 0xfc106134
&eth1_ec->stat.rxf_out_drop_2_pkt = 0xfc106138
&eth1_ec->stat.rpe_1_in_rx_pkt = 0xfc10613c
&eth1_ec->stat.rpe_1_out_rx_pkt = 0xfc106140
&eth1_ec->stat.rpe_2_in_rx_pkt = 0xfc106144
&eth1_ec->stat.rpe_2_out_rx_pkt = 0xfc106148
&eth1_ec->stat.rpe_3_in_rx_pkt = 0xfc10614c
&eth1_ec->stat.rpe_3_out_rx_pkt = 0xfc106150
&eth1_ec->stat.tpe_in_tx_pkt = 0xfc106154
&eth1_ec->stat.tpe_out_tx_pkt = 0xfc106158
&eth1_ec->stat.tpm_tx_pkt = 0xfc10615c
&eth1_ec->stat.tfw_in_tx_pkt = 0xfc106160
&eth1_ec->stat.tfw_out_tx_pkt = 0xfc106164
&eth1_ec->stat.rfw_in_rx_pkt = 0xfc106168
&eth1_ec->stat.rfw_in_vlan_drop = 0xfc10616c
&eth1_ec->stat.rfw_in_parse_drop = 0xfc106170
&eth1_ec->stat.rfw_in_mc = 0xfc106174
&eth1_ec->stat.rfw_in_bc = 0xfc106178
&eth1_ec->stat.rfw_in_vlan_exist = 0xfc10617c
&eth1_ec->stat.rfw_in_vlan_nexist = 0xfc106180
&eth1_ec->stat.rfw_in_mac_drop = 0xfc106184
&eth1_ec->stat.rfw_in_mac_ndet_drop = 0xfc106188
&eth1_ec->stat.rfw_in_ctrl_drop = 0xfc10618c
&eth1_ec->stat.rfw_in_prot_i_drop = 0xfc106190
&eth1_ec->stat.eee_in = 0xfc106194
&eth1_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc106300
&eth1_ec->stat_udma[0].rfw_out_drop = 0xfc106304
&eth1_ec->stat_udma[0].msw_in_rx_pkt = 0xfc106308
&eth1_ec->stat_udma[0].msw_drop_q_full = 0xfc10630c
&eth1_ec->stat_udma[0].msw_drop_sop = 0xfc106310
&eth1_ec->stat_udma[0].msw_drop_eop = 0xfc106314
&eth1_ec->stat_udma[0].msw_wr_eop = 0xfc106318
&eth1_ec->stat_udma[0].msw_out_rx_pkt = 0xfc10631c
&eth1_ec->stat_udma[0].tso_no_tso_pkt = 0xfc106320
&eth1_ec->stat_udma[0].tso_tso_pkt = 0xfc106324
&eth1_ec->stat_udma[0].tso_seg_pkt = 0xfc106328
&eth1_ec->stat_udma[0].tso_pad_pkt = 0xfc10632c
&eth1_ec->stat_udma[0].tpm_tx_spoof = 0xfc106330
&eth1_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc106334
&eth1_ec->stat_udma[0].tmi_out_to_mac = 0xfc106338
&eth1_ec->stat_udma[0].tmi_out_to_rx = 0xfc10633c
&eth1_ec->stat_udma[0].tx_q0_bytes = 0xfc106340
&eth1_ec->stat_udma[0].tx_q1_bytes = 0xfc106344
&eth1_ec->stat_udma[0].tx_q2_bytes = 0xfc106348
&eth1_ec->stat_udma[0].tx_q3_bytes = 0xfc10634c
&eth1_ec->stat_udma[0].tx_q0_pkts = 0xfc106350
&eth1_ec->stat_udma[0].tx_q1_pkts = 0xfc106354
&eth1_ec->stat_udma[0].tx_q2_pkts = 0xfc106358
&eth1_ec->stat_udma[0].tx_q3_pkts = 0xfc10635c
&eth1_ec->stat_udma[0].tx_q4_bytes = 0xfc106360
&eth1_ec->stat_udma[0].tx_q5_bytes = 0xfc106364
&eth1_ec->stat_udma[0].tx_q6_bytes = 0xfc106368
&eth1_ec->stat_udma[0].tx_q7_bytes = 0xfc10636c
&eth1_ec->stat_udma[0].tx_q8_bytes = 0xfc106370
&eth1_ec->stat_udma[0].tx_q9_bytes = 0xfc106374
&eth1_ec->stat_udma[0].tx_q10_bytes = 0xfc106378
&eth1_ec->stat_udma[0].tx_q11_bytes = 0xfc10637c
&eth1_ec->stat_udma[0].tx_q12_bytes = 0xfc106380
&eth1_ec->stat_udma[0].tx_q13_bytes = 0xfc106384
&eth1_ec->stat_udma[0].tx_q14_bytes = 0xfc106388
&eth1_ec->stat_udma[0].tx_q15_bytes = 0xfc10638c
&eth1_ec->stat_udma[0].tx_q4_pkts = 0xfc106390
&eth1_ec->stat_udma[0].tx_q5_pkts = 0xfc106394
&eth1_ec->stat_udma[0].tx_q6_pkts = 0xfc106398
&eth1_ec->stat_udma[0].tx_q7_pkts = 0xfc10639c
&eth1_ec->stat_udma[0].tx_q8_pkts = 0xfc1063a0
&eth1_ec->stat_udma[0].tx_q9_pkts = 0xfc1063a4
&eth1_ec->stat_udma[0].tx_q10_pkts = 0xfc1063a8
&eth1_ec->stat_udma[0].tx_q11_pkts = 0xfc1063ac
&eth1_ec->stat_udma[0].tx_q12_pkts = 0xfc1063b0
&eth1_ec->stat_udma[0].tx_q13_pkts = 0xfc1063b4
&eth1_ec->stat_udma[0].tx_q14_pkts = 0xfc1063b8
&eth1_ec->stat_udma[0].tx_q15_pkts = 0xfc1063bc
&eth1_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc106400
&eth1_ec->stat_udma[1].rfw_out_drop = 0xfc106404
&eth1_ec->stat_udma[1].msw_in_rx_pkt = 0xfc106408
&eth1_ec->stat_udma[1].msw_drop_q_full = 0xfc10640c
&eth1_ec->stat_udma[1].msw_drop_sop = 0xfc106410
&eth1_ec->stat_udma[1].msw_drop_eop = 0xfc106414
&eth1_ec->stat_udma[1].msw_wr_eop = 0xfc106418
&eth1_ec->stat_udma[1].msw_out_rx_pkt = 0xfc10641c
&eth1_ec->stat_udma[1].tso_no_tso_pkt = 0xfc106420
&eth1_ec->stat_udma[1].tso_tso_pkt = 0xfc106424
&eth1_ec->stat_udma[1].tso_seg_pkt = 0xfc106428
&eth1_ec->stat_udma[1].tso_pad_pkt = 0xfc10642c
&eth1_ec->stat_udma[1].tpm_tx_spoof = 0xfc106430
&eth1_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc106434
&eth1_ec->stat_udma[1].tmi_out_to_mac = 0xfc106438
&eth1_ec->stat_udma[1].tmi_out_to_rx = 0xfc10643c
&eth1_ec->stat_udma[1].tx_q0_bytes = 0xfc106440
&eth1_ec->stat_udma[1].tx_q1_bytes = 0xfc106444
&eth1_ec->stat_udma[1].tx_q2_bytes = 0xfc106448
&eth1_ec->stat_udma[1].tx_q3_bytes = 0xfc10644c
&eth1_ec->stat_udma[1].tx_q0_pkts = 0xfc106450
&eth1_ec->stat_udma[1].tx_q1_pkts = 0xfc106454
&eth1_ec->stat_udma[1].tx_q2_pkts = 0xfc106458
&eth1_ec->stat_udma[1].tx_q3_pkts = 0xfc10645c
&eth1_ec->stat_udma[1].tx_q4_bytes = 0xfc106460
&eth1_ec->stat_udma[1].tx_q5_bytes = 0xfc106464
&eth1_ec->stat_udma[1].tx_q6_bytes = 0xfc106468
&eth1_ec->stat_udma[1].tx_q7_bytes = 0xfc10646c
&eth1_ec->stat_udma[1].tx_q8_bytes = 0xfc106470
&eth1_ec->stat_udma[1].tx_q9_bytes = 0xfc106474
&eth1_ec->stat_udma[1].tx_q10_bytes = 0xfc106478
&eth1_ec->stat_udma[1].tx_q11_bytes = 0xfc10647c
&eth1_ec->stat_udma[1].tx_q12_bytes = 0xfc106480
&eth1_ec->stat_udma[1].tx_q13_bytes = 0xfc106484
&eth1_ec->stat_udma[1].tx_q14_bytes = 0xfc106488
&eth1_ec->stat_udma[1].tx_q15_bytes = 0xfc10648c
&eth1_ec->stat_udma[1].tx_q4_pkts = 0xfc106490
&eth1_ec->stat_udma[1].tx_q5_pkts = 0xfc106494
&eth1_ec->stat_udma[1].tx_q6_pkts = 0xfc106498
&eth1_ec->stat_udma[1].tx_q7_pkts = 0xfc10649c
&eth1_ec->stat_udma[1].tx_q8_pkts = 0xfc1064a0
&eth1_ec->stat_udma[1].tx_q9_pkts = 0xfc1064a4
&eth1_ec->stat_udma[1].tx_q10_pkts = 0xfc1064a8
&eth1_ec->stat_udma[1].tx_q11_pkts = 0xfc1064ac
&eth1_ec->stat_udma[1].tx_q12_pkts = 0xfc1064b0
&eth1_ec->stat_udma[1].tx_q13_pkts = 0xfc1064b4
&eth1_ec->stat_udma[1].tx_q14_pkts = 0xfc1064b8
&eth1_ec->stat_udma[1].tx_q15_pkts = 0xfc1064bc
&eth1_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc106500
&eth1_ec->stat_udma[2].rfw_out_drop = 0xfc106504
&eth1_ec->stat_udma[2].msw_in_rx_pkt = 0xfc106508
&eth1_ec->stat_udma[2].msw_drop_q_full = 0xfc10650c
&eth1_ec->stat_udma[2].msw_drop_sop = 0xfc106510
&eth1_ec->stat_udma[2].msw_drop_eop = 0xfc106514
&eth1_ec->stat_udma[2].msw_wr_eop = 0xfc106518
&eth1_ec->stat_udma[2].msw_out_rx_pkt = 0xfc10651c
&eth1_ec->stat_udma[2].tso_no_tso_pkt = 0xfc106520
&eth1_ec->stat_udma[2].tso_tso_pkt = 0xfc106524
&eth1_ec->stat_udma[2].tso_seg_pkt = 0xfc106528
&eth1_ec->stat_udma[2].tso_pad_pkt = 0xfc10652c
&eth1_ec->stat_udma[2].tpm_tx_spoof = 0xfc106530
&eth1_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc106534
&eth1_ec->stat_udma[2].tmi_out_to_mac = 0xfc106538
&eth1_ec->stat_udma[2].tmi_out_to_rx = 0xfc10653c
&eth1_ec->stat_udma[2].tx_q0_bytes = 0xfc106540
&eth1_ec->stat_udma[2].tx_q1_bytes = 0xfc106544
&eth1_ec->stat_udma[2].tx_q2_bytes = 0xfc106548
&eth1_ec->stat_udma[2].tx_q3_bytes = 0xfc10654c
&eth1_ec->stat_udma[2].tx_q0_pkts = 0xfc106550
&eth1_ec->stat_udma[2].tx_q1_pkts = 0xfc106554
&eth1_ec->stat_udma[2].tx_q2_pkts = 0xfc106558
&eth1_ec->stat_udma[2].tx_q3_pkts = 0xfc10655c
&eth1_ec->stat_udma[2].tx_q4_bytes = 0xfc106560
&eth1_ec->stat_udma[2].tx_q5_bytes = 0xfc106564
&eth1_ec->stat_udma[2].tx_q6_bytes = 0xfc106568
&eth1_ec->stat_udma[2].tx_q7_bytes = 0xfc10656c
&eth1_ec->stat_udma[2].tx_q8_bytes = 0xfc106570
&eth1_ec->stat_udma[2].tx_q9_bytes = 0xfc106574
&eth1_ec->stat_udma[2].tx_q10_bytes = 0xfc106578
&eth1_ec->stat_udma[2].tx_q11_bytes = 0xfc10657c
&eth1_ec->stat_udma[2].tx_q12_bytes = 0xfc106580
&eth1_ec->stat_udma[2].tx_q13_bytes = 0xfc106584
&eth1_ec->stat_udma[2].tx_q14_bytes = 0xfc106588
&eth1_ec->stat_udma[2].tx_q15_bytes = 0xfc10658c
&eth1_ec->stat_udma[2].tx_q4_pkts = 0xfc106590
&eth1_ec->stat_udma[2].tx_q5_pkts = 0xfc106594
&eth1_ec->stat_udma[2].tx_q6_pkts = 0xfc106598
&eth1_ec->stat_udma[2].tx_q7_pkts = 0xfc10659c
&eth1_ec->stat_udma[2].tx_q8_pkts = 0xfc1065a0
&eth1_ec->stat_udma[2].tx_q9_pkts = 0xfc1065a4
&eth1_ec->stat_udma[2].tx_q10_pkts = 0xfc1065a8
&eth1_ec->stat_udma[2].tx_q11_pkts = 0xfc1065ac
&eth1_ec->stat_udma[2].tx_q12_pkts = 0xfc1065b0
&eth1_ec->stat_udma[2].tx_q13_pkts = 0xfc1065b4
&eth1_ec->stat_udma[2].tx_q14_pkts = 0xfc1065b8
&eth1_ec->stat_udma[2].tx_q15_pkts = 0xfc1065bc
&eth1_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc106600
&eth1_ec->stat_udma[3].rfw_out_drop = 0xfc106604
&eth1_ec->stat_udma[3].msw_in_rx_pkt = 0xfc106608
&eth1_ec->stat_udma[3].msw_drop_q_full = 0xfc10660c
&eth1_ec->stat_udma[3].msw_drop_sop = 0xfc106610
&eth1_ec->stat_udma[3].msw_drop_eop = 0xfc106614
&eth1_ec->stat_udma[3].msw_wr_eop = 0xfc106618
&eth1_ec->stat_udma[3].msw_out_rx_pkt = 0xfc10661c
&eth1_ec->stat_udma[3].tso_no_tso_pkt = 0xfc106620
&eth1_ec->stat_udma[3].tso_tso_pkt = 0xfc106624
&eth1_ec->stat_udma[3].tso_seg_pkt = 0xfc106628
&eth1_ec->stat_udma[3].tso_pad_pkt = 0xfc10662c
&eth1_ec->stat_udma[3].tpm_tx_spoof = 0xfc106630
&eth1_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc106634
&eth1_ec->stat_udma[3].tmi_out_to_mac = 0xfc106638
&eth1_ec->stat_udma[3].tmi_out_to_rx = 0xfc10663c
&eth1_ec->stat_udma[3].tx_q0_bytes = 0xfc106640
&eth1_ec->stat_udma[3].tx_q1_bytes = 0xfc106644
&eth1_ec->stat_udma[3].tx_q2_bytes = 0xfc106648
&eth1_ec->stat_udma[3].tx_q3_bytes = 0xfc10664c
&eth1_ec->stat_udma[3].tx_q0_pkts = 0xfc106650
&eth1_ec->stat_udma[3].tx_q1_pkts = 0xfc106654
&eth1_ec->stat_udma[3].tx_q2_pkts = 0xfc106658
&eth1_ec->stat_udma[3].tx_q3_pkts = 0xfc10665c
&eth1_ec->stat_udma[3].tx_q4_bytes = 0xfc106660
&eth1_ec->stat_udma[3].tx_q5_bytes = 0xfc106664
&eth1_ec->stat_udma[3].tx_q6_bytes = 0xfc106668
&eth1_ec->stat_udma[3].tx_q7_bytes = 0xfc10666c
&eth1_ec->stat_udma[3].tx_q8_bytes = 0xfc106670
&eth1_ec->stat_udma[3].tx_q9_bytes = 0xfc106674
&eth1_ec->stat_udma[3].tx_q10_bytes = 0xfc106678
&eth1_ec->stat_udma[3].tx_q11_bytes = 0xfc10667c
&eth1_ec->stat_udma[3].tx_q12_bytes = 0xfc106680
&eth1_ec->stat_udma[3].tx_q13_bytes = 0xfc106684
&eth1_ec->stat_udma[3].tx_q14_bytes = 0xfc106688
&eth1_ec->stat_udma[3].tx_q15_bytes = 0xfc10668c
&eth1_ec->stat_udma[3].tx_q4_pkts = 0xfc106690
&eth1_ec->stat_udma[3].tx_q5_pkts = 0xfc106694
&eth1_ec->stat_udma[3].tx_q6_pkts = 0xfc106698
&eth1_ec->stat_udma[3].tx_q7_pkts = 0xfc10669c
&eth1_ec->stat_udma[3].tx_q8_pkts = 0xfc1066a0
&eth1_ec->stat_udma[3].tx_q9_pkts = 0xfc1066a4
&eth1_ec->stat_udma[3].tx_q10_pkts = 0xfc1066a8
&eth1_ec->stat_udma[3].tx_q11_pkts = 0xfc1066ac
&eth1_ec->stat_udma[3].tx_q12_pkts = 0xfc1066b0
&eth1_ec->stat_udma[3].tx_q13_pkts = 0xfc1066b4
&eth1_ec->stat_udma[3].tx_q14_pkts = 0xfc1066b8
&eth1_ec->stat_udma[3].tx_q15_pkts = 0xfc1066bc
&eth1_ec->msp.p_parse_cfg = 0xfc106700
&eth1_ec->msp.p_act_table_addr = 0xfc106704
&eth1_ec->msp.p_act_table_data_1 = 0xfc106708
&eth1_ec->msp.p_act_table_data_2 = 0xfc10670c
&eth1_ec->msp.p_act_table_data_3 = 0xfc106710
&eth1_ec->msp.p_act_table_data_4 = 0xfc106714
&eth1_ec->msp.p_act_table_data_5 = 0xfc106718
&eth1_ec->msp.p_act_table_data_6 = 0xfc10671c
&eth1_ec->msp.p_res_def = 0xfc106720
&eth1_ec->msp.p_res_in = 0xfc106724
&eth1_ec->msp_p[0].h_hdr_len = 0xfc106740
&eth1_ec->msp_p[1].h_hdr_len = 0xfc106744
&eth1_ec->msp_p[2].h_hdr_len = 0xfc106748
&eth1_ec->msp_p[3].h_hdr_len = 0xfc10674c
&eth1_ec->msp_p[4].h_hdr_len = 0xfc106750
&eth1_ec->msp_p[5].h_hdr_len = 0xfc106754
&eth1_ec->msp_p[6].h_hdr_len = 0xfc106758
&eth1_ec->msp_p[7].h_hdr_len = 0xfc10675c
&eth1_ec->msp_p[8].h_hdr_len = 0xfc106760
&eth1_ec->msp_p[9].h_hdr_len = 0xfc106764
&eth1_ec->msp_p[10].h_hdr_len = 0xfc106768
&eth1_ec->msp_p[11].h_hdr_len = 0xfc10676c
&eth1_ec->msp_p[12].h_hdr_len = 0xfc106770
&eth1_ec->msp_p[13].h_hdr_len = 0xfc106774
&eth1_ec->msp_p[14].h_hdr_len = 0xfc106778
&eth1_ec->msp_p[15].h_hdr_len = 0xfc10677c
&eth1_ec->msp_p[16].h_hdr_len = 0xfc106780
&eth1_ec->msp_p[17].h_hdr_len = 0xfc106784
&eth1_ec->msp_p[18].h_hdr_len = 0xfc106788
&eth1_ec->msp_p[19].h_hdr_len = 0xfc10678c
&eth1_ec->msp_p[20].h_hdr_len = 0xfc106790
&eth1_ec->msp_p[21].h_hdr_len = 0xfc106794
&eth1_ec->msp_p[22].h_hdr_len = 0xfc106798
&eth1_ec->msp_p[23].h_hdr_len = 0xfc10679c
&eth1_ec->msp_p[24].h_hdr_len = 0xfc1067a0
&eth1_ec->msp_p[25].h_hdr_len = 0xfc1067a4
&eth1_ec->msp_p[26].h_hdr_len = 0xfc1067a8
&eth1_ec->msp_p[27].h_hdr_len = 0xfc1067ac
&eth1_ec->msp_p[28].h_hdr_len = 0xfc1067b0
&eth1_ec->msp_p[29].h_hdr_len = 0xfc1067b4
&eth1_ec->msp_p[30].h_hdr_len = 0xfc1067b8
&eth1_ec->msp_p[31].h_hdr_len = 0xfc1067bc
&eth1_ec->msp_c[0].p_comp_data = 0xfc1067c0
&eth1_ec->msp_c[0].p_comp_mask = 0xfc1067c4
&eth1_ec->msp_c[0].p_comp_ctrl = 0xfc1067c8
&eth1_ec->msp_c[1].p_comp_data = 0xfc1067dc
&eth1_ec->msp_c[1].p_comp_mask = 0xfc1067e0
&eth1_ec->msp_c[1].p_comp_ctrl = 0xfc1067e4
&eth1_ec->msp_c[2].p_comp_data = 0xfc1067f8
&eth1_ec->msp_c[2].p_comp_mask = 0xfc1067fc
&eth1_ec->msp_c[2].p_comp_ctrl = 0xfc106800
&eth1_ec->msp_c[3].p_comp_data = 0xfc106814
&eth1_ec->msp_c[3].p_comp_mask = 0xfc106818
&eth1_ec->msp_c[3].p_comp_ctrl = 0xfc10681c
&eth1_ec->msp_c[4].p_comp_data = 0xfc106830
&eth1_ec->msp_c[4].p_comp_mask = 0xfc106834
&eth1_ec->msp_c[4].p_comp_ctrl = 0xfc106838
&eth1_ec->msp_c[5].p_comp_data = 0xfc10684c
&eth1_ec->msp_c[5].p_comp_mask = 0xfc106850
&eth1_ec->msp_c[5].p_comp_ctrl = 0xfc106854
&eth1_ec->msp_c[6].p_comp_data = 0xfc106868
&eth1_ec->msp_c[6].p_comp_mask = 0xfc10686c
&eth1_ec->msp_c[6].p_comp_ctrl = 0xfc106870
&eth1_ec->msp_c[7].p_comp_data = 0xfc106884
&eth1_ec->msp_c[7].p_comp_mask = 0xfc106888
&eth1_ec->msp_c[7].p_comp_ctrl = 0xfc10688c
&eth1_ec->msp_c[8].p_comp_data = 0xfc1068a0
&eth1_ec->msp_c[8].p_comp_mask = 0xfc1068a4
&eth1_ec->msp_c[8].p_comp_ctrl = 0xfc1068a8
&eth1_ec->msp_c[9].p_comp_data = 0xfc1068bc
&eth1_ec->msp_c[9].p_comp_mask = 0xfc1068c0
&eth1_ec->msp_c[9].p_comp_ctrl = 0xfc1068c4
&eth1_ec->msp_c[10].p_comp_data = 0xfc1068d8
&eth1_ec->msp_c[10].p_comp_mask = 0xfc1068dc
&eth1_ec->msp_c[10].p_comp_ctrl = 0xfc1068e0
&eth1_ec->msp_c[11].p_comp_data = 0xfc1068f4
&eth1_ec->msp_c[11].p_comp_mask = 0xfc1068f8
&eth1_ec->msp_c[11].p_comp_ctrl = 0xfc1068fc
&eth1_ec->msp_c[12].p_comp_data = 0xfc106910
&eth1_ec->msp_c[12].p_comp_mask = 0xfc106914
&eth1_ec->msp_c[12].p_comp_ctrl = 0xfc106918
&eth1_ec->msp_c[13].p_comp_data = 0xfc10692c
&eth1_ec->msp_c[13].p_comp_mask = 0xfc106930
&eth1_ec->msp_c[13].p_comp_ctrl = 0xfc106934
&eth1_ec->msp_c[14].p_comp_data = 0xfc106948
&eth1_ec->msp_c[14].p_comp_mask = 0xfc10694c
&eth1_ec->msp_c[14].p_comp_ctrl = 0xfc106950
&eth1_ec->msp_c[15].p_comp_data = 0xfc106964
&eth1_ec->msp_c[15].p_comp_mask = 0xfc106968
&eth1_ec->msp_c[15].p_comp_ctrl = 0xfc10696c
&eth1_ec->msp_c[16].p_comp_data = 0xfc106980
&eth1_ec->msp_c[16].p_comp_mask = 0xfc106984
&eth1_ec->msp_c[16].p_comp_ctrl = 0xfc106988
&eth1_ec->msp_c[17].p_comp_data = 0xfc10699c
&eth1_ec->msp_c[17].p_comp_mask = 0xfc1069a0
&eth1_ec->msp_c[17].p_comp_ctrl = 0xfc1069a4
&eth1_ec->msp_c[18].p_comp_data = 0xfc1069b8
&eth1_ec->msp_c[18].p_comp_mask = 0xfc1069bc
&eth1_ec->msp_c[18].p_comp_ctrl = 0xfc1069c0
&eth1_ec->msp_c[19].p_comp_data = 0xfc1069d4
&eth1_ec->msp_c[19].p_comp_mask = 0xfc1069d8
&eth1_ec->msp_c[19].p_comp_ctrl = 0xfc1069dc
&eth1_ec->msp_c[20].p_comp_data = 0xfc1069f0
&eth1_ec->msp_c[20].p_comp_mask = 0xfc1069f4
&eth1_ec->msp_c[20].p_comp_ctrl = 0xfc1069f8
&eth1_ec->msp_c[21].p_comp_data = 0xfc106a0c
&eth1_ec->msp_c[21].p_comp_mask = 0xfc106a10
&eth1_ec->msp_c[21].p_comp_ctrl = 0xfc106a14
&eth1_ec->msp_c[22].p_comp_data = 0xfc106a28
&eth1_ec->msp_c[22].p_comp_mask = 0xfc106a2c
&eth1_ec->msp_c[22].p_comp_ctrl = 0xfc106a30
&eth1_ec->msp_c[23].p_comp_data = 0xfc106a44
&eth1_ec->msp_c[23].p_comp_mask = 0xfc106a48
&eth1_ec->msp_c[23].p_comp_ctrl = 0xfc106a4c
&eth1_ec->msp_c[24].p_comp_data = 0xfc106a60
&eth1_ec->msp_c[24].p_comp_mask = 0xfc106a64
&eth1_ec->msp_c[24].p_comp_ctrl = 0xfc106a68
&eth1_ec->msp_c[25].p_comp_data = 0xfc106a7c
&eth1_ec->msp_c[25].p_comp_mask = 0xfc106a80
&eth1_ec->msp_c[25].p_comp_ctrl = 0xfc106a84
&eth1_ec->msp_c[26].p_comp_data = 0xfc106a98
&eth1_ec->msp_c[26].p_comp_mask = 0xfc106a9c
&eth1_ec->msp_c[26].p_comp_ctrl = 0xfc106aa0
&eth1_ec->msp_c[27].p_comp_data = 0xfc106ab4
&eth1_ec->msp_c[27].p_comp_mask = 0xfc106ab8
&eth1_ec->msp_c[27].p_comp_ctrl = 0xfc106abc
&eth1_ec->msp_c[28].p_comp_data = 0xfc106ad0
&eth1_ec->msp_c[28].p_comp_mask = 0xfc106ad4
&eth1_ec->msp_c[28].p_comp_ctrl = 0xfc106ad8
&eth1_ec->msp_c[29].p_comp_data = 0xfc106aec
&eth1_ec->msp_c[29].p_comp_mask = 0xfc106af0
&eth1_ec->msp_c[29].p_comp_ctrl = 0xfc106af4
&eth1_ec->msp_c[30].p_comp_data = 0xfc106b08
&eth1_ec->msp_c[30].p_comp_mask = 0xfc106b0c
&eth1_ec->msp_c[30].p_comp_ctrl = 0xfc106b10
&eth1_ec->msp_c[31].p_comp_data = 0xfc106b24
&eth1_ec->msp_c[31].p_comp_mask = 0xfc106b28
&eth1_ec->msp_c[31].p_comp_ctrl = 0xfc106b2c
&eth1_ec->crce.gen_cfg = 0xfc106b60
&eth1_ec->wol.wol_en = 0xfc106b80
&eth1_ec->wol.magic_pswd_l = 0xfc106b84
&eth1_ec->wol.magic_pswd_h = 0xfc106b88
&eth1_ec->wol.ipv6_dip_word0 = 0xfc106b8c
&eth1_ec->wol.ipv6_dip_word1 = 0xfc106b90
&eth1_ec->wol.ipv6_dip_word2 = 0xfc106b94
&eth1_ec->wol.ipv6_dip_word3 = 0xfc106b98
&eth1_ec->wol.ipv4_dip = 0xfc106b9c
&eth1_ec->wol.ethertype = 0xfc106ba0
&eth1_ec->int_ctrl_mem[0] = 0xfc106c00
&eth1_ec->int_ctrl_mem[1] = 0xfc106c04
&eth1_ec->int_ctrl_mem[2] = 0xfc106c08
&eth1_ec->int_ctrl_mem[3] = 0xfc106c0c
&eth1_ec->int_ctrl_mem[4] = 0xfc106c10
&eth1_ec->int_ctrl_mem[5] = 0xfc106c14
&eth1_ec->int_ctrl_mem[6] = 0xfc106c18
&eth1_ec->int_ctrl_mem[7] = 0xfc106c1c
&eth1_ec->int_ctrl_mem[8] = 0xfc106c20
&eth1_ec->int_ctrl_mem[9] = 0xfc106c24
&eth1_ec->int_ctrl_mem[10] = 0xfc106c28
&eth1_ec->int_ctrl_mem[11] = 0xfc106c2c
&eth1_ec->int_ctrl_mem[12] = 0xfc106c30
&eth1_ec->int_ctrl_mem[13] = 0xfc106c34
&eth1_ec->int_ctrl_mem[14] = 0xfc106c38
&eth1_ec->int_ctrl_mem[15] = 0xfc106c3c
&eth1_ec->int_ctrl_mem[16] = 0xfc106c40
&eth1_ec->int_ctrl_mem[17] = 0xfc106c44
&eth1_ec->int_ctrl_mem[18] = 0xfc106c48
&eth1_ec->int_ctrl_mem[19] = 0xfc106c4c
&eth1_ec->int_ctrl_mem[20] = 0xfc106c50
&eth1_ec->int_ctrl_mem[21] = 0xfc106c54
&eth1_ec->int_ctrl_mem[22] = 0xfc106c58
&eth1_ec->int_ctrl_mem[23] = 0xfc106c5c
&eth1_ec->int_ctrl_mem[24] = 0xfc106c60
&eth1_ec->int_ctrl_mem[25] = 0xfc106c64
&eth1_ec->int_ctrl_mem[26] = 0xfc106c68
&eth1_ec->int_ctrl_mem[27] = 0xfc106c6c
&eth1_ec->int_ctrl_mem[28] = 0xfc106c70
&eth1_ec->int_ctrl_mem[29] = 0xfc106c74
&eth1_ec->int_ctrl_mem[30] = 0xfc106c78
&eth1_ec->int_ctrl_mem[31] = 0xfc106c7c
&eth1_ec->int_ctrl_mem[32] = 0xfc106c80
&eth1_ec->int_ctrl_mem[33] = 0xfc106c84
&eth1_ec->int_ctrl_mem[34] = 0xfc106c88
&eth1_ec->int_ctrl_mem[35] = 0xfc106c8c
&eth1_ec->int_ctrl_mem[36] = 0xfc106c90
&eth1_ec->int_ctrl_mem[37] = 0xfc106c94
&eth1_ec->int_ctrl_mem[38] = 0xfc106c98
&eth1_ec->int_ctrl_mem[39] = 0xfc106c9c
&eth1_ec->int_ctrl_mem[40] = 0xfc106ca0
&eth1_ec->int_ctrl_mem[41] = 0xfc106ca4
&eth1_ec->int_ctrl_mem[42] = 0xfc106ca8
&eth1_ec->int_ctrl_mem[43] = 0xfc106cac
&eth1_ec->int_ctrl_mem[44] = 0xfc106cb0
&eth1_ec->int_ctrl_mem[45] = 0xfc106cb4
&eth1_ec->int_ctrl_mem[46] = 0xfc106cb8
&eth1_ec->int_ctrl_mem[47] = 0xfc106cbc
&eth1_ec->int_ctrl_mem[48] = 0xfc106cc0
&eth1_ec->int_ctrl_mem[49] = 0xfc106cc4
&eth1_ec->int_ctrl_mem[50] = 0xfc106cc8
&eth1_ec->int_ctrl_mem[51] = 0xfc106ccc
&eth1_ec->int_ctrl_mem[52] = 0xfc106cd0
&eth1_ec->int_ctrl_mem[53] = 0xfc106cd4
&eth1_ec->int_ctrl_mem[54] = 0xfc106cd8
&eth1_ec->int_ctrl_mem[55] = 0xfc106cdc
&eth1_ec->int_ctrl_mem[56] = 0xfc106ce0
&eth1_ec->int_ctrl_mem[57] = 0xfc106ce4
&eth1_ec->int_ctrl_mem[58] = 0xfc106ce8
&eth1_ec->int_ctrl_mem[59] = 0xfc106cec
&eth1_ec->int_ctrl_mem[60] = 0xfc106cf0
&eth1_ec->int_ctrl_mem[61] = 0xfc106cf4
&eth1_ec->int_ctrl_mem[62] = 0xfc106cf8
&eth1_ec->int_ctrl_mem[63] = 0xfc106cfc
&eth1_ec->pth.system_time_seconds = 0xfc106d00
&eth1_ec->pth.system_time_subseconds_msb = 0xfc106d04
&eth1_ec->pth.system_time_subseconds_lsb = 0xfc106d08
&eth1_ec->pth.clock_period_msb = 0xfc106d0c
&eth1_ec->pth.clock_period_lsb = 0xfc106d10
&eth1_ec->pth.int_update_ctrl = 0xfc106d14
&eth1_ec->pth.int_update_seconds = 0xfc106d18
&eth1_ec->pth.int_update_subseconds_msb = 0xfc106d1c
&eth1_ec->pth.int_update_subseconds_lsb = 0xfc106d20
&eth1_ec->pth.ext_update_ctrl = 0xfc106d24
&eth1_ec->pth.ext_update_seconds = 0xfc106d28
&eth1_ec->pth.ext_update_subseconds_msb = 0xfc106d2c
&eth1_ec->pth.ext_update_subseconds_lsb = 0xfc106d30
&eth1_ec->pth.read_compensation_subseconds_msb = 0xfc106d34
&eth1_ec->pth.read_compensation_subseconds_lsb = 0xfc106d38
&eth1_ec->pth.int_write_compensation_subseconds_msb = 0xfc106d3c
&eth1_ec->pth.int_write_compensation_subseconds_lsb = 0xfc106d40
&eth1_ec->pth.ext_write_compensation_subseconds_msb = 0xfc106d44
&eth1_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc106d48
&eth1_ec->pth.sync_compensation_subseconds_msb = 0xfc106d4c
&eth1_ec->pth.sync_compensation_subseconds_lsb = 0xfc106d50
&eth1_ec->pth.nanosec_align = 0xfc106d54
&eth1_ec->pth_egress[0].trigger_ctrl = 0xfc106d80
&eth1_ec->pth_egress[0].trigger_seconds = 0xfc106d84
&eth1_ec->pth_egress[0].trigger_subseconds_msb = 0xfc106d88
&eth1_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc106d8c
&eth1_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc106d90
&eth1_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc106d94
&eth1_ec->pth_egress[1].trigger_ctrl = 0xfc106da0
&eth1_ec->pth_egress[1].trigger_seconds = 0xfc106da4
&eth1_ec->pth_egress[1].trigger_subseconds_msb = 0xfc106da8
&eth1_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc106dac
&eth1_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc106db0
&eth1_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc106db4
&eth1_ec->pth_egress[2].trigger_ctrl = 0xfc106dc0
&eth1_ec->pth_egress[2].trigger_seconds = 0xfc106dc4
&eth1_ec->pth_egress[2].trigger_subseconds_msb = 0xfc106dc8
&eth1_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc106dcc
&eth1_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc106dd0
&eth1_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc106dd4
&eth1_ec->pth_egress[3].trigger_ctrl = 0xfc106de0
&eth1_ec->pth_egress[3].trigger_seconds = 0xfc106de4
&eth1_ec->pth_egress[3].trigger_subseconds_msb = 0xfc106de8
&eth1_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc106dec
&eth1_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc106df0
&eth1_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc106df4
&eth1_ec->pth_egress[4].trigger_ctrl = 0xfc106e00
&eth1_ec->pth_egress[4].trigger_seconds = 0xfc106e04
&eth1_ec->pth_egress[4].trigger_subseconds_msb = 0xfc106e08
&eth1_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc106e0c
&eth1_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc106e10
&eth1_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc106e14
&eth1_ec->pth_egress[5].trigger_ctrl = 0xfc106e20
&eth1_ec->pth_egress[5].trigger_seconds = 0xfc106e24
&eth1_ec->pth_egress[5].trigger_subseconds_msb = 0xfc106e28
&eth1_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc106e2c
&eth1_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc106e30
&eth1_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc106e34
&eth1_ec->pth_egress[6].trigger_ctrl = 0xfc106e40
&eth1_ec->pth_egress[6].trigger_seconds = 0xfc106e44
&eth1_ec->pth_egress[6].trigger_subseconds_msb = 0xfc106e48
&eth1_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc106e4c
&eth1_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc106e50
&eth1_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc106e54
&eth1_ec->pth_egress[7].trigger_ctrl = 0xfc106e60
&eth1_ec->pth_egress[7].trigger_seconds = 0xfc106e64
&eth1_ec->pth_egress[7].trigger_subseconds_msb = 0xfc106e68
&eth1_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc106e6c
&eth1_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc106e70
&eth1_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc106e74
&eth1_ec->pth_db[0].ts = 0xfc106e80
&eth1_ec->pth_db[0].qual = 0xfc106e84
&eth1_ec->pth_db[1].ts = 0xfc106e98
&eth1_ec->pth_db[1].qual = 0xfc106e9c
&eth1_ec->pth_db[2].ts = 0xfc106eb0
&eth1_ec->pth_db[2].qual = 0xfc106eb4
&eth1_ec->pth_db[3].ts = 0xfc106ec8
&eth1_ec->pth_db[3].qual = 0xfc106ecc
&eth1_ec->pth_db[4].ts = 0xfc106ee0
&eth1_ec->pth_db[4].qual = 0xfc106ee4
&eth1_ec->pth_db[5].ts = 0xfc106ef8
&eth1_ec->pth_db[5].qual = 0xfc106efc
&eth1_ec->pth_db[6].ts = 0xfc106f10
&eth1_ec->pth_db[6].qual = 0xfc106f14
&eth1_ec->pth_db[7].ts = 0xfc106f28
&eth1_ec->pth_db[7].qual = 0xfc106f2c
&eth1_ec->pth_db[8].ts = 0xfc106f40
&eth1_ec->pth_db[8].qual = 0xfc106f44
&eth1_ec->pth_db[9].ts = 0xfc106f58
&eth1_ec->pth_db[9].qual = 0xfc106f5c
&eth1_ec->pth_db[10].ts = 0xfc106f70
&eth1_ec->pth_db[10].qual = 0xfc106f74
&eth1_ec->pth_db[11].ts = 0xfc106f88
&eth1_ec->pth_db[11].qual = 0xfc106f8c
&eth1_ec->pth_db[12].ts = 0xfc106fa0
&eth1_ec->pth_db[12].qual = 0xfc106fa4
&eth1_ec->pth_db[13].ts = 0xfc106fb8
&eth1_ec->pth_db[13].qual = 0xfc106fbc
&eth1_ec->pth_db[14].ts = 0xfc106fd0
&eth1_ec->pth_db[14].qual = 0xfc106fd4
&eth1_ec->pth_db[15].ts = 0xfc106fe8
&eth1_ec->pth_db[15].qual = 0xfc106fec
&eth1_ec->gen_v3.bypass = 0xfc107680
&eth1_ec->gen_v3.rx_comp_desc = 0xfc107684
&eth1_ec->gen_v3.conf = 0xfc107688
&eth1_ec->gen_v3.tpm = 0xfc10768c
&eth1_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc107690
&eth1_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc107694
&eth1_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc107698
&eth1_ec->tfw_v3.tx_gpd_cam_addr = 0xfc1076c0
&eth1_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc1076c4
&eth1_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc1076c8
&eth1_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc1076cc
&eth1_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc1076d0
&eth1_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc1076d4
&eth1_ec->tfw_v3.tx_gcp_legacy = 0xfc1076d8
&eth1_ec->tfw_v3.tx_gcp_table_addr = 0xfc1076dc
&eth1_ec->tfw_v3.tx_gcp_table_gen = 0xfc1076e0
&eth1_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc1076e4
&eth1_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc1076e8
&eth1_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc1076ec
&eth1_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc1076f0
&eth1_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc1076f4
&eth1_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc1076f8
&eth1_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc1076fc
&eth1_ec->tfw_v3.tx_gcp_table_res = 0xfc107700
&eth1_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc107704
&eth1_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc107708
&eth1_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc10770c
&eth1_ec->tfw_v3.crc_csum_replace = 0xfc107710
&eth1_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc107714
&eth1_ec->tfw_v3.crc_csum_replace_table = 0xfc107718
&eth1_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc10771c
&eth1_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc107720
&eth1_ec->rfw_v3.rx_gpd_cam_addr = 0xfc107740
&eth1_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc107744
&eth1_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc107748
&eth1_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc10774c
&eth1_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc107750
&eth1_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc107754
&eth1_ec->rfw_v3.gpd_p1 = 0xfc107758
&eth1_ec->rfw_v3.gpd_p2 = 0xfc10775c
&eth1_ec->rfw_v3.gpd_p3 = 0xfc107760
&eth1_ec->rfw_v3.gpd_p4 = 0xfc107764
&eth1_ec->rfw_v3.gpd_p5 = 0xfc107768
&eth1_ec->rfw_v3.gpd_p6 = 0xfc10776c
&eth1_ec->rfw_v3.gpd_p7 = 0xfc107770
&eth1_ec->rfw_v3.gpd_p8 = 0xfc107774
&eth1_ec->rfw_v3.rx_gcp_legacy = 0xfc107778
&eth1_ec->rfw_v3.rx_gcp_table_addr = 0xfc10777c
&eth1_ec->rfw_v3.rx_gcp_table_gen = 0xfc107780
&eth1_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc107784
&eth1_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc107788
&eth1_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc10778c
&eth1_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc107790
&eth1_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc107794
&eth1_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc107798
&eth1_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc10779c
&eth1_ec->rfw_v3.rx_gcp_table_res = 0xfc1077a0
&eth1_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc1077a4
&eth1_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc1077a8
&eth1_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc1077ac
&eth1_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc1077b0
&eth1_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc1077b4
&eth1_ec->rfw_v3.hs_ctrl_table_addr = 0xfc1077b8
&eth1_ec->rfw_v3.hs_ctrl_table = 0xfc1077bc
&eth1_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc1077c0
&eth1_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc1077c4
&eth1_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc1077c8
&eth1_ec->rfw_v3.hs_ctrl_cfg = 0xfc1077cc
&eth1_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc1077d0
&eth1_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc1077d4
&eth1_ec->rfw_v3.rfw_gen_cfg = 0xfc1077d8
&eth1_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc1077dc
&eth1_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc1077e0
&eth1_ec->crypto.tx_config = 0xfc107840
&eth1_ec->crypto.rx_config = 0xfc107844
&eth1_ec->crypto.tx_override = 0xfc107848
&eth1_ec->crypto.rx_override = 0xfc10784c
&eth1_ec->crypto.xts_alpha_1 = 0xfc107850
&eth1_ec->crypto.xts_alpha_2 = 0xfc107854
&eth1_ec->crypto.xts_alpha_3 = 0xfc107858
&eth1_ec->crypto.xts_alpha_4 = 0xfc10785c
&eth1_ec->crypto.xts_sector_id_1 = 0xfc107860
&eth1_ec->crypto.xts_sector_id_2 = 0xfc107864
&eth1_ec->crypto.xts_sector_id_3 = 0xfc107868
&eth1_ec->crypto.xts_sector_id_4 = 0xfc10786c
&eth1_ec->crypto.tx_enc_iv_construction = 0xfc107870
&eth1_ec->crypto.rx_enc_iv_construction = 0xfc107874
&eth1_ec->crypto.rx_enc_iv_map = 0xfc107878
&eth1_ec->crypto.tx_pkt_trim_len = 0xfc10787c
&eth1_ec->crypto.rx_pkt_trim_len = 0xfc107880
&eth1_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc1078c0
&eth1_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc1078c4
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc1078c8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc1078cc
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc1078d0
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc1078d4
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc1078d8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc1078dc
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc1078e0
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc1078e4
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc1078e8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc1078ec
&eth1_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc1078f0
&eth1_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc1078f4
&eth1_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc1078f8
&eth1_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc1078fc
&eth1_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc107900
&eth1_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc107904
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc107908
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc10790c
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc107910
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc107914
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc107918
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc10791c
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc107920
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc107924
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc107928
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc10792c
&eth1_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc107930
&eth1_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc107934
&eth1_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc107938
&eth1_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc10793c
&eth1_ec->crypto_tx_tid[0].def_val = 0xfc107a00
&eth1_ec->crypto_tx_tid[1].def_val = 0xfc107a04
&eth1_ec->crypto_tx_tid[2].def_val = 0xfc107a08
&eth1_ec->crypto_tx_tid[3].def_val = 0xfc107a0c
&eth1_ec->crypto_tx_tid[4].def_val = 0xfc107a10
&eth1_ec->crypto_tx_tid[5].def_val = 0xfc107a14
&eth1_ec->crypto_tx_tid[6].def_val = 0xfc107a18
&eth1_ec->crypto_tx_tid[7].def_val = 0xfc107a1c
&eth1_ec->pn_remap.table_addr = 0xfc107a60
&eth1_ec->pn_remap.table_data = 0xfc107a64
&eth1_ec->tmi_fwd_table.addr = 0xfc107a80
&eth1_ec->tmi_fwd_table.fields = 0xfc107a84
&eth1_ec->tmi_fwd_table.fields_ignore = 0xfc107a90
&eth1_ec->tmi_fwd_table.stream_info_fields = 0xfc107ac0
&eth1_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc107ac4
&eth1_ec->tmi_fwd_table.cfg = 0xfc107ac8
&eth1_ec->rfw_v4_udma_select[0].port_map = 0xfc107b00
&eth1_ec->rfw_v4_udma_select[1].port_map = 0xfc107b04
&eth1_ec->rfw_v4_udma_select[2].port_map = 0xfc107b08
&eth1_ec->rfw_v4_udma_select[3].port_map = 0xfc107b0c
&eth1_ec->rfw_v4_udma_select[4].port_map = 0xfc107b10
&eth1_ec->rfw_v4_udma_select[5].port_map = 0xfc107b14
&eth1_ec->rfw_v4_udma_select[6].port_map = 0xfc107b18
&eth1_ec->rfw_v4_udma_select[7].port_map = 0xfc107b1c
&eth1_ec->rfw_v4_udma_select[8].port_map = 0xfc107b20
&eth1_ec->rfw_v4_udma_select[9].port_map = 0xfc107b24
&eth1_ec->rfw_v4_udma_select[10].port_map = 0xfc107b28
&eth1_ec->rfw_v4_udma_select[11].port_map = 0xfc107b2c
&eth1_ec->rfw_v4_udma_select[12].port_map = 0xfc107b30
&eth1_ec->rfw_v4_udma_select[13].port_map = 0xfc107b34
&eth1_ec->rfw_v4_udma_select[14].port_map = 0xfc107b38
&eth1_ec->rfw_v4_udma_select[15].port_map = 0xfc107b3c
&eth1_ec->rfw_v4_udma_select[16].port_map = 0xfc107b40
&eth1_ec->rfw_v4_udma_select[17].port_map = 0xfc107b44
&eth1_ec->rfw_v4_udma_select[18].port_map = 0xfc107b48
&eth1_ec->rfw_v4_udma_select[19].port_map = 0xfc107b4c
&eth1_ec->rfw_v4_udma_select[20].port_map = 0xfc107b50
&eth1_ec->rfw_v4_udma_select[21].port_map = 0xfc107b54
&eth1_ec->rfw_v4_udma_select[22].port_map = 0xfc107b58
&eth1_ec->rfw_v4_udma_select[23].port_map = 0xfc107b5c
&eth1_ec->rfw_v4_udma_select[24].port_map = 0xfc107b60
&eth1_ec->rfw_v4_udma_select[25].port_map = 0xfc107b64
&eth1_ec->rfw_v4_udma_select[26].port_map = 0xfc107b68
&eth1_ec->rfw_v4_udma_select[27].port_map = 0xfc107b6c
&eth1_ec->rfw_v4_udma_select[28].port_map = 0xfc107b70
&eth1_ec->rfw_v4_udma_select[29].port_map = 0xfc107b74
&eth1_ec->rfw_v4_udma_select[30].port_map = 0xfc107b78
&eth1_ec->rfw_v4_udma_select[31].port_map = 0xfc107b7c
&eth1_ec->rfw_v4_udma_select[32].port_map = 0xfc107b80
&eth1_ec->rfw_v4_udma_select[33].port_map = 0xfc107b84
&eth1_ec->rfw_v4_udma_select[34].port_map = 0xfc107b88
&eth1_ec->rfw_v4_udma_select[35].port_map = 0xfc107b8c
&eth1_ec->rfw_v4_udma_select[36].port_map = 0xfc107b90
&eth1_ec->rfw_v4_udma_select[37].port_map = 0xfc107b94
&eth1_ec->rfw_v4_udma_select[38].port_map = 0xfc107b98
&eth1_ec->rfw_v4_udma_select[39].port_map = 0xfc107b9c
&eth1_ec->rfw_v4_udma_select[40].port_map = 0xfc107ba0
&eth1_ec->rfw_v4_udma_select[41].port_map = 0xfc107ba4
&eth1_ec->rfw_v4_udma_select[42].port_map = 0xfc107ba8
&eth1_ec->rfw_v4_udma_select[43].port_map = 0xfc107bac
&eth1_ec->rfw_v4_udma_select[44].port_map = 0xfc107bb0
&eth1_ec->rfw_v4_udma_select[45].port_map = 0xfc107bb4
&eth1_ec->rfw_v4_udma_select[46].port_map = 0xfc107bb8
&eth1_ec->rfw_v4_udma_select[47].port_map = 0xfc107bbc
&eth1_ec->rfw_v4_udma_select[48].port_map = 0xfc107bc0
&eth1_ec->rfw_v4_udma_select[49].port_map = 0xfc107bc4
&eth1_ec->rfw_v4_udma_select[50].port_map = 0xfc107bc8
&eth1_ec->rfw_v4_udma_select[51].port_map = 0xfc107bcc
&eth1_ec->rfw_v4_udma_select[52].port_map = 0xfc107bd0
&eth1_ec->rfw_v4_udma_select[53].port_map = 0xfc107bd4
&eth1_ec->rfw_v4_udma_select[54].port_map = 0xfc107bd8
&eth1_ec->rfw_v4_udma_select[55].port_map = 0xfc107bdc
&eth1_ec->rfw_v4_udma_select[56].port_map = 0xfc107be0
&eth1_ec->rfw_v4_udma_select[57].port_map = 0xfc107be4
&eth1_ec->rfw_v4_udma_select[58].port_map = 0xfc107be8
&eth1_ec->rfw_v4_udma_select[59].port_map = 0xfc107bec
&eth1_ec->rfw_v4_udma_select[60].port_map = 0xfc107bf0
&eth1_ec->rfw_v4_udma_select[61].port_map = 0xfc107bf4
&eth1_ec->rfw_v4_udma_select[62].port_map = 0xfc107bf8
&eth1_ec->rfw_v4_udma_select[63].port_map = 0xfc107bfc
&eth1_ec->rfw_v4.udma_select = 0xfc107c00
&eth1_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc107c04
&eth1_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc107c08
&eth1_ec->rfw_v4.data_fifo_depth = 0xfc107c0c
&eth1_ec->crc[0].v4_tx_gcp_table_addr = 0xfc107c80
&eth1_ec->crc[0].v4_tx_gcp_table_gen = 0xfc107c84
&eth1_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc107c88
&eth1_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc107c8c
&eth1_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc107c90
&eth1_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc107c94
&eth1_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc107c98
&eth1_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc107c9c
&eth1_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc107ca0
&eth1_ec->crc[0].v4_tx_gcp_table_res = 0xfc107ca4
&eth1_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc107ca8
&eth1_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc107cac
&eth1_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc107cb0
&eth1_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc107cb4
&eth1_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc107cb8
&eth1_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc107cbc
&eth1_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc107cc0
&eth1_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc107cc4
&eth1_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc107cc8
&eth1_ec->crc[0].v4_rx_gcp_table_addr = 0xfc107ccc
&eth1_ec->crc[0].v4_rx_gcp_table_gen = 0xfc107cd0
&eth1_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc107cd4
&eth1_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc107cd8
&eth1_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc107cdc
&eth1_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc107ce0
&eth1_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc107ce4
&eth1_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc107ce8
&eth1_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc107cec
&eth1_ec->crc[0].v4_rx_gcp_table_res = 0xfc107cf0
&eth1_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc107cf4
&eth1_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc107cf8
&eth1_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc107cfc
&eth1_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc107d00
&eth1_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc107d04
&eth1_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc107d08
&eth1_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc107d0c
&eth1_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc107d10
&eth1_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc107d14
&eth1_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc107d18
&eth1_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc107d1c
&eth1_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc107d20
&eth1_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc107d24
&eth1_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc107d28
&eth1_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc107d2c
&eth1_ec->crc[0].v4_tx_gcp_alu_const = 0xfc107d30
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc107d34
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc107d38
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc107d3c
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc107d40
&eth1_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc107d44
&eth1_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc107d48
&eth1_ec->crc[0].v4_rx_gcp_alu_const = 0xfc107d4c
&eth1_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc107d50
&eth1_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc107d54
&eth1_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc107d58
&eth1_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc107d5c
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc107d60
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc107d64
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc107d68
&eth1_ec->crc[1].v4_tx_gcp_table_addr = 0xfc107d80
&eth1_ec->crc[1].v4_tx_gcp_table_gen = 0xfc107d84
&eth1_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc107d88
&eth1_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc107d8c
&eth1_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc107d90
&eth1_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc107d94
&eth1_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc107d98
&eth1_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc107d9c
&eth1_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc107da0
&eth1_ec->crc[1].v4_tx_gcp_table_res = 0xfc107da4
&eth1_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc107da8
&eth1_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc107dac
&eth1_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc107db0
&eth1_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc107db4
&eth1_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc107db8
&eth1_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc107dbc
&eth1_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc107dc0
&eth1_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc107dc4
&eth1_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc107dc8
&eth1_ec->crc[1].v4_rx_gcp_table_addr = 0xfc107dcc
&eth1_ec->crc[1].v4_rx_gcp_table_gen = 0xfc107dd0
&eth1_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc107dd4
&eth1_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc107dd8
&eth1_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc107ddc
&eth1_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc107de0
&eth1_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc107de4
&eth1_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc107de8
&eth1_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc107dec
&eth1_ec->crc[1].v4_rx_gcp_table_res = 0xfc107df0
&eth1_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc107df4
&eth1_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc107df8
&eth1_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc107dfc
&eth1_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc107e00
&eth1_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc107e04
&eth1_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc107e08
&eth1_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc107e0c
&eth1_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc107e10
&eth1_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc107e14
&eth1_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc107e18
&eth1_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc107e1c
&eth1_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc107e20
&eth1_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc107e24
&eth1_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc107e28
&eth1_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc107e2c
&eth1_ec->crc[1].v4_tx_gcp_alu_const = 0xfc107e30
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc107e34
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc107e38
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc107e3c
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc107e40
&eth1_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc107e44
&eth1_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc107e48
&eth1_ec->crc[1].v4_rx_gcp_alu_const = 0xfc107e4c
&eth1_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc107e50
&eth1_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc107e54
&eth1_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc107e58
&eth1_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc107e5c
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc107e60
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc107e64
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc107e68
&eth1_ec->crc[2].v4_tx_gcp_table_addr = 0xfc107e80
&eth1_ec->crc[2].v4_tx_gcp_table_gen = 0xfc107e84
&eth1_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc107e88
&eth1_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc107e8c
&eth1_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc107e90
&eth1_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc107e94
&eth1_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc107e98
&eth1_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc107e9c
&eth1_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc107ea0
&eth1_ec->crc[2].v4_tx_gcp_table_res = 0xfc107ea4
&eth1_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc107ea8
&eth1_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc107eac
&eth1_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc107eb0
&eth1_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc107eb4
&eth1_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc107eb8
&eth1_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc107ebc
&eth1_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc107ec0
&eth1_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc107ec4
&eth1_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc107ec8
&eth1_ec->crc[2].v4_rx_gcp_table_addr = 0xfc107ecc
&eth1_ec->crc[2].v4_rx_gcp_table_gen = 0xfc107ed0
&eth1_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc107ed4
&eth1_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc107ed8
&eth1_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc107edc
&eth1_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc107ee0
&eth1_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc107ee4
&eth1_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc107ee8
&eth1_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc107eec
&eth1_ec->crc[2].v4_rx_gcp_table_res = 0xfc107ef0
&eth1_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc107ef4
&eth1_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc107ef8
&eth1_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc107efc
&eth1_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc107f00
&eth1_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc107f04
&eth1_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc107f08
&eth1_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc107f0c
&eth1_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc107f10
&eth1_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc107f14
&eth1_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc107f18
&eth1_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc107f1c
&eth1_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc107f20
&eth1_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc107f24
&eth1_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc107f28
&eth1_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc107f2c
&eth1_ec->crc[2].v4_tx_gcp_alu_const = 0xfc107f30
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc107f34
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc107f38
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc107f3c
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc107f40
&eth1_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc107f44
&eth1_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc107f48
&eth1_ec->crc[2].v4_rx_gcp_alu_const = 0xfc107f4c
&eth1_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc107f50
&eth1_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc107f54
&eth1_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc107f58
&eth1_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc107f5c
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc107f60
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc107f64
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc107f68
&eth1_ec->crc[3].v4_tx_gcp_table_addr = 0xfc107f80
&eth1_ec->crc[3].v4_tx_gcp_table_gen = 0xfc107f84
&eth1_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc107f88
&eth1_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc107f8c
&eth1_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc107f90
&eth1_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc107f94
&eth1_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc107f98
&eth1_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc107f9c
&eth1_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc107fa0
&eth1_ec->crc[3].v4_tx_gcp_table_res = 0xfc107fa4
&eth1_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc107fa8
&eth1_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc107fac
&eth1_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc107fb0
&eth1_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc107fb4
&eth1_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc107fb8
&eth1_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc107fbc
&eth1_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc107fc0
&eth1_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc107fc4
&eth1_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc107fc8
&eth1_ec->crc[3].v4_rx_gcp_table_addr = 0xfc107fcc
&eth1_ec->crc[3].v4_rx_gcp_table_gen = 0xfc107fd0
&eth1_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc107fd4
&eth1_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc107fd8
&eth1_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc107fdc
&eth1_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc107fe0
&eth1_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc107fe4
&eth1_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc107fe8
&eth1_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc107fec
&eth1_ec->crc[3].v4_rx_gcp_table_res = 0xfc107ff0
&eth1_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc107ff4
&eth1_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc107ff8
&eth1_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc107ffc
&eth1_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc108000
&eth1_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc108004
&eth1_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc108008
&eth1_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc10800c
&eth1_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc108010
&eth1_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc108014
&eth1_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc108018
&eth1_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc10801c
&eth1_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc108020
&eth1_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc108024
&eth1_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc108028
&eth1_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc10802c
&eth1_ec->crc[3].v4_tx_gcp_alu_const = 0xfc108030
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc108034
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc108038
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc10803c
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc108040
&eth1_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc108044
&eth1_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc108048
&eth1_ec->crc[3].v4_rx_gcp_alu_const = 0xfc10804c
&eth1_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc108050
&eth1_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc108054
&eth1_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc108058
&eth1_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc10805c
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc108060
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc108064
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc108068
&eth1_ec->crc_extended.mask_table_addr = 0xfc108080
&eth1_ec->crc_extended.mask_table_1 = 0xfc108084
&eth1_ec->crc_extended.mask_table_2 = 0xfc108088
&eth1_ec->crc_extended.mask_table_3 = 0xfc10808c
&eth1_ec->crc_extended.mask_table_4 = 0xfc108090
&eth1_ec->crc_extended.mask_table_5 = 0xfc108094
&eth1_ec->crc_extended.mask_table_6 = 0xfc108098
&eth1_ec->crc_extended.mask_table_7 = 0xfc10809c
&eth1_ec->crc_extended.mask_table_8 = 0xfc1080a0
&eth1_ec->crc_extended.mask_table_9 = 0xfc1080a4
&eth1_ec->crc_extended.mask_table_10 = 0xfc1080a8
&eth1_ec->crc_extended.mask_table_11 = 0xfc1080ac
&eth1_ec->crc_extended.mask_table_12 = 0xfc1080b0
&eth1_ec->crc_extended.mask_table_13 = 0xfc1080b4
&eth1_ec->crc_extended.mask_table_14 = 0xfc1080b8
&eth1_ec->crc_extended.mask_table_15 = 0xfc1080bc
&eth1_ec->crc_extended.mask_table_16 = 0xfc1080c0
&eth1_ec->crc_extended.rx_protocol_control_table_addr = 0xfc1080c4
&eth1_ec->crc_extended.rx_protocol_control_table_1 = 0xfc1080c8
&eth1_ec->crc_extended.tx_protocol_control_table_addr = 0xfc1080cc
&eth1_ec->crc_extended.tx_protocol_control_table_1 = 0xfc1080d0
&eth1_ec->crc_extended.tx_insert_en_table_addr = 0xfc1080d4
&eth1_ec->crc_extended.tx_insert_en_table_1 = 0xfc1080d8
&eth1_ec->outstanding_gen.arb_cfg = 0xfc1080dc
&eth1_ec->outstanding[0].arb_cfg_1 = 0xfc1080e0
&eth1_ec->outstanding[0].arb_cfg_2 = 0xfc1080e4
&eth1_ec->outstanding[1].arb_cfg_1 = 0xfc1080e8
&eth1_ec->outstanding[1].arb_cfg_2 = 0xfc1080ec
&eth1_ec->outstanding[2].arb_cfg_1 = 0xfc1080f0
&eth1_ec->outstanding[2].arb_cfg_2 = 0xfc1080f4
&eth1_ec->outstanding[3].arb_cfg_1 = 0xfc1080f8
&eth1_ec->outstanding[3].arb_cfg_2 = 0xfc1080fc
&eth1_ec->rff.to_rfw_shared = 0xfc108100
&eth1_ec->rff.data_fifo_depth_limit = 0xfc108104
&eth1_ec->rfw_prot_index[0].table_1 = 0xfc108200
&eth1_ec->rfw_prot_index[0].table_2 = 0xfc108204
&eth1_ec->rfw_prot_index[0].table_3 = 0xfc108208
&eth1_ec->rfw_prot_index[0].table_4 = 0xfc10820c
&eth1_ec->rfw_prot_index[1].table_1 = 0xfc108210
&eth1_ec->rfw_prot_index[1].table_2 = 0xfc108214
&eth1_ec->rfw_prot_index[1].table_3 = 0xfc108218
&eth1_ec->rfw_prot_index[1].table_4 = 0xfc10821c
&eth1_ec->rfw_prot_index[2].table_1 = 0xfc108220
&eth1_ec->rfw_prot_index[2].table_2 = 0xfc108224
&eth1_ec->rfw_prot_index[2].table_3 = 0xfc108228
&eth1_ec->rfw_prot_index[2].table_4 = 0xfc10822c
&eth1_ec->rfw_prot_index[3].table_1 = 0xfc108230
&eth1_ec->rfw_prot_index[3].table_2 = 0xfc108234
&eth1_ec->rfw_prot_index[3].table_3 = 0xfc108238
&eth1_ec->rfw_prot_index[3].table_4 = 0xfc10823c
&eth1_ec->rfw_prot_index[4].table_1 = 0xfc108240
&eth1_ec->rfw_prot_index[4].table_2 = 0xfc108244
&eth1_ec->rfw_prot_index[4].table_3 = 0xfc108248
&eth1_ec->rfw_prot_index[4].table_4 = 0xfc10824c
&eth1_ec->rfw_prot_index[5].table_1 = 0xfc108250
&eth1_ec->rfw_prot_index[5].table_2 = 0xfc108254
&eth1_ec->rfw_prot_index[5].table_3 = 0xfc108258
&eth1_ec->rfw_prot_index[5].table_4 = 0xfc10825c
&eth1_ec->rfw_prot_index[6].table_1 = 0xfc108260
&eth1_ec->rfw_prot_index[6].table_2 = 0xfc108264
&eth1_ec->rfw_prot_index[6].table_3 = 0xfc108268
&eth1_ec->rfw_prot_index[6].table_4 = 0xfc10826c
&eth1_ec->rfw_prot_index[7].table_1 = 0xfc108270
&eth1_ec->rfw_prot_index[7].table_2 = 0xfc108274
&eth1_ec->rfw_prot_index[7].table_3 = 0xfc108278
&eth1_ec->rfw_prot_index[7].table_4 = 0xfc10827c
&eth1_ec->rfw_prot_index[8].table_1 = 0xfc108280
&eth1_ec->rfw_prot_index[8].table_2 = 0xfc108284
&eth1_ec->rfw_prot_index[8].table_3 = 0xfc108288
&eth1_ec->rfw_prot_index[8].table_4 = 0xfc10828c
&eth1_ec->rfw_prot_index[9].table_1 = 0xfc108290
&eth1_ec->rfw_prot_index[9].table_2 = 0xfc108294
&eth1_ec->rfw_prot_index[9].table_3 = 0xfc108298
&eth1_ec->rfw_prot_index[9].table_4 = 0xfc10829c
&eth1_ec->rfw_prot_index[10].table_1 = 0xfc1082a0
&eth1_ec->rfw_prot_index[10].table_2 = 0xfc1082a4
&eth1_ec->rfw_prot_index[10].table_3 = 0xfc1082a8
&eth1_ec->rfw_prot_index[10].table_4 = 0xfc1082ac
&eth1_ec->rfw_prot_index[11].table_1 = 0xfc1082b0
&eth1_ec->rfw_prot_index[11].table_2 = 0xfc1082b4
&eth1_ec->rfw_prot_index[11].table_3 = 0xfc1082b8
&eth1_ec->rfw_prot_index[11].table_4 = 0xfc1082bc
&eth1_ec->rfw_prot_index[12].table_1 = 0xfc1082c0
&eth1_ec->rfw_prot_index[12].table_2 = 0xfc1082c4
&eth1_ec->rfw_prot_index[12].table_3 = 0xfc1082c8
&eth1_ec->rfw_prot_index[12].table_4 = 0xfc1082cc
&eth1_ec->rfw_prot_index[13].table_1 = 0xfc1082d0
&eth1_ec->rfw_prot_index[13].table_2 = 0xfc1082d4
&eth1_ec->rfw_prot_index[13].table_3 = 0xfc1082d8
&eth1_ec->rfw_prot_index[13].table_4 = 0xfc1082dc
&eth1_ec->rfw_prot_index[14].table_1 = 0xfc1082e0
&eth1_ec->rfw_prot_index[14].table_2 = 0xfc1082e4
&eth1_ec->rfw_prot_index[14].table_3 = 0xfc1082e8
&eth1_ec->rfw_prot_index[14].table_4 = 0xfc1082ec
&eth1_ec->rfw_prot_index[15].table_1 = 0xfc1082f0
&eth1_ec->rfw_prot_index[15].table_2 = 0xfc1082f4
&eth1_ec->rfw_prot_index[15].table_3 = 0xfc1082f8
&eth1_ec->rfw_prot_index[15].table_4 = 0xfc1082fc
&eth1_ec->rfw_prot_index[16].table_1 = 0xfc108300
&eth1_ec->rfw_prot_index[16].table_2 = 0xfc108304
&eth1_ec->rfw_prot_index[16].table_3 = 0xfc108308
&eth1_ec->rfw_prot_index[16].table_4 = 0xfc10830c
&eth1_ec->rfw_prot_index[17].table_1 = 0xfc108310
&eth1_ec->rfw_prot_index[17].table_2 = 0xfc108314
&eth1_ec->rfw_prot_index[17].table_3 = 0xfc108318
&eth1_ec->rfw_prot_index[17].table_4 = 0xfc10831c
&eth1_ec->rfw_prot_index[18].table_1 = 0xfc108320
&eth1_ec->rfw_prot_index[18].table_2 = 0xfc108324
&eth1_ec->rfw_prot_index[18].table_3 = 0xfc108328
&eth1_ec->rfw_prot_index[18].table_4 = 0xfc10832c
&eth1_ec->rfw_prot_index[19].table_1 = 0xfc108330
&eth1_ec->rfw_prot_index[19].table_2 = 0xfc108334
&eth1_ec->rfw_prot_index[19].table_3 = 0xfc108338
&eth1_ec->rfw_prot_index[19].table_4 = 0xfc10833c
&eth1_ec->rfw_prot_index[20].table_1 = 0xfc108340
&eth1_ec->rfw_prot_index[20].table_2 = 0xfc108344
&eth1_ec->rfw_prot_index[20].table_3 = 0xfc108348
&eth1_ec->rfw_prot_index[20].table_4 = 0xfc10834c
&eth1_ec->rfw_prot_index[21].table_1 = 0xfc108350
&eth1_ec->rfw_prot_index[21].table_2 = 0xfc108354
&eth1_ec->rfw_prot_index[21].table_3 = 0xfc108358
&eth1_ec->rfw_prot_index[21].table_4 = 0xfc10835c
&eth1_ec->rfw_prot_index[22].table_1 = 0xfc108360
&eth1_ec->rfw_prot_index[22].table_2 = 0xfc108364
&eth1_ec->rfw_prot_index[22].table_3 = 0xfc108368
&eth1_ec->rfw_prot_index[22].table_4 = 0xfc10836c
&eth1_ec->rfw_prot_index[23].table_1 = 0xfc108370
&eth1_ec->rfw_prot_index[23].table_2 = 0xfc108374
&eth1_ec->rfw_prot_index[23].table_3 = 0xfc108378
&eth1_ec->rfw_prot_index[23].table_4 = 0xfc10837c
&eth1_ec->rfw_prot_index[24].table_1 = 0xfc108380
&eth1_ec->rfw_prot_index[24].table_2 = 0xfc108384
&eth1_ec->rfw_prot_index[24].table_3 = 0xfc108388
&eth1_ec->rfw_prot_index[24].table_4 = 0xfc10838c
&eth1_ec->rfw_prot_index[25].table_1 = 0xfc108390
&eth1_ec->rfw_prot_index[25].table_2 = 0xfc108394
&eth1_ec->rfw_prot_index[25].table_3 = 0xfc108398
&eth1_ec->rfw_prot_index[25].table_4 = 0xfc10839c
&eth1_ec->rfw_prot_index[26].table_1 = 0xfc1083a0
&eth1_ec->rfw_prot_index[26].table_2 = 0xfc1083a4
&eth1_ec->rfw_prot_index[26].table_3 = 0xfc1083a8
&eth1_ec->rfw_prot_index[26].table_4 = 0xfc1083ac
&eth1_ec->rfw_prot_index[27].table_1 = 0xfc1083b0
&eth1_ec->rfw_prot_index[27].table_2 = 0xfc1083b4
&eth1_ec->rfw_prot_index[27].table_3 = 0xfc1083b8
&eth1_ec->rfw_prot_index[27].table_4 = 0xfc1083bc
&eth1_ec->rfw_prot_index[28].table_1 = 0xfc1083c0
&eth1_ec->rfw_prot_index[28].table_2 = 0xfc1083c4
&eth1_ec->rfw_prot_index[28].table_3 = 0xfc1083c8
&eth1_ec->rfw_prot_index[28].table_4 = 0xfc1083cc
&eth1_ec->rfw_prot_index[29].table_1 = 0xfc1083d0
&eth1_ec->rfw_prot_index[29].table_2 = 0xfc1083d4
&eth1_ec->rfw_prot_index[29].table_3 = 0xfc1083d8
&eth1_ec->rfw_prot_index[29].table_4 = 0xfc1083dc
&eth1_ec->rfw_prot_index[30].table_1 = 0xfc1083e0
&eth1_ec->rfw_prot_index[30].table_2 = 0xfc1083e4
&eth1_ec->rfw_prot_index[30].table_3 = 0xfc1083e8
&eth1_ec->rfw_prot_index[30].table_4 = 0xfc1083ec
&eth1_ec->rfw_prot_index[31].table_1 = 0xfc1083f0
&eth1_ec->rfw_prot_index[31].table_2 = 0xfc1083f4
&eth1_ec->rfw_prot_index[31].table_3 = 0xfc1083f8
&eth1_ec->rfw_prot_index[31].table_4 = 0xfc1083fc
&eth1_ec->rfw_prot_index[32].table_1 = 0xfc108400
&eth1_ec->rfw_prot_index[32].table_2 = 0xfc108404
&eth1_ec->rfw_prot_index[32].table_3 = 0xfc108408
&eth1_ec->rfw_prot_index[32].table_4 = 0xfc10840c
&eth1_ec->rfw_prot_index[33].table_1 = 0xfc108410
&eth1_ec->rfw_prot_index[33].table_2 = 0xfc108414
&eth1_ec->rfw_prot_index[33].table_3 = 0xfc108418
&eth1_ec->rfw_prot_index[33].table_4 = 0xfc10841c
&eth1_ec->rfw_prot_index[34].table_1 = 0xfc108420
&eth1_ec->rfw_prot_index[34].table_2 = 0xfc108424
&eth1_ec->rfw_prot_index[34].table_3 = 0xfc108428
&eth1_ec->rfw_prot_index[34].table_4 = 0xfc10842c
&eth1_ec->rfw_prot_index[35].table_1 = 0xfc108430
&eth1_ec->rfw_prot_index[35].table_2 = 0xfc108434
&eth1_ec->rfw_prot_index[35].table_3 = 0xfc108438
&eth1_ec->rfw_prot_index[35].table_4 = 0xfc10843c
&eth1_ec->rfw_prot_index[36].table_1 = 0xfc108440
&eth1_ec->rfw_prot_index[36].table_2 = 0xfc108444
&eth1_ec->rfw_prot_index[36].table_3 = 0xfc108448
&eth1_ec->rfw_prot_index[36].table_4 = 0xfc10844c
&eth1_ec->rfw_prot_index[37].table_1 = 0xfc108450
&eth1_ec->rfw_prot_index[37].table_2 = 0xfc108454
&eth1_ec->rfw_prot_index[37].table_3 = 0xfc108458
&eth1_ec->rfw_prot_index[37].table_4 = 0xfc10845c
&eth1_ec->rfw_prot_index[38].table_1 = 0xfc108460
&eth1_ec->rfw_prot_index[38].table_2 = 0xfc108464
&eth1_ec->rfw_prot_index[38].table_3 = 0xfc108468
&eth1_ec->rfw_prot_index[38].table_4 = 0xfc10846c
&eth1_ec->rfw_prot_index[39].table_1 = 0xfc108470
&eth1_ec->rfw_prot_index[39].table_2 = 0xfc108474
&eth1_ec->rfw_prot_index[39].table_3 = 0xfc108478
&eth1_ec->rfw_prot_index[39].table_4 = 0xfc10847c
&eth1_ec->rfw_prot_index[40].table_1 = 0xfc108480
&eth1_ec->rfw_prot_index[40].table_2 = 0xfc108484
&eth1_ec->rfw_prot_index[40].table_3 = 0xfc108488
&eth1_ec->rfw_prot_index[40].table_4 = 0xfc10848c
&eth1_ec->rfw_prot_index[41].table_1 = 0xfc108490
&eth1_ec->rfw_prot_index[41].table_2 = 0xfc108494
&eth1_ec->rfw_prot_index[41].table_3 = 0xfc108498
&eth1_ec->rfw_prot_index[41].table_4 = 0xfc10849c
&eth1_ec->rfw_prot_index[42].table_1 = 0xfc1084a0
&eth1_ec->rfw_prot_index[42].table_2 = 0xfc1084a4
&eth1_ec->rfw_prot_index[42].table_3 = 0xfc1084a8
&eth1_ec->rfw_prot_index[42].table_4 = 0xfc1084ac
&eth1_ec->rfw_prot_index[43].table_1 = 0xfc1084b0
&eth1_ec->rfw_prot_index[43].table_2 = 0xfc1084b4
&eth1_ec->rfw_prot_index[43].table_3 = 0xfc1084b8
&eth1_ec->rfw_prot_index[43].table_4 = 0xfc1084bc
&eth1_ec->rfw_prot_index[44].table_1 = 0xfc1084c0
&eth1_ec->rfw_prot_index[44].table_2 = 0xfc1084c4
&eth1_ec->rfw_prot_index[44].table_3 = 0xfc1084c8
&eth1_ec->rfw_prot_index[44].table_4 = 0xfc1084cc
&eth1_ec->rfw_prot_index[45].table_1 = 0xfc1084d0
&eth1_ec->rfw_prot_index[45].table_2 = 0xfc1084d4
&eth1_ec->rfw_prot_index[45].table_3 = 0xfc1084d8
&eth1_ec->rfw_prot_index[45].table_4 = 0xfc1084dc
&eth1_ec->rfw_prot_index[46].table_1 = 0xfc1084e0
&eth1_ec->rfw_prot_index[46].table_2 = 0xfc1084e4
&eth1_ec->rfw_prot_index[46].table_3 = 0xfc1084e8
&eth1_ec->rfw_prot_index[46].table_4 = 0xfc1084ec
&eth1_ec->rfw_prot_index[47].table_1 = 0xfc1084f0
&eth1_ec->rfw_prot_index[47].table_2 = 0xfc1084f4
&eth1_ec->rfw_prot_index[47].table_3 = 0xfc1084f8
&eth1_ec->rfw_prot_index[47].table_4 = 0xfc1084fc
&eth1_ec->rfw_prot_index[48].table_1 = 0xfc108500
&eth1_ec->rfw_prot_index[48].table_2 = 0xfc108504
&eth1_ec->rfw_prot_index[48].table_3 = 0xfc108508
&eth1_ec->rfw_prot_index[48].table_4 = 0xfc10850c
&eth1_ec->rfw_prot_index[49].table_1 = 0xfc108510
&eth1_ec->rfw_prot_index[49].table_2 = 0xfc108514
&eth1_ec->rfw_prot_index[49].table_3 = 0xfc108518
&eth1_ec->rfw_prot_index[49].table_4 = 0xfc10851c
&eth1_ec->rfw_prot_index[50].table_1 = 0xfc108520
&eth1_ec->rfw_prot_index[50].table_2 = 0xfc108524
&eth1_ec->rfw_prot_index[50].table_3 = 0xfc108528
&eth1_ec->rfw_prot_index[50].table_4 = 0xfc10852c
&eth1_ec->rfw_prot_index[51].table_1 = 0xfc108530
&eth1_ec->rfw_prot_index[51].table_2 = 0xfc108534
&eth1_ec->rfw_prot_index[51].table_3 = 0xfc108538
&eth1_ec->rfw_prot_index[51].table_4 = 0xfc10853c
&eth1_ec->rfw_prot_index[52].table_1 = 0xfc108540
&eth1_ec->rfw_prot_index[52].table_2 = 0xfc108544
&eth1_ec->rfw_prot_index[52].table_3 = 0xfc108548
&eth1_ec->rfw_prot_index[52].table_4 = 0xfc10854c
&eth1_ec->rfw_prot_index[53].table_1 = 0xfc108550
&eth1_ec->rfw_prot_index[53].table_2 = 0xfc108554
&eth1_ec->rfw_prot_index[53].table_3 = 0xfc108558
&eth1_ec->rfw_prot_index[53].table_4 = 0xfc10855c
&eth1_ec->rfw_prot_index[54].table_1 = 0xfc108560
&eth1_ec->rfw_prot_index[54].table_2 = 0xfc108564
&eth1_ec->rfw_prot_index[54].table_3 = 0xfc108568
&eth1_ec->rfw_prot_index[54].table_4 = 0xfc10856c
&eth1_ec->rfw_prot_index[55].table_1 = 0xfc108570
&eth1_ec->rfw_prot_index[55].table_2 = 0xfc108574
&eth1_ec->rfw_prot_index[55].table_3 = 0xfc108578
&eth1_ec->rfw_prot_index[55].table_4 = 0xfc10857c
&eth1_ec->rfw_prot_index[56].table_1 = 0xfc108580
&eth1_ec->rfw_prot_index[56].table_2 = 0xfc108584
&eth1_ec->rfw_prot_index[56].table_3 = 0xfc108588
&eth1_ec->rfw_prot_index[56].table_4 = 0xfc10858c
&eth1_ec->rfw_prot_index[57].table_1 = 0xfc108590
&eth1_ec->rfw_prot_index[57].table_2 = 0xfc108594
&eth1_ec->rfw_prot_index[57].table_3 = 0xfc108598
&eth1_ec->rfw_prot_index[57].table_4 = 0xfc10859c
&eth1_ec->rfw_prot_index[58].table_1 = 0xfc1085a0
&eth1_ec->rfw_prot_index[58].table_2 = 0xfc1085a4
&eth1_ec->rfw_prot_index[58].table_3 = 0xfc1085a8
&eth1_ec->rfw_prot_index[58].table_4 = 0xfc1085ac
&eth1_ec->rfw_prot_index[59].table_1 = 0xfc1085b0
&eth1_ec->rfw_prot_index[59].table_2 = 0xfc1085b4
&eth1_ec->rfw_prot_index[59].table_3 = 0xfc1085b8
&eth1_ec->rfw_prot_index[59].table_4 = 0xfc1085bc
&eth1_ec->rfw_prot_index[60].table_1 = 0xfc1085c0
&eth1_ec->rfw_prot_index[60].table_2 = 0xfc1085c4
&eth1_ec->rfw_prot_index[60].table_3 = 0xfc1085c8
&eth1_ec->rfw_prot_index[60].table_4 = 0xfc1085cc
&eth1_ec->rfw_prot_index[61].table_1 = 0xfc1085d0
&eth1_ec->rfw_prot_index[61].table_2 = 0xfc1085d4
&eth1_ec->rfw_prot_index[61].table_3 = 0xfc1085d8
&eth1_ec->rfw_prot_index[61].table_4 = 0xfc1085dc
&eth1_ec->rfw_prot_index[62].table_1 = 0xfc1085e0
&eth1_ec->rfw_prot_index[62].table_2 = 0xfc1085e4
&eth1_ec->rfw_prot_index[62].table_3 = 0xfc1085e8
&eth1_ec->rfw_prot_index[62].table_4 = 0xfc1085ec
&eth1_ec->rfw_prot_index[63].table_1 = 0xfc1085f0
&eth1_ec->rfw_prot_index[63].table_2 = 0xfc1085f4
&eth1_ec->rfw_prot_index[63].table_3 = 0xfc1085f8
&eth1_ec->rfw_prot_index[63].table_4 = 0xfc1085fc
&eth1_ec->udp_len[0].insertion_offset_table = 0xfc108a30
&eth1_ec->udp_len[1].insertion_offset_table = 0xfc108a34
&eth1_ec->udp_len[2].insertion_offset_table = 0xfc108a38
&eth1_ec->udp_len[3].insertion_offset_table = 0xfc108a3c
&eth1_ec->udp_len[4].insertion_offset_table = 0xfc108a40
&eth1_ec->udp_len[5].insertion_offset_table = 0xfc108a44
&eth1_ec->udp_len[6].insertion_offset_table = 0xfc108a48
&eth1_ec->udp_len[7].insertion_offset_table = 0xfc108a4c
&eth1_ec->udp_len[8].insertion_offset_table = 0xfc108a50
&eth1_ec->udp_len[9].insertion_offset_table = 0xfc108a54
&eth1_ec->udp_len[10].insertion_offset_table = 0xfc108a58
&eth1_ec->udp_len[11].insertion_offset_table = 0xfc108a5c
&eth1_ec->udp_len[12].insertion_offset_table = 0xfc108a60
&eth1_ec->udp_len[13].insertion_offset_table = 0xfc108a64
&eth1_ec->udp_len[14].insertion_offset_table = 0xfc108a68
&eth1_ec->udp_len[15].insertion_offset_table = 0xfc108a6c
&eth1_ec->udp_len_insertion.offset_from_sop0 = 0xfc108a70
&eth1_ec->udp_len_insertion.offset_from_sop1 = 0xfc108a74
&eth1_ec->udp_len_insertion.offset_from_sop2 = 0xfc108a78
&eth1_ec->udp_len_insertion.mask = 0xfc108a7c
&eth1_ec->udp_len_insertion.enable = 0xfc108a80
&eth1_ec->tmi_v4.protocol_number = 0xfc108c80
&eth1_ec->crdt_os2sr_wr.req = 0xfc108d00
&eth1_ec->crdt_os2sr_wr.res = 0xfc108d04
&eth1_ec->spare[0].zero = 0xfc108e80
&eth1_ec->spare[0].one = 0xfc108e84
&eth1_ec->spare[1].zero = 0xfc108e88
&eth1_ec->spare[1].one = 0xfc108e8c
&eth1_ec->spare[2].zero = 0xfc108e90
&eth1_ec->spare[2].one = 0xfc108e94
&eth1_ec->spare[3].zero = 0xfc108e98
&eth1_ec->spare[3].one = 0xfc108e9c
&eth1_ec->spare[4].zero = 0xfc108ea0
&eth1_ec->spare[4].one = 0xfc108ea4
&eth1_ec->spare[5].zero = 0xfc108ea8
&eth1_ec->spare[5].one = 0xfc108eac
&eth1_ec->spare[6].zero = 0xfc108eb0
&eth1_ec->spare[6].one = 0xfc108eb4
&eth1_ec->spare[7].zero = 0xfc108eb8
&eth1_ec->spare[7].one = 0xfc108ebc
&eth1_ec->spare[8].zero = 0xfc108ec0
&eth1_ec->spare[8].one = 0xfc108ec4
&eth1_ec->spare[9].zero = 0xfc108ec8
&eth1_ec->spare[9].one = 0xfc108ecc
&eth1_ec->spare[10].zero = 0xfc108ed0
&eth1_ec->spare[10].one = 0xfc108ed4
&eth1_ec->spare[11].zero = 0xfc108ed8
&eth1_ec->spare[11].one = 0xfc108edc
&eth1_ec->spare[12].zero = 0xfc108ee0
&eth1_ec->spare[12].one = 0xfc108ee4
&eth1_ec->spare[13].zero = 0xfc108ee8
&eth1_ec->spare[13].one = 0xfc108eec
&eth1_ec->spare[14].zero = 0xfc108ef0
&eth1_ec->spare[14].one = 0xfc108ef4
&eth1_ec->spare[15].zero = 0xfc108ef8
&eth1_ec->spare[15].one = 0xfc108efc
&eth1_ec->sec_int_ctrl_mem[0] = 0xfc108f00
&eth1_ec->sec_int_ctrl_mem[1] = 0xfc108f04
&eth1_ec->sec_int_ctrl_mem[2] = 0xfc108f08
&eth1_ec->sec_int_ctrl_mem[3] = 0xfc108f0c
&eth1_ec->sec_int_ctrl_mem[4] = 0xfc108f10
&eth1_ec->sec_int_ctrl_mem[5] = 0xfc108f14
&eth1_ec->sec_int_ctrl_mem[6] = 0xfc108f18
&eth1_ec->sec_int_ctrl_mem[7] = 0xfc108f1c
&eth1_ec->sec_int_ctrl_mem[8] = 0xfc108f20
&eth1_ec->sec_int_ctrl_mem[9] = 0xfc108f24
&eth1_ec->sec_int_ctrl_mem[10] = 0xfc108f28
&eth1_ec->sec_int_ctrl_mem[11] = 0xfc108f2c
&eth1_ec->sec_int_ctrl_mem[12] = 0xfc108f30
&eth1_ec->sec_int_ctrl_mem[13] = 0xfc108f34
&eth1_ec->sec_int_ctrl_mem[14] = 0xfc108f38
&eth1_ec->sec_int_ctrl_mem[15] = 0xfc108f3c
&eth1_ec->sec_int_ctrl_mem[16] = 0xfc108f40
&eth1_ec->sec_int_ctrl_mem[17] = 0xfc108f44
&eth1_ec->sec_int_ctrl_mem[18] = 0xfc108f48
&eth1_ec->sec_int_ctrl_mem[19] = 0xfc108f4c
&eth1_ec->sec_int_ctrl_mem[20] = 0xfc108f50
&eth1_ec->sec_int_ctrl_mem[21] = 0xfc108f54
&eth1_ec->sec_int_ctrl_mem[22] = 0xfc108f58
&eth1_ec->sec_int_ctrl_mem[23] = 0xfc108f5c
&eth1_ec->sec_int_ctrl_mem[24] = 0xfc108f60
&eth1_ec->sec_int_ctrl_mem[25] = 0xfc108f64
&eth1_ec->sec_int_ctrl_mem[26] = 0xfc108f68
&eth1_ec->sec_int_ctrl_mem[27] = 0xfc108f6c
&eth1_ec->sec_int_ctrl_mem[28] = 0xfc108f70
&eth1_ec->sec_int_ctrl_mem[29] = 0xfc108f74
&eth1_ec->sec_int_ctrl_mem[30] = 0xfc108f78
&eth1_ec->sec_int_ctrl_mem[31] = 0xfc108f7c
&eth1_ec->sec_int_ctrl_mem[32] = 0xfc108f80
&eth1_ec->sec_int_ctrl_mem[33] = 0xfc108f84
&eth1_ec->sec_int_ctrl_mem[34] = 0xfc108f88
&eth1_ec->sec_int_ctrl_mem[35] = 0xfc108f8c
&eth1_ec->sec_int_ctrl_mem[36] = 0xfc108f90
&eth1_ec->sec_int_ctrl_mem[37] = 0xfc108f94
&eth1_ec->sec_int_ctrl_mem[38] = 0xfc108f98
&eth1_ec->sec_int_ctrl_mem[39] = 0xfc108f9c
&eth1_ec->sec_int_ctrl_mem[40] = 0xfc108fa0
&eth1_ec->sec_int_ctrl_mem[41] = 0xfc108fa4
&eth1_ec->sec_int_ctrl_mem[42] = 0xfc108fa8
&eth1_ec->sec_int_ctrl_mem[43] = 0xfc108fac
&eth1_ec->sec_int_ctrl_mem[44] = 0xfc108fb0
&eth1_ec->sec_int_ctrl_mem[45] = 0xfc108fb4
&eth1_ec->sec_int_ctrl_mem[46] = 0xfc108fb8
&eth1_ec->sec_int_ctrl_mem[47] = 0xfc108fbc
&eth1_ec->sec_int_ctrl_mem[48] = 0xfc108fc0
&eth1_ec->sec_int_ctrl_mem[49] = 0xfc108fc4
&eth1_ec->sec_int_ctrl_mem[50] = 0xfc108fc8
&eth1_ec->sec_int_ctrl_mem[51] = 0xfc108fcc
&eth1_ec->sec_int_ctrl_mem[52] = 0xfc108fd0
&eth1_ec->sec_int_ctrl_mem[53] = 0xfc108fd4
&eth1_ec->sec_int_ctrl_mem[54] = 0xfc108fd8
&eth1_ec->sec_int_ctrl_mem[55] = 0xfc108fdc
&eth1_ec->sec_int_ctrl_mem[56] = 0xfc108fe0
&eth1_ec->sec_int_ctrl_mem[57] = 0xfc108fe4
&eth1_ec->sec_int_ctrl_mem[58] = 0xfc108fe8
&eth1_ec->sec_int_ctrl_mem[59] = 0xfc108fec
&eth1_ec->sec_int_ctrl_mem[60] = 0xfc108ff0
&eth1_ec->sec_int_ctrl_mem[61] = 0xfc108ff4
&eth1_ec->sec_int_ctrl_mem[62] = 0xfc108ff8
&eth1_ec->sec_int_ctrl_mem[63] = 0xfc108ffc
&eth1_mac->mac_1g.rev = 0xfc109000
&eth1_mac->mac_1g.scratch = 0xfc109004
&eth1_mac->mac_1g.cmd_cfg = 0xfc109008
&eth1_mac->mac_1g.mac_0 = 0xfc10900c
&eth1_mac->mac_1g.mac_1 = 0xfc109010
&eth1_mac->mac_1g.frm_len = 0xfc109014
&eth1_mac->mac_1g.pause_quant = 0xfc109018
&eth1_mac->mac_1g.rx_section_empty = 0xfc10901c
&eth1_mac->mac_1g.rx_section_full = 0xfc109020
&eth1_mac->mac_1g.tx_section_empty = 0xfc109024
&eth1_mac->mac_1g.tx_section_full = 0xfc109028
&eth1_mac->mac_1g.rx_almost_empty = 0xfc10902c
&eth1_mac->mac_1g.rx_almost_full = 0xfc109030
&eth1_mac->mac_1g.tx_almost_empty = 0xfc109034
&eth1_mac->mac_1g.tx_almost_full = 0xfc109038
&eth1_mac->mac_1g.mdio_addr0 = 0xfc10903c
&eth1_mac->mac_1g.mdio_addr1 = 0xfc109040
&eth1_mac->mac_1g.reg_stat = 0xfc109058
&eth1_mac->mac_1g.tx_ipg_len = 0xfc10905c
&eth1_mac->mac_1g.stats.frames_txed_ok = 0xfc109068
&eth1_mac->mac_1g.stats.frames_rxed_ok = 0xfc10906c
&eth1_mac->mac_1g.stats.fcs_errors = 0xfc109070
&eth1_mac->mac_1g.stats.alignment_errors = 0xfc109074
&eth1_mac->mac_1g.stats.octets_txed_ok = 0xfc109078
&eth1_mac->mac_1g.stats.octets_rxed_ok = 0xfc10907c
&eth1_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc109080
&eth1_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc109084
&eth1_mac->mac_1g.stats.if_in_errors = 0xfc109088
&eth1_mac->mac_1g.stats.if_out_errors = 0xfc10908c
&eth1_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc109090
&eth1_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc109094
&eth1_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc109098
&eth1_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc1090a0
&eth1_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc1090a4
&eth1_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc1090a8
&eth1_mac->mac_1g.stats.drop_events = 0xfc1090ac
&eth1_mac->mac_1g.stats.octets = 0xfc1090b0
&eth1_mac->mac_1g.stats.pkts = 0xfc1090b4
&eth1_mac->mac_1g.stats.undersize_pkts = 0xfc1090b8
&eth1_mac->mac_1g.stats.oversize_pkts = 0xfc1090bc
&eth1_mac->mac_1g.stats.pkts_64_octets = 0xfc1090c0
&eth1_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc1090c4
&eth1_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc1090c8
&eth1_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc1090cc
&eth1_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc1090d0
&eth1_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc1090d4
&eth1_mac->mac_1g.stats.pkts_1519_to_x = 0xfc1090d8
&eth1_mac->mac_1g.stats.jabbers = 0xfc1090dc
&eth1_mac->mac_1g.stats.fragments = 0xfc1090e0
&eth1_mac->mac_1g.phy_regs_base = 0xfc109200
&eth1_mac->mac_10g.rev = 0xfc109400
&eth1_mac->mac_10g.scratch = 0xfc109404
&eth1_mac->mac_10g.cmd_cfg = 0xfc109408
&eth1_mac->mac_10g.mac_0 = 0xfc10940c
&eth1_mac->mac_10g.mac_1 = 0xfc109410
&eth1_mac->mac_10g.frm_len = 0xfc109414
&eth1_mac->mac_10g.rx_fifo_sections = 0xfc10941c
&eth1_mac->mac_10g.tx_fifo_sections = 0xfc109420
&eth1_mac->mac_10g.rx_fifo_almost_f_e = 0xfc109424
&eth1_mac->mac_10g.tx_fifo_almost_f_e = 0xfc109428
&eth1_mac->mac_10g.hashtable_load = 0xfc10942c
&eth1_mac->mac_10g.mdio_cfg_status = 0xfc109430
&eth1_mac->mac_10g.mdio_cmd = 0xfc109434
&eth1_mac->mac_10g.mdio_data = 0xfc109438
&eth1_mac->mac_10g.mdio_regaddr = 0xfc10943c
&eth1_mac->mac_10g.status = 0xfc109440
&eth1_mac->mac_10g.tx_ipg_len = 0xfc109444
&eth1_mac->mac_10g.cl01_pause_quanta = 0xfc109454
&eth1_mac->mac_10g.cl23_pause_quanta = 0xfc109458
&eth1_mac->mac_10g.cl45_pause_quanta = 0xfc10945c
&eth1_mac->mac_10g.cl67_pause_quanta = 0xfc109460
&eth1_mac->mac_10g.cl01_quanta_thresh = 0xfc109464
&eth1_mac->mac_10g.cl23_quanta_thresh = 0xfc109468
&eth1_mac->mac_10g.cl45_quanta_thresh = 0xfc10946c
&eth1_mac->mac_10g.cl67_quanta_thresh = 0xfc109470
&eth1_mac->mac_10g.rx_pause_status = 0xfc109474
&eth1_mac->mac_10g.ts_timestamp = 0xfc10947c
&eth1_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc109480
&eth1_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc109488
&eth1_mac->mac_10g.stats.v2.fcs_errors = 0xfc109490
&eth1_mac->mac_10g.stats.v2.alignment_errors = 0xfc109498
&eth1_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc1094a0
&eth1_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc1094a8
&eth1_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc1094b0
&eth1_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc1094b8
&eth1_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc1094c0
&eth1_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc1094c8
&eth1_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc1094d0
&eth1_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc1094d4
&eth1_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc1094d8
&eth1_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc1094dc
&eth1_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc1094e0
&eth1_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc1094e8
&eth1_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc1094f0
&eth1_mac->mac_10g.stats.v2.if_out_errors = 0xfc1094f8
&eth1_mac->mac_10g.stats.v3.rx.octets = 0xfc109500
&eth1_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc109508
&eth1_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc109508
&eth1_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc10950c
&eth1_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc109510
&eth1_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc109510
&eth1_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc109518
&eth1_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc109518
&eth1_mac->mac_10g.stats.v2.drop_events = 0xfc109520
&eth1_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc109520
&eth1_mac->mac_10g.stats.v2.octets = 0xfc109528
&eth1_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc109528
&eth1_mac->mac_10g.stats.v2.pkts = 0xfc109530
&eth1_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc109530
&eth1_mac->mac_10g.stats.v2.undersize_pkts = 0xfc109538
&eth1_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc109538
&eth1_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc109540
&eth1_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc109540
&eth1_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc109548
&eth1_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc109548
&eth1_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc109550
&eth1_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc109550
&eth1_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc109558
&eth1_mac->mac_10g.stats.v3.rx.drop_events = 0xfc109558
&eth1_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc109560
&eth1_mac->mac_10g.stats.v3.rx.pkts = 0xfc109560
&eth1_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc109568
&eth1_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc109568
&eth1_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc109570
&eth1_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc109570
&eth1_mac->mac_10g.stats.v2.oversize_pkts = 0xfc109578
&eth1_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc109578
&eth1_mac->mac_10g.stats.v2.jabbers = 0xfc109580
&eth1_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc109580
&eth1_mac->mac_10g.stats.v2.fragments = 0xfc109588
&eth1_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc109588
&eth1_mac->mac_10g.stats.v2.if_in_errors = 0xfc109590
&eth1_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc109590
&eth1_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc109598
&eth1_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc1095a0
&eth1_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc1095a8
&eth1_mac->mac_10g.stats.v3.rx.jabbers = 0xfc1095b0
&eth1_mac->mac_10g.stats.v3.rx.fragments = 0xfc1095b8
&eth1_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc1095c0
&eth1_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc1095c8
&eth1_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc1095d0
&eth1_mac->mac_10g.stats.v3.tx.octets = 0xfc109600
&eth1_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc109608
&eth1_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc10960c
&eth1_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc109610
&eth1_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc109618
&eth1_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc109620
&eth1_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc109628
&eth1_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc109630
&eth1_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc109638
&eth1_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc109640
&eth1_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc109648
&eth1_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc109650
&eth1_mac->mac_10g.stats.v3.tx.drop_events = 0xfc109658
&eth1_mac->mac_10g.stats.v3.tx.pkts = 0xfc109660
&eth1_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc109668
&eth1_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc109670
&eth1_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc109678
&eth1_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc109680
&eth1_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc109688
&eth1_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc109690
&eth1_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc109698
&eth1_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc1096a0
&eth1_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc1096b8
&eth1_mac->mac_10g.control = 0xfc109700
&eth1_mac->mac_10g.status_reg = 0xfc109704
&eth1_mac->mac_10g.phy_id[0] = 0xfc109708
&eth1_mac->mac_10g.phy_id[1] = 0xfc10970c
&eth1_mac->mac_10g.dev_ability = 0xfc109710
&eth1_mac->mac_10g.partner_ability = 0xfc109714
&eth1_mac->mac_10g.an_expansion = 0xfc109718
&eth1_mac->mac_10g.device_np = 0xfc10971c
&eth1_mac->mac_10g.partner_np = 0xfc109720
&eth1_mac->mac_10g.link_timer_lo = 0xfc109748
&eth1_mac->mac_10g.link_timer_hi = 0xfc10974c
&eth1_mac->mac_10g.if_mode = 0xfc109750
&eth1_mac->gen.version = 0xfc109900
&eth1_mac->gen.cfg = 0xfc10990c
&eth1_mac->gen.mac_1g_cfg = 0xfc109910
&eth1_mac->gen.mac_1g_stat = 0xfc109914
&eth1_mac->gen.rgmii_cfg = 0xfc109918
&eth1_mac->gen.rgmii_stat = 0xfc10991c
&eth1_mac->gen.mac_10g_cfg = 0xfc109920
&eth1_mac->gen.mac_10g_stat = 0xfc109924
&eth1_mac->gen.xaui_cfg = 0xfc109928
&eth1_mac->gen.xaui_stat = 0xfc10992c
&eth1_mac->gen.rxaui_cfg = 0xfc109930
&eth1_mac->gen.rxaui_stat = 0xfc109934
&eth1_mac->gen.sd_cfg = 0xfc109938
&eth1_mac->gen.mdio_ctrl_1 = 0xfc10993c
&eth1_mac->gen.mdio_1 = 0xfc109940
&eth1_mac->gen.mdio_ctrl_2 = 0xfc109944
&eth1_mac->gen.mdio_2 = 0xfc109948
&eth1_mac->gen.xgmii_dfifo_32_64 = 0xfc10994c
&eth1_mac->gen.mac_res_1_out = 0xfc109950
&eth1_mac->gen.xgmii_dfifo_64_32 = 0xfc109954
&eth1_mac->gen.mac_res_1_in = 0xfc109958
&eth1_mac->gen.sd_fifo_ctrl = 0xfc10995c
&eth1_mac->gen.sd_fifo_stat = 0xfc109960
&eth1_mac->gen.mux_sel = 0xfc109964
&eth1_mac->gen.clk_cfg = 0xfc109968
&eth1_mac->gen.los_sel = 0xfc109970
&eth1_mac->gen.rgmii_sel = 0xfc109974
&eth1_mac->gen.led_cfg = 0xfc109978
&eth1_mac->kr.pcs_addr = 0xfc109a00
&eth1_mac->kr.pcs_data = 0xfc109a04
&eth1_mac->kr.an_addr = 0xfc109a08
&eth1_mac->kr.an_data = 0xfc109a0c
&eth1_mac->kr.pma_addr = 0xfc109a10
&eth1_mac->kr.pma_data = 0xfc109a14
&eth1_mac->kr.mtip_addr = 0xfc109a18
&eth1_mac->kr.mtip_data = 0xfc109a1c
&eth1_mac->kr.pcs_cfg = 0xfc109a20
&eth1_mac->kr.pcs_stat = 0xfc109a24
&eth1_mac->sgmii.reg_addr = 0xfc109b00
&eth1_mac->sgmii.reg_data = 0xfc109b04
&eth1_mac->sgmii.clk_div = 0xfc109b08
&eth1_mac->sgmii.link_stat = 0xfc109b0c
&eth1_mac->stat.match_fault = 0xfc109c00
&eth1_mac->stat.eee_in = 0xfc109c04
&eth1_mac->stat.eee_out = 0xfc109c08
&eth1_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc109c0c
&eth1_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc109c10
&eth1_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc109c14
&eth1_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc109c18
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc109c1c
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc109c20
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc109c24
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc109c28
&eth1_mac->stat.v3_pcs_10g_ll_cerr = 0xfc109c2c
&eth1_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc109c30
&eth1_mac->stat_lane[0].char_err = 0xfc109d00
&eth1_mac->stat_lane[0].disp_err = 0xfc109d04
&eth1_mac->stat_lane[0].pat = 0xfc109d08
&eth1_mac->stat_lane[1].char_err = 0xfc109d40
&eth1_mac->stat_lane[1].disp_err = 0xfc109d44
&eth1_mac->stat_lane[1].pat = 0xfc109d48
&eth1_mac->stat_lane[2].char_err = 0xfc109d80
&eth1_mac->stat_lane[2].disp_err = 0xfc109d84
&eth1_mac->stat_lane[2].pat = 0xfc109d88
&eth1_mac->stat_lane[3].char_err = 0xfc109dc0
&eth1_mac->stat_lane[3].disp_err = 0xfc109dc4
&eth1_mac->stat_lane[3].pat = 0xfc109dc8
&eth1_mac->gen_v3.afifo_ctrl = 0xfc109e00
&eth1_mac->gen_v3.tx_afifo_cfg_1 = 0xfc109e04
&eth1_mac->gen_v3.tx_afifo_cfg_2 = 0xfc109e08
&eth1_mac->gen_v3.tx_afifo_cfg_3 = 0xfc109e0c
&eth1_mac->gen_v3.tx_afifo_cfg_4 = 0xfc109e10
&eth1_mac->gen_v3.tx_afifo_cfg_5 = 0xfc109e14
&eth1_mac->gen_v3.rx_afifo_cfg_1 = 0xfc109e18
&eth1_mac->gen_v3.rx_afifo_cfg_2 = 0xfc109e1c
&eth1_mac->gen_v3.rx_afifo_cfg_3 = 0xfc109e20
&eth1_mac->gen_v3.rx_afifo_cfg_4 = 0xfc109e24
&eth1_mac->gen_v3.rx_afifo_cfg_5 = 0xfc109e28
&eth1_mac->gen_v3.mac_sel = 0xfc109e2c
&eth1_mac->gen_v3.mac_10g_ll_cfg = 0xfc109e30
&eth1_mac->gen_v3.mac_10g_ll_ctrl = 0xfc109e34
&eth1_mac->gen_v3.pcs_10g_ll_cfg = 0xfc109e38
&eth1_mac->gen_v3.pcs_10g_ll_status = 0xfc109e3c
&eth1_mac->gen_v3.pcs_40g_ll_cfg = 0xfc109e40
&eth1_mac->gen_v3.pcs_40g_ll_status = 0xfc109e44
&eth1_mac->gen_v3.pcs_40g_ll_addr = 0xfc109e48
&eth1_mac->gen_v3.pcs_40g_ll_data = 0xfc109e4c
&eth1_mac->gen_v3.mac_40g_ll_cfg = 0xfc109e50
&eth1_mac->gen_v3.mac_40g_ll_status = 0xfc109e54
&eth1_mac->gen_v3.preamble_cfg_high = 0xfc109e58
&eth1_mac->gen_v3.preamble_cfg_low = 0xfc109e5c
&eth1_mac->gen_v3.mac_40g_ll_addr = 0xfc109e60
&eth1_mac->gen_v3.mac_40g_ll_data = 0xfc109e64
&eth1_mac->gen_v3.mac_40g_ll_ctrl = 0xfc109e68
&eth1_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc109e6c
&eth1_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc109e70
&eth1_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc109e74
&eth1_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc109e78
&eth1_mac->gen_v3.serdes_32_tx_shift = 0xfc109e7c
&eth1_mac->gen_v3.serdes_32_rx_shift = 0xfc109e80
&eth1_mac->gen_v3.serdes_32_tx_sel = 0xfc109e84
&eth1_mac->gen_v3.serdes_32_rx_sel = 0xfc109e88
&eth1_mac->gen_v3.an_lt_ctrl = 0xfc109e8c
&eth1_mac->gen_v3.an_lt_0_addr = 0xfc109e90
&eth1_mac->gen_v3.an_lt_0_data = 0xfc109e94
&eth1_mac->gen_v3.an_lt_1_addr = 0xfc109e98
&eth1_mac->gen_v3.an_lt_1_data = 0xfc109e9c
&eth1_mac->gen_v3.an_lt_2_addr = 0xfc109ea0
&eth1_mac->gen_v3.an_lt_2_data = 0xfc109ea4
&eth1_mac->gen_v3.an_lt_3_addr = 0xfc109ea8
&eth1_mac->gen_v3.an_lt_3_data = 0xfc109eac
&eth1_mac->gen_v3.ext_serdes_ctrl = 0xfc109eb0
&eth1_mac->gen_v3.spare = 0xfc109eb4
&eth1_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc120100
&eth1_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc120104
&eth1_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc120108
&eth1_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc12010c
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc120110
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc120114
&eth1_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc120118
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc12011c
&eth1_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc120120
&eth1_udma0->m2s.axi_m2s.ostand_cfg = 0xfc120124
&eth1_udma0->m2s.m2s.state = 0xfc120200
&eth1_udma0->m2s.m2s.change_state = 0xfc120204
&eth1_udma0->m2s.m2s.err_log_mask = 0xfc12020c
&eth1_udma0->m2s.m2s.log_0 = 0xfc120214
&eth1_udma0->m2s.m2s.log_1 = 0xfc120218
&eth1_udma0->m2s.m2s.log_2 = 0xfc12021c
&eth1_udma0->m2s.m2s.log_3 = 0xfc120220
&eth1_udma0->m2s.m2s.clear_err_log = 0xfc120224
&eth1_udma0->m2s.m2s.data_fifo_status = 0xfc120228
&eth1_udma0->m2s.m2s.header_fifo_status = 0xfc12022c
&eth1_udma0->m2s.m2s.unack_fifo_status = 0xfc120230
&eth1_udma0->m2s.m2s.indirect_ctrl = 0xfc120234
&eth1_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc120238
&eth1_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc12023c
&eth1_udma0->m2s.m2s.sel_rate_limit_status = 0xfc120240
&eth1_udma0->m2s.m2s.sel_dwrr_status = 0xfc120244
&eth1_udma0->m2s.m2s.clear_ctrl = 0xfc120248
&eth1_udma0->m2s.m2s.check_en = 0xfc12024c
&eth1_udma0->m2s.m2s.fifo_en = 0xfc120250
&eth1_udma0->m2s.m2s.cfg_len = 0xfc120254
&eth1_udma0->m2s.m2s.stream_cfg = 0xfc120258
&eth1_udma0->m2s.m2s.pref_queue_en = 0xfc12025c
&eth1_udma0->m2s.m2s.stream_cfg2 = 0xfc120260
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc120300
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc120304
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc120308
&eth1_udma0->m2s.m2s_rd.data_cfg = 0xfc120310
&eth1_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc120340
&eth1_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc120344
&eth1_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc120380
&eth1_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc120384
&eth1_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc120388
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc1203c0
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc1203c4
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc1203c8
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc1203cc
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc1203d0
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc1203d4
&eth1_udma0->m2s.m2s_comp.cfg_1c = 0xfc120400
&eth1_udma0->m2s.m2s_comp.cfg_coal = 0xfc120404
&eth1_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc120408
&eth1_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc12040c
&eth1_udma0->m2s.m2s_stat.cfg_st = 0xfc120500
&eth1_udma0->m2s.m2s_stat.tx_pkt = 0xfc120504
&eth1_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc120508
&eth1_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc12050c
&eth1_udma0->m2s.m2s_stat.prefed_desc = 0xfc120510
&eth1_udma0->m2s.m2s_stat.comp_pkt = 0xfc120514
&eth1_udma0->m2s.m2s_stat.comp_desc = 0xfc120518
&eth1_udma0->m2s.m2s_stat.ack_pkts = 0xfc12051c
&eth1_udma0->m2s.m2s_feature.reg_1 = 0xfc120600
&eth1_udma0->m2s.m2s_feature.dma_version = 0xfc120604
&eth1_udma0->m2s.m2s_feature.reg_3 = 0xfc120608
&eth1_udma0->m2s.m2s_feature.reg_4 = 0xfc12060c
&eth1_udma0->m2s.m2s_feature.reg_5 = 0xfc120610
&eth1_udma0->m2s.m2s_feature.reg_6 = 0xfc120614
&eth1_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc121000
&eth1_udma0->m2s.m2s_q[0].cfg = 0xfc121020
&eth1_udma0->m2s.m2s_q[0].status = 0xfc121024
&eth1_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc121028
&eth1_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc12102c
&eth1_udma0->m2s.m2s_q[0].tdrl = 0xfc121030
&eth1_udma0->m2s.m2s_q[0].tdrhp = 0xfc121034
&eth1_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc121038
&eth1_udma0->m2s.m2s_q[0].tdrtp = 0xfc12103c
&eth1_udma0->m2s.m2s_q[0].tdcp = 0xfc121040
&eth1_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc121044
&eth1_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc121048
&eth1_udma0->m2s.m2s_q[0].tcrhp = 0xfc12104c
&eth1_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc121050
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc121060
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc121064
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc121068
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc12106c
&eth1_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc121070
&eth1_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc121074
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc121080
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc121084
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc121088
&eth1_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc12108c
&eth1_udma0->m2s.m2s_q[0].comp_cfg = 0xfc1210a0
&eth1_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc1210b0
&eth1_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc1210c0
&eth1_udma0->m2s.m2s_q[0].read_data_snp = 0xfc1210d0
&eth1_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc122000
&eth1_udma0->m2s.m2s_q[1].cfg = 0xfc122020
&eth1_udma0->m2s.m2s_q[1].status = 0xfc122024
&eth1_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc122028
&eth1_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc12202c
&eth1_udma0->m2s.m2s_q[1].tdrl = 0xfc122030
&eth1_udma0->m2s.m2s_q[1].tdrhp = 0xfc122034
&eth1_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc122038
&eth1_udma0->m2s.m2s_q[1].tdrtp = 0xfc12203c
&eth1_udma0->m2s.m2s_q[1].tdcp = 0xfc122040
&eth1_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc122044
&eth1_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc122048
&eth1_udma0->m2s.m2s_q[1].tcrhp = 0xfc12204c
&eth1_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc122050
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc122060
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc122064
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc122068
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc12206c
&eth1_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc122070
&eth1_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc122074
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc122080
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc122084
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc122088
&eth1_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc12208c
&eth1_udma0->m2s.m2s_q[1].comp_cfg = 0xfc1220a0
&eth1_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc1220b0
&eth1_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc1220c0
&eth1_udma0->m2s.m2s_q[1].read_data_snp = 0xfc1220d0
&eth1_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc123000
&eth1_udma0->m2s.m2s_q[2].cfg = 0xfc123020
&eth1_udma0->m2s.m2s_q[2].status = 0xfc123024
&eth1_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc123028
&eth1_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc12302c
&eth1_udma0->m2s.m2s_q[2].tdrl = 0xfc123030
&eth1_udma0->m2s.m2s_q[2].tdrhp = 0xfc123034
&eth1_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc123038
&eth1_udma0->m2s.m2s_q[2].tdrtp = 0xfc12303c
&eth1_udma0->m2s.m2s_q[2].tdcp = 0xfc123040
&eth1_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc123044
&eth1_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc123048
&eth1_udma0->m2s.m2s_q[2].tcrhp = 0xfc12304c
&eth1_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc123050
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc123060
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc123064
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc123068
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc12306c
&eth1_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc123070
&eth1_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc123074
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc123080
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc123084
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc123088
&eth1_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc12308c
&eth1_udma0->m2s.m2s_q[2].comp_cfg = 0xfc1230a0
&eth1_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc1230b0
&eth1_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc1230c0
&eth1_udma0->m2s.m2s_q[2].read_data_snp = 0xfc1230d0
&eth1_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc124000
&eth1_udma0->m2s.m2s_q[3].cfg = 0xfc124020
&eth1_udma0->m2s.m2s_q[3].status = 0xfc124024
&eth1_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc124028
&eth1_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc12402c
&eth1_udma0->m2s.m2s_q[3].tdrl = 0xfc124030
&eth1_udma0->m2s.m2s_q[3].tdrhp = 0xfc124034
&eth1_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc124038
&eth1_udma0->m2s.m2s_q[3].tdrtp = 0xfc12403c
&eth1_udma0->m2s.m2s_q[3].tdcp = 0xfc124040
&eth1_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc124044
&eth1_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc124048
&eth1_udma0->m2s.m2s_q[3].tcrhp = 0xfc12404c
&eth1_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc124050
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc124060
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc124064
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc124068
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc12406c
&eth1_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc124070
&eth1_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc124074
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc124080
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc124084
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc124088
&eth1_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc12408c
&eth1_udma0->m2s.m2s_q[3].comp_cfg = 0xfc1240a0
&eth1_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc1240b0
&eth1_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc1240c0
&eth1_udma0->m2s.m2s_q[3].read_data_snp = 0xfc1240d0
&eth1_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc130100
&eth1_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc130104
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc130108
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc13010c
&eth1_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc130110
&eth1_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc130114
&eth1_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc130118
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc13011c
&eth1_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc130120
&eth1_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc130124
&eth1_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc130128
&eth1_udma0->s2m.s2m.state = 0xfc130200
&eth1_udma0->s2m.s2m.change_state = 0xfc130204
&eth1_udma0->s2m.s2m.err_log_mask = 0xfc13020c
&eth1_udma0->s2m.s2m.log_0 = 0xfc130214
&eth1_udma0->s2m.s2m.log_1 = 0xfc130218
&eth1_udma0->s2m.s2m.log_2 = 0xfc13021c
&eth1_udma0->s2m.s2m.log_3 = 0xfc130220
&eth1_udma0->s2m.s2m.clear_err_log = 0xfc130224
&eth1_udma0->s2m.s2m.s_data_fifo_status = 0xfc130228
&eth1_udma0->s2m.s2m.s_header_fifo_status = 0xfc13022c
&eth1_udma0->s2m.s2m.axi_data_fifo_status = 0xfc130230
&eth1_udma0->s2m.s2m.unack_fifo_status = 0xfc130234
&eth1_udma0->s2m.s2m.indirect_ctrl = 0xfc130238
&eth1_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc13023c
&eth1_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc130240
&eth1_udma0->s2m.s2m.clear_ctrl = 0xfc130244
&eth1_udma0->s2m.s2m.check_en = 0xfc130248
&eth1_udma0->s2m.s2m.fifo_en = 0xfc13024c
&eth1_udma0->s2m.s2m.stream_cfg = 0xfc130250
&eth1_udma0->s2m.s2m.pref_queue_en = 0xfc130254
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc130300
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc130304
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc130308
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc13030c
&eth1_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc130340
&eth1_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc130344
&eth1_udma0->s2m.s2m_comp.cfg_1c = 0xfc130380
&eth1_udma0->s2m.s2m_comp.cfg_2c = 0xfc130384
&eth1_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc13038c
&eth1_udma0->s2m.s2m_stat.drop_pkt = 0xfc130504
&eth1_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc130508
&eth1_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc13050c
&eth1_udma0->s2m.s2m_stat.prefed_desc = 0xfc130510
&eth1_udma0->s2m.s2m_stat.comp_pkt = 0xfc130514
&eth1_udma0->s2m.s2m_stat.comp_desc = 0xfc130518
&eth1_udma0->s2m.s2m_stat.ack_pkts = 0xfc13051c
&eth1_udma0->s2m.s2m_feature.reg_1 = 0xfc130600
&eth1_udma0->s2m.s2m_feature.reg_2 = 0xfc130604
&eth1_udma0->s2m.s2m_feature.reg_3 = 0xfc130608
&eth1_udma0->s2m.s2m_feature.reg_4 = 0xfc13060c
&eth1_udma0->s2m.s2m_feature.reg_5 = 0xfc130610
&eth1_udma0->s2m.s2m_feature.reg_6 = 0xfc130614
&eth1_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc131000
&eth1_udma0->s2m.s2m_q[0].cfg = 0xfc131020
&eth1_udma0->s2m.s2m_q[0].status = 0xfc131024
&eth1_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc131028
&eth1_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc13102c
&eth1_udma0->s2m.s2m_q[0].rdrl = 0xfc131030
&eth1_udma0->s2m.s2m_q[0].rdrhp = 0xfc131034
&eth1_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc131038
&eth1_udma0->s2m.s2m_q[0].rdrtp = 0xfc13103c
&eth1_udma0->s2m.s2m_q[0].rdcp = 0xfc131040
&eth1_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc131044
&eth1_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc131048
&eth1_udma0->s2m.s2m_q[0].rcrhp = 0xfc13104c
&eth1_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc131050
&eth1_udma0->s2m.s2m_q[0].comp_cfg = 0xfc131054
&eth1_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc131058
&eth1_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc13105c
&eth1_udma0->s2m.s2m_q[0].qos_cfg = 0xfc131060
&eth1_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc131064
&eth1_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc131068
&eth1_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc132000
&eth1_udma0->s2m.s2m_q[1].cfg = 0xfc132020
&eth1_udma0->s2m.s2m_q[1].status = 0xfc132024
&eth1_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc132028
&eth1_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc13202c
&eth1_udma0->s2m.s2m_q[1].rdrl = 0xfc132030
&eth1_udma0->s2m.s2m_q[1].rdrhp = 0xfc132034
&eth1_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc132038
&eth1_udma0->s2m.s2m_q[1].rdrtp = 0xfc13203c
&eth1_udma0->s2m.s2m_q[1].rdcp = 0xfc132040
&eth1_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc132044
&eth1_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc132048
&eth1_udma0->s2m.s2m_q[1].rcrhp = 0xfc13204c
&eth1_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc132050
&eth1_udma0->s2m.s2m_q[1].comp_cfg = 0xfc132054
&eth1_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc132058
&eth1_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc13205c
&eth1_udma0->s2m.s2m_q[1].qos_cfg = 0xfc132060
&eth1_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc132064
&eth1_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc132068
&eth1_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc133000
&eth1_udma0->s2m.s2m_q[2].cfg = 0xfc133020
&eth1_udma0->s2m.s2m_q[2].status = 0xfc133024
&eth1_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc133028
&eth1_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc13302c
&eth1_udma0->s2m.s2m_q[2].rdrl = 0xfc133030
&eth1_udma0->s2m.s2m_q[2].rdrhp = 0xfc133034
&eth1_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc133038
&eth1_udma0->s2m.s2m_q[2].rdrtp = 0xfc13303c
&eth1_udma0->s2m.s2m_q[2].rdcp = 0xfc133040
&eth1_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc133044
&eth1_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc133048
&eth1_udma0->s2m.s2m_q[2].rcrhp = 0xfc13304c
&eth1_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc133050
&eth1_udma0->s2m.s2m_q[2].comp_cfg = 0xfc133054
&eth1_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc133058
&eth1_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc13305c
&eth1_udma0->s2m.s2m_q[2].qos_cfg = 0xfc133060
&eth1_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc133064
&eth1_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc133068
&eth1_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc134000
&eth1_udma0->s2m.s2m_q[3].cfg = 0xfc134020
&eth1_udma0->s2m.s2m_q[3].status = 0xfc134024
&eth1_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc134028
&eth1_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc13402c
&eth1_udma0->s2m.s2m_q[3].rdrl = 0xfc134030
&eth1_udma0->s2m.s2m_q[3].rdrhp = 0xfc134034
&eth1_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc134038
&eth1_udma0->s2m.s2m_q[3].rdrtp = 0xfc13403c
&eth1_udma0->s2m.s2m_q[3].rdcp = 0xfc134040
&eth1_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc134044
&eth1_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc134048
&eth1_udma0->s2m.s2m_q[3].rcrhp = 0xfc13404c
&eth1_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc134050
&eth1_udma0->s2m.s2m_q[3].comp_cfg = 0xfc134054
&eth1_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc134058
&eth1_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc13405c
&eth1_udma0->s2m.s2m_q[3].qos_cfg = 0xfc134060
&eth1_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc134064
&eth1_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc134068
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc13e000
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc13e008
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc13e010
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc13e018
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc13e020
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc13e028
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc13e030
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc13e038
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc13e040
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc13e048
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc13e050
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc13e058
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc13e060
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc13e068
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc13e070
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc13e078
&eth1_udma0->gen.dma_misc.int_cfg = 0xfc13e080
&eth1_udma0->gen.dma_misc.revision = 0xfc13e084
&eth1_udma0->gen.dma_misc.general_cfg_1 = 0xfc13e088
&eth1_udma0->gen.dma_misc.general_cfg_2 = 0xfc13e08c
&eth1_udma0->gen.dma_misc.general_cfg_3 = 0xfc13e090
&eth1_udma0->gen.dma_misc.general_cfg_4 = 0xfc13e094
&eth1_udma0->gen.dma_misc.general_cfg_5 = 0xfc13e098
&eth1_udma0->gen.dma_misc.abort_ctl = 0xfc13e09c
&eth1_udma0->gen.dma_misc.bw_bug_fixes = 0xfc13e0a0
&eth1_udma0->gen.mailbox[0].interrupt = 0xfc13e180
&eth1_udma0->gen.mailbox[0].msg_out = 0xfc13e184
&eth1_udma0->gen.mailbox[0].msg_in = 0xfc13e188
&eth1_udma0->gen.mailbox[1].interrupt = 0xfc13e1c0
&eth1_udma0->gen.mailbox[1].msg_out = 0xfc13e1c4
&eth1_udma0->gen.mailbox[1].msg_in = 0xfc13e1c8
&eth1_udma0->gen.mailbox[2].interrupt = 0xfc13e200
&eth1_udma0->gen.mailbox[2].msg_out = 0xfc13e204
&eth1_udma0->gen.mailbox[2].msg_in = 0xfc13e208
&eth1_udma0->gen.mailbox[3].interrupt = 0xfc13e240
&eth1_udma0->gen.mailbox[3].msg_out = 0xfc13e244
&eth1_udma0->gen.mailbox[3].msg_in = 0xfc13e248
&eth1_udma0->gen.axi.cfg_1 = 0xfc13e280
&eth1_udma0->gen.axi.cfg_2 = 0xfc13e284
&eth1_udma0->gen.axi.endian_cfg = 0xfc13e288
&eth1_udma0->gen.sram_ctrl[0].timing = 0xfc13e380
&eth1_udma0->gen.sram_ctrl[1].timing = 0xfc13e384
&eth1_udma0->gen.sram_ctrl[2].timing = 0xfc13e388
&eth1_udma0->gen.sram_ctrl[3].timing = 0xfc13e38c
&eth1_udma0->gen.sram_ctrl[4].timing = 0xfc13e390
&eth1_udma0->gen.sram_ctrl[5].timing = 0xfc13e394
&eth1_udma0->gen.sram_ctrl[6].timing = 0xfc13e398
&eth1_udma0->gen.sram_ctrl[7].timing = 0xfc13e39c
&eth1_udma0->gen.sram_ctrl[8].timing = 0xfc13e3a0
&eth1_udma0->gen.sram_ctrl[9].timing = 0xfc13e3a4
&eth1_udma0->gen.sram_ctrl[10].timing = 0xfc13e3a8
&eth1_udma0->gen.sram_ctrl[11].timing = 0xfc13e3ac
&eth1_udma0->gen.sram_ctrl[12].timing = 0xfc13e3b0
&eth1_udma0->gen.sram_ctrl[13].timing = 0xfc13e3b4
&eth1_udma0->gen.sram_ctrl[14].timing = 0xfc13e3b8
&eth1_udma0->gen.sram_ctrl[15].timing = 0xfc13e3bc
&eth1_udma0->gen.sram_ctrl[16].timing = 0xfc13e3c0
&eth1_udma0->gen.sram_ctrl[17].timing = 0xfc13e3c4
&eth1_udma0->gen.sram_ctrl[18].timing = 0xfc13e3c8
&eth1_udma0->gen.sram_ctrl[19].timing = 0xfc13e3cc
&eth1_udma0->gen.sram_ctrl[20].timing = 0xfc13e3d0
&eth1_udma0->gen.sram_ctrl[21].timing = 0xfc13e3d4
&eth1_udma0->gen.sram_ctrl[22].timing = 0xfc13e3d8
&eth1_udma0->gen.sram_ctrl[23].timing = 0xfc13e3dc
&eth1_udma0->gen.sram_ctrl[24].timing = 0xfc13e3e0
&eth1_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc13e3ec
&eth1_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc13e3f0
&eth1_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc13e3f4
&eth1_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc13e3f8
&eth1_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc13e3fc
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc13e400
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc13e404
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc13e408
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc13e40c
&eth1_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc13ec00
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc13ec04
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc13ec08
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc13ec0c
&eth1_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc13ec40
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc13ec44
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc13ec48
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc13ec4c
&eth1_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc13ec80
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc13ec84
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc13ec88
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc13ec8c
&eth1_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc13ecc0
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc13ecc4
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc13ecc8
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc13eccc
&eth1_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc13ed00
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc13ed04
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc13ed08
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc13ed0c
&eth1_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc13ed40
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc13ed44
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc13ed48
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc13ed4c
&eth1_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc13ed80
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc13ed84
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc13ed88
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc13ed8c
&eth1_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc13edc0
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc13edc4
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc13edc8
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc13edcc
&eth1_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc13ee00
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc13ee04
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc13ee08
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc13ee0c
&eth1_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc13ee40
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc13ee44
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc13ee48
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc13ee4c
&eth1_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc13ee80
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc13ee84
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc13ee88
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc13ee8c
&eth1_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc13eec0
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc13eec4
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc13eec8
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc13eecc
&eth1_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc13ef00
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc13ef04
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc13ef08
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc13ef0c
&eth1_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc13ef40
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc13ef44
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc13ef48
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc13ef4c
&eth1_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc13ef80
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc13ef84
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc13ef88
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc13ef8c
&eth1_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc13efc0
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc13efc4
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc13efc8
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc13efcc
&eth2_adapter->pci_e_gen.device_id_vendor_id = 0xfc200000
&eth2_adapter->pci_e_gen.pci_command_and_status = 0xfc200004
&eth2_adapter->pci_e_gen.revision_and_class = 0xfc200008
&eth2_adapter->pci_e_gen.pci_register_c = 0xfc20000c
&eth2_adapter->pci_e_gen.pf_bar_0 = 0xfc200010
&eth2_adapter->pci_e_gen.pf_bar_0_high = 0xfc200014
&eth2_adapter->pci_e_gen.pf_bar_2 = 0xfc200018
&eth2_adapter->pci_e_gen.pf_bar_2_high = 0xfc20001c
&eth2_adapter->pci_e_gen.pf_bar_4 = 0xfc200020
&eth2_adapter->pci_e_gen.pf_bar_4_high = 0xfc200024
&eth2_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc200028
&eth2_adapter->pci_e_gen.subsystem_id = 0xfc20002c
&eth2_adapter->pci_e_gen.cap_pointer = 0xfc200034
&eth2_adapter->pci_e_gen.interrupt_line_pin = 0xfc20003c
&eth2_adapter->pci_e_cap.pci_e_cap = 0xfc200040
&eth2_adapter->pci_e_cap.pci_e_device_cap = 0xfc200044
&eth2_adapter->pci_e_cap.pci_e_control_and_status = 0xfc200048
&eth2_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc200090
&eth2_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc200094
&eth2_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc200098
&eth2_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc200110
&eth2_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc200114
&eth2_adapter->sub_master_cfg_ctrl[0].remap = 0xfc200118
&eth2_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc20011c
&eth2_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc200120
&eth2_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc200130
&eth2_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc200134
&eth2_adapter->sub_master_cfg_ctrl[1].remap = 0xfc200138
&eth2_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc20013c
&eth2_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc200140
&eth2_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc200150
&eth2_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc200154
&eth2_adapter->sub_master_cfg_ctrl[2].remap = 0xfc200158
&eth2_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc20015c
&eth2_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc200160
&eth2_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc200170
&eth2_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc200174
&eth2_adapter->sub_master_cfg_ctrl[3].remap = 0xfc200178
&eth2_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc20017c
&eth2_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc200180
&eth2_adapter->gen_ctrl_reg_0.data = 0xfc2001e0
&eth2_adapter->gen_ctrl_reg_1.data = 0xfc2001e4
&eth2_adapter->gen_ctrl_reg_2.data = 0xfc2001e8
&eth2_adapter->gen_ctrl_reg_3.data = 0xfc2001ec
&eth2_adapter->generic_status_registers.generic_status = 0xfc2001f0
&eth2_adapter->metal_fix_registers.metal_fix = 0xfc200200
&eth2_adapter->gen_ctrl_reg_4.data = 0xfc200204
&eth2_adapter->gen_ctrl_reg_5.data = 0xfc200208
&eth2_adapter->gen_ctrl_reg_6.data = 0xfc20020c
&eth2_adapter->gen_ctrl_reg_7.data = 0xfc200210
&eth2_adapter->gen_ctrl_reg_8.data = 0xfc200214
&eth2_adapter->gen_ctrl_reg_9.data = 0xfc200218
&eth2_adapter->gen_ctrl_reg_10.data = 0xfc20021c
&eth2_adapter->gen_ctrl_reg_11.data = 0xfc200220
&eth2_adapter->gen_ctrl_reg_12.data = 0xfc200224
&eth2_adapter->gen_ctrl_reg_13.data = 0xfc200228
&eth2_adapter->gen_ctrl_reg_14.data = 0xfc20022c
&eth2_adapter->gen_ctrl_reg_15.data = 0xfc200230
&eth2_adapter->gen_ctrl_reg_16.data = 0xfc200234
&eth2_adapter->gen_ctrl_reg_17.data = 0xfc200238
&eth2_adapter->gen_ctrl_reg_18.data = 0xfc20023c
&eth2_adapter->gen_ctrl_reg_19.data = 0xfc200240
&eth2_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc200300
&eth2_adapter->sriov_cap.sriov_caps = 0xfc200304
&eth2_adapter->sriov_cap.sriov_status_and_control = 0xfc200308
&eth2_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc20030c
&eth2_adapter->sriov_cap.sriov_register_10 = 0xfc200310
&eth2_adapter->sriov_cap.sriov_register_14 = 0xfc200314
&eth2_adapter->sriov_cap.sriov_vf_device_id = 0xfc200318
&eth2_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc20031c
&eth2_adapter->sriov_cap.sriov_system_page_size = 0xfc200320
&eth2_adapter->sriov_cap.vf_bar_0 = 0xfc200324
&eth2_adapter->sriov_cap.vf_bar_0_high = 0xfc200328
&eth2_adapter->sriov_cap.vf_bar_2 = 0xfc20032c
&eth2_adapter->sriov_cap.vf_bar_2_high = 0xfc200330
&eth2_adapter->sriov_cap.vf_bar_4 = 0xfc200334
&eth2_adapter->sriov_cap.vf_bar_4_high = 0xfc200338
&eth2_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc201000
&eth2_adapter->vf_regs[0].command_and_status_vf = 0xfc201004
&eth2_adapter->vf_regs[0].revision_and_class_vf = 0xfc201008
&eth2_adapter->vf_regs[0].pci_register_c_vf = 0xfc20100c
&eth2_adapter->vf_regs[0].cap_pointer_vf = 0xfc201034
&eth2_adapter->vf_regs[0].pci_e_cap_vf = 0xfc201040
&eth2_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc201044
&eth2_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc201048
&eth2_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc201090
&eth2_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc201094
&eth2_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc201098
&eth2_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc202000
&eth2_adapter->vf_regs[1].command_and_status_vf = 0xfc202004
&eth2_adapter->vf_regs[1].revision_and_class_vf = 0xfc202008
&eth2_adapter->vf_regs[1].pci_register_c_vf = 0xfc20200c
&eth2_adapter->vf_regs[1].cap_pointer_vf = 0xfc202034
&eth2_adapter->vf_regs[1].pci_e_cap_vf = 0xfc202040
&eth2_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc202044
&eth2_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc202048
&eth2_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc202090
&eth2_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc202094
&eth2_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc202098
&eth2_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc203000
&eth2_adapter->vf_regs[2].command_and_status_vf = 0xfc203004
&eth2_adapter->vf_regs[2].revision_and_class_vf = 0xfc203008
&eth2_adapter->vf_regs[2].pci_register_c_vf = 0xfc20300c
&eth2_adapter->vf_regs[2].cap_pointer_vf = 0xfc203034
&eth2_adapter->vf_regs[2].pci_e_cap_vf = 0xfc203040
&eth2_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc203044
&eth2_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc203048
&eth2_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc203090
&eth2_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc203094
&eth2_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc203098
&eth2_ec->gen.version = 0xfc205080
&eth2_ec->gen.en = 0xfc205084
&eth2_ec->gen.fifo_en = 0xfc205088
&eth2_ec->gen.l2 = 0xfc20508c
&eth2_ec->gen.cfg_i = 0xfc205090
&eth2_ec->gen.cfg_i_ext = 0xfc205094
&eth2_ec->gen.en_ext = 0xfc205098
&eth2_ec->gen.mem_init = 0xfc20509c
&eth2_ec->gen.sw_reset = 0xfc2050a0
&eth2_ec->gen.scratch_pad_1 = 0xfc2050a4
&eth2_ec->gen.scratch_pad_2 = 0xfc2050a8
&eth2_ec->gen.scratch_pad_3 = 0xfc2050ac
&eth2_ec->gen.scratch_pad_4 = 0xfc2050b0
&eth2_ec->gen.scratch_pad_5 = 0xfc2050b4
&eth2_ec->mac.gen = 0xfc2050c0
&eth2_ec->mac.min_pkt = 0xfc2050c4
&eth2_ec->mac.max_pkt = 0xfc2050c8
&eth2_ec->rxf.cfg_1 = 0xfc205100
&eth2_ec->rxf.cfg_2 = 0xfc205104
&eth2_ec->rxf.rd_fifo = 0xfc205108
&eth2_ec->rxf.wr_fifo = 0xfc20510c
&eth2_ec->rxf.lb_fifo = 0xfc205110
&eth2_ec->rxf.cfg_lb = 0xfc205114
&eth2_ec->rxf.out_drop = 0xfc205118
&eth2_ec->rxf.data = 0xfc20511c
&eth2_ec->rxf.info = 0xfc205120
&eth2_ec->epe[0].parse_cfg = 0xfc205180
&eth2_ec->epe[0].act_table_addr = 0xfc205184
&eth2_ec->epe[0].act_table_data_1 = 0xfc205188
&eth2_ec->epe[0].act_table_data_2 = 0xfc20518c
&eth2_ec->epe[0].act_table_data_3 = 0xfc205190
&eth2_ec->epe[0].act_table_data_4 = 0xfc205194
&eth2_ec->epe[0].act_table_data_5 = 0xfc205198
&eth2_ec->epe[0].act_table_data_6 = 0xfc20519c
&eth2_ec->epe[0].res_def = 0xfc2051a0
&eth2_ec->epe[0].res_in = 0xfc2051a4
&eth2_ec->epe[1].parse_cfg = 0xfc2051c0
&eth2_ec->epe[1].act_table_addr = 0xfc2051c4
&eth2_ec->epe[1].act_table_data_1 = 0xfc2051c8
&eth2_ec->epe[1].act_table_data_2 = 0xfc2051cc
&eth2_ec->epe[1].act_table_data_3 = 0xfc2051d0
&eth2_ec->epe[1].act_table_data_4 = 0xfc2051d4
&eth2_ec->epe[1].act_table_data_5 = 0xfc2051d8
&eth2_ec->epe[1].act_table_data_6 = 0xfc2051dc
&eth2_ec->epe[1].res_def = 0xfc2051e0
&eth2_ec->epe[1].res_in = 0xfc2051e4
&eth2_ec->epe_res.p1 = 0xfc205200
&eth2_ec->epe_res.p2 = 0xfc205204
&eth2_ec->epe_res.p3 = 0xfc205208
&eth2_ec->epe_res.p4 = 0xfc20520c
&eth2_ec->epe_res.p5 = 0xfc205210
&eth2_ec->epe_res.p6 = 0xfc205214
&eth2_ec->epe_res.p7 = 0xfc205218
&eth2_ec->epe_res.p8 = 0xfc20521c
&eth2_ec->epe_res.p9 = 0xfc205220
&eth2_ec->epe_res.p10 = 0xfc205224
&eth2_ec->epe_res.p11 = 0xfc205228
&eth2_ec->epe_res.p12 = 0xfc20522c
&eth2_ec->epe_res.p13 = 0xfc205230
&eth2_ec->epe_res.p14 = 0xfc205234
&eth2_ec->epe_res.p15 = 0xfc205238
&eth2_ec->epe_res.p16 = 0xfc20523c
&eth2_ec->epe_res.p17 = 0xfc205240
&eth2_ec->epe_res.p18 = 0xfc205244
&eth2_ec->epe_res.p19 = 0xfc205248
&eth2_ec->epe_res.p20 = 0xfc20524c
&eth2_ec->epe_res.p21 = 0xfc205250
&eth2_ec->epe_res.p22 = 0xfc205254
&eth2_ec->epe_h[0].hdr_len = 0xfc205280
&eth2_ec->epe_h[1].hdr_len = 0xfc205284
&eth2_ec->epe_h[2].hdr_len = 0xfc205288
&eth2_ec->epe_h[3].hdr_len = 0xfc20528c
&eth2_ec->epe_h[4].hdr_len = 0xfc205290
&eth2_ec->epe_h[5].hdr_len = 0xfc205294
&eth2_ec->epe_h[6].hdr_len = 0xfc205298
&eth2_ec->epe_h[7].hdr_len = 0xfc20529c
&eth2_ec->epe_h[8].hdr_len = 0xfc2052a0
&eth2_ec->epe_h[9].hdr_len = 0xfc2052a4
&eth2_ec->epe_h[10].hdr_len = 0xfc2052a8
&eth2_ec->epe_h[11].hdr_len = 0xfc2052ac
&eth2_ec->epe_h[12].hdr_len = 0xfc2052b0
&eth2_ec->epe_h[13].hdr_len = 0xfc2052b4
&eth2_ec->epe_h[14].hdr_len = 0xfc2052b8
&eth2_ec->epe_h[15].hdr_len = 0xfc2052bc
&eth2_ec->epe_h[16].hdr_len = 0xfc2052c0
&eth2_ec->epe_h[17].hdr_len = 0xfc2052c4
&eth2_ec->epe_h[18].hdr_len = 0xfc2052c8
&eth2_ec->epe_h[19].hdr_len = 0xfc2052cc
&eth2_ec->epe_h[20].hdr_len = 0xfc2052d0
&eth2_ec->epe_h[21].hdr_len = 0xfc2052d4
&eth2_ec->epe_h[22].hdr_len = 0xfc2052d8
&eth2_ec->epe_h[23].hdr_len = 0xfc2052dc
&eth2_ec->epe_h[24].hdr_len = 0xfc2052e0
&eth2_ec->epe_h[25].hdr_len = 0xfc2052e4
&eth2_ec->epe_h[26].hdr_len = 0xfc2052e8
&eth2_ec->epe_h[27].hdr_len = 0xfc2052ec
&eth2_ec->epe_h[28].hdr_len = 0xfc2052f0
&eth2_ec->epe_h[29].hdr_len = 0xfc2052f4
&eth2_ec->epe_h[30].hdr_len = 0xfc2052f8
&eth2_ec->epe_h[31].hdr_len = 0xfc2052fc
&eth2_ec->epe_p[0].comp_data = 0xfc205300
&eth2_ec->epe_p[0].comp_mask = 0xfc205304
&eth2_ec->epe_p[0].comp_ctrl = 0xfc205308
&eth2_ec->epe_p[1].comp_data = 0xfc20531c
&eth2_ec->epe_p[1].comp_mask = 0xfc205320
&eth2_ec->epe_p[1].comp_ctrl = 0xfc205324
&eth2_ec->epe_p[2].comp_data = 0xfc205338
&eth2_ec->epe_p[2].comp_mask = 0xfc20533c
&eth2_ec->epe_p[2].comp_ctrl = 0xfc205340
&eth2_ec->epe_p[3].comp_data = 0xfc205354
&eth2_ec->epe_p[3].comp_mask = 0xfc205358
&eth2_ec->epe_p[3].comp_ctrl = 0xfc20535c
&eth2_ec->epe_p[4].comp_data = 0xfc205370
&eth2_ec->epe_p[4].comp_mask = 0xfc205374
&eth2_ec->epe_p[4].comp_ctrl = 0xfc205378
&eth2_ec->epe_p[5].comp_data = 0xfc20538c
&eth2_ec->epe_p[5].comp_mask = 0xfc205390
&eth2_ec->epe_p[5].comp_ctrl = 0xfc205394
&eth2_ec->epe_p[6].comp_data = 0xfc2053a8
&eth2_ec->epe_p[6].comp_mask = 0xfc2053ac
&eth2_ec->epe_p[6].comp_ctrl = 0xfc2053b0
&eth2_ec->epe_p[7].comp_data = 0xfc2053c4
&eth2_ec->epe_p[7].comp_mask = 0xfc2053c8
&eth2_ec->epe_p[7].comp_ctrl = 0xfc2053cc
&eth2_ec->epe_p[8].comp_data = 0xfc2053e0
&eth2_ec->epe_p[8].comp_mask = 0xfc2053e4
&eth2_ec->epe_p[8].comp_ctrl = 0xfc2053e8
&eth2_ec->epe_p[9].comp_data = 0xfc2053fc
&eth2_ec->epe_p[9].comp_mask = 0xfc205400
&eth2_ec->epe_p[9].comp_ctrl = 0xfc205404
&eth2_ec->epe_p[10].comp_data = 0xfc205418
&eth2_ec->epe_p[10].comp_mask = 0xfc20541c
&eth2_ec->epe_p[10].comp_ctrl = 0xfc205420
&eth2_ec->epe_p[11].comp_data = 0xfc205434
&eth2_ec->epe_p[11].comp_mask = 0xfc205438
&eth2_ec->epe_p[11].comp_ctrl = 0xfc20543c
&eth2_ec->epe_p[12].comp_data = 0xfc205450
&eth2_ec->epe_p[12].comp_mask = 0xfc205454
&eth2_ec->epe_p[12].comp_ctrl = 0xfc205458
&eth2_ec->epe_p[13].comp_data = 0xfc20546c
&eth2_ec->epe_p[13].comp_mask = 0xfc205470
&eth2_ec->epe_p[13].comp_ctrl = 0xfc205474
&eth2_ec->epe_p[14].comp_data = 0xfc205488
&eth2_ec->epe_p[14].comp_mask = 0xfc20548c
&eth2_ec->epe_p[14].comp_ctrl = 0xfc205490
&eth2_ec->epe_p[15].comp_data = 0xfc2054a4
&eth2_ec->epe_p[15].comp_mask = 0xfc2054a8
&eth2_ec->epe_p[15].comp_ctrl = 0xfc2054ac
&eth2_ec->epe_p[16].comp_data = 0xfc2054c0
&eth2_ec->epe_p[16].comp_mask = 0xfc2054c4
&eth2_ec->epe_p[16].comp_ctrl = 0xfc2054c8
&eth2_ec->epe_p[17].comp_data = 0xfc2054dc
&eth2_ec->epe_p[17].comp_mask = 0xfc2054e0
&eth2_ec->epe_p[17].comp_ctrl = 0xfc2054e4
&eth2_ec->epe_p[18].comp_data = 0xfc2054f8
&eth2_ec->epe_p[18].comp_mask = 0xfc2054fc
&eth2_ec->epe_p[18].comp_ctrl = 0xfc205500
&eth2_ec->epe_p[19].comp_data = 0xfc205514
&eth2_ec->epe_p[19].comp_mask = 0xfc205518
&eth2_ec->epe_p[19].comp_ctrl = 0xfc20551c
&eth2_ec->epe_p[20].comp_data = 0xfc205530
&eth2_ec->epe_p[20].comp_mask = 0xfc205534
&eth2_ec->epe_p[20].comp_ctrl = 0xfc205538
&eth2_ec->epe_p[21].comp_data = 0xfc20554c
&eth2_ec->epe_p[21].comp_mask = 0xfc205550
&eth2_ec->epe_p[21].comp_ctrl = 0xfc205554
&eth2_ec->epe_p[22].comp_data = 0xfc205568
&eth2_ec->epe_p[22].comp_mask = 0xfc20556c
&eth2_ec->epe_p[22].comp_ctrl = 0xfc205570
&eth2_ec->epe_p[23].comp_data = 0xfc205584
&eth2_ec->epe_p[23].comp_mask = 0xfc205588
&eth2_ec->epe_p[23].comp_ctrl = 0xfc20558c
&eth2_ec->epe_p[24].comp_data = 0xfc2055a0
&eth2_ec->epe_p[24].comp_mask = 0xfc2055a4
&eth2_ec->epe_p[24].comp_ctrl = 0xfc2055a8
&eth2_ec->epe_p[25].comp_data = 0xfc2055bc
&eth2_ec->epe_p[25].comp_mask = 0xfc2055c0
&eth2_ec->epe_p[25].comp_ctrl = 0xfc2055c4
&eth2_ec->epe_p[26].comp_data = 0xfc2055d8
&eth2_ec->epe_p[26].comp_mask = 0xfc2055dc
&eth2_ec->epe_p[26].comp_ctrl = 0xfc2055e0
&eth2_ec->epe_p[27].comp_data = 0xfc2055f4
&eth2_ec->epe_p[27].comp_mask = 0xfc2055f8
&eth2_ec->epe_p[27].comp_ctrl = 0xfc2055fc
&eth2_ec->epe_p[28].comp_data = 0xfc205610
&eth2_ec->epe_p[28].comp_mask = 0xfc205614
&eth2_ec->epe_p[28].comp_ctrl = 0xfc205618
&eth2_ec->epe_p[29].comp_data = 0xfc20562c
&eth2_ec->epe_p[29].comp_mask = 0xfc205630
&eth2_ec->epe_p[29].comp_ctrl = 0xfc205634
&eth2_ec->epe_p[30].comp_data = 0xfc205648
&eth2_ec->epe_p[30].comp_mask = 0xfc20564c
&eth2_ec->epe_p[30].comp_ctrl = 0xfc205650
&eth2_ec->epe_p[31].comp_data = 0xfc205664
&eth2_ec->epe_p[31].comp_mask = 0xfc205668
&eth2_ec->epe_p[31].comp_ctrl = 0xfc20566c
&eth2_ec->epe_a[0].prot_act = 0xfc205680
&eth2_ec->epe_a[1].prot_act = 0xfc205684
&eth2_ec->epe_a[2].prot_act = 0xfc205688
&eth2_ec->epe_a[3].prot_act = 0xfc20568c
&eth2_ec->epe_a[4].prot_act = 0xfc205690
&eth2_ec->epe_a[5].prot_act = 0xfc205694
&eth2_ec->epe_a[6].prot_act = 0xfc205698
&eth2_ec->epe_a[7].prot_act = 0xfc20569c
&eth2_ec->epe_a[8].prot_act = 0xfc2056a0
&eth2_ec->epe_a[9].prot_act = 0xfc2056a4
&eth2_ec->epe_a[10].prot_act = 0xfc2056a8
&eth2_ec->epe_a[11].prot_act = 0xfc2056ac
&eth2_ec->epe_a[12].prot_act = 0xfc2056b0
&eth2_ec->epe_a[13].prot_act = 0xfc2056b4
&eth2_ec->epe_a[14].prot_act = 0xfc2056b8
&eth2_ec->epe_a[15].prot_act = 0xfc2056bc
&eth2_ec->epe_a[16].prot_act = 0xfc2056c0
&eth2_ec->epe_a[17].prot_act = 0xfc2056c4
&eth2_ec->epe_a[18].prot_act = 0xfc2056c8
&eth2_ec->epe_a[19].prot_act = 0xfc2056cc
&eth2_ec->epe_a[20].prot_act = 0xfc2056d0
&eth2_ec->epe_a[21].prot_act = 0xfc2056d4
&eth2_ec->epe_a[22].prot_act = 0xfc2056d8
&eth2_ec->epe_a[23].prot_act = 0xfc2056dc
&eth2_ec->epe_a[24].prot_act = 0xfc2056e0
&eth2_ec->epe_a[25].prot_act = 0xfc2056e4
&eth2_ec->epe_a[26].prot_act = 0xfc2056e8
&eth2_ec->epe_a[27].prot_act = 0xfc2056ec
&eth2_ec->epe_a[28].prot_act = 0xfc2056f0
&eth2_ec->epe_a[29].prot_act = 0xfc2056f4
&eth2_ec->epe_a[30].prot_act = 0xfc2056f8
&eth2_ec->epe_a[31].prot_act = 0xfc2056fc
&eth2_ec->rfw.thash_cfg_1 = 0xfc205700
&eth2_ec->rfw.thash_cfg_2 = 0xfc205704
&eth2_ec->rfw.mhash_cfg_1 = 0xfc205708
&eth2_ec->rfw.mhash_cfg_2 = 0xfc20570c
&eth2_ec->rfw.hdr_split = 0xfc205710
&eth2_ec->rfw.meta_err = 0xfc205714
&eth2_ec->rfw.meta = 0xfc205718
&eth2_ec->rfw.filter = 0xfc20571c
&eth2_ec->rfw.thash_table_addr = 0xfc205720
&eth2_ec->rfw.thash_table_data = 0xfc205724
&eth2_ec->rfw.mhash_table_addr = 0xfc205728
&eth2_ec->rfw.mhash_table_data = 0xfc20572c
&eth2_ec->rfw.vid_table_addr = 0xfc205730
&eth2_ec->rfw.vid_table_data = 0xfc205734
&eth2_ec->rfw.pbits_table_addr = 0xfc205738
&eth2_ec->rfw.pbits_table_data = 0xfc20573c
&eth2_ec->rfw.dscp_table_addr = 0xfc205740
&eth2_ec->rfw.dscp_table_data = 0xfc205744
&eth2_ec->rfw.tc_table_addr = 0xfc205748
&eth2_ec->rfw.tc_table_data = 0xfc20574c
&eth2_ec->rfw.ctrl_table_addr = 0xfc205750
&eth2_ec->rfw.ctrl_table_data = 0xfc205754
&eth2_ec->rfw.out_cfg = 0xfc205758
&eth2_ec->rfw.fsm_table_addr = 0xfc20575c
&eth2_ec->rfw.fsm_table_data = 0xfc205760
&eth2_ec->rfw.ctrl_sel = 0xfc205764
&eth2_ec->rfw.default_vlan = 0xfc205768
&eth2_ec->rfw.default_hash = 0xfc20576c
&eth2_ec->rfw.default_or = 0xfc205770
&eth2_ec->rfw.drop_latch = 0xfc205774
&eth2_ec->rfw.checksum = 0xfc205778
&eth2_ec->rfw.lro_cfg_1 = 0xfc20577c
&eth2_ec->rfw.lro_check_ipv4 = 0xfc205780
&eth2_ec->rfw.lro_ipv4 = 0xfc205784
&eth2_ec->rfw.lro_check_ipv6 = 0xfc205788
&eth2_ec->rfw.lro_ipv6 = 0xfc20578c
&eth2_ec->rfw.lro_check_tcp = 0xfc205790
&eth2_ec->rfw.lro_tcp = 0xfc205794
&eth2_ec->rfw.lro_check_udp = 0xfc205798
&eth2_ec->rfw.lro_check_l2 = 0xfc20579c
&eth2_ec->rfw.lro_check_gen = 0xfc2057a0
&eth2_ec->rfw.lro_store = 0xfc2057a4
&eth2_ec->rfw.vid_table_def = 0xfc2057a8
&eth2_ec->rfw.ctrl_table_def = 0xfc2057ac
&eth2_ec->rfw.cfg_a_0 = 0xfc2057b0
&eth2_ec->rfw.thash_cfg_3 = 0xfc2057b4
&eth2_ec->rfw.thash_mask_outer_ipv6 = 0xfc2057b8
&eth2_ec->rfw.thash_mask_outer = 0xfc2057bc
&eth2_ec->rfw.thash_mask_inner_ipv6 = 0xfc2057c0
&eth2_ec->rfw.thash_mask_inner = 0xfc2057c4
&eth2_ec->rfw.rx_checksum = 0xfc2057c8
&eth2_ec->rfw.l3_tlen_err = 0xfc2057cc
&eth2_ec->rfw.l3_tlen_err_table_1 = 0xfc2057d0
&eth2_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc2057d4
&eth2_ec->rfw_udma[0].def_cfg = 0xfc2057f0
&eth2_ec->rfw_udma[1].def_cfg = 0xfc2057f4
&eth2_ec->rfw_udma[2].def_cfg = 0xfc2057f8
&eth2_ec->rfw_udma[3].def_cfg = 0xfc2057fc
&eth2_ec->rfw_hash[0].key = 0xfc205800
&eth2_ec->rfw_hash[1].key = 0xfc205804
&eth2_ec->rfw_hash[2].key = 0xfc205808
&eth2_ec->rfw_hash[3].key = 0xfc20580c
&eth2_ec->rfw_hash[4].key = 0xfc205810
&eth2_ec->rfw_hash[5].key = 0xfc205814
&eth2_ec->rfw_hash[6].key = 0xfc205818
&eth2_ec->rfw_hash[7].key = 0xfc20581c
&eth2_ec->rfw_hash[8].key = 0xfc205820
&eth2_ec->rfw_hash[9].key = 0xfc205824
&eth2_ec->rfw_priority[0].queue = 0xfc205828
&eth2_ec->rfw_priority[1].queue = 0xfc20582c
&eth2_ec->rfw_priority[2].queue = 0xfc205830
&eth2_ec->rfw_priority[3].queue = 0xfc205834
&eth2_ec->rfw_priority[4].queue = 0xfc205838
&eth2_ec->rfw_priority[5].queue = 0xfc20583c
&eth2_ec->rfw_priority[6].queue = 0xfc205840
&eth2_ec->rfw_priority[7].queue = 0xfc205844
&eth2_ec->rfw_default[0].opt_1 = 0xfc205848
&eth2_ec->rfw_default[1].opt_1 = 0xfc20584c
&eth2_ec->rfw_default[2].opt_1 = 0xfc205850
&eth2_ec->rfw_default[3].opt_1 = 0xfc205854
&eth2_ec->rfw_default[4].opt_1 = 0xfc205858
&eth2_ec->rfw_default[5].opt_1 = 0xfc20585c
&eth2_ec->rfw_default[6].opt_1 = 0xfc205860
&eth2_ec->rfw_default[7].opt_1 = 0xfc205864
&eth2_ec->fwd_mac[0].data_l = 0xfc205868
&eth2_ec->fwd_mac[0].data_h = 0xfc20586c
&eth2_ec->fwd_mac[0].mask_l = 0xfc205870
&eth2_ec->fwd_mac[0].mask_h = 0xfc205874
&eth2_ec->fwd_mac[0].ctrl = 0xfc205878
&eth2_ec->fwd_mac[1].data_l = 0xfc20587c
&eth2_ec->fwd_mac[1].data_h = 0xfc205880
&eth2_ec->fwd_mac[1].mask_l = 0xfc205884
&eth2_ec->fwd_mac[1].mask_h = 0xfc205888
&eth2_ec->fwd_mac[1].ctrl = 0xfc20588c
&eth2_ec->fwd_mac[2].data_l = 0xfc205890
&eth2_ec->fwd_mac[2].data_h = 0xfc205894
&eth2_ec->fwd_mac[2].mask_l = 0xfc205898
&eth2_ec->fwd_mac[2].mask_h = 0xfc20589c
&eth2_ec->fwd_mac[2].ctrl = 0xfc2058a0
&eth2_ec->fwd_mac[3].data_l = 0xfc2058a4
&eth2_ec->fwd_mac[3].data_h = 0xfc2058a8
&eth2_ec->fwd_mac[3].mask_l = 0xfc2058ac
&eth2_ec->fwd_mac[3].mask_h = 0xfc2058b0
&eth2_ec->fwd_mac[3].ctrl = 0xfc2058b4
&eth2_ec->fwd_mac[4].data_l = 0xfc2058b8
&eth2_ec->fwd_mac[4].data_h = 0xfc2058bc
&eth2_ec->fwd_mac[4].mask_l = 0xfc2058c0
&eth2_ec->fwd_mac[4].mask_h = 0xfc2058c4
&eth2_ec->fwd_mac[4].ctrl = 0xfc2058c8
&eth2_ec->fwd_mac[5].data_l = 0xfc2058cc
&eth2_ec->fwd_mac[5].data_h = 0xfc2058d0
&eth2_ec->fwd_mac[5].mask_l = 0xfc2058d4
&eth2_ec->fwd_mac[5].mask_h = 0xfc2058d8
&eth2_ec->fwd_mac[5].ctrl = 0xfc2058dc
&eth2_ec->fwd_mac[6].data_l = 0xfc2058e0
&eth2_ec->fwd_mac[6].data_h = 0xfc2058e4
&eth2_ec->fwd_mac[6].mask_l = 0xfc2058e8
&eth2_ec->fwd_mac[6].mask_h = 0xfc2058ec
&eth2_ec->fwd_mac[6].ctrl = 0xfc2058f0
&eth2_ec->fwd_mac[7].data_l = 0xfc2058f4
&eth2_ec->fwd_mac[7].data_h = 0xfc2058f8
&eth2_ec->fwd_mac[7].mask_l = 0xfc2058fc
&eth2_ec->fwd_mac[7].mask_h = 0xfc205900
&eth2_ec->fwd_mac[7].ctrl = 0xfc205904
&eth2_ec->fwd_mac[8].data_l = 0xfc205908
&eth2_ec->fwd_mac[8].data_h = 0xfc20590c
&eth2_ec->fwd_mac[8].mask_l = 0xfc205910
&eth2_ec->fwd_mac[8].mask_h = 0xfc205914
&eth2_ec->fwd_mac[8].ctrl = 0xfc205918
&eth2_ec->fwd_mac[9].data_l = 0xfc20591c
&eth2_ec->fwd_mac[9].data_h = 0xfc205920
&eth2_ec->fwd_mac[9].mask_l = 0xfc205924
&eth2_ec->fwd_mac[9].mask_h = 0xfc205928
&eth2_ec->fwd_mac[9].ctrl = 0xfc20592c
&eth2_ec->fwd_mac[10].data_l = 0xfc205930
&eth2_ec->fwd_mac[10].data_h = 0xfc205934
&eth2_ec->fwd_mac[10].mask_l = 0xfc205938
&eth2_ec->fwd_mac[10].mask_h = 0xfc20593c
&eth2_ec->fwd_mac[10].ctrl = 0xfc205940
&eth2_ec->fwd_mac[11].data_l = 0xfc205944
&eth2_ec->fwd_mac[11].data_h = 0xfc205948
&eth2_ec->fwd_mac[11].mask_l = 0xfc20594c
&eth2_ec->fwd_mac[11].mask_h = 0xfc205950
&eth2_ec->fwd_mac[11].ctrl = 0xfc205954
&eth2_ec->fwd_mac[12].data_l = 0xfc205958
&eth2_ec->fwd_mac[12].data_h = 0xfc20595c
&eth2_ec->fwd_mac[12].mask_l = 0xfc205960
&eth2_ec->fwd_mac[12].mask_h = 0xfc205964
&eth2_ec->fwd_mac[12].ctrl = 0xfc205968
&eth2_ec->fwd_mac[13].data_l = 0xfc20596c
&eth2_ec->fwd_mac[13].data_h = 0xfc205970
&eth2_ec->fwd_mac[13].mask_l = 0xfc205974
&eth2_ec->fwd_mac[13].mask_h = 0xfc205978
&eth2_ec->fwd_mac[13].ctrl = 0xfc20597c
&eth2_ec->fwd_mac[14].data_l = 0xfc205980
&eth2_ec->fwd_mac[14].data_h = 0xfc205984
&eth2_ec->fwd_mac[14].mask_l = 0xfc205988
&eth2_ec->fwd_mac[14].mask_h = 0xfc20598c
&eth2_ec->fwd_mac[14].ctrl = 0xfc205990
&eth2_ec->fwd_mac[15].data_l = 0xfc205994
&eth2_ec->fwd_mac[15].data_h = 0xfc205998
&eth2_ec->fwd_mac[15].mask_l = 0xfc20599c
&eth2_ec->fwd_mac[15].mask_h = 0xfc2059a0
&eth2_ec->fwd_mac[15].ctrl = 0xfc2059a4
&eth2_ec->fwd_mac[16].data_l = 0xfc2059a8
&eth2_ec->fwd_mac[16].data_h = 0xfc2059ac
&eth2_ec->fwd_mac[16].mask_l = 0xfc2059b0
&eth2_ec->fwd_mac[16].mask_h = 0xfc2059b4
&eth2_ec->fwd_mac[16].ctrl = 0xfc2059b8
&eth2_ec->fwd_mac[17].data_l = 0xfc2059bc
&eth2_ec->fwd_mac[17].data_h = 0xfc2059c0
&eth2_ec->fwd_mac[17].mask_l = 0xfc2059c4
&eth2_ec->fwd_mac[17].mask_h = 0xfc2059c8
&eth2_ec->fwd_mac[17].ctrl = 0xfc2059cc
&eth2_ec->fwd_mac[18].data_l = 0xfc2059d0
&eth2_ec->fwd_mac[18].data_h = 0xfc2059d4
&eth2_ec->fwd_mac[18].mask_l = 0xfc2059d8
&eth2_ec->fwd_mac[18].mask_h = 0xfc2059dc
&eth2_ec->fwd_mac[18].ctrl = 0xfc2059e0
&eth2_ec->fwd_mac[19].data_l = 0xfc2059e4
&eth2_ec->fwd_mac[19].data_h = 0xfc2059e8
&eth2_ec->fwd_mac[19].mask_l = 0xfc2059ec
&eth2_ec->fwd_mac[19].mask_h = 0xfc2059f0
&eth2_ec->fwd_mac[19].ctrl = 0xfc2059f4
&eth2_ec->fwd_mac[20].data_l = 0xfc2059f8
&eth2_ec->fwd_mac[20].data_h = 0xfc2059fc
&eth2_ec->fwd_mac[20].mask_l = 0xfc205a00
&eth2_ec->fwd_mac[20].mask_h = 0xfc205a04
&eth2_ec->fwd_mac[20].ctrl = 0xfc205a08
&eth2_ec->fwd_mac[21].data_l = 0xfc205a0c
&eth2_ec->fwd_mac[21].data_h = 0xfc205a10
&eth2_ec->fwd_mac[21].mask_l = 0xfc205a14
&eth2_ec->fwd_mac[21].mask_h = 0xfc205a18
&eth2_ec->fwd_mac[21].ctrl = 0xfc205a1c
&eth2_ec->fwd_mac[22].data_l = 0xfc205a20
&eth2_ec->fwd_mac[22].data_h = 0xfc205a24
&eth2_ec->fwd_mac[22].mask_l = 0xfc205a28
&eth2_ec->fwd_mac[22].mask_h = 0xfc205a2c
&eth2_ec->fwd_mac[22].ctrl = 0xfc205a30
&eth2_ec->fwd_mac[23].data_l = 0xfc205a34
&eth2_ec->fwd_mac[23].data_h = 0xfc205a38
&eth2_ec->fwd_mac[23].mask_l = 0xfc205a3c
&eth2_ec->fwd_mac[23].mask_h = 0xfc205a40
&eth2_ec->fwd_mac[23].ctrl = 0xfc205a44
&eth2_ec->fwd_mac[24].data_l = 0xfc205a48
&eth2_ec->fwd_mac[24].data_h = 0xfc205a4c
&eth2_ec->fwd_mac[24].mask_l = 0xfc205a50
&eth2_ec->fwd_mac[24].mask_h = 0xfc205a54
&eth2_ec->fwd_mac[24].ctrl = 0xfc205a58
&eth2_ec->fwd_mac[25].data_l = 0xfc205a5c
&eth2_ec->fwd_mac[25].data_h = 0xfc205a60
&eth2_ec->fwd_mac[25].mask_l = 0xfc205a64
&eth2_ec->fwd_mac[25].mask_h = 0xfc205a68
&eth2_ec->fwd_mac[25].ctrl = 0xfc205a6c
&eth2_ec->fwd_mac[26].data_l = 0xfc205a70
&eth2_ec->fwd_mac[26].data_h = 0xfc205a74
&eth2_ec->fwd_mac[26].mask_l = 0xfc205a78
&eth2_ec->fwd_mac[26].mask_h = 0xfc205a7c
&eth2_ec->fwd_mac[26].ctrl = 0xfc205a80
&eth2_ec->fwd_mac[27].data_l = 0xfc205a84
&eth2_ec->fwd_mac[27].data_h = 0xfc205a88
&eth2_ec->fwd_mac[27].mask_l = 0xfc205a8c
&eth2_ec->fwd_mac[27].mask_h = 0xfc205a90
&eth2_ec->fwd_mac[27].ctrl = 0xfc205a94
&eth2_ec->fwd_mac[28].data_l = 0xfc205a98
&eth2_ec->fwd_mac[28].data_h = 0xfc205a9c
&eth2_ec->fwd_mac[28].mask_l = 0xfc205aa0
&eth2_ec->fwd_mac[28].mask_h = 0xfc205aa4
&eth2_ec->fwd_mac[28].ctrl = 0xfc205aa8
&eth2_ec->fwd_mac[29].data_l = 0xfc205aac
&eth2_ec->fwd_mac[29].data_h = 0xfc205ab0
&eth2_ec->fwd_mac[29].mask_l = 0xfc205ab4
&eth2_ec->fwd_mac[29].mask_h = 0xfc205ab8
&eth2_ec->fwd_mac[29].ctrl = 0xfc205abc
&eth2_ec->fwd_mac[30].data_l = 0xfc205ac0
&eth2_ec->fwd_mac[30].data_h = 0xfc205ac4
&eth2_ec->fwd_mac[30].mask_l = 0xfc205ac8
&eth2_ec->fwd_mac[30].mask_h = 0xfc205acc
&eth2_ec->fwd_mac[30].ctrl = 0xfc205ad0
&eth2_ec->fwd_mac[31].data_l = 0xfc205ad4
&eth2_ec->fwd_mac[31].data_h = 0xfc205ad8
&eth2_ec->fwd_mac[31].mask_l = 0xfc205adc
&eth2_ec->fwd_mac[31].mask_h = 0xfc205ae0
&eth2_ec->fwd_mac[31].ctrl = 0xfc205ae4
&eth2_ec->msw.uc = 0xfc205ae8
&eth2_ec->msw.mc = 0xfc205aec
&eth2_ec->msw.bc = 0xfc205af0
&eth2_ec->tso.in_cfg = 0xfc205b00
&eth2_ec->tso.cache_table_addr = 0xfc205b04
&eth2_ec->tso.cache_table_data_1 = 0xfc205b08
&eth2_ec->tso.cache_table_data_2 = 0xfc205b0c
&eth2_ec->tso.cache_table_data_3 = 0xfc205b10
&eth2_ec->tso.cache_table_data_4 = 0xfc205b14
&eth2_ec->tso.ctrl_first = 0xfc205b18
&eth2_ec->tso.ctrl_middle = 0xfc205b1c
&eth2_ec->tso.ctrl_last = 0xfc205b20
&eth2_ec->tso.cfg_add_0 = 0xfc205b24
&eth2_ec->tso.cfg_tunnel = 0xfc205b28
&eth2_ec->tso.arb_config = 0xfc205b2c
&eth2_ec->tso.arb_cred_level = 0xfc205b30
&eth2_ec->tso.arb_cred_grant = 0xfc205b34
&eth2_ec->tso.arb_sop_cost = 0xfc205b38
&eth2_ec->tso.arb_eop_cost = 0xfc205b3c
&eth2_ec->tso.arb_data_cost = 0xfc205b40
&eth2_ec->tso_sel[0].mss = 0xfc205b60
&eth2_ec->tso_sel[1].mss = 0xfc205b64
&eth2_ec->tso_sel[2].mss = 0xfc205b68
&eth2_ec->tso_sel[3].mss = 0xfc205b6c
&eth2_ec->tso_sel[4].mss = 0xfc205b70
&eth2_ec->tso_sel[5].mss = 0xfc205b74
&eth2_ec->tso_sel[6].mss = 0xfc205b78
&eth2_ec->tso_sel[7].mss = 0xfc205b7c
&eth2_ec->tpe.parse = 0xfc205b80
&eth2_ec->tpm_udma[0].vlan_data = 0xfc205bc0
&eth2_ec->tpm_udma[0].mac_sa_1 = 0xfc205bc4
&eth2_ec->tpm_udma[0].mac_sa_2 = 0xfc205bc8
&eth2_ec->tpm_udma[1].vlan_data = 0xfc205bcc
&eth2_ec->tpm_udma[1].mac_sa_1 = 0xfc205bd0
&eth2_ec->tpm_udma[1].mac_sa_2 = 0xfc205bd4
&eth2_ec->tpm_udma[2].vlan_data = 0xfc205bd8
&eth2_ec->tpm_udma[2].mac_sa_1 = 0xfc205bdc
&eth2_ec->tpm_udma[2].mac_sa_2 = 0xfc205be0
&eth2_ec->tpm_udma[3].vlan_data = 0xfc205be4
&eth2_ec->tpm_udma[3].mac_sa_1 = 0xfc205be8
&eth2_ec->tpm_udma[3].mac_sa_2 = 0xfc205bec
&eth2_ec->tpm_sel[0].etype = 0xfc205bf0
&eth2_ec->tpm_sel[1].etype = 0xfc205bf4
&eth2_ec->tpm_sel[2].etype = 0xfc205bf8
&eth2_ec->tpm_sel[3].etype = 0xfc205bfc
&eth2_ec->tfw.tx_wr_fifo = 0xfc205c00
&eth2_ec->tfw.tx_vid_table_addr = 0xfc205c04
&eth2_ec->tfw.tx_vid_table_data = 0xfc205c08
&eth2_ec->tfw.tx_rd_fifo = 0xfc205c0c
&eth2_ec->tfw.tx_checksum = 0xfc205c10
&eth2_ec->tfw.tx_gen = 0xfc205c14
&eth2_ec->tfw.tx_spf = 0xfc205c18
&eth2_ec->tfw.data_fifo = 0xfc205c1c
&eth2_ec->tfw.ctrl_fifo = 0xfc205c20
&eth2_ec->tfw.hdr_fifo = 0xfc205c24
&eth2_ec->tfw.out = 0xfc205c28
&eth2_ec->tfw_udma[0].uc_udma = 0xfc205c60
&eth2_ec->tfw_udma[0].mc_udma = 0xfc205c64
&eth2_ec->tfw_udma[0].bc_udma = 0xfc205c68
&eth2_ec->tfw_udma[0].spf_cmd = 0xfc205c6c
&eth2_ec->tfw_udma[0].fwd_dec = 0xfc205c70
&eth2_ec->tfw_udma[1].uc_udma = 0xfc205c78
&eth2_ec->tfw_udma[1].mc_udma = 0xfc205c7c
&eth2_ec->tfw_udma[1].bc_udma = 0xfc205c80
&eth2_ec->tfw_udma[1].spf_cmd = 0xfc205c84
&eth2_ec->tfw_udma[1].fwd_dec = 0xfc205c88
&eth2_ec->tfw_udma[2].uc_udma = 0xfc205c90
&eth2_ec->tfw_udma[2].mc_udma = 0xfc205c94
&eth2_ec->tfw_udma[2].bc_udma = 0xfc205c98
&eth2_ec->tfw_udma[2].spf_cmd = 0xfc205c9c
&eth2_ec->tfw_udma[2].fwd_dec = 0xfc205ca0
&eth2_ec->tfw_udma[3].uc_udma = 0xfc205ca8
&eth2_ec->tfw_udma[3].mc_udma = 0xfc205cac
&eth2_ec->tfw_udma[3].bc_udma = 0xfc205cb0
&eth2_ec->tfw_udma[3].spf_cmd = 0xfc205cb4
&eth2_ec->tfw_udma[3].fwd_dec = 0xfc205cb8
&eth2_ec->tmi.tx_cfg = 0xfc205cc0
&eth2_ec->efc.ec_pause = 0xfc205cd0
&eth2_ec->efc.ec_xoff = 0xfc205cd4
&eth2_ec->efc.xon = 0xfc205cd8
&eth2_ec->efc.gpio = 0xfc205cdc
&eth2_ec->efc.rx_fifo_af = 0xfc205ce0
&eth2_ec->efc.rx_fifo_hyst = 0xfc205ce4
&eth2_ec->efc.stat = 0xfc205ce8
&eth2_ec->efc.xoff_timer_1g = 0xfc205cec
&eth2_ec->efc.ec_pfc = 0xfc205cf0
&eth2_ec->fc_udma[0].q_pause_0 = 0xfc205d00
&eth2_ec->fc_udma[0].q_pause_1 = 0xfc205d04
&eth2_ec->fc_udma[0].q_pause_2 = 0xfc205d08
&eth2_ec->fc_udma[0].q_pause_3 = 0xfc205d0c
&eth2_ec->fc_udma[0].q_pause_4 = 0xfc205d10
&eth2_ec->fc_udma[0].q_pause_5 = 0xfc205d14
&eth2_ec->fc_udma[0].q_pause_6 = 0xfc205d18
&eth2_ec->fc_udma[0].q_pause_7 = 0xfc205d1c
&eth2_ec->fc_udma[0].q_gpio_0 = 0xfc205d20
&eth2_ec->fc_udma[0].q_gpio_1 = 0xfc205d24
&eth2_ec->fc_udma[0].q_gpio_2 = 0xfc205d28
&eth2_ec->fc_udma[0].q_gpio_3 = 0xfc205d2c
&eth2_ec->fc_udma[0].q_gpio_4 = 0xfc205d30
&eth2_ec->fc_udma[0].q_gpio_5 = 0xfc205d34
&eth2_ec->fc_udma[0].q_gpio_6 = 0xfc205d38
&eth2_ec->fc_udma[0].q_gpio_7 = 0xfc205d3c
&eth2_ec->fc_udma[0].s_pause = 0xfc205d40
&eth2_ec->fc_udma[0].q_xoff_0 = 0xfc205d44
&eth2_ec->fc_udma[0].q_xoff_1 = 0xfc205d48
&eth2_ec->fc_udma[0].q_xoff_2 = 0xfc205d4c
&eth2_ec->fc_udma[0].q_xoff_3 = 0xfc205d50
&eth2_ec->fc_udma[0].q_xoff_4 = 0xfc205d54
&eth2_ec->fc_udma[0].q_xoff_5 = 0xfc205d58
&eth2_ec->fc_udma[0].q_xoff_6 = 0xfc205d5c
&eth2_ec->fc_udma[0].q_xoff_7 = 0xfc205d60
&eth2_ec->fc_udma[1].q_pause_0 = 0xfc205d80
&eth2_ec->fc_udma[1].q_pause_1 = 0xfc205d84
&eth2_ec->fc_udma[1].q_pause_2 = 0xfc205d88
&eth2_ec->fc_udma[1].q_pause_3 = 0xfc205d8c
&eth2_ec->fc_udma[1].q_pause_4 = 0xfc205d90
&eth2_ec->fc_udma[1].q_pause_5 = 0xfc205d94
&eth2_ec->fc_udma[1].q_pause_6 = 0xfc205d98
&eth2_ec->fc_udma[1].q_pause_7 = 0xfc205d9c
&eth2_ec->fc_udma[1].q_gpio_0 = 0xfc205da0
&eth2_ec->fc_udma[1].q_gpio_1 = 0xfc205da4
&eth2_ec->fc_udma[1].q_gpio_2 = 0xfc205da8
&eth2_ec->fc_udma[1].q_gpio_3 = 0xfc205dac
&eth2_ec->fc_udma[1].q_gpio_4 = 0xfc205db0
&eth2_ec->fc_udma[1].q_gpio_5 = 0xfc205db4
&eth2_ec->fc_udma[1].q_gpio_6 = 0xfc205db8
&eth2_ec->fc_udma[1].q_gpio_7 = 0xfc205dbc
&eth2_ec->fc_udma[1].s_pause = 0xfc205dc0
&eth2_ec->fc_udma[1].q_xoff_0 = 0xfc205dc4
&eth2_ec->fc_udma[1].q_xoff_1 = 0xfc205dc8
&eth2_ec->fc_udma[1].q_xoff_2 = 0xfc205dcc
&eth2_ec->fc_udma[1].q_xoff_3 = 0xfc205dd0
&eth2_ec->fc_udma[1].q_xoff_4 = 0xfc205dd4
&eth2_ec->fc_udma[1].q_xoff_5 = 0xfc205dd8
&eth2_ec->fc_udma[1].q_xoff_6 = 0xfc205ddc
&eth2_ec->fc_udma[1].q_xoff_7 = 0xfc205de0
&eth2_ec->fc_udma[2].q_pause_0 = 0xfc205e00
&eth2_ec->fc_udma[2].q_pause_1 = 0xfc205e04
&eth2_ec->fc_udma[2].q_pause_2 = 0xfc205e08
&eth2_ec->fc_udma[2].q_pause_3 = 0xfc205e0c
&eth2_ec->fc_udma[2].q_pause_4 = 0xfc205e10
&eth2_ec->fc_udma[2].q_pause_5 = 0xfc205e14
&eth2_ec->fc_udma[2].q_pause_6 = 0xfc205e18
&eth2_ec->fc_udma[2].q_pause_7 = 0xfc205e1c
&eth2_ec->fc_udma[2].q_gpio_0 = 0xfc205e20
&eth2_ec->fc_udma[2].q_gpio_1 = 0xfc205e24
&eth2_ec->fc_udma[2].q_gpio_2 = 0xfc205e28
&eth2_ec->fc_udma[2].q_gpio_3 = 0xfc205e2c
&eth2_ec->fc_udma[2].q_gpio_4 = 0xfc205e30
&eth2_ec->fc_udma[2].q_gpio_5 = 0xfc205e34
&eth2_ec->fc_udma[2].q_gpio_6 = 0xfc205e38
&eth2_ec->fc_udma[2].q_gpio_7 = 0xfc205e3c
&eth2_ec->fc_udma[2].s_pause = 0xfc205e40
&eth2_ec->fc_udma[2].q_xoff_0 = 0xfc205e44
&eth2_ec->fc_udma[2].q_xoff_1 = 0xfc205e48
&eth2_ec->fc_udma[2].q_xoff_2 = 0xfc205e4c
&eth2_ec->fc_udma[2].q_xoff_3 = 0xfc205e50
&eth2_ec->fc_udma[2].q_xoff_4 = 0xfc205e54
&eth2_ec->fc_udma[2].q_xoff_5 = 0xfc205e58
&eth2_ec->fc_udma[2].q_xoff_6 = 0xfc205e5c
&eth2_ec->fc_udma[2].q_xoff_7 = 0xfc205e60
&eth2_ec->fc_udma[3].q_pause_0 = 0xfc205e80
&eth2_ec->fc_udma[3].q_pause_1 = 0xfc205e84
&eth2_ec->fc_udma[3].q_pause_2 = 0xfc205e88
&eth2_ec->fc_udma[3].q_pause_3 = 0xfc205e8c
&eth2_ec->fc_udma[3].q_pause_4 = 0xfc205e90
&eth2_ec->fc_udma[3].q_pause_5 = 0xfc205e94
&eth2_ec->fc_udma[3].q_pause_6 = 0xfc205e98
&eth2_ec->fc_udma[3].q_pause_7 = 0xfc205e9c
&eth2_ec->fc_udma[3].q_gpio_0 = 0xfc205ea0
&eth2_ec->fc_udma[3].q_gpio_1 = 0xfc205ea4
&eth2_ec->fc_udma[3].q_gpio_2 = 0xfc205ea8
&eth2_ec->fc_udma[3].q_gpio_3 = 0xfc205eac
&eth2_ec->fc_udma[3].q_gpio_4 = 0xfc205eb0
&eth2_ec->fc_udma[3].q_gpio_5 = 0xfc205eb4
&eth2_ec->fc_udma[3].q_gpio_6 = 0xfc205eb8
&eth2_ec->fc_udma[3].q_gpio_7 = 0xfc205ebc
&eth2_ec->fc_udma[3].s_pause = 0xfc205ec0
&eth2_ec->fc_udma[3].q_xoff_0 = 0xfc205ec4
&eth2_ec->fc_udma[3].q_xoff_1 = 0xfc205ec8
&eth2_ec->fc_udma[3].q_xoff_2 = 0xfc205ecc
&eth2_ec->fc_udma[3].q_xoff_3 = 0xfc205ed0
&eth2_ec->fc_udma[3].q_xoff_4 = 0xfc205ed4
&eth2_ec->fc_udma[3].q_xoff_5 = 0xfc205ed8
&eth2_ec->fc_udma[3].q_xoff_6 = 0xfc205edc
&eth2_ec->fc_udma[3].q_xoff_7 = 0xfc205ee0
&eth2_ec->tpg_rpa_res.not_used = 0xfc205f00
&eth2_ec->eee.cfg_e = 0xfc206000
&eth2_ec->eee.pre_cnt = 0xfc206004
&eth2_ec->eee.post_cnt = 0xfc206008
&eth2_ec->eee.stop_cnt = 0xfc20600c
&eth2_ec->eee.stat_eee = 0xfc206010
&eth2_ec->stat.faf_in_rx_pkt = 0xfc206100
&eth2_ec->stat.faf_in_rx_short = 0xfc206104
&eth2_ec->stat.faf_in_rx_long = 0xfc206108
&eth2_ec->stat.faf_out_rx_pkt = 0xfc20610c
&eth2_ec->stat.faf_out_rx_short = 0xfc206110
&eth2_ec->stat.faf_out_rx_long = 0xfc206114
&eth2_ec->stat.faf_out_drop = 0xfc206118
&eth2_ec->stat.rxf_in_rx_pkt = 0xfc20611c
&eth2_ec->stat.rxf_in_fifo_err = 0xfc206120
&eth2_ec->stat.lbf_in_rx_pkt = 0xfc206124
&eth2_ec->stat.lbf_in_fifo_err = 0xfc206128
&eth2_ec->stat.rxf_out_rx_1_pkt = 0xfc20612c
&eth2_ec->stat.rxf_out_rx_2_pkt = 0xfc206130
&eth2_ec->stat.rxf_out_drop_1_pkt = 0xfc206134
&eth2_ec->stat.rxf_out_drop_2_pkt = 0xfc206138
&eth2_ec->stat.rpe_1_in_rx_pkt = 0xfc20613c
&eth2_ec->stat.rpe_1_out_rx_pkt = 0xfc206140
&eth2_ec->stat.rpe_2_in_rx_pkt = 0xfc206144
&eth2_ec->stat.rpe_2_out_rx_pkt = 0xfc206148
&eth2_ec->stat.rpe_3_in_rx_pkt = 0xfc20614c
&eth2_ec->stat.rpe_3_out_rx_pkt = 0xfc206150
&eth2_ec->stat.tpe_in_tx_pkt = 0xfc206154
&eth2_ec->stat.tpe_out_tx_pkt = 0xfc206158
&eth2_ec->stat.tpm_tx_pkt = 0xfc20615c
&eth2_ec->stat.tfw_in_tx_pkt = 0xfc206160
&eth2_ec->stat.tfw_out_tx_pkt = 0xfc206164
&eth2_ec->stat.rfw_in_rx_pkt = 0xfc206168
&eth2_ec->stat.rfw_in_vlan_drop = 0xfc20616c
&eth2_ec->stat.rfw_in_parse_drop = 0xfc206170
&eth2_ec->stat.rfw_in_mc = 0xfc206174
&eth2_ec->stat.rfw_in_bc = 0xfc206178
&eth2_ec->stat.rfw_in_vlan_exist = 0xfc20617c
&eth2_ec->stat.rfw_in_vlan_nexist = 0xfc206180
&eth2_ec->stat.rfw_in_mac_drop = 0xfc206184
&eth2_ec->stat.rfw_in_mac_ndet_drop = 0xfc206188
&eth2_ec->stat.rfw_in_ctrl_drop = 0xfc20618c
&eth2_ec->stat.rfw_in_prot_i_drop = 0xfc206190
&eth2_ec->stat.eee_in = 0xfc206194
&eth2_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc206300
&eth2_ec->stat_udma[0].rfw_out_drop = 0xfc206304
&eth2_ec->stat_udma[0].msw_in_rx_pkt = 0xfc206308
&eth2_ec->stat_udma[0].msw_drop_q_full = 0xfc20630c
&eth2_ec->stat_udma[0].msw_drop_sop = 0xfc206310
&eth2_ec->stat_udma[0].msw_drop_eop = 0xfc206314
&eth2_ec->stat_udma[0].msw_wr_eop = 0xfc206318
&eth2_ec->stat_udma[0].msw_out_rx_pkt = 0xfc20631c
&eth2_ec->stat_udma[0].tso_no_tso_pkt = 0xfc206320
&eth2_ec->stat_udma[0].tso_tso_pkt = 0xfc206324
&eth2_ec->stat_udma[0].tso_seg_pkt = 0xfc206328
&eth2_ec->stat_udma[0].tso_pad_pkt = 0xfc20632c
&eth2_ec->stat_udma[0].tpm_tx_spoof = 0xfc206330
&eth2_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc206334
&eth2_ec->stat_udma[0].tmi_out_to_mac = 0xfc206338
&eth2_ec->stat_udma[0].tmi_out_to_rx = 0xfc20633c
&eth2_ec->stat_udma[0].tx_q0_bytes = 0xfc206340
&eth2_ec->stat_udma[0].tx_q1_bytes = 0xfc206344
&eth2_ec->stat_udma[0].tx_q2_bytes = 0xfc206348
&eth2_ec->stat_udma[0].tx_q3_bytes = 0xfc20634c
&eth2_ec->stat_udma[0].tx_q0_pkts = 0xfc206350
&eth2_ec->stat_udma[0].tx_q1_pkts = 0xfc206354
&eth2_ec->stat_udma[0].tx_q2_pkts = 0xfc206358
&eth2_ec->stat_udma[0].tx_q3_pkts = 0xfc20635c
&eth2_ec->stat_udma[0].tx_q4_bytes = 0xfc206360
&eth2_ec->stat_udma[0].tx_q5_bytes = 0xfc206364
&eth2_ec->stat_udma[0].tx_q6_bytes = 0xfc206368
&eth2_ec->stat_udma[0].tx_q7_bytes = 0xfc20636c
&eth2_ec->stat_udma[0].tx_q8_bytes = 0xfc206370
&eth2_ec->stat_udma[0].tx_q9_bytes = 0xfc206374
&eth2_ec->stat_udma[0].tx_q10_bytes = 0xfc206378
&eth2_ec->stat_udma[0].tx_q11_bytes = 0xfc20637c
&eth2_ec->stat_udma[0].tx_q12_bytes = 0xfc206380
&eth2_ec->stat_udma[0].tx_q13_bytes = 0xfc206384
&eth2_ec->stat_udma[0].tx_q14_bytes = 0xfc206388
&eth2_ec->stat_udma[0].tx_q15_bytes = 0xfc20638c
&eth2_ec->stat_udma[0].tx_q4_pkts = 0xfc206390
&eth2_ec->stat_udma[0].tx_q5_pkts = 0xfc206394
&eth2_ec->stat_udma[0].tx_q6_pkts = 0xfc206398
&eth2_ec->stat_udma[0].tx_q7_pkts = 0xfc20639c
&eth2_ec->stat_udma[0].tx_q8_pkts = 0xfc2063a0
&eth2_ec->stat_udma[0].tx_q9_pkts = 0xfc2063a4
&eth2_ec->stat_udma[0].tx_q10_pkts = 0xfc2063a8
&eth2_ec->stat_udma[0].tx_q11_pkts = 0xfc2063ac
&eth2_ec->stat_udma[0].tx_q12_pkts = 0xfc2063b0
&eth2_ec->stat_udma[0].tx_q13_pkts = 0xfc2063b4
&eth2_ec->stat_udma[0].tx_q14_pkts = 0xfc2063b8
&eth2_ec->stat_udma[0].tx_q15_pkts = 0xfc2063bc
&eth2_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc206400
&eth2_ec->stat_udma[1].rfw_out_drop = 0xfc206404
&eth2_ec->stat_udma[1].msw_in_rx_pkt = 0xfc206408
&eth2_ec->stat_udma[1].msw_drop_q_full = 0xfc20640c
&eth2_ec->stat_udma[1].msw_drop_sop = 0xfc206410
&eth2_ec->stat_udma[1].msw_drop_eop = 0xfc206414
&eth2_ec->stat_udma[1].msw_wr_eop = 0xfc206418
&eth2_ec->stat_udma[1].msw_out_rx_pkt = 0xfc20641c
&eth2_ec->stat_udma[1].tso_no_tso_pkt = 0xfc206420
&eth2_ec->stat_udma[1].tso_tso_pkt = 0xfc206424
&eth2_ec->stat_udma[1].tso_seg_pkt = 0xfc206428
&eth2_ec->stat_udma[1].tso_pad_pkt = 0xfc20642c
&eth2_ec->stat_udma[1].tpm_tx_spoof = 0xfc206430
&eth2_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc206434
&eth2_ec->stat_udma[1].tmi_out_to_mac = 0xfc206438
&eth2_ec->stat_udma[1].tmi_out_to_rx = 0xfc20643c
&eth2_ec->stat_udma[1].tx_q0_bytes = 0xfc206440
&eth2_ec->stat_udma[1].tx_q1_bytes = 0xfc206444
&eth2_ec->stat_udma[1].tx_q2_bytes = 0xfc206448
&eth2_ec->stat_udma[1].tx_q3_bytes = 0xfc20644c
&eth2_ec->stat_udma[1].tx_q0_pkts = 0xfc206450
&eth2_ec->stat_udma[1].tx_q1_pkts = 0xfc206454
&eth2_ec->stat_udma[1].tx_q2_pkts = 0xfc206458
&eth2_ec->stat_udma[1].tx_q3_pkts = 0xfc20645c
&eth2_ec->stat_udma[1].tx_q4_bytes = 0xfc206460
&eth2_ec->stat_udma[1].tx_q5_bytes = 0xfc206464
&eth2_ec->stat_udma[1].tx_q6_bytes = 0xfc206468
&eth2_ec->stat_udma[1].tx_q7_bytes = 0xfc20646c
&eth2_ec->stat_udma[1].tx_q8_bytes = 0xfc206470
&eth2_ec->stat_udma[1].tx_q9_bytes = 0xfc206474
&eth2_ec->stat_udma[1].tx_q10_bytes = 0xfc206478
&eth2_ec->stat_udma[1].tx_q11_bytes = 0xfc20647c
&eth2_ec->stat_udma[1].tx_q12_bytes = 0xfc206480
&eth2_ec->stat_udma[1].tx_q13_bytes = 0xfc206484
&eth2_ec->stat_udma[1].tx_q14_bytes = 0xfc206488
&eth2_ec->stat_udma[1].tx_q15_bytes = 0xfc20648c
&eth2_ec->stat_udma[1].tx_q4_pkts = 0xfc206490
&eth2_ec->stat_udma[1].tx_q5_pkts = 0xfc206494
&eth2_ec->stat_udma[1].tx_q6_pkts = 0xfc206498
&eth2_ec->stat_udma[1].tx_q7_pkts = 0xfc20649c
&eth2_ec->stat_udma[1].tx_q8_pkts = 0xfc2064a0
&eth2_ec->stat_udma[1].tx_q9_pkts = 0xfc2064a4
&eth2_ec->stat_udma[1].tx_q10_pkts = 0xfc2064a8
&eth2_ec->stat_udma[1].tx_q11_pkts = 0xfc2064ac
&eth2_ec->stat_udma[1].tx_q12_pkts = 0xfc2064b0
&eth2_ec->stat_udma[1].tx_q13_pkts = 0xfc2064b4
&eth2_ec->stat_udma[1].tx_q14_pkts = 0xfc2064b8
&eth2_ec->stat_udma[1].tx_q15_pkts = 0xfc2064bc
&eth2_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc206500
&eth2_ec->stat_udma[2].rfw_out_drop = 0xfc206504
&eth2_ec->stat_udma[2].msw_in_rx_pkt = 0xfc206508
&eth2_ec->stat_udma[2].msw_drop_q_full = 0xfc20650c
&eth2_ec->stat_udma[2].msw_drop_sop = 0xfc206510
&eth2_ec->stat_udma[2].msw_drop_eop = 0xfc206514
&eth2_ec->stat_udma[2].msw_wr_eop = 0xfc206518
&eth2_ec->stat_udma[2].msw_out_rx_pkt = 0xfc20651c
&eth2_ec->stat_udma[2].tso_no_tso_pkt = 0xfc206520
&eth2_ec->stat_udma[2].tso_tso_pkt = 0xfc206524
&eth2_ec->stat_udma[2].tso_seg_pkt = 0xfc206528
&eth2_ec->stat_udma[2].tso_pad_pkt = 0xfc20652c
&eth2_ec->stat_udma[2].tpm_tx_spoof = 0xfc206530
&eth2_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc206534
&eth2_ec->stat_udma[2].tmi_out_to_mac = 0xfc206538
&eth2_ec->stat_udma[2].tmi_out_to_rx = 0xfc20653c
&eth2_ec->stat_udma[2].tx_q0_bytes = 0xfc206540
&eth2_ec->stat_udma[2].tx_q1_bytes = 0xfc206544
&eth2_ec->stat_udma[2].tx_q2_bytes = 0xfc206548
&eth2_ec->stat_udma[2].tx_q3_bytes = 0xfc20654c
&eth2_ec->stat_udma[2].tx_q0_pkts = 0xfc206550
&eth2_ec->stat_udma[2].tx_q1_pkts = 0xfc206554
&eth2_ec->stat_udma[2].tx_q2_pkts = 0xfc206558
&eth2_ec->stat_udma[2].tx_q3_pkts = 0xfc20655c
&eth2_ec->stat_udma[2].tx_q4_bytes = 0xfc206560
&eth2_ec->stat_udma[2].tx_q5_bytes = 0xfc206564
&eth2_ec->stat_udma[2].tx_q6_bytes = 0xfc206568
&eth2_ec->stat_udma[2].tx_q7_bytes = 0xfc20656c
&eth2_ec->stat_udma[2].tx_q8_bytes = 0xfc206570
&eth2_ec->stat_udma[2].tx_q9_bytes = 0xfc206574
&eth2_ec->stat_udma[2].tx_q10_bytes = 0xfc206578
&eth2_ec->stat_udma[2].tx_q11_bytes = 0xfc20657c
&eth2_ec->stat_udma[2].tx_q12_bytes = 0xfc206580
&eth2_ec->stat_udma[2].tx_q13_bytes = 0xfc206584
&eth2_ec->stat_udma[2].tx_q14_bytes = 0xfc206588
&eth2_ec->stat_udma[2].tx_q15_bytes = 0xfc20658c
&eth2_ec->stat_udma[2].tx_q4_pkts = 0xfc206590
&eth2_ec->stat_udma[2].tx_q5_pkts = 0xfc206594
&eth2_ec->stat_udma[2].tx_q6_pkts = 0xfc206598
&eth2_ec->stat_udma[2].tx_q7_pkts = 0xfc20659c
&eth2_ec->stat_udma[2].tx_q8_pkts = 0xfc2065a0
&eth2_ec->stat_udma[2].tx_q9_pkts = 0xfc2065a4
&eth2_ec->stat_udma[2].tx_q10_pkts = 0xfc2065a8
&eth2_ec->stat_udma[2].tx_q11_pkts = 0xfc2065ac
&eth2_ec->stat_udma[2].tx_q12_pkts = 0xfc2065b0
&eth2_ec->stat_udma[2].tx_q13_pkts = 0xfc2065b4
&eth2_ec->stat_udma[2].tx_q14_pkts = 0xfc2065b8
&eth2_ec->stat_udma[2].tx_q15_pkts = 0xfc2065bc
&eth2_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc206600
&eth2_ec->stat_udma[3].rfw_out_drop = 0xfc206604
&eth2_ec->stat_udma[3].msw_in_rx_pkt = 0xfc206608
&eth2_ec->stat_udma[3].msw_drop_q_full = 0xfc20660c
&eth2_ec->stat_udma[3].msw_drop_sop = 0xfc206610
&eth2_ec->stat_udma[3].msw_drop_eop = 0xfc206614
&eth2_ec->stat_udma[3].msw_wr_eop = 0xfc206618
&eth2_ec->stat_udma[3].msw_out_rx_pkt = 0xfc20661c
&eth2_ec->stat_udma[3].tso_no_tso_pkt = 0xfc206620
&eth2_ec->stat_udma[3].tso_tso_pkt = 0xfc206624
&eth2_ec->stat_udma[3].tso_seg_pkt = 0xfc206628
&eth2_ec->stat_udma[3].tso_pad_pkt = 0xfc20662c
&eth2_ec->stat_udma[3].tpm_tx_spoof = 0xfc206630
&eth2_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc206634
&eth2_ec->stat_udma[3].tmi_out_to_mac = 0xfc206638
&eth2_ec->stat_udma[3].tmi_out_to_rx = 0xfc20663c
&eth2_ec->stat_udma[3].tx_q0_bytes = 0xfc206640
&eth2_ec->stat_udma[3].tx_q1_bytes = 0xfc206644
&eth2_ec->stat_udma[3].tx_q2_bytes = 0xfc206648
&eth2_ec->stat_udma[3].tx_q3_bytes = 0xfc20664c
&eth2_ec->stat_udma[3].tx_q0_pkts = 0xfc206650
&eth2_ec->stat_udma[3].tx_q1_pkts = 0xfc206654
&eth2_ec->stat_udma[3].tx_q2_pkts = 0xfc206658
&eth2_ec->stat_udma[3].tx_q3_pkts = 0xfc20665c
&eth2_ec->stat_udma[3].tx_q4_bytes = 0xfc206660
&eth2_ec->stat_udma[3].tx_q5_bytes = 0xfc206664
&eth2_ec->stat_udma[3].tx_q6_bytes = 0xfc206668
&eth2_ec->stat_udma[3].tx_q7_bytes = 0xfc20666c
&eth2_ec->stat_udma[3].tx_q8_bytes = 0xfc206670
&eth2_ec->stat_udma[3].tx_q9_bytes = 0xfc206674
&eth2_ec->stat_udma[3].tx_q10_bytes = 0xfc206678
&eth2_ec->stat_udma[3].tx_q11_bytes = 0xfc20667c
&eth2_ec->stat_udma[3].tx_q12_bytes = 0xfc206680
&eth2_ec->stat_udma[3].tx_q13_bytes = 0xfc206684
&eth2_ec->stat_udma[3].tx_q14_bytes = 0xfc206688
&eth2_ec->stat_udma[3].tx_q15_bytes = 0xfc20668c
&eth2_ec->stat_udma[3].tx_q4_pkts = 0xfc206690
&eth2_ec->stat_udma[3].tx_q5_pkts = 0xfc206694
&eth2_ec->stat_udma[3].tx_q6_pkts = 0xfc206698
&eth2_ec->stat_udma[3].tx_q7_pkts = 0xfc20669c
&eth2_ec->stat_udma[3].tx_q8_pkts = 0xfc2066a0
&eth2_ec->stat_udma[3].tx_q9_pkts = 0xfc2066a4
&eth2_ec->stat_udma[3].tx_q10_pkts = 0xfc2066a8
&eth2_ec->stat_udma[3].tx_q11_pkts = 0xfc2066ac
&eth2_ec->stat_udma[3].tx_q12_pkts = 0xfc2066b0
&eth2_ec->stat_udma[3].tx_q13_pkts = 0xfc2066b4
&eth2_ec->stat_udma[3].tx_q14_pkts = 0xfc2066b8
&eth2_ec->stat_udma[3].tx_q15_pkts = 0xfc2066bc
&eth2_ec->msp.p_parse_cfg = 0xfc206700
&eth2_ec->msp.p_act_table_addr = 0xfc206704
&eth2_ec->msp.p_act_table_data_1 = 0xfc206708
&eth2_ec->msp.p_act_table_data_2 = 0xfc20670c
&eth2_ec->msp.p_act_table_data_3 = 0xfc206710
&eth2_ec->msp.p_act_table_data_4 = 0xfc206714
&eth2_ec->msp.p_act_table_data_5 = 0xfc206718
&eth2_ec->msp.p_act_table_data_6 = 0xfc20671c
&eth2_ec->msp.p_res_def = 0xfc206720
&eth2_ec->msp.p_res_in = 0xfc206724
&eth2_ec->msp_p[0].h_hdr_len = 0xfc206740
&eth2_ec->msp_p[1].h_hdr_len = 0xfc206744
&eth2_ec->msp_p[2].h_hdr_len = 0xfc206748
&eth2_ec->msp_p[3].h_hdr_len = 0xfc20674c
&eth2_ec->msp_p[4].h_hdr_len = 0xfc206750
&eth2_ec->msp_p[5].h_hdr_len = 0xfc206754
&eth2_ec->msp_p[6].h_hdr_len = 0xfc206758
&eth2_ec->msp_p[7].h_hdr_len = 0xfc20675c
&eth2_ec->msp_p[8].h_hdr_len = 0xfc206760
&eth2_ec->msp_p[9].h_hdr_len = 0xfc206764
&eth2_ec->msp_p[10].h_hdr_len = 0xfc206768
&eth2_ec->msp_p[11].h_hdr_len = 0xfc20676c
&eth2_ec->msp_p[12].h_hdr_len = 0xfc206770
&eth2_ec->msp_p[13].h_hdr_len = 0xfc206774
&eth2_ec->msp_p[14].h_hdr_len = 0xfc206778
&eth2_ec->msp_p[15].h_hdr_len = 0xfc20677c
&eth2_ec->msp_p[16].h_hdr_len = 0xfc206780
&eth2_ec->msp_p[17].h_hdr_len = 0xfc206784
&eth2_ec->msp_p[18].h_hdr_len = 0xfc206788
&eth2_ec->msp_p[19].h_hdr_len = 0xfc20678c
&eth2_ec->msp_p[20].h_hdr_len = 0xfc206790
&eth2_ec->msp_p[21].h_hdr_len = 0xfc206794
&eth2_ec->msp_p[22].h_hdr_len = 0xfc206798
&eth2_ec->msp_p[23].h_hdr_len = 0xfc20679c
&eth2_ec->msp_p[24].h_hdr_len = 0xfc2067a0
&eth2_ec->msp_p[25].h_hdr_len = 0xfc2067a4
&eth2_ec->msp_p[26].h_hdr_len = 0xfc2067a8
&eth2_ec->msp_p[27].h_hdr_len = 0xfc2067ac
&eth2_ec->msp_p[28].h_hdr_len = 0xfc2067b0
&eth2_ec->msp_p[29].h_hdr_len = 0xfc2067b4
&eth2_ec->msp_p[30].h_hdr_len = 0xfc2067b8
&eth2_ec->msp_p[31].h_hdr_len = 0xfc2067bc
&eth2_ec->msp_c[0].p_comp_data = 0xfc2067c0
&eth2_ec->msp_c[0].p_comp_mask = 0xfc2067c4
&eth2_ec->msp_c[0].p_comp_ctrl = 0xfc2067c8
&eth2_ec->msp_c[1].p_comp_data = 0xfc2067dc
&eth2_ec->msp_c[1].p_comp_mask = 0xfc2067e0
&eth2_ec->msp_c[1].p_comp_ctrl = 0xfc2067e4
&eth2_ec->msp_c[2].p_comp_data = 0xfc2067f8
&eth2_ec->msp_c[2].p_comp_mask = 0xfc2067fc
&eth2_ec->msp_c[2].p_comp_ctrl = 0xfc206800
&eth2_ec->msp_c[3].p_comp_data = 0xfc206814
&eth2_ec->msp_c[3].p_comp_mask = 0xfc206818
&eth2_ec->msp_c[3].p_comp_ctrl = 0xfc20681c
&eth2_ec->msp_c[4].p_comp_data = 0xfc206830
&eth2_ec->msp_c[4].p_comp_mask = 0xfc206834
&eth2_ec->msp_c[4].p_comp_ctrl = 0xfc206838
&eth2_ec->msp_c[5].p_comp_data = 0xfc20684c
&eth2_ec->msp_c[5].p_comp_mask = 0xfc206850
&eth2_ec->msp_c[5].p_comp_ctrl = 0xfc206854
&eth2_ec->msp_c[6].p_comp_data = 0xfc206868
&eth2_ec->msp_c[6].p_comp_mask = 0xfc20686c
&eth2_ec->msp_c[6].p_comp_ctrl = 0xfc206870
&eth2_ec->msp_c[7].p_comp_data = 0xfc206884
&eth2_ec->msp_c[7].p_comp_mask = 0xfc206888
&eth2_ec->msp_c[7].p_comp_ctrl = 0xfc20688c
&eth2_ec->msp_c[8].p_comp_data = 0xfc2068a0
&eth2_ec->msp_c[8].p_comp_mask = 0xfc2068a4
&eth2_ec->msp_c[8].p_comp_ctrl = 0xfc2068a8
&eth2_ec->msp_c[9].p_comp_data = 0xfc2068bc
&eth2_ec->msp_c[9].p_comp_mask = 0xfc2068c0
&eth2_ec->msp_c[9].p_comp_ctrl = 0xfc2068c4
&eth2_ec->msp_c[10].p_comp_data = 0xfc2068d8
&eth2_ec->msp_c[10].p_comp_mask = 0xfc2068dc
&eth2_ec->msp_c[10].p_comp_ctrl = 0xfc2068e0
&eth2_ec->msp_c[11].p_comp_data = 0xfc2068f4
&eth2_ec->msp_c[11].p_comp_mask = 0xfc2068f8
&eth2_ec->msp_c[11].p_comp_ctrl = 0xfc2068fc
&eth2_ec->msp_c[12].p_comp_data = 0xfc206910
&eth2_ec->msp_c[12].p_comp_mask = 0xfc206914
&eth2_ec->msp_c[12].p_comp_ctrl = 0xfc206918
&eth2_ec->msp_c[13].p_comp_data = 0xfc20692c
&eth2_ec->msp_c[13].p_comp_mask = 0xfc206930
&eth2_ec->msp_c[13].p_comp_ctrl = 0xfc206934
&eth2_ec->msp_c[14].p_comp_data = 0xfc206948
&eth2_ec->msp_c[14].p_comp_mask = 0xfc20694c
&eth2_ec->msp_c[14].p_comp_ctrl = 0xfc206950
&eth2_ec->msp_c[15].p_comp_data = 0xfc206964
&eth2_ec->msp_c[15].p_comp_mask = 0xfc206968
&eth2_ec->msp_c[15].p_comp_ctrl = 0xfc20696c
&eth2_ec->msp_c[16].p_comp_data = 0xfc206980
&eth2_ec->msp_c[16].p_comp_mask = 0xfc206984
&eth2_ec->msp_c[16].p_comp_ctrl = 0xfc206988
&eth2_ec->msp_c[17].p_comp_data = 0xfc20699c
&eth2_ec->msp_c[17].p_comp_mask = 0xfc2069a0
&eth2_ec->msp_c[17].p_comp_ctrl = 0xfc2069a4
&eth2_ec->msp_c[18].p_comp_data = 0xfc2069b8
&eth2_ec->msp_c[18].p_comp_mask = 0xfc2069bc
&eth2_ec->msp_c[18].p_comp_ctrl = 0xfc2069c0
&eth2_ec->msp_c[19].p_comp_data = 0xfc2069d4
&eth2_ec->msp_c[19].p_comp_mask = 0xfc2069d8
&eth2_ec->msp_c[19].p_comp_ctrl = 0xfc2069dc
&eth2_ec->msp_c[20].p_comp_data = 0xfc2069f0
&eth2_ec->msp_c[20].p_comp_mask = 0xfc2069f4
&eth2_ec->msp_c[20].p_comp_ctrl = 0xfc2069f8
&eth2_ec->msp_c[21].p_comp_data = 0xfc206a0c
&eth2_ec->msp_c[21].p_comp_mask = 0xfc206a10
&eth2_ec->msp_c[21].p_comp_ctrl = 0xfc206a14
&eth2_ec->msp_c[22].p_comp_data = 0xfc206a28
&eth2_ec->msp_c[22].p_comp_mask = 0xfc206a2c
&eth2_ec->msp_c[22].p_comp_ctrl = 0xfc206a30
&eth2_ec->msp_c[23].p_comp_data = 0xfc206a44
&eth2_ec->msp_c[23].p_comp_mask = 0xfc206a48
&eth2_ec->msp_c[23].p_comp_ctrl = 0xfc206a4c
&eth2_ec->msp_c[24].p_comp_data = 0xfc206a60
&eth2_ec->msp_c[24].p_comp_mask = 0xfc206a64
&eth2_ec->msp_c[24].p_comp_ctrl = 0xfc206a68
&eth2_ec->msp_c[25].p_comp_data = 0xfc206a7c
&eth2_ec->msp_c[25].p_comp_mask = 0xfc206a80
&eth2_ec->msp_c[25].p_comp_ctrl = 0xfc206a84
&eth2_ec->msp_c[26].p_comp_data = 0xfc206a98
&eth2_ec->msp_c[26].p_comp_mask = 0xfc206a9c
&eth2_ec->msp_c[26].p_comp_ctrl = 0xfc206aa0
&eth2_ec->msp_c[27].p_comp_data = 0xfc206ab4
&eth2_ec->msp_c[27].p_comp_mask = 0xfc206ab8
&eth2_ec->msp_c[27].p_comp_ctrl = 0xfc206abc
&eth2_ec->msp_c[28].p_comp_data = 0xfc206ad0
&eth2_ec->msp_c[28].p_comp_mask = 0xfc206ad4
&eth2_ec->msp_c[28].p_comp_ctrl = 0xfc206ad8
&eth2_ec->msp_c[29].p_comp_data = 0xfc206aec
&eth2_ec->msp_c[29].p_comp_mask = 0xfc206af0
&eth2_ec->msp_c[29].p_comp_ctrl = 0xfc206af4
&eth2_ec->msp_c[30].p_comp_data = 0xfc206b08
&eth2_ec->msp_c[30].p_comp_mask = 0xfc206b0c
&eth2_ec->msp_c[30].p_comp_ctrl = 0xfc206b10
&eth2_ec->msp_c[31].p_comp_data = 0xfc206b24
&eth2_ec->msp_c[31].p_comp_mask = 0xfc206b28
&eth2_ec->msp_c[31].p_comp_ctrl = 0xfc206b2c
&eth2_ec->crce.gen_cfg = 0xfc206b60
&eth2_ec->wol.wol_en = 0xfc206b80
&eth2_ec->wol.magic_pswd_l = 0xfc206b84
&eth2_ec->wol.magic_pswd_h = 0xfc206b88
&eth2_ec->wol.ipv6_dip_word0 = 0xfc206b8c
&eth2_ec->wol.ipv6_dip_word1 = 0xfc206b90
&eth2_ec->wol.ipv6_dip_word2 = 0xfc206b94
&eth2_ec->wol.ipv6_dip_word3 = 0xfc206b98
&eth2_ec->wol.ipv4_dip = 0xfc206b9c
&eth2_ec->wol.ethertype = 0xfc206ba0
&eth2_ec->int_ctrl_mem[0] = 0xfc206c00
&eth2_ec->int_ctrl_mem[1] = 0xfc206c04
&eth2_ec->int_ctrl_mem[2] = 0xfc206c08
&eth2_ec->int_ctrl_mem[3] = 0xfc206c0c
&eth2_ec->int_ctrl_mem[4] = 0xfc206c10
&eth2_ec->int_ctrl_mem[5] = 0xfc206c14
&eth2_ec->int_ctrl_mem[6] = 0xfc206c18
&eth2_ec->int_ctrl_mem[7] = 0xfc206c1c
&eth2_ec->int_ctrl_mem[8] = 0xfc206c20
&eth2_ec->int_ctrl_mem[9] = 0xfc206c24
&eth2_ec->int_ctrl_mem[10] = 0xfc206c28
&eth2_ec->int_ctrl_mem[11] = 0xfc206c2c
&eth2_ec->int_ctrl_mem[12] = 0xfc206c30
&eth2_ec->int_ctrl_mem[13] = 0xfc206c34
&eth2_ec->int_ctrl_mem[14] = 0xfc206c38
&eth2_ec->int_ctrl_mem[15] = 0xfc206c3c
&eth2_ec->int_ctrl_mem[16] = 0xfc206c40
&eth2_ec->int_ctrl_mem[17] = 0xfc206c44
&eth2_ec->int_ctrl_mem[18] = 0xfc206c48
&eth2_ec->int_ctrl_mem[19] = 0xfc206c4c
&eth2_ec->int_ctrl_mem[20] = 0xfc206c50
&eth2_ec->int_ctrl_mem[21] = 0xfc206c54
&eth2_ec->int_ctrl_mem[22] = 0xfc206c58
&eth2_ec->int_ctrl_mem[23] = 0xfc206c5c
&eth2_ec->int_ctrl_mem[24] = 0xfc206c60
&eth2_ec->int_ctrl_mem[25] = 0xfc206c64
&eth2_ec->int_ctrl_mem[26] = 0xfc206c68
&eth2_ec->int_ctrl_mem[27] = 0xfc206c6c
&eth2_ec->int_ctrl_mem[28] = 0xfc206c70
&eth2_ec->int_ctrl_mem[29] = 0xfc206c74
&eth2_ec->int_ctrl_mem[30] = 0xfc206c78
&eth2_ec->int_ctrl_mem[31] = 0xfc206c7c
&eth2_ec->int_ctrl_mem[32] = 0xfc206c80
&eth2_ec->int_ctrl_mem[33] = 0xfc206c84
&eth2_ec->int_ctrl_mem[34] = 0xfc206c88
&eth2_ec->int_ctrl_mem[35] = 0xfc206c8c
&eth2_ec->int_ctrl_mem[36] = 0xfc206c90
&eth2_ec->int_ctrl_mem[37] = 0xfc206c94
&eth2_ec->int_ctrl_mem[38] = 0xfc206c98
&eth2_ec->int_ctrl_mem[39] = 0xfc206c9c
&eth2_ec->int_ctrl_mem[40] = 0xfc206ca0
&eth2_ec->int_ctrl_mem[41] = 0xfc206ca4
&eth2_ec->int_ctrl_mem[42] = 0xfc206ca8
&eth2_ec->int_ctrl_mem[43] = 0xfc206cac
&eth2_ec->int_ctrl_mem[44] = 0xfc206cb0
&eth2_ec->int_ctrl_mem[45] = 0xfc206cb4
&eth2_ec->int_ctrl_mem[46] = 0xfc206cb8
&eth2_ec->int_ctrl_mem[47] = 0xfc206cbc
&eth2_ec->int_ctrl_mem[48] = 0xfc206cc0
&eth2_ec->int_ctrl_mem[49] = 0xfc206cc4
&eth2_ec->int_ctrl_mem[50] = 0xfc206cc8
&eth2_ec->int_ctrl_mem[51] = 0xfc206ccc
&eth2_ec->int_ctrl_mem[52] = 0xfc206cd0
&eth2_ec->int_ctrl_mem[53] = 0xfc206cd4
&eth2_ec->int_ctrl_mem[54] = 0xfc206cd8
&eth2_ec->int_ctrl_mem[55] = 0xfc206cdc
&eth2_ec->int_ctrl_mem[56] = 0xfc206ce0
&eth2_ec->int_ctrl_mem[57] = 0xfc206ce4
&eth2_ec->int_ctrl_mem[58] = 0xfc206ce8
&eth2_ec->int_ctrl_mem[59] = 0xfc206cec
&eth2_ec->int_ctrl_mem[60] = 0xfc206cf0
&eth2_ec->int_ctrl_mem[61] = 0xfc206cf4
&eth2_ec->int_ctrl_mem[62] = 0xfc206cf8
&eth2_ec->int_ctrl_mem[63] = 0xfc206cfc
&eth2_ec->pth.system_time_seconds = 0xfc206d00
&eth2_ec->pth.system_time_subseconds_msb = 0xfc206d04
&eth2_ec->pth.system_time_subseconds_lsb = 0xfc206d08
&eth2_ec->pth.clock_period_msb = 0xfc206d0c
&eth2_ec->pth.clock_period_lsb = 0xfc206d10
&eth2_ec->pth.int_update_ctrl = 0xfc206d14
&eth2_ec->pth.int_update_seconds = 0xfc206d18
&eth2_ec->pth.int_update_subseconds_msb = 0xfc206d1c
&eth2_ec->pth.int_update_subseconds_lsb = 0xfc206d20
&eth2_ec->pth.ext_update_ctrl = 0xfc206d24
&eth2_ec->pth.ext_update_seconds = 0xfc206d28
&eth2_ec->pth.ext_update_subseconds_msb = 0xfc206d2c
&eth2_ec->pth.ext_update_subseconds_lsb = 0xfc206d30
&eth2_ec->pth.read_compensation_subseconds_msb = 0xfc206d34
&eth2_ec->pth.read_compensation_subseconds_lsb = 0xfc206d38
&eth2_ec->pth.int_write_compensation_subseconds_msb = 0xfc206d3c
&eth2_ec->pth.int_write_compensation_subseconds_lsb = 0xfc206d40
&eth2_ec->pth.ext_write_compensation_subseconds_msb = 0xfc206d44
&eth2_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc206d48
&eth2_ec->pth.sync_compensation_subseconds_msb = 0xfc206d4c
&eth2_ec->pth.sync_compensation_subseconds_lsb = 0xfc206d50
&eth2_ec->pth.nanosec_align = 0xfc206d54
&eth2_ec->pth_egress[0].trigger_ctrl = 0xfc206d80
&eth2_ec->pth_egress[0].trigger_seconds = 0xfc206d84
&eth2_ec->pth_egress[0].trigger_subseconds_msb = 0xfc206d88
&eth2_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc206d8c
&eth2_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc206d90
&eth2_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc206d94
&eth2_ec->pth_egress[1].trigger_ctrl = 0xfc206da0
&eth2_ec->pth_egress[1].trigger_seconds = 0xfc206da4
&eth2_ec->pth_egress[1].trigger_subseconds_msb = 0xfc206da8
&eth2_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc206dac
&eth2_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc206db0
&eth2_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc206db4
&eth2_ec->pth_egress[2].trigger_ctrl = 0xfc206dc0
&eth2_ec->pth_egress[2].trigger_seconds = 0xfc206dc4
&eth2_ec->pth_egress[2].trigger_subseconds_msb = 0xfc206dc8
&eth2_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc206dcc
&eth2_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc206dd0
&eth2_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc206dd4
&eth2_ec->pth_egress[3].trigger_ctrl = 0xfc206de0
&eth2_ec->pth_egress[3].trigger_seconds = 0xfc206de4
&eth2_ec->pth_egress[3].trigger_subseconds_msb = 0xfc206de8
&eth2_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc206dec
&eth2_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc206df0
&eth2_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc206df4
&eth2_ec->pth_egress[4].trigger_ctrl = 0xfc206e00
&eth2_ec->pth_egress[4].trigger_seconds = 0xfc206e04
&eth2_ec->pth_egress[4].trigger_subseconds_msb = 0xfc206e08
&eth2_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc206e0c
&eth2_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc206e10
&eth2_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc206e14
&eth2_ec->pth_egress[5].trigger_ctrl = 0xfc206e20
&eth2_ec->pth_egress[5].trigger_seconds = 0xfc206e24
&eth2_ec->pth_egress[5].trigger_subseconds_msb = 0xfc206e28
&eth2_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc206e2c
&eth2_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc206e30
&eth2_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc206e34
&eth2_ec->pth_egress[6].trigger_ctrl = 0xfc206e40
&eth2_ec->pth_egress[6].trigger_seconds = 0xfc206e44
&eth2_ec->pth_egress[6].trigger_subseconds_msb = 0xfc206e48
&eth2_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc206e4c
&eth2_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc206e50
&eth2_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc206e54
&eth2_ec->pth_egress[7].trigger_ctrl = 0xfc206e60
&eth2_ec->pth_egress[7].trigger_seconds = 0xfc206e64
&eth2_ec->pth_egress[7].trigger_subseconds_msb = 0xfc206e68
&eth2_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc206e6c
&eth2_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc206e70
&eth2_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc206e74
&eth2_ec->pth_db[0].ts = 0xfc206e80
&eth2_ec->pth_db[0].qual = 0xfc206e84
&eth2_ec->pth_db[1].ts = 0xfc206e98
&eth2_ec->pth_db[1].qual = 0xfc206e9c
&eth2_ec->pth_db[2].ts = 0xfc206eb0
&eth2_ec->pth_db[2].qual = 0xfc206eb4
&eth2_ec->pth_db[3].ts = 0xfc206ec8
&eth2_ec->pth_db[3].qual = 0xfc206ecc
&eth2_ec->pth_db[4].ts = 0xfc206ee0
&eth2_ec->pth_db[4].qual = 0xfc206ee4
&eth2_ec->pth_db[5].ts = 0xfc206ef8
&eth2_ec->pth_db[5].qual = 0xfc206efc
&eth2_ec->pth_db[6].ts = 0xfc206f10
&eth2_ec->pth_db[6].qual = 0xfc206f14
&eth2_ec->pth_db[7].ts = 0xfc206f28
&eth2_ec->pth_db[7].qual = 0xfc206f2c
&eth2_ec->pth_db[8].ts = 0xfc206f40
&eth2_ec->pth_db[8].qual = 0xfc206f44
&eth2_ec->pth_db[9].ts = 0xfc206f58
&eth2_ec->pth_db[9].qual = 0xfc206f5c
&eth2_ec->pth_db[10].ts = 0xfc206f70
&eth2_ec->pth_db[10].qual = 0xfc206f74
&eth2_ec->pth_db[11].ts = 0xfc206f88
&eth2_ec->pth_db[11].qual = 0xfc206f8c
&eth2_ec->pth_db[12].ts = 0xfc206fa0
&eth2_ec->pth_db[12].qual = 0xfc206fa4
&eth2_ec->pth_db[13].ts = 0xfc206fb8
&eth2_ec->pth_db[13].qual = 0xfc206fbc
&eth2_ec->pth_db[14].ts = 0xfc206fd0
&eth2_ec->pth_db[14].qual = 0xfc206fd4
&eth2_ec->pth_db[15].ts = 0xfc206fe8
&eth2_ec->pth_db[15].qual = 0xfc206fec
&eth2_ec->gen_v3.bypass = 0xfc207680
&eth2_ec->gen_v3.rx_comp_desc = 0xfc207684
&eth2_ec->gen_v3.conf = 0xfc207688
&eth2_ec->gen_v3.tpm = 0xfc20768c
&eth2_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc207690
&eth2_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc207694
&eth2_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc207698
&eth2_ec->tfw_v3.tx_gpd_cam_addr = 0xfc2076c0
&eth2_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc2076c4
&eth2_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc2076c8
&eth2_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc2076cc
&eth2_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc2076d0
&eth2_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc2076d4
&eth2_ec->tfw_v3.tx_gcp_legacy = 0xfc2076d8
&eth2_ec->tfw_v3.tx_gcp_table_addr = 0xfc2076dc
&eth2_ec->tfw_v3.tx_gcp_table_gen = 0xfc2076e0
&eth2_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc2076e4
&eth2_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc2076e8
&eth2_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc2076ec
&eth2_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc2076f0
&eth2_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc2076f4
&eth2_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc2076f8
&eth2_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc2076fc
&eth2_ec->tfw_v3.tx_gcp_table_res = 0xfc207700
&eth2_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc207704
&eth2_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc207708
&eth2_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc20770c
&eth2_ec->tfw_v3.crc_csum_replace = 0xfc207710
&eth2_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc207714
&eth2_ec->tfw_v3.crc_csum_replace_table = 0xfc207718
&eth2_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc20771c
&eth2_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc207720
&eth2_ec->rfw_v3.rx_gpd_cam_addr = 0xfc207740
&eth2_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc207744
&eth2_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc207748
&eth2_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc20774c
&eth2_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc207750
&eth2_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc207754
&eth2_ec->rfw_v3.gpd_p1 = 0xfc207758
&eth2_ec->rfw_v3.gpd_p2 = 0xfc20775c
&eth2_ec->rfw_v3.gpd_p3 = 0xfc207760
&eth2_ec->rfw_v3.gpd_p4 = 0xfc207764
&eth2_ec->rfw_v3.gpd_p5 = 0xfc207768
&eth2_ec->rfw_v3.gpd_p6 = 0xfc20776c
&eth2_ec->rfw_v3.gpd_p7 = 0xfc207770
&eth2_ec->rfw_v3.gpd_p8 = 0xfc207774
&eth2_ec->rfw_v3.rx_gcp_legacy = 0xfc207778
&eth2_ec->rfw_v3.rx_gcp_table_addr = 0xfc20777c
&eth2_ec->rfw_v3.rx_gcp_table_gen = 0xfc207780
&eth2_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc207784
&eth2_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc207788
&eth2_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc20778c
&eth2_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc207790
&eth2_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc207794
&eth2_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc207798
&eth2_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc20779c
&eth2_ec->rfw_v3.rx_gcp_table_res = 0xfc2077a0
&eth2_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc2077a4
&eth2_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc2077a8
&eth2_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc2077ac
&eth2_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc2077b0
&eth2_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc2077b4
&eth2_ec->rfw_v3.hs_ctrl_table_addr = 0xfc2077b8
&eth2_ec->rfw_v3.hs_ctrl_table = 0xfc2077bc
&eth2_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc2077c0
&eth2_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc2077c4
&eth2_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc2077c8
&eth2_ec->rfw_v3.hs_ctrl_cfg = 0xfc2077cc
&eth2_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc2077d0
&eth2_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc2077d4
&eth2_ec->rfw_v3.rfw_gen_cfg = 0xfc2077d8
&eth2_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc2077dc
&eth2_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc2077e0
&eth2_ec->crypto.tx_config = 0xfc207840
&eth2_ec->crypto.rx_config = 0xfc207844
&eth2_ec->crypto.tx_override = 0xfc207848
&eth2_ec->crypto.rx_override = 0xfc20784c
&eth2_ec->crypto.xts_alpha_1 = 0xfc207850
&eth2_ec->crypto.xts_alpha_2 = 0xfc207854
&eth2_ec->crypto.xts_alpha_3 = 0xfc207858
&eth2_ec->crypto.xts_alpha_4 = 0xfc20785c
&eth2_ec->crypto.xts_sector_id_1 = 0xfc207860
&eth2_ec->crypto.xts_sector_id_2 = 0xfc207864
&eth2_ec->crypto.xts_sector_id_3 = 0xfc207868
&eth2_ec->crypto.xts_sector_id_4 = 0xfc20786c
&eth2_ec->crypto.tx_enc_iv_construction = 0xfc207870
&eth2_ec->crypto.rx_enc_iv_construction = 0xfc207874
&eth2_ec->crypto.rx_enc_iv_map = 0xfc207878
&eth2_ec->crypto.tx_pkt_trim_len = 0xfc20787c
&eth2_ec->crypto.rx_pkt_trim_len = 0xfc207880
&eth2_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc2078c0
&eth2_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc2078c4
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc2078c8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc2078cc
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc2078d0
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc2078d4
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc2078d8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc2078dc
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc2078e0
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc2078e4
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc2078e8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc2078ec
&eth2_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc2078f0
&eth2_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc2078f4
&eth2_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc2078f8
&eth2_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc2078fc
&eth2_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc207900
&eth2_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc207904
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc207908
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc20790c
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc207910
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc207914
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc207918
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc20791c
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc207920
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc207924
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc207928
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc20792c
&eth2_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc207930
&eth2_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc207934
&eth2_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc207938
&eth2_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc20793c
&eth2_ec->crypto_tx_tid[0].def_val = 0xfc207a00
&eth2_ec->crypto_tx_tid[1].def_val = 0xfc207a04
&eth2_ec->crypto_tx_tid[2].def_val = 0xfc207a08
&eth2_ec->crypto_tx_tid[3].def_val = 0xfc207a0c
&eth2_ec->crypto_tx_tid[4].def_val = 0xfc207a10
&eth2_ec->crypto_tx_tid[5].def_val = 0xfc207a14
&eth2_ec->crypto_tx_tid[6].def_val = 0xfc207a18
&eth2_ec->crypto_tx_tid[7].def_val = 0xfc207a1c
&eth2_ec->pn_remap.table_addr = 0xfc207a60
&eth2_ec->pn_remap.table_data = 0xfc207a64
&eth2_ec->tmi_fwd_table.addr = 0xfc207a80
&eth2_ec->tmi_fwd_table.fields = 0xfc207a84
&eth2_ec->tmi_fwd_table.fields_ignore = 0xfc207a90
&eth2_ec->tmi_fwd_table.stream_info_fields = 0xfc207ac0
&eth2_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc207ac4
&eth2_ec->tmi_fwd_table.cfg = 0xfc207ac8
&eth2_ec->rfw_v4_udma_select[0].port_map = 0xfc207b00
&eth2_ec->rfw_v4_udma_select[1].port_map = 0xfc207b04
&eth2_ec->rfw_v4_udma_select[2].port_map = 0xfc207b08
&eth2_ec->rfw_v4_udma_select[3].port_map = 0xfc207b0c
&eth2_ec->rfw_v4_udma_select[4].port_map = 0xfc207b10
&eth2_ec->rfw_v4_udma_select[5].port_map = 0xfc207b14
&eth2_ec->rfw_v4_udma_select[6].port_map = 0xfc207b18
&eth2_ec->rfw_v4_udma_select[7].port_map = 0xfc207b1c
&eth2_ec->rfw_v4_udma_select[8].port_map = 0xfc207b20
&eth2_ec->rfw_v4_udma_select[9].port_map = 0xfc207b24
&eth2_ec->rfw_v4_udma_select[10].port_map = 0xfc207b28
&eth2_ec->rfw_v4_udma_select[11].port_map = 0xfc207b2c
&eth2_ec->rfw_v4_udma_select[12].port_map = 0xfc207b30
&eth2_ec->rfw_v4_udma_select[13].port_map = 0xfc207b34
&eth2_ec->rfw_v4_udma_select[14].port_map = 0xfc207b38
&eth2_ec->rfw_v4_udma_select[15].port_map = 0xfc207b3c
&eth2_ec->rfw_v4_udma_select[16].port_map = 0xfc207b40
&eth2_ec->rfw_v4_udma_select[17].port_map = 0xfc207b44
&eth2_ec->rfw_v4_udma_select[18].port_map = 0xfc207b48
&eth2_ec->rfw_v4_udma_select[19].port_map = 0xfc207b4c
&eth2_ec->rfw_v4_udma_select[20].port_map = 0xfc207b50
&eth2_ec->rfw_v4_udma_select[21].port_map = 0xfc207b54
&eth2_ec->rfw_v4_udma_select[22].port_map = 0xfc207b58
&eth2_ec->rfw_v4_udma_select[23].port_map = 0xfc207b5c
&eth2_ec->rfw_v4_udma_select[24].port_map = 0xfc207b60
&eth2_ec->rfw_v4_udma_select[25].port_map = 0xfc207b64
&eth2_ec->rfw_v4_udma_select[26].port_map = 0xfc207b68
&eth2_ec->rfw_v4_udma_select[27].port_map = 0xfc207b6c
&eth2_ec->rfw_v4_udma_select[28].port_map = 0xfc207b70
&eth2_ec->rfw_v4_udma_select[29].port_map = 0xfc207b74
&eth2_ec->rfw_v4_udma_select[30].port_map = 0xfc207b78
&eth2_ec->rfw_v4_udma_select[31].port_map = 0xfc207b7c
&eth2_ec->rfw_v4_udma_select[32].port_map = 0xfc207b80
&eth2_ec->rfw_v4_udma_select[33].port_map = 0xfc207b84
&eth2_ec->rfw_v4_udma_select[34].port_map = 0xfc207b88
&eth2_ec->rfw_v4_udma_select[35].port_map = 0xfc207b8c
&eth2_ec->rfw_v4_udma_select[36].port_map = 0xfc207b90
&eth2_ec->rfw_v4_udma_select[37].port_map = 0xfc207b94
&eth2_ec->rfw_v4_udma_select[38].port_map = 0xfc207b98
&eth2_ec->rfw_v4_udma_select[39].port_map = 0xfc207b9c
&eth2_ec->rfw_v4_udma_select[40].port_map = 0xfc207ba0
&eth2_ec->rfw_v4_udma_select[41].port_map = 0xfc207ba4
&eth2_ec->rfw_v4_udma_select[42].port_map = 0xfc207ba8
&eth2_ec->rfw_v4_udma_select[43].port_map = 0xfc207bac
&eth2_ec->rfw_v4_udma_select[44].port_map = 0xfc207bb0
&eth2_ec->rfw_v4_udma_select[45].port_map = 0xfc207bb4
&eth2_ec->rfw_v4_udma_select[46].port_map = 0xfc207bb8
&eth2_ec->rfw_v4_udma_select[47].port_map = 0xfc207bbc
&eth2_ec->rfw_v4_udma_select[48].port_map = 0xfc207bc0
&eth2_ec->rfw_v4_udma_select[49].port_map = 0xfc207bc4
&eth2_ec->rfw_v4_udma_select[50].port_map = 0xfc207bc8
&eth2_ec->rfw_v4_udma_select[51].port_map = 0xfc207bcc
&eth2_ec->rfw_v4_udma_select[52].port_map = 0xfc207bd0
&eth2_ec->rfw_v4_udma_select[53].port_map = 0xfc207bd4
&eth2_ec->rfw_v4_udma_select[54].port_map = 0xfc207bd8
&eth2_ec->rfw_v4_udma_select[55].port_map = 0xfc207bdc
&eth2_ec->rfw_v4_udma_select[56].port_map = 0xfc207be0
&eth2_ec->rfw_v4_udma_select[57].port_map = 0xfc207be4
&eth2_ec->rfw_v4_udma_select[58].port_map = 0xfc207be8
&eth2_ec->rfw_v4_udma_select[59].port_map = 0xfc207bec
&eth2_ec->rfw_v4_udma_select[60].port_map = 0xfc207bf0
&eth2_ec->rfw_v4_udma_select[61].port_map = 0xfc207bf4
&eth2_ec->rfw_v4_udma_select[62].port_map = 0xfc207bf8
&eth2_ec->rfw_v4_udma_select[63].port_map = 0xfc207bfc
&eth2_ec->rfw_v4.udma_select = 0xfc207c00
&eth2_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc207c04
&eth2_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc207c08
&eth2_ec->rfw_v4.data_fifo_depth = 0xfc207c0c
&eth2_ec->crc[0].v4_tx_gcp_table_addr = 0xfc207c80
&eth2_ec->crc[0].v4_tx_gcp_table_gen = 0xfc207c84
&eth2_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc207c88
&eth2_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc207c8c
&eth2_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc207c90
&eth2_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc207c94
&eth2_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc207c98
&eth2_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc207c9c
&eth2_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc207ca0
&eth2_ec->crc[0].v4_tx_gcp_table_res = 0xfc207ca4
&eth2_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc207ca8
&eth2_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc207cac
&eth2_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc207cb0
&eth2_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc207cb4
&eth2_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc207cb8
&eth2_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc207cbc
&eth2_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc207cc0
&eth2_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc207cc4
&eth2_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc207cc8
&eth2_ec->crc[0].v4_rx_gcp_table_addr = 0xfc207ccc
&eth2_ec->crc[0].v4_rx_gcp_table_gen = 0xfc207cd0
&eth2_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc207cd4
&eth2_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc207cd8
&eth2_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc207cdc
&eth2_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc207ce0
&eth2_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc207ce4
&eth2_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc207ce8
&eth2_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc207cec
&eth2_ec->crc[0].v4_rx_gcp_table_res = 0xfc207cf0
&eth2_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc207cf4
&eth2_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc207cf8
&eth2_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc207cfc
&eth2_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc207d00
&eth2_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc207d04
&eth2_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc207d08
&eth2_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc207d0c
&eth2_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc207d10
&eth2_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc207d14
&eth2_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc207d18
&eth2_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc207d1c
&eth2_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc207d20
&eth2_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc207d24
&eth2_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc207d28
&eth2_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc207d2c
&eth2_ec->crc[0].v4_tx_gcp_alu_const = 0xfc207d30
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc207d34
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc207d38
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc207d3c
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc207d40
&eth2_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc207d44
&eth2_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc207d48
&eth2_ec->crc[0].v4_rx_gcp_alu_const = 0xfc207d4c
&eth2_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc207d50
&eth2_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc207d54
&eth2_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc207d58
&eth2_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc207d5c
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc207d60
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc207d64
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc207d68
&eth2_ec->crc[1].v4_tx_gcp_table_addr = 0xfc207d80
&eth2_ec->crc[1].v4_tx_gcp_table_gen = 0xfc207d84
&eth2_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc207d88
&eth2_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc207d8c
&eth2_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc207d90
&eth2_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc207d94
&eth2_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc207d98
&eth2_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc207d9c
&eth2_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc207da0
&eth2_ec->crc[1].v4_tx_gcp_table_res = 0xfc207da4
&eth2_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc207da8
&eth2_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc207dac
&eth2_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc207db0
&eth2_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc207db4
&eth2_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc207db8
&eth2_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc207dbc
&eth2_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc207dc0
&eth2_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc207dc4
&eth2_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc207dc8
&eth2_ec->crc[1].v4_rx_gcp_table_addr = 0xfc207dcc
&eth2_ec->crc[1].v4_rx_gcp_table_gen = 0xfc207dd0
&eth2_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc207dd4
&eth2_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc207dd8
&eth2_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc207ddc
&eth2_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc207de0
&eth2_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc207de4
&eth2_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc207de8
&eth2_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc207dec
&eth2_ec->crc[1].v4_rx_gcp_table_res = 0xfc207df0
&eth2_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc207df4
&eth2_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc207df8
&eth2_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc207dfc
&eth2_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc207e00
&eth2_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc207e04
&eth2_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc207e08
&eth2_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc207e0c
&eth2_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc207e10
&eth2_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc207e14
&eth2_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc207e18
&eth2_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc207e1c
&eth2_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc207e20
&eth2_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc207e24
&eth2_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc207e28
&eth2_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc207e2c
&eth2_ec->crc[1].v4_tx_gcp_alu_const = 0xfc207e30
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc207e34
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc207e38
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc207e3c
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc207e40
&eth2_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc207e44
&eth2_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc207e48
&eth2_ec->crc[1].v4_rx_gcp_alu_const = 0xfc207e4c
&eth2_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc207e50
&eth2_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc207e54
&eth2_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc207e58
&eth2_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc207e5c
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc207e60
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc207e64
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc207e68
&eth2_ec->crc[2].v4_tx_gcp_table_addr = 0xfc207e80
&eth2_ec->crc[2].v4_tx_gcp_table_gen = 0xfc207e84
&eth2_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc207e88
&eth2_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc207e8c
&eth2_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc207e90
&eth2_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc207e94
&eth2_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc207e98
&eth2_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc207e9c
&eth2_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc207ea0
&eth2_ec->crc[2].v4_tx_gcp_table_res = 0xfc207ea4
&eth2_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc207ea8
&eth2_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc207eac
&eth2_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc207eb0
&eth2_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc207eb4
&eth2_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc207eb8
&eth2_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc207ebc
&eth2_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc207ec0
&eth2_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc207ec4
&eth2_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc207ec8
&eth2_ec->crc[2].v4_rx_gcp_table_addr = 0xfc207ecc
&eth2_ec->crc[2].v4_rx_gcp_table_gen = 0xfc207ed0
&eth2_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc207ed4
&eth2_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc207ed8
&eth2_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc207edc
&eth2_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc207ee0
&eth2_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc207ee4
&eth2_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc207ee8
&eth2_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc207eec
&eth2_ec->crc[2].v4_rx_gcp_table_res = 0xfc207ef0
&eth2_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc207ef4
&eth2_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc207ef8
&eth2_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc207efc
&eth2_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc207f00
&eth2_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc207f04
&eth2_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc207f08
&eth2_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc207f0c
&eth2_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc207f10
&eth2_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc207f14
&eth2_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc207f18
&eth2_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc207f1c
&eth2_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc207f20
&eth2_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc207f24
&eth2_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc207f28
&eth2_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc207f2c
&eth2_ec->crc[2].v4_tx_gcp_alu_const = 0xfc207f30
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc207f34
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc207f38
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc207f3c
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc207f40
&eth2_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc207f44
&eth2_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc207f48
&eth2_ec->crc[2].v4_rx_gcp_alu_const = 0xfc207f4c
&eth2_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc207f50
&eth2_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc207f54
&eth2_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc207f58
&eth2_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc207f5c
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc207f60
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc207f64
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc207f68
&eth2_ec->crc[3].v4_tx_gcp_table_addr = 0xfc207f80
&eth2_ec->crc[3].v4_tx_gcp_table_gen = 0xfc207f84
&eth2_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc207f88
&eth2_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc207f8c
&eth2_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc207f90
&eth2_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc207f94
&eth2_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc207f98
&eth2_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc207f9c
&eth2_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc207fa0
&eth2_ec->crc[3].v4_tx_gcp_table_res = 0xfc207fa4
&eth2_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc207fa8
&eth2_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc207fac
&eth2_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc207fb0
&eth2_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc207fb4
&eth2_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc207fb8
&eth2_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc207fbc
&eth2_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc207fc0
&eth2_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc207fc4
&eth2_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc207fc8
&eth2_ec->crc[3].v4_rx_gcp_table_addr = 0xfc207fcc
&eth2_ec->crc[3].v4_rx_gcp_table_gen = 0xfc207fd0
&eth2_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc207fd4
&eth2_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc207fd8
&eth2_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc207fdc
&eth2_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc207fe0
&eth2_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc207fe4
&eth2_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc207fe8
&eth2_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc207fec
&eth2_ec->crc[3].v4_rx_gcp_table_res = 0xfc207ff0
&eth2_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc207ff4
&eth2_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc207ff8
&eth2_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc207ffc
&eth2_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc208000
&eth2_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc208004
&eth2_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc208008
&eth2_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc20800c
&eth2_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc208010
&eth2_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc208014
&eth2_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc208018
&eth2_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc20801c
&eth2_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc208020
&eth2_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc208024
&eth2_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc208028
&eth2_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc20802c
&eth2_ec->crc[3].v4_tx_gcp_alu_const = 0xfc208030
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc208034
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc208038
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc20803c
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc208040
&eth2_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc208044
&eth2_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc208048
&eth2_ec->crc[3].v4_rx_gcp_alu_const = 0xfc20804c
&eth2_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc208050
&eth2_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc208054
&eth2_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc208058
&eth2_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc20805c
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc208060
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc208064
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc208068
&eth2_ec->crc_extended.mask_table_addr = 0xfc208080
&eth2_ec->crc_extended.mask_table_1 = 0xfc208084
&eth2_ec->crc_extended.mask_table_2 = 0xfc208088
&eth2_ec->crc_extended.mask_table_3 = 0xfc20808c
&eth2_ec->crc_extended.mask_table_4 = 0xfc208090
&eth2_ec->crc_extended.mask_table_5 = 0xfc208094
&eth2_ec->crc_extended.mask_table_6 = 0xfc208098
&eth2_ec->crc_extended.mask_table_7 = 0xfc20809c
&eth2_ec->crc_extended.mask_table_8 = 0xfc2080a0
&eth2_ec->crc_extended.mask_table_9 = 0xfc2080a4
&eth2_ec->crc_extended.mask_table_10 = 0xfc2080a8
&eth2_ec->crc_extended.mask_table_11 = 0xfc2080ac
&eth2_ec->crc_extended.mask_table_12 = 0xfc2080b0
&eth2_ec->crc_extended.mask_table_13 = 0xfc2080b4
&eth2_ec->crc_extended.mask_table_14 = 0xfc2080b8
&eth2_ec->crc_extended.mask_table_15 = 0xfc2080bc
&eth2_ec->crc_extended.mask_table_16 = 0xfc2080c0
&eth2_ec->crc_extended.rx_protocol_control_table_addr = 0xfc2080c4
&eth2_ec->crc_extended.rx_protocol_control_table_1 = 0xfc2080c8
&eth2_ec->crc_extended.tx_protocol_control_table_addr = 0xfc2080cc
&eth2_ec->crc_extended.tx_protocol_control_table_1 = 0xfc2080d0
&eth2_ec->crc_extended.tx_insert_en_table_addr = 0xfc2080d4
&eth2_ec->crc_extended.tx_insert_en_table_1 = 0xfc2080d8
&eth2_ec->outstanding_gen.arb_cfg = 0xfc2080dc
&eth2_ec->outstanding[0].arb_cfg_1 = 0xfc2080e0
&eth2_ec->outstanding[0].arb_cfg_2 = 0xfc2080e4
&eth2_ec->outstanding[1].arb_cfg_1 = 0xfc2080e8
&eth2_ec->outstanding[1].arb_cfg_2 = 0xfc2080ec
&eth2_ec->outstanding[2].arb_cfg_1 = 0xfc2080f0
&eth2_ec->outstanding[2].arb_cfg_2 = 0xfc2080f4
&eth2_ec->outstanding[3].arb_cfg_1 = 0xfc2080f8
&eth2_ec->outstanding[3].arb_cfg_2 = 0xfc2080fc
&eth2_ec->rff.to_rfw_shared = 0xfc208100
&eth2_ec->rff.data_fifo_depth_limit = 0xfc208104
&eth2_ec->rfw_prot_index[0].table_1 = 0xfc208200
&eth2_ec->rfw_prot_index[0].table_2 = 0xfc208204
&eth2_ec->rfw_prot_index[0].table_3 = 0xfc208208
&eth2_ec->rfw_prot_index[0].table_4 = 0xfc20820c
&eth2_ec->rfw_prot_index[1].table_1 = 0xfc208210
&eth2_ec->rfw_prot_index[1].table_2 = 0xfc208214
&eth2_ec->rfw_prot_index[1].table_3 = 0xfc208218
&eth2_ec->rfw_prot_index[1].table_4 = 0xfc20821c
&eth2_ec->rfw_prot_index[2].table_1 = 0xfc208220
&eth2_ec->rfw_prot_index[2].table_2 = 0xfc208224
&eth2_ec->rfw_prot_index[2].table_3 = 0xfc208228
&eth2_ec->rfw_prot_index[2].table_4 = 0xfc20822c
&eth2_ec->rfw_prot_index[3].table_1 = 0xfc208230
&eth2_ec->rfw_prot_index[3].table_2 = 0xfc208234
&eth2_ec->rfw_prot_index[3].table_3 = 0xfc208238
&eth2_ec->rfw_prot_index[3].table_4 = 0xfc20823c
&eth2_ec->rfw_prot_index[4].table_1 = 0xfc208240
&eth2_ec->rfw_prot_index[4].table_2 = 0xfc208244
&eth2_ec->rfw_prot_index[4].table_3 = 0xfc208248
&eth2_ec->rfw_prot_index[4].table_4 = 0xfc20824c
&eth2_ec->rfw_prot_index[5].table_1 = 0xfc208250
&eth2_ec->rfw_prot_index[5].table_2 = 0xfc208254
&eth2_ec->rfw_prot_index[5].table_3 = 0xfc208258
&eth2_ec->rfw_prot_index[5].table_4 = 0xfc20825c
&eth2_ec->rfw_prot_index[6].table_1 = 0xfc208260
&eth2_ec->rfw_prot_index[6].table_2 = 0xfc208264
&eth2_ec->rfw_prot_index[6].table_3 = 0xfc208268
&eth2_ec->rfw_prot_index[6].table_4 = 0xfc20826c
&eth2_ec->rfw_prot_index[7].table_1 = 0xfc208270
&eth2_ec->rfw_prot_index[7].table_2 = 0xfc208274
&eth2_ec->rfw_prot_index[7].table_3 = 0xfc208278
&eth2_ec->rfw_prot_index[7].table_4 = 0xfc20827c
&eth2_ec->rfw_prot_index[8].table_1 = 0xfc208280
&eth2_ec->rfw_prot_index[8].table_2 = 0xfc208284
&eth2_ec->rfw_prot_index[8].table_3 = 0xfc208288
&eth2_ec->rfw_prot_index[8].table_4 = 0xfc20828c
&eth2_ec->rfw_prot_index[9].table_1 = 0xfc208290
&eth2_ec->rfw_prot_index[9].table_2 = 0xfc208294
&eth2_ec->rfw_prot_index[9].table_3 = 0xfc208298
&eth2_ec->rfw_prot_index[9].table_4 = 0xfc20829c
&eth2_ec->rfw_prot_index[10].table_1 = 0xfc2082a0
&eth2_ec->rfw_prot_index[10].table_2 = 0xfc2082a4
&eth2_ec->rfw_prot_index[10].table_3 = 0xfc2082a8
&eth2_ec->rfw_prot_index[10].table_4 = 0xfc2082ac
&eth2_ec->rfw_prot_index[11].table_1 = 0xfc2082b0
&eth2_ec->rfw_prot_index[11].table_2 = 0xfc2082b4
&eth2_ec->rfw_prot_index[11].table_3 = 0xfc2082b8
&eth2_ec->rfw_prot_index[11].table_4 = 0xfc2082bc
&eth2_ec->rfw_prot_index[12].table_1 = 0xfc2082c0
&eth2_ec->rfw_prot_index[12].table_2 = 0xfc2082c4
&eth2_ec->rfw_prot_index[12].table_3 = 0xfc2082c8
&eth2_ec->rfw_prot_index[12].table_4 = 0xfc2082cc
&eth2_ec->rfw_prot_index[13].table_1 = 0xfc2082d0
&eth2_ec->rfw_prot_index[13].table_2 = 0xfc2082d4
&eth2_ec->rfw_prot_index[13].table_3 = 0xfc2082d8
&eth2_ec->rfw_prot_index[13].table_4 = 0xfc2082dc
&eth2_ec->rfw_prot_index[14].table_1 = 0xfc2082e0
&eth2_ec->rfw_prot_index[14].table_2 = 0xfc2082e4
&eth2_ec->rfw_prot_index[14].table_3 = 0xfc2082e8
&eth2_ec->rfw_prot_index[14].table_4 = 0xfc2082ec
&eth2_ec->rfw_prot_index[15].table_1 = 0xfc2082f0
&eth2_ec->rfw_prot_index[15].table_2 = 0xfc2082f4
&eth2_ec->rfw_prot_index[15].table_3 = 0xfc2082f8
&eth2_ec->rfw_prot_index[15].table_4 = 0xfc2082fc
&eth2_ec->rfw_prot_index[16].table_1 = 0xfc208300
&eth2_ec->rfw_prot_index[16].table_2 = 0xfc208304
&eth2_ec->rfw_prot_index[16].table_3 = 0xfc208308
&eth2_ec->rfw_prot_index[16].table_4 = 0xfc20830c
&eth2_ec->rfw_prot_index[17].table_1 = 0xfc208310
&eth2_ec->rfw_prot_index[17].table_2 = 0xfc208314
&eth2_ec->rfw_prot_index[17].table_3 = 0xfc208318
&eth2_ec->rfw_prot_index[17].table_4 = 0xfc20831c
&eth2_ec->rfw_prot_index[18].table_1 = 0xfc208320
&eth2_ec->rfw_prot_index[18].table_2 = 0xfc208324
&eth2_ec->rfw_prot_index[18].table_3 = 0xfc208328
&eth2_ec->rfw_prot_index[18].table_4 = 0xfc20832c
&eth2_ec->rfw_prot_index[19].table_1 = 0xfc208330
&eth2_ec->rfw_prot_index[19].table_2 = 0xfc208334
&eth2_ec->rfw_prot_index[19].table_3 = 0xfc208338
&eth2_ec->rfw_prot_index[19].table_4 = 0xfc20833c
&eth2_ec->rfw_prot_index[20].table_1 = 0xfc208340
&eth2_ec->rfw_prot_index[20].table_2 = 0xfc208344
&eth2_ec->rfw_prot_index[20].table_3 = 0xfc208348
&eth2_ec->rfw_prot_index[20].table_4 = 0xfc20834c
&eth2_ec->rfw_prot_index[21].table_1 = 0xfc208350
&eth2_ec->rfw_prot_index[21].table_2 = 0xfc208354
&eth2_ec->rfw_prot_index[21].table_3 = 0xfc208358
&eth2_ec->rfw_prot_index[21].table_4 = 0xfc20835c
&eth2_ec->rfw_prot_index[22].table_1 = 0xfc208360
&eth2_ec->rfw_prot_index[22].table_2 = 0xfc208364
&eth2_ec->rfw_prot_index[22].table_3 = 0xfc208368
&eth2_ec->rfw_prot_index[22].table_4 = 0xfc20836c
&eth2_ec->rfw_prot_index[23].table_1 = 0xfc208370
&eth2_ec->rfw_prot_index[23].table_2 = 0xfc208374
&eth2_ec->rfw_prot_index[23].table_3 = 0xfc208378
&eth2_ec->rfw_prot_index[23].table_4 = 0xfc20837c
&eth2_ec->rfw_prot_index[24].table_1 = 0xfc208380
&eth2_ec->rfw_prot_index[24].table_2 = 0xfc208384
&eth2_ec->rfw_prot_index[24].table_3 = 0xfc208388
&eth2_ec->rfw_prot_index[24].table_4 = 0xfc20838c
&eth2_ec->rfw_prot_index[25].table_1 = 0xfc208390
&eth2_ec->rfw_prot_index[25].table_2 = 0xfc208394
&eth2_ec->rfw_prot_index[25].table_3 = 0xfc208398
&eth2_ec->rfw_prot_index[25].table_4 = 0xfc20839c
&eth2_ec->rfw_prot_index[26].table_1 = 0xfc2083a0
&eth2_ec->rfw_prot_index[26].table_2 = 0xfc2083a4
&eth2_ec->rfw_prot_index[26].table_3 = 0xfc2083a8
&eth2_ec->rfw_prot_index[26].table_4 = 0xfc2083ac
&eth2_ec->rfw_prot_index[27].table_1 = 0xfc2083b0
&eth2_ec->rfw_prot_index[27].table_2 = 0xfc2083b4
&eth2_ec->rfw_prot_index[27].table_3 = 0xfc2083b8
&eth2_ec->rfw_prot_index[27].table_4 = 0xfc2083bc
&eth2_ec->rfw_prot_index[28].table_1 = 0xfc2083c0
&eth2_ec->rfw_prot_index[28].table_2 = 0xfc2083c4
&eth2_ec->rfw_prot_index[28].table_3 = 0xfc2083c8
&eth2_ec->rfw_prot_index[28].table_4 = 0xfc2083cc
&eth2_ec->rfw_prot_index[29].table_1 = 0xfc2083d0
&eth2_ec->rfw_prot_index[29].table_2 = 0xfc2083d4
&eth2_ec->rfw_prot_index[29].table_3 = 0xfc2083d8
&eth2_ec->rfw_prot_index[29].table_4 = 0xfc2083dc
&eth2_ec->rfw_prot_index[30].table_1 = 0xfc2083e0
&eth2_ec->rfw_prot_index[30].table_2 = 0xfc2083e4
&eth2_ec->rfw_prot_index[30].table_3 = 0xfc2083e8
&eth2_ec->rfw_prot_index[30].table_4 = 0xfc2083ec
&eth2_ec->rfw_prot_index[31].table_1 = 0xfc2083f0
&eth2_ec->rfw_prot_index[31].table_2 = 0xfc2083f4
&eth2_ec->rfw_prot_index[31].table_3 = 0xfc2083f8
&eth2_ec->rfw_prot_index[31].table_4 = 0xfc2083fc
&eth2_ec->rfw_prot_index[32].table_1 = 0xfc208400
&eth2_ec->rfw_prot_index[32].table_2 = 0xfc208404
&eth2_ec->rfw_prot_index[32].table_3 = 0xfc208408
&eth2_ec->rfw_prot_index[32].table_4 = 0xfc20840c
&eth2_ec->rfw_prot_index[33].table_1 = 0xfc208410
&eth2_ec->rfw_prot_index[33].table_2 = 0xfc208414
&eth2_ec->rfw_prot_index[33].table_3 = 0xfc208418
&eth2_ec->rfw_prot_index[33].table_4 = 0xfc20841c
&eth2_ec->rfw_prot_index[34].table_1 = 0xfc208420
&eth2_ec->rfw_prot_index[34].table_2 = 0xfc208424
&eth2_ec->rfw_prot_index[34].table_3 = 0xfc208428
&eth2_ec->rfw_prot_index[34].table_4 = 0xfc20842c
&eth2_ec->rfw_prot_index[35].table_1 = 0xfc208430
&eth2_ec->rfw_prot_index[35].table_2 = 0xfc208434
&eth2_ec->rfw_prot_index[35].table_3 = 0xfc208438
&eth2_ec->rfw_prot_index[35].table_4 = 0xfc20843c
&eth2_ec->rfw_prot_index[36].table_1 = 0xfc208440
&eth2_ec->rfw_prot_index[36].table_2 = 0xfc208444
&eth2_ec->rfw_prot_index[36].table_3 = 0xfc208448
&eth2_ec->rfw_prot_index[36].table_4 = 0xfc20844c
&eth2_ec->rfw_prot_index[37].table_1 = 0xfc208450
&eth2_ec->rfw_prot_index[37].table_2 = 0xfc208454
&eth2_ec->rfw_prot_index[37].table_3 = 0xfc208458
&eth2_ec->rfw_prot_index[37].table_4 = 0xfc20845c
&eth2_ec->rfw_prot_index[38].table_1 = 0xfc208460
&eth2_ec->rfw_prot_index[38].table_2 = 0xfc208464
&eth2_ec->rfw_prot_index[38].table_3 = 0xfc208468
&eth2_ec->rfw_prot_index[38].table_4 = 0xfc20846c
&eth2_ec->rfw_prot_index[39].table_1 = 0xfc208470
&eth2_ec->rfw_prot_index[39].table_2 = 0xfc208474
&eth2_ec->rfw_prot_index[39].table_3 = 0xfc208478
&eth2_ec->rfw_prot_index[39].table_4 = 0xfc20847c
&eth2_ec->rfw_prot_index[40].table_1 = 0xfc208480
&eth2_ec->rfw_prot_index[40].table_2 = 0xfc208484
&eth2_ec->rfw_prot_index[40].table_3 = 0xfc208488
&eth2_ec->rfw_prot_index[40].table_4 = 0xfc20848c
&eth2_ec->rfw_prot_index[41].table_1 = 0xfc208490
&eth2_ec->rfw_prot_index[41].table_2 = 0xfc208494
&eth2_ec->rfw_prot_index[41].table_3 = 0xfc208498
&eth2_ec->rfw_prot_index[41].table_4 = 0xfc20849c
&eth2_ec->rfw_prot_index[42].table_1 = 0xfc2084a0
&eth2_ec->rfw_prot_index[42].table_2 = 0xfc2084a4
&eth2_ec->rfw_prot_index[42].table_3 = 0xfc2084a8
&eth2_ec->rfw_prot_index[42].table_4 = 0xfc2084ac
&eth2_ec->rfw_prot_index[43].table_1 = 0xfc2084b0
&eth2_ec->rfw_prot_index[43].table_2 = 0xfc2084b4
&eth2_ec->rfw_prot_index[43].table_3 = 0xfc2084b8
&eth2_ec->rfw_prot_index[43].table_4 = 0xfc2084bc
&eth2_ec->rfw_prot_index[44].table_1 = 0xfc2084c0
&eth2_ec->rfw_prot_index[44].table_2 = 0xfc2084c4
&eth2_ec->rfw_prot_index[44].table_3 = 0xfc2084c8
&eth2_ec->rfw_prot_index[44].table_4 = 0xfc2084cc
&eth2_ec->rfw_prot_index[45].table_1 = 0xfc2084d0
&eth2_ec->rfw_prot_index[45].table_2 = 0xfc2084d4
&eth2_ec->rfw_prot_index[45].table_3 = 0xfc2084d8
&eth2_ec->rfw_prot_index[45].table_4 = 0xfc2084dc
&eth2_ec->rfw_prot_index[46].table_1 = 0xfc2084e0
&eth2_ec->rfw_prot_index[46].table_2 = 0xfc2084e4
&eth2_ec->rfw_prot_index[46].table_3 = 0xfc2084e8
&eth2_ec->rfw_prot_index[46].table_4 = 0xfc2084ec
&eth2_ec->rfw_prot_index[47].table_1 = 0xfc2084f0
&eth2_ec->rfw_prot_index[47].table_2 = 0xfc2084f4
&eth2_ec->rfw_prot_index[47].table_3 = 0xfc2084f8
&eth2_ec->rfw_prot_index[47].table_4 = 0xfc2084fc
&eth2_ec->rfw_prot_index[48].table_1 = 0xfc208500
&eth2_ec->rfw_prot_index[48].table_2 = 0xfc208504
&eth2_ec->rfw_prot_index[48].table_3 = 0xfc208508
&eth2_ec->rfw_prot_index[48].table_4 = 0xfc20850c
&eth2_ec->rfw_prot_index[49].table_1 = 0xfc208510
&eth2_ec->rfw_prot_index[49].table_2 = 0xfc208514
&eth2_ec->rfw_prot_index[49].table_3 = 0xfc208518
&eth2_ec->rfw_prot_index[49].table_4 = 0xfc20851c
&eth2_ec->rfw_prot_index[50].table_1 = 0xfc208520
&eth2_ec->rfw_prot_index[50].table_2 = 0xfc208524
&eth2_ec->rfw_prot_index[50].table_3 = 0xfc208528
&eth2_ec->rfw_prot_index[50].table_4 = 0xfc20852c
&eth2_ec->rfw_prot_index[51].table_1 = 0xfc208530
&eth2_ec->rfw_prot_index[51].table_2 = 0xfc208534
&eth2_ec->rfw_prot_index[51].table_3 = 0xfc208538
&eth2_ec->rfw_prot_index[51].table_4 = 0xfc20853c
&eth2_ec->rfw_prot_index[52].table_1 = 0xfc208540
&eth2_ec->rfw_prot_index[52].table_2 = 0xfc208544
&eth2_ec->rfw_prot_index[52].table_3 = 0xfc208548
&eth2_ec->rfw_prot_index[52].table_4 = 0xfc20854c
&eth2_ec->rfw_prot_index[53].table_1 = 0xfc208550
&eth2_ec->rfw_prot_index[53].table_2 = 0xfc208554
&eth2_ec->rfw_prot_index[53].table_3 = 0xfc208558
&eth2_ec->rfw_prot_index[53].table_4 = 0xfc20855c
&eth2_ec->rfw_prot_index[54].table_1 = 0xfc208560
&eth2_ec->rfw_prot_index[54].table_2 = 0xfc208564
&eth2_ec->rfw_prot_index[54].table_3 = 0xfc208568
&eth2_ec->rfw_prot_index[54].table_4 = 0xfc20856c
&eth2_ec->rfw_prot_index[55].table_1 = 0xfc208570
&eth2_ec->rfw_prot_index[55].table_2 = 0xfc208574
&eth2_ec->rfw_prot_index[55].table_3 = 0xfc208578
&eth2_ec->rfw_prot_index[55].table_4 = 0xfc20857c
&eth2_ec->rfw_prot_index[56].table_1 = 0xfc208580
&eth2_ec->rfw_prot_index[56].table_2 = 0xfc208584
&eth2_ec->rfw_prot_index[56].table_3 = 0xfc208588
&eth2_ec->rfw_prot_index[56].table_4 = 0xfc20858c
&eth2_ec->rfw_prot_index[57].table_1 = 0xfc208590
&eth2_ec->rfw_prot_index[57].table_2 = 0xfc208594
&eth2_ec->rfw_prot_index[57].table_3 = 0xfc208598
&eth2_ec->rfw_prot_index[57].table_4 = 0xfc20859c
&eth2_ec->rfw_prot_index[58].table_1 = 0xfc2085a0
&eth2_ec->rfw_prot_index[58].table_2 = 0xfc2085a4
&eth2_ec->rfw_prot_index[58].table_3 = 0xfc2085a8
&eth2_ec->rfw_prot_index[58].table_4 = 0xfc2085ac
&eth2_ec->rfw_prot_index[59].table_1 = 0xfc2085b0
&eth2_ec->rfw_prot_index[59].table_2 = 0xfc2085b4
&eth2_ec->rfw_prot_index[59].table_3 = 0xfc2085b8
&eth2_ec->rfw_prot_index[59].table_4 = 0xfc2085bc
&eth2_ec->rfw_prot_index[60].table_1 = 0xfc2085c0
&eth2_ec->rfw_prot_index[60].table_2 = 0xfc2085c4
&eth2_ec->rfw_prot_index[60].table_3 = 0xfc2085c8
&eth2_ec->rfw_prot_index[60].table_4 = 0xfc2085cc
&eth2_ec->rfw_prot_index[61].table_1 = 0xfc2085d0
&eth2_ec->rfw_prot_index[61].table_2 = 0xfc2085d4
&eth2_ec->rfw_prot_index[61].table_3 = 0xfc2085d8
&eth2_ec->rfw_prot_index[61].table_4 = 0xfc2085dc
&eth2_ec->rfw_prot_index[62].table_1 = 0xfc2085e0
&eth2_ec->rfw_prot_index[62].table_2 = 0xfc2085e4
&eth2_ec->rfw_prot_index[62].table_3 = 0xfc2085e8
&eth2_ec->rfw_prot_index[62].table_4 = 0xfc2085ec
&eth2_ec->rfw_prot_index[63].table_1 = 0xfc2085f0
&eth2_ec->rfw_prot_index[63].table_2 = 0xfc2085f4
&eth2_ec->rfw_prot_index[63].table_3 = 0xfc2085f8
&eth2_ec->rfw_prot_index[63].table_4 = 0xfc2085fc
&eth2_ec->udp_len[0].insertion_offset_table = 0xfc208a30
&eth2_ec->udp_len[1].insertion_offset_table = 0xfc208a34
&eth2_ec->udp_len[2].insertion_offset_table = 0xfc208a38
&eth2_ec->udp_len[3].insertion_offset_table = 0xfc208a3c
&eth2_ec->udp_len[4].insertion_offset_table = 0xfc208a40
&eth2_ec->udp_len[5].insertion_offset_table = 0xfc208a44
&eth2_ec->udp_len[6].insertion_offset_table = 0xfc208a48
&eth2_ec->udp_len[7].insertion_offset_table = 0xfc208a4c
&eth2_ec->udp_len[8].insertion_offset_table = 0xfc208a50
&eth2_ec->udp_len[9].insertion_offset_table = 0xfc208a54
&eth2_ec->udp_len[10].insertion_offset_table = 0xfc208a58
&eth2_ec->udp_len[11].insertion_offset_table = 0xfc208a5c
&eth2_ec->udp_len[12].insertion_offset_table = 0xfc208a60
&eth2_ec->udp_len[13].insertion_offset_table = 0xfc208a64
&eth2_ec->udp_len[14].insertion_offset_table = 0xfc208a68
&eth2_ec->udp_len[15].insertion_offset_table = 0xfc208a6c
&eth2_ec->udp_len_insertion.offset_from_sop0 = 0xfc208a70
&eth2_ec->udp_len_insertion.offset_from_sop1 = 0xfc208a74
&eth2_ec->udp_len_insertion.offset_from_sop2 = 0xfc208a78
&eth2_ec->udp_len_insertion.mask = 0xfc208a7c
&eth2_ec->udp_len_insertion.enable = 0xfc208a80
&eth2_ec->tmi_v4.protocol_number = 0xfc208c80
&eth2_ec->crdt_os2sr_wr.req = 0xfc208d00
&eth2_ec->crdt_os2sr_wr.res = 0xfc208d04
&eth2_ec->spare[0].zero = 0xfc208e80
&eth2_ec->spare[0].one = 0xfc208e84
&eth2_ec->spare[1].zero = 0xfc208e88
&eth2_ec->spare[1].one = 0xfc208e8c
&eth2_ec->spare[2].zero = 0xfc208e90
&eth2_ec->spare[2].one = 0xfc208e94
&eth2_ec->spare[3].zero = 0xfc208e98
&eth2_ec->spare[3].one = 0xfc208e9c
&eth2_ec->spare[4].zero = 0xfc208ea0
&eth2_ec->spare[4].one = 0xfc208ea4
&eth2_ec->spare[5].zero = 0xfc208ea8
&eth2_ec->spare[5].one = 0xfc208eac
&eth2_ec->spare[6].zero = 0xfc208eb0
&eth2_ec->spare[6].one = 0xfc208eb4
&eth2_ec->spare[7].zero = 0xfc208eb8
&eth2_ec->spare[7].one = 0xfc208ebc
&eth2_ec->spare[8].zero = 0xfc208ec0
&eth2_ec->spare[8].one = 0xfc208ec4
&eth2_ec->spare[9].zero = 0xfc208ec8
&eth2_ec->spare[9].one = 0xfc208ecc
&eth2_ec->spare[10].zero = 0xfc208ed0
&eth2_ec->spare[10].one = 0xfc208ed4
&eth2_ec->spare[11].zero = 0xfc208ed8
&eth2_ec->spare[11].one = 0xfc208edc
&eth2_ec->spare[12].zero = 0xfc208ee0
&eth2_ec->spare[12].one = 0xfc208ee4
&eth2_ec->spare[13].zero = 0xfc208ee8
&eth2_ec->spare[13].one = 0xfc208eec
&eth2_ec->spare[14].zero = 0xfc208ef0
&eth2_ec->spare[14].one = 0xfc208ef4
&eth2_ec->spare[15].zero = 0xfc208ef8
&eth2_ec->spare[15].one = 0xfc208efc
&eth2_ec->sec_int_ctrl_mem[0] = 0xfc208f00
&eth2_ec->sec_int_ctrl_mem[1] = 0xfc208f04
&eth2_ec->sec_int_ctrl_mem[2] = 0xfc208f08
&eth2_ec->sec_int_ctrl_mem[3] = 0xfc208f0c
&eth2_ec->sec_int_ctrl_mem[4] = 0xfc208f10
&eth2_ec->sec_int_ctrl_mem[5] = 0xfc208f14
&eth2_ec->sec_int_ctrl_mem[6] = 0xfc208f18
&eth2_ec->sec_int_ctrl_mem[7] = 0xfc208f1c
&eth2_ec->sec_int_ctrl_mem[8] = 0xfc208f20
&eth2_ec->sec_int_ctrl_mem[9] = 0xfc208f24
&eth2_ec->sec_int_ctrl_mem[10] = 0xfc208f28
&eth2_ec->sec_int_ctrl_mem[11] = 0xfc208f2c
&eth2_ec->sec_int_ctrl_mem[12] = 0xfc208f30
&eth2_ec->sec_int_ctrl_mem[13] = 0xfc208f34
&eth2_ec->sec_int_ctrl_mem[14] = 0xfc208f38
&eth2_ec->sec_int_ctrl_mem[15] = 0xfc208f3c
&eth2_ec->sec_int_ctrl_mem[16] = 0xfc208f40
&eth2_ec->sec_int_ctrl_mem[17] = 0xfc208f44
&eth2_ec->sec_int_ctrl_mem[18] = 0xfc208f48
&eth2_ec->sec_int_ctrl_mem[19] = 0xfc208f4c
&eth2_ec->sec_int_ctrl_mem[20] = 0xfc208f50
&eth2_ec->sec_int_ctrl_mem[21] = 0xfc208f54
&eth2_ec->sec_int_ctrl_mem[22] = 0xfc208f58
&eth2_ec->sec_int_ctrl_mem[23] = 0xfc208f5c
&eth2_ec->sec_int_ctrl_mem[24] = 0xfc208f60
&eth2_ec->sec_int_ctrl_mem[25] = 0xfc208f64
&eth2_ec->sec_int_ctrl_mem[26] = 0xfc208f68
&eth2_ec->sec_int_ctrl_mem[27] = 0xfc208f6c
&eth2_ec->sec_int_ctrl_mem[28] = 0xfc208f70
&eth2_ec->sec_int_ctrl_mem[29] = 0xfc208f74
&eth2_ec->sec_int_ctrl_mem[30] = 0xfc208f78
&eth2_ec->sec_int_ctrl_mem[31] = 0xfc208f7c
&eth2_ec->sec_int_ctrl_mem[32] = 0xfc208f80
&eth2_ec->sec_int_ctrl_mem[33] = 0xfc208f84
&eth2_ec->sec_int_ctrl_mem[34] = 0xfc208f88
&eth2_ec->sec_int_ctrl_mem[35] = 0xfc208f8c
&eth2_ec->sec_int_ctrl_mem[36] = 0xfc208f90
&eth2_ec->sec_int_ctrl_mem[37] = 0xfc208f94
&eth2_ec->sec_int_ctrl_mem[38] = 0xfc208f98
&eth2_ec->sec_int_ctrl_mem[39] = 0xfc208f9c
&eth2_ec->sec_int_ctrl_mem[40] = 0xfc208fa0
&eth2_ec->sec_int_ctrl_mem[41] = 0xfc208fa4
&eth2_ec->sec_int_ctrl_mem[42] = 0xfc208fa8
&eth2_ec->sec_int_ctrl_mem[43] = 0xfc208fac
&eth2_ec->sec_int_ctrl_mem[44] = 0xfc208fb0
&eth2_ec->sec_int_ctrl_mem[45] = 0xfc208fb4
&eth2_ec->sec_int_ctrl_mem[46] = 0xfc208fb8
&eth2_ec->sec_int_ctrl_mem[47] = 0xfc208fbc
&eth2_ec->sec_int_ctrl_mem[48] = 0xfc208fc0
&eth2_ec->sec_int_ctrl_mem[49] = 0xfc208fc4
&eth2_ec->sec_int_ctrl_mem[50] = 0xfc208fc8
&eth2_ec->sec_int_ctrl_mem[51] = 0xfc208fcc
&eth2_ec->sec_int_ctrl_mem[52] = 0xfc208fd0
&eth2_ec->sec_int_ctrl_mem[53] = 0xfc208fd4
&eth2_ec->sec_int_ctrl_mem[54] = 0xfc208fd8
&eth2_ec->sec_int_ctrl_mem[55] = 0xfc208fdc
&eth2_ec->sec_int_ctrl_mem[56] = 0xfc208fe0
&eth2_ec->sec_int_ctrl_mem[57] = 0xfc208fe4
&eth2_ec->sec_int_ctrl_mem[58] = 0xfc208fe8
&eth2_ec->sec_int_ctrl_mem[59] = 0xfc208fec
&eth2_ec->sec_int_ctrl_mem[60] = 0xfc208ff0
&eth2_ec->sec_int_ctrl_mem[61] = 0xfc208ff4
&eth2_ec->sec_int_ctrl_mem[62] = 0xfc208ff8
&eth2_ec->sec_int_ctrl_mem[63] = 0xfc208ffc
&eth2_mac->mac_1g.rev = 0xfc209000
&eth2_mac->mac_1g.scratch = 0xfc209004
&eth2_mac->mac_1g.cmd_cfg = 0xfc209008
&eth2_mac->mac_1g.mac_0 = 0xfc20900c
&eth2_mac->mac_1g.mac_1 = 0xfc209010
&eth2_mac->mac_1g.frm_len = 0xfc209014
&eth2_mac->mac_1g.pause_quant = 0xfc209018
&eth2_mac->mac_1g.rx_section_empty = 0xfc20901c
&eth2_mac->mac_1g.rx_section_full = 0xfc209020
&eth2_mac->mac_1g.tx_section_empty = 0xfc209024
&eth2_mac->mac_1g.tx_section_full = 0xfc209028
&eth2_mac->mac_1g.rx_almost_empty = 0xfc20902c
&eth2_mac->mac_1g.rx_almost_full = 0xfc209030
&eth2_mac->mac_1g.tx_almost_empty = 0xfc209034
&eth2_mac->mac_1g.tx_almost_full = 0xfc209038
&eth2_mac->mac_1g.mdio_addr0 = 0xfc20903c
&eth2_mac->mac_1g.mdio_addr1 = 0xfc209040
&eth2_mac->mac_1g.reg_stat = 0xfc209058
&eth2_mac->mac_1g.tx_ipg_len = 0xfc20905c
&eth2_mac->mac_1g.stats.frames_txed_ok = 0xfc209068
&eth2_mac->mac_1g.stats.frames_rxed_ok = 0xfc20906c
&eth2_mac->mac_1g.stats.fcs_errors = 0xfc209070
&eth2_mac->mac_1g.stats.alignment_errors = 0xfc209074
&eth2_mac->mac_1g.stats.octets_txed_ok = 0xfc209078
&eth2_mac->mac_1g.stats.octets_rxed_ok = 0xfc20907c
&eth2_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc209080
&eth2_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc209084
&eth2_mac->mac_1g.stats.if_in_errors = 0xfc209088
&eth2_mac->mac_1g.stats.if_out_errors = 0xfc20908c
&eth2_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc209090
&eth2_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc209094
&eth2_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc209098
&eth2_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc2090a0
&eth2_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc2090a4
&eth2_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc2090a8
&eth2_mac->mac_1g.stats.drop_events = 0xfc2090ac
&eth2_mac->mac_1g.stats.octets = 0xfc2090b0
&eth2_mac->mac_1g.stats.pkts = 0xfc2090b4
&eth2_mac->mac_1g.stats.undersize_pkts = 0xfc2090b8
&eth2_mac->mac_1g.stats.oversize_pkts = 0xfc2090bc
&eth2_mac->mac_1g.stats.pkts_64_octets = 0xfc2090c0
&eth2_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc2090c4
&eth2_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc2090c8
&eth2_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc2090cc
&eth2_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc2090d0
&eth2_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc2090d4
&eth2_mac->mac_1g.stats.pkts_1519_to_x = 0xfc2090d8
&eth2_mac->mac_1g.stats.jabbers = 0xfc2090dc
&eth2_mac->mac_1g.stats.fragments = 0xfc2090e0
&eth2_mac->mac_1g.phy_regs_base = 0xfc209200
&eth2_mac->mac_10g.rev = 0xfc209400
&eth2_mac->mac_10g.scratch = 0xfc209404
&eth2_mac->mac_10g.cmd_cfg = 0xfc209408
&eth2_mac->mac_10g.mac_0 = 0xfc20940c
&eth2_mac->mac_10g.mac_1 = 0xfc209410
&eth2_mac->mac_10g.frm_len = 0xfc209414
&eth2_mac->mac_10g.rx_fifo_sections = 0xfc20941c
&eth2_mac->mac_10g.tx_fifo_sections = 0xfc209420
&eth2_mac->mac_10g.rx_fifo_almost_f_e = 0xfc209424
&eth2_mac->mac_10g.tx_fifo_almost_f_e = 0xfc209428
&eth2_mac->mac_10g.hashtable_load = 0xfc20942c
&eth2_mac->mac_10g.mdio_cfg_status = 0xfc209430
&eth2_mac->mac_10g.mdio_cmd = 0xfc209434
&eth2_mac->mac_10g.mdio_data = 0xfc209438
&eth2_mac->mac_10g.mdio_regaddr = 0xfc20943c
&eth2_mac->mac_10g.status = 0xfc209440
&eth2_mac->mac_10g.tx_ipg_len = 0xfc209444
&eth2_mac->mac_10g.cl01_pause_quanta = 0xfc209454
&eth2_mac->mac_10g.cl23_pause_quanta = 0xfc209458
&eth2_mac->mac_10g.cl45_pause_quanta = 0xfc20945c
&eth2_mac->mac_10g.cl67_pause_quanta = 0xfc209460
&eth2_mac->mac_10g.cl01_quanta_thresh = 0xfc209464
&eth2_mac->mac_10g.cl23_quanta_thresh = 0xfc209468
&eth2_mac->mac_10g.cl45_quanta_thresh = 0xfc20946c
&eth2_mac->mac_10g.cl67_quanta_thresh = 0xfc209470
&eth2_mac->mac_10g.rx_pause_status = 0xfc209474
&eth2_mac->mac_10g.ts_timestamp = 0xfc20947c
&eth2_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc209480
&eth2_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc209488
&eth2_mac->mac_10g.stats.v2.fcs_errors = 0xfc209490
&eth2_mac->mac_10g.stats.v2.alignment_errors = 0xfc209498
&eth2_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc2094a0
&eth2_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc2094a8
&eth2_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc2094b0
&eth2_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc2094b8
&eth2_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc2094c0
&eth2_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc2094c8
&eth2_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc2094d0
&eth2_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc2094d4
&eth2_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc2094d8
&eth2_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc2094dc
&eth2_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc2094e0
&eth2_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc2094e8
&eth2_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc2094f0
&eth2_mac->mac_10g.stats.v2.if_out_errors = 0xfc2094f8
&eth2_mac->mac_10g.stats.v3.rx.octets = 0xfc209500
&eth2_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc209508
&eth2_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc209508
&eth2_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc20950c
&eth2_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc209510
&eth2_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc209510
&eth2_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc209518
&eth2_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc209518
&eth2_mac->mac_10g.stats.v2.drop_events = 0xfc209520
&eth2_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc209520
&eth2_mac->mac_10g.stats.v2.octets = 0xfc209528
&eth2_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc209528
&eth2_mac->mac_10g.stats.v2.pkts = 0xfc209530
&eth2_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc209530
&eth2_mac->mac_10g.stats.v2.undersize_pkts = 0xfc209538
&eth2_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc209538
&eth2_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc209540
&eth2_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc209540
&eth2_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc209548
&eth2_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc209548
&eth2_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc209550
&eth2_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc209550
&eth2_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc209558
&eth2_mac->mac_10g.stats.v3.rx.drop_events = 0xfc209558
&eth2_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc209560
&eth2_mac->mac_10g.stats.v3.rx.pkts = 0xfc209560
&eth2_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc209568
&eth2_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc209568
&eth2_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc209570
&eth2_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc209570
&eth2_mac->mac_10g.stats.v2.oversize_pkts = 0xfc209578
&eth2_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc209578
&eth2_mac->mac_10g.stats.v2.jabbers = 0xfc209580
&eth2_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc209580
&eth2_mac->mac_10g.stats.v2.fragments = 0xfc209588
&eth2_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc209588
&eth2_mac->mac_10g.stats.v2.if_in_errors = 0xfc209590
&eth2_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc209590
&eth2_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc209598
&eth2_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc2095a0
&eth2_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc2095a8
&eth2_mac->mac_10g.stats.v3.rx.jabbers = 0xfc2095b0
&eth2_mac->mac_10g.stats.v3.rx.fragments = 0xfc2095b8
&eth2_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc2095c0
&eth2_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc2095c8
&eth2_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc2095d0
&eth2_mac->mac_10g.stats.v3.tx.octets = 0xfc209600
&eth2_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc209608
&eth2_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc20960c
&eth2_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc209610
&eth2_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc209618
&eth2_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc209620
&eth2_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc209628
&eth2_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc209630
&eth2_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc209638
&eth2_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc209640
&eth2_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc209648
&eth2_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc209650
&eth2_mac->mac_10g.stats.v3.tx.drop_events = 0xfc209658
&eth2_mac->mac_10g.stats.v3.tx.pkts = 0xfc209660
&eth2_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc209668
&eth2_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc209670
&eth2_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc209678
&eth2_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc209680
&eth2_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc209688
&eth2_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc209690
&eth2_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc209698
&eth2_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc2096a0
&eth2_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc2096b8
&eth2_mac->mac_10g.control = 0xfc209700
&eth2_mac->mac_10g.status_reg = 0xfc209704
&eth2_mac->mac_10g.phy_id[0] = 0xfc209708
&eth2_mac->mac_10g.phy_id[1] = 0xfc20970c
&eth2_mac->mac_10g.dev_ability = 0xfc209710
&eth2_mac->mac_10g.partner_ability = 0xfc209714
&eth2_mac->mac_10g.an_expansion = 0xfc209718
&eth2_mac->mac_10g.device_np = 0xfc20971c
&eth2_mac->mac_10g.partner_np = 0xfc209720
&eth2_mac->mac_10g.link_timer_lo = 0xfc209748
&eth2_mac->mac_10g.link_timer_hi = 0xfc20974c
&eth2_mac->mac_10g.if_mode = 0xfc209750
&eth2_mac->gen.version = 0xfc209900
&eth2_mac->gen.cfg = 0xfc20990c
&eth2_mac->gen.mac_1g_cfg = 0xfc209910
&eth2_mac->gen.mac_1g_stat = 0xfc209914
&eth2_mac->gen.rgmii_cfg = 0xfc209918
&eth2_mac->gen.rgmii_stat = 0xfc20991c
&eth2_mac->gen.mac_10g_cfg = 0xfc209920
&eth2_mac->gen.mac_10g_stat = 0xfc209924
&eth2_mac->gen.xaui_cfg = 0xfc209928
&eth2_mac->gen.xaui_stat = 0xfc20992c
&eth2_mac->gen.rxaui_cfg = 0xfc209930
&eth2_mac->gen.rxaui_stat = 0xfc209934
&eth2_mac->gen.sd_cfg = 0xfc209938
&eth2_mac->gen.mdio_ctrl_1 = 0xfc20993c
&eth2_mac->gen.mdio_1 = 0xfc209940
&eth2_mac->gen.mdio_ctrl_2 = 0xfc209944
&eth2_mac->gen.mdio_2 = 0xfc209948
&eth2_mac->gen.xgmii_dfifo_32_64 = 0xfc20994c
&eth2_mac->gen.mac_res_1_out = 0xfc209950
&eth2_mac->gen.xgmii_dfifo_64_32 = 0xfc209954
&eth2_mac->gen.mac_res_1_in = 0xfc209958
&eth2_mac->gen.sd_fifo_ctrl = 0xfc20995c
&eth2_mac->gen.sd_fifo_stat = 0xfc209960
&eth2_mac->gen.mux_sel = 0xfc209964
&eth2_mac->gen.clk_cfg = 0xfc209968
&eth2_mac->gen.los_sel = 0xfc209970
&eth2_mac->gen.rgmii_sel = 0xfc209974
&eth2_mac->gen.led_cfg = 0xfc209978
&eth2_mac->kr.pcs_addr = 0xfc209a00
&eth2_mac->kr.pcs_data = 0xfc209a04
&eth2_mac->kr.an_addr = 0xfc209a08
&eth2_mac->kr.an_data = 0xfc209a0c
&eth2_mac->kr.pma_addr = 0xfc209a10
&eth2_mac->kr.pma_data = 0xfc209a14
&eth2_mac->kr.mtip_addr = 0xfc209a18
&eth2_mac->kr.mtip_data = 0xfc209a1c
&eth2_mac->kr.pcs_cfg = 0xfc209a20
&eth2_mac->kr.pcs_stat = 0xfc209a24
&eth2_mac->sgmii.reg_addr = 0xfc209b00
&eth2_mac->sgmii.reg_data = 0xfc209b04
&eth2_mac->sgmii.clk_div = 0xfc209b08
&eth2_mac->sgmii.link_stat = 0xfc209b0c
&eth2_mac->stat.match_fault = 0xfc209c00
&eth2_mac->stat.eee_in = 0xfc209c04
&eth2_mac->stat.eee_out = 0xfc209c08
&eth2_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc209c0c
&eth2_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc209c10
&eth2_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc209c14
&eth2_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc209c18
&eth2_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc209c1c
&eth2_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc209c20
&eth2_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc209c24
&eth2_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc209c28
&eth2_mac->stat.v3_pcs_10g_ll_cerr = 0xfc209c2c
&eth2_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc209c30
&eth2_mac->stat_lane[0].char_err = 0xfc209d00
&eth2_mac->stat_lane[0].disp_err = 0xfc209d04
&eth2_mac->stat_lane[0].pat = 0xfc209d08
&eth2_mac->stat_lane[1].char_err = 0xfc209d40
&eth2_mac->stat_lane[1].disp_err = 0xfc209d44
&eth2_mac->stat_lane[1].pat = 0xfc209d48
&eth2_mac->stat_lane[2].char_err = 0xfc209d80
&eth2_mac->stat_lane[2].disp_err = 0xfc209d84
&eth2_mac->stat_lane[2].pat = 0xfc209d88
&eth2_mac->stat_lane[3].char_err = 0xfc209dc0
&eth2_mac->stat_lane[3].disp_err = 0xfc209dc4
&eth2_mac->stat_lane[3].pat = 0xfc209dc8
&eth2_mac->gen_v3.afifo_ctrl = 0xfc209e00
&eth2_mac->gen_v3.tx_afifo_cfg_1 = 0xfc209e04
&eth2_mac->gen_v3.tx_afifo_cfg_2 = 0xfc209e08
&eth2_mac->gen_v3.tx_afifo_cfg_3 = 0xfc209e0c
&eth2_mac->gen_v3.tx_afifo_cfg_4 = 0xfc209e10
&eth2_mac->gen_v3.tx_afifo_cfg_5 = 0xfc209e14
&eth2_mac->gen_v3.rx_afifo_cfg_1 = 0xfc209e18
&eth2_mac->gen_v3.rx_afifo_cfg_2 = 0xfc209e1c
&eth2_mac->gen_v3.rx_afifo_cfg_3 = 0xfc209e20
&eth2_mac->gen_v3.rx_afifo_cfg_4 = 0xfc209e24
&eth2_mac->gen_v3.rx_afifo_cfg_5 = 0xfc209e28
&eth2_mac->gen_v3.mac_sel = 0xfc209e2c
&eth2_mac->gen_v3.mac_10g_ll_cfg = 0xfc209e30
&eth2_mac->gen_v3.mac_10g_ll_ctrl = 0xfc209e34
&eth2_mac->gen_v3.pcs_10g_ll_cfg = 0xfc209e38
&eth2_mac->gen_v3.pcs_10g_ll_status = 0xfc209e3c
&eth2_mac->gen_v3.pcs_40g_ll_cfg = 0xfc209e40
&eth2_mac->gen_v3.pcs_40g_ll_status = 0xfc209e44
&eth2_mac->gen_v3.pcs_40g_ll_addr = 0xfc209e48
&eth2_mac->gen_v3.pcs_40g_ll_data = 0xfc209e4c
&eth2_mac->gen_v3.mac_40g_ll_cfg = 0xfc209e50
&eth2_mac->gen_v3.mac_40g_ll_status = 0xfc209e54
&eth2_mac->gen_v3.preamble_cfg_high = 0xfc209e58
&eth2_mac->gen_v3.preamble_cfg_low = 0xfc209e5c
&eth2_mac->gen_v3.mac_40g_ll_addr = 0xfc209e60
&eth2_mac->gen_v3.mac_40g_ll_data = 0xfc209e64
&eth2_mac->gen_v3.mac_40g_ll_ctrl = 0xfc209e68
&eth2_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc209e6c
&eth2_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc209e70
&eth2_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc209e74
&eth2_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc209e78
&eth2_mac->gen_v3.serdes_32_tx_shift = 0xfc209e7c
&eth2_mac->gen_v3.serdes_32_rx_shift = 0xfc209e80
&eth2_mac->gen_v3.serdes_32_tx_sel = 0xfc209e84
&eth2_mac->gen_v3.serdes_32_rx_sel = 0xfc209e88
&eth2_mac->gen_v3.an_lt_ctrl = 0xfc209e8c
&eth2_mac->gen_v3.an_lt_0_addr = 0xfc209e90
&eth2_mac->gen_v3.an_lt_0_data = 0xfc209e94
&eth2_mac->gen_v3.an_lt_1_addr = 0xfc209e98
&eth2_mac->gen_v3.an_lt_1_data = 0xfc209e9c
&eth2_mac->gen_v3.an_lt_2_addr = 0xfc209ea0
&eth2_mac->gen_v3.an_lt_2_data = 0xfc209ea4
&eth2_mac->gen_v3.an_lt_3_addr = 0xfc209ea8
&eth2_mac->gen_v3.an_lt_3_data = 0xfc209eac
&eth2_mac->gen_v3.ext_serdes_ctrl = 0xfc209eb0
&eth2_mac->gen_v3.spare = 0xfc209eb4
&eth2_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc220100
&eth2_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc220104
&eth2_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc220108
&eth2_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc22010c
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc220110
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc220114
&eth2_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc220118
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc22011c
&eth2_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc220120
&eth2_udma0->m2s.axi_m2s.ostand_cfg = 0xfc220124
&eth2_udma0->m2s.m2s.state = 0xfc220200
&eth2_udma0->m2s.m2s.change_state = 0xfc220204
&eth2_udma0->m2s.m2s.err_log_mask = 0xfc22020c
&eth2_udma0->m2s.m2s.log_0 = 0xfc220214
&eth2_udma0->m2s.m2s.log_1 = 0xfc220218
&eth2_udma0->m2s.m2s.log_2 = 0xfc22021c
&eth2_udma0->m2s.m2s.log_3 = 0xfc220220
&eth2_udma0->m2s.m2s.clear_err_log = 0xfc220224
&eth2_udma0->m2s.m2s.data_fifo_status = 0xfc220228
&eth2_udma0->m2s.m2s.header_fifo_status = 0xfc22022c
&eth2_udma0->m2s.m2s.unack_fifo_status = 0xfc220230
&eth2_udma0->m2s.m2s.indirect_ctrl = 0xfc220234
&eth2_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc220238
&eth2_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc22023c
&eth2_udma0->m2s.m2s.sel_rate_limit_status = 0xfc220240
&eth2_udma0->m2s.m2s.sel_dwrr_status = 0xfc220244
&eth2_udma0->m2s.m2s.clear_ctrl = 0xfc220248
&eth2_udma0->m2s.m2s.check_en = 0xfc22024c
&eth2_udma0->m2s.m2s.fifo_en = 0xfc220250
&eth2_udma0->m2s.m2s.cfg_len = 0xfc220254
&eth2_udma0->m2s.m2s.stream_cfg = 0xfc220258
&eth2_udma0->m2s.m2s.pref_queue_en = 0xfc22025c
&eth2_udma0->m2s.m2s.stream_cfg2 = 0xfc220260
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc220300
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc220304
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc220308
&eth2_udma0->m2s.m2s_rd.data_cfg = 0xfc220310
&eth2_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc220340
&eth2_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc220344
&eth2_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc220380
&eth2_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc220384
&eth2_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc220388
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc2203c0
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc2203c4
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc2203c8
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc2203cc
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc2203d0
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc2203d4
&eth2_udma0->m2s.m2s_comp.cfg_1c = 0xfc220400
&eth2_udma0->m2s.m2s_comp.cfg_coal = 0xfc220404
&eth2_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc220408
&eth2_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc22040c
&eth2_udma0->m2s.m2s_stat.cfg_st = 0xfc220500
&eth2_udma0->m2s.m2s_stat.tx_pkt = 0xfc220504
&eth2_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc220508
&eth2_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc22050c
&eth2_udma0->m2s.m2s_stat.prefed_desc = 0xfc220510
&eth2_udma0->m2s.m2s_stat.comp_pkt = 0xfc220514
&eth2_udma0->m2s.m2s_stat.comp_desc = 0xfc220518
&eth2_udma0->m2s.m2s_stat.ack_pkts = 0xfc22051c
&eth2_udma0->m2s.m2s_feature.reg_1 = 0xfc220600
&eth2_udma0->m2s.m2s_feature.dma_version = 0xfc220604
&eth2_udma0->m2s.m2s_feature.reg_3 = 0xfc220608
&eth2_udma0->m2s.m2s_feature.reg_4 = 0xfc22060c
&eth2_udma0->m2s.m2s_feature.reg_5 = 0xfc220610
&eth2_udma0->m2s.m2s_feature.reg_6 = 0xfc220614
&eth2_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc221000
&eth2_udma0->m2s.m2s_q[0].cfg = 0xfc221020
&eth2_udma0->m2s.m2s_q[0].status = 0xfc221024
&eth2_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc221028
&eth2_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc22102c
&eth2_udma0->m2s.m2s_q[0].tdrl = 0xfc221030
&eth2_udma0->m2s.m2s_q[0].tdrhp = 0xfc221034
&eth2_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc221038
&eth2_udma0->m2s.m2s_q[0].tdrtp = 0xfc22103c
&eth2_udma0->m2s.m2s_q[0].tdcp = 0xfc221040
&eth2_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc221044
&eth2_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc221048
&eth2_udma0->m2s.m2s_q[0].tcrhp = 0xfc22104c
&eth2_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc221050
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc221060
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc221064
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc221068
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc22106c
&eth2_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc221070
&eth2_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc221074
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc221080
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc221084
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc221088
&eth2_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc22108c
&eth2_udma0->m2s.m2s_q[0].comp_cfg = 0xfc2210a0
&eth2_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc2210b0
&eth2_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc2210c0
&eth2_udma0->m2s.m2s_q[0].read_data_snp = 0xfc2210d0
&eth2_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc222000
&eth2_udma0->m2s.m2s_q[1].cfg = 0xfc222020
&eth2_udma0->m2s.m2s_q[1].status = 0xfc222024
&eth2_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc222028
&eth2_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc22202c
&eth2_udma0->m2s.m2s_q[1].tdrl = 0xfc222030
&eth2_udma0->m2s.m2s_q[1].tdrhp = 0xfc222034
&eth2_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc222038
&eth2_udma0->m2s.m2s_q[1].tdrtp = 0xfc22203c
&eth2_udma0->m2s.m2s_q[1].tdcp = 0xfc222040
&eth2_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc222044
&eth2_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc222048
&eth2_udma0->m2s.m2s_q[1].tcrhp = 0xfc22204c
&eth2_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc222050
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc222060
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc222064
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc222068
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc22206c
&eth2_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc222070
&eth2_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc222074
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc222080
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc222084
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc222088
&eth2_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc22208c
&eth2_udma0->m2s.m2s_q[1].comp_cfg = 0xfc2220a0
&eth2_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc2220b0
&eth2_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc2220c0
&eth2_udma0->m2s.m2s_q[1].read_data_snp = 0xfc2220d0
&eth2_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc223000
&eth2_udma0->m2s.m2s_q[2].cfg = 0xfc223020
&eth2_udma0->m2s.m2s_q[2].status = 0xfc223024
&eth2_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc223028
&eth2_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc22302c
&eth2_udma0->m2s.m2s_q[2].tdrl = 0xfc223030
&eth2_udma0->m2s.m2s_q[2].tdrhp = 0xfc223034
&eth2_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc223038
&eth2_udma0->m2s.m2s_q[2].tdrtp = 0xfc22303c
&eth2_udma0->m2s.m2s_q[2].tdcp = 0xfc223040
&eth2_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc223044
&eth2_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc223048
&eth2_udma0->m2s.m2s_q[2].tcrhp = 0xfc22304c
&eth2_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc223050
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc223060
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc223064
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc223068
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc22306c
&eth2_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc223070
&eth2_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc223074
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc223080
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc223084
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc223088
&eth2_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc22308c
&eth2_udma0->m2s.m2s_q[2].comp_cfg = 0xfc2230a0
&eth2_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc2230b0
&eth2_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc2230c0
&eth2_udma0->m2s.m2s_q[2].read_data_snp = 0xfc2230d0
&eth2_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc224000
&eth2_udma0->m2s.m2s_q[3].cfg = 0xfc224020
&eth2_udma0->m2s.m2s_q[3].status = 0xfc224024
&eth2_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc224028
&eth2_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc22402c
&eth2_udma0->m2s.m2s_q[3].tdrl = 0xfc224030
&eth2_udma0->m2s.m2s_q[3].tdrhp = 0xfc224034
&eth2_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc224038
&eth2_udma0->m2s.m2s_q[3].tdrtp = 0xfc22403c
&eth2_udma0->m2s.m2s_q[3].tdcp = 0xfc224040
&eth2_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc224044
&eth2_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc224048
&eth2_udma0->m2s.m2s_q[3].tcrhp = 0xfc22404c
&eth2_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc224050
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc224060
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc224064
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc224068
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc22406c
&eth2_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc224070
&eth2_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc224074
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc224080
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc224084
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc224088
&eth2_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc22408c
&eth2_udma0->m2s.m2s_q[3].comp_cfg = 0xfc2240a0
&eth2_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc2240b0
&eth2_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc2240c0
&eth2_udma0->m2s.m2s_q[3].read_data_snp = 0xfc2240d0
&eth2_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc230100
&eth2_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc230104
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc230108
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc23010c
&eth2_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc230110
&eth2_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc230114
&eth2_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc230118
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc23011c
&eth2_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc230120
&eth2_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc230124
&eth2_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc230128
&eth2_udma0->s2m.s2m.state = 0xfc230200
&eth2_udma0->s2m.s2m.change_state = 0xfc230204
&eth2_udma0->s2m.s2m.err_log_mask = 0xfc23020c
&eth2_udma0->s2m.s2m.log_0 = 0xfc230214
&eth2_udma0->s2m.s2m.log_1 = 0xfc230218
&eth2_udma0->s2m.s2m.log_2 = 0xfc23021c
&eth2_udma0->s2m.s2m.log_3 = 0xfc230220
&eth2_udma0->s2m.s2m.clear_err_log = 0xfc230224
&eth2_udma0->s2m.s2m.s_data_fifo_status = 0xfc230228
&eth2_udma0->s2m.s2m.s_header_fifo_status = 0xfc23022c
&eth2_udma0->s2m.s2m.axi_data_fifo_status = 0xfc230230
&eth2_udma0->s2m.s2m.unack_fifo_status = 0xfc230234
&eth2_udma0->s2m.s2m.indirect_ctrl = 0xfc230238
&eth2_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc23023c
&eth2_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc230240
&eth2_udma0->s2m.s2m.clear_ctrl = 0xfc230244
&eth2_udma0->s2m.s2m.check_en = 0xfc230248
&eth2_udma0->s2m.s2m.fifo_en = 0xfc23024c
&eth2_udma0->s2m.s2m.stream_cfg = 0xfc230250
&eth2_udma0->s2m.s2m.pref_queue_en = 0xfc230254
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc230300
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc230304
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc230308
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc23030c
&eth2_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc230340
&eth2_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc230344
&eth2_udma0->s2m.s2m_comp.cfg_1c = 0xfc230380
&eth2_udma0->s2m.s2m_comp.cfg_2c = 0xfc230384
&eth2_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc23038c
&eth2_udma0->s2m.s2m_stat.drop_pkt = 0xfc230504
&eth2_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc230508
&eth2_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc23050c
&eth2_udma0->s2m.s2m_stat.prefed_desc = 0xfc230510
&eth2_udma0->s2m.s2m_stat.comp_pkt = 0xfc230514
&eth2_udma0->s2m.s2m_stat.comp_desc = 0xfc230518
&eth2_udma0->s2m.s2m_stat.ack_pkts = 0xfc23051c
&eth2_udma0->s2m.s2m_feature.reg_1 = 0xfc230600
&eth2_udma0->s2m.s2m_feature.reg_2 = 0xfc230604
&eth2_udma0->s2m.s2m_feature.reg_3 = 0xfc230608
&eth2_udma0->s2m.s2m_feature.reg_4 = 0xfc23060c
&eth2_udma0->s2m.s2m_feature.reg_5 = 0xfc230610
&eth2_udma0->s2m.s2m_feature.reg_6 = 0xfc230614
&eth2_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc231000
&eth2_udma0->s2m.s2m_q[0].cfg = 0xfc231020
&eth2_udma0->s2m.s2m_q[0].status = 0xfc231024
&eth2_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc231028
&eth2_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc23102c
&eth2_udma0->s2m.s2m_q[0].rdrl = 0xfc231030
&eth2_udma0->s2m.s2m_q[0].rdrhp = 0xfc231034
&eth2_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc231038
&eth2_udma0->s2m.s2m_q[0].rdrtp = 0xfc23103c
&eth2_udma0->s2m.s2m_q[0].rdcp = 0xfc231040
&eth2_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc231044
&eth2_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc231048
&eth2_udma0->s2m.s2m_q[0].rcrhp = 0xfc23104c
&eth2_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc231050
&eth2_udma0->s2m.s2m_q[0].comp_cfg = 0xfc231054
&eth2_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc231058
&eth2_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc23105c
&eth2_udma0->s2m.s2m_q[0].qos_cfg = 0xfc231060
&eth2_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc231064
&eth2_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc231068
&eth2_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc232000
&eth2_udma0->s2m.s2m_q[1].cfg = 0xfc232020
&eth2_udma0->s2m.s2m_q[1].status = 0xfc232024
&eth2_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc232028
&eth2_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc23202c
&eth2_udma0->s2m.s2m_q[1].rdrl = 0xfc232030
&eth2_udma0->s2m.s2m_q[1].rdrhp = 0xfc232034
&eth2_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc232038
&eth2_udma0->s2m.s2m_q[1].rdrtp = 0xfc23203c
&eth2_udma0->s2m.s2m_q[1].rdcp = 0xfc232040
&eth2_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc232044
&eth2_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc232048
&eth2_udma0->s2m.s2m_q[1].rcrhp = 0xfc23204c
&eth2_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc232050
&eth2_udma0->s2m.s2m_q[1].comp_cfg = 0xfc232054
&eth2_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc232058
&eth2_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc23205c
&eth2_udma0->s2m.s2m_q[1].qos_cfg = 0xfc232060
&eth2_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc232064
&eth2_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc232068
&eth2_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc233000
&eth2_udma0->s2m.s2m_q[2].cfg = 0xfc233020
&eth2_udma0->s2m.s2m_q[2].status = 0xfc233024
&eth2_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc233028
&eth2_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc23302c
&eth2_udma0->s2m.s2m_q[2].rdrl = 0xfc233030
&eth2_udma0->s2m.s2m_q[2].rdrhp = 0xfc233034
&eth2_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc233038
&eth2_udma0->s2m.s2m_q[2].rdrtp = 0xfc23303c
&eth2_udma0->s2m.s2m_q[2].rdcp = 0xfc233040
&eth2_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc233044
&eth2_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc233048
&eth2_udma0->s2m.s2m_q[2].rcrhp = 0xfc23304c
&eth2_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc233050
&eth2_udma0->s2m.s2m_q[2].comp_cfg = 0xfc233054
&eth2_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc233058
&eth2_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc23305c
&eth2_udma0->s2m.s2m_q[2].qos_cfg = 0xfc233060
&eth2_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc233064
&eth2_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc233068
&eth2_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc234000
&eth2_udma0->s2m.s2m_q[3].cfg = 0xfc234020
&eth2_udma0->s2m.s2m_q[3].status = 0xfc234024
&eth2_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc234028
&eth2_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc23402c
&eth2_udma0->s2m.s2m_q[3].rdrl = 0xfc234030
&eth2_udma0->s2m.s2m_q[3].rdrhp = 0xfc234034
&eth2_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc234038
&eth2_udma0->s2m.s2m_q[3].rdrtp = 0xfc23403c
&eth2_udma0->s2m.s2m_q[3].rdcp = 0xfc234040
&eth2_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc234044
&eth2_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc234048
&eth2_udma0->s2m.s2m_q[3].rcrhp = 0xfc23404c
&eth2_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc234050
&eth2_udma0->s2m.s2m_q[3].comp_cfg = 0xfc234054
&eth2_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc234058
&eth2_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc23405c
&eth2_udma0->s2m.s2m_q[3].qos_cfg = 0xfc234060
&eth2_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc234064
&eth2_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc234068
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc23e000
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc23e008
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc23e010
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc23e018
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc23e020
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc23e028
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc23e030
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc23e038
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc23e040
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc23e048
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc23e050
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc23e058
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc23e060
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc23e068
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc23e070
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc23e078
&eth2_udma0->gen.dma_misc.int_cfg = 0xfc23e080
&eth2_udma0->gen.dma_misc.revision = 0xfc23e084
&eth2_udma0->gen.dma_misc.general_cfg_1 = 0xfc23e088
&eth2_udma0->gen.dma_misc.general_cfg_2 = 0xfc23e08c
&eth2_udma0->gen.dma_misc.general_cfg_3 = 0xfc23e090
&eth2_udma0->gen.dma_misc.general_cfg_4 = 0xfc23e094
&eth2_udma0->gen.dma_misc.general_cfg_5 = 0xfc23e098
&eth2_udma0->gen.dma_misc.abort_ctl = 0xfc23e09c
&eth2_udma0->gen.dma_misc.bw_bug_fixes = 0xfc23e0a0
&eth2_udma0->gen.mailbox[0].interrupt = 0xfc23e180
&eth2_udma0->gen.mailbox[0].msg_out = 0xfc23e184
&eth2_udma0->gen.mailbox[0].msg_in = 0xfc23e188
&eth2_udma0->gen.mailbox[1].interrupt = 0xfc23e1c0
&eth2_udma0->gen.mailbox[1].msg_out = 0xfc23e1c4
&eth2_udma0->gen.mailbox[1].msg_in = 0xfc23e1c8
&eth2_udma0->gen.mailbox[2].interrupt = 0xfc23e200
&eth2_udma0->gen.mailbox[2].msg_out = 0xfc23e204
&eth2_udma0->gen.mailbox[2].msg_in = 0xfc23e208
&eth2_udma0->gen.mailbox[3].interrupt = 0xfc23e240
&eth2_udma0->gen.mailbox[3].msg_out = 0xfc23e244
&eth2_udma0->gen.mailbox[3].msg_in = 0xfc23e248
&eth2_udma0->gen.axi.cfg_1 = 0xfc23e280
&eth2_udma0->gen.axi.cfg_2 = 0xfc23e284
&eth2_udma0->gen.axi.endian_cfg = 0xfc23e288
&eth2_udma0->gen.sram_ctrl[0].timing = 0xfc23e380
&eth2_udma0->gen.sram_ctrl[1].timing = 0xfc23e384
&eth2_udma0->gen.sram_ctrl[2].timing = 0xfc23e388
&eth2_udma0->gen.sram_ctrl[3].timing = 0xfc23e38c
&eth2_udma0->gen.sram_ctrl[4].timing = 0xfc23e390
&eth2_udma0->gen.sram_ctrl[5].timing = 0xfc23e394
&eth2_udma0->gen.sram_ctrl[6].timing = 0xfc23e398
&eth2_udma0->gen.sram_ctrl[7].timing = 0xfc23e39c
&eth2_udma0->gen.sram_ctrl[8].timing = 0xfc23e3a0
&eth2_udma0->gen.sram_ctrl[9].timing = 0xfc23e3a4
&eth2_udma0->gen.sram_ctrl[10].timing = 0xfc23e3a8
&eth2_udma0->gen.sram_ctrl[11].timing = 0xfc23e3ac
&eth2_udma0->gen.sram_ctrl[12].timing = 0xfc23e3b0
&eth2_udma0->gen.sram_ctrl[13].timing = 0xfc23e3b4
&eth2_udma0->gen.sram_ctrl[14].timing = 0xfc23e3b8
&eth2_udma0->gen.sram_ctrl[15].timing = 0xfc23e3bc
&eth2_udma0->gen.sram_ctrl[16].timing = 0xfc23e3c0
&eth2_udma0->gen.sram_ctrl[17].timing = 0xfc23e3c4
&eth2_udma0->gen.sram_ctrl[18].timing = 0xfc23e3c8
&eth2_udma0->gen.sram_ctrl[19].timing = 0xfc23e3cc
&eth2_udma0->gen.sram_ctrl[20].timing = 0xfc23e3d0
&eth2_udma0->gen.sram_ctrl[21].timing = 0xfc23e3d4
&eth2_udma0->gen.sram_ctrl[22].timing = 0xfc23e3d8
&eth2_udma0->gen.sram_ctrl[23].timing = 0xfc23e3dc
&eth2_udma0->gen.sram_ctrl[24].timing = 0xfc23e3e0
&eth2_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc23e3ec
&eth2_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc23e3f0
&eth2_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc23e3f4
&eth2_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc23e3f8
&eth2_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc23e3fc
&eth2_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc23e400
&eth2_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc23e404
&eth2_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc23e408
&eth2_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc23e40c
&eth2_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc23ec00
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc23ec04
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc23ec08
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc23ec0c
&eth2_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc23ec40
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc23ec44
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc23ec48
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc23ec4c
&eth2_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc23ec80
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc23ec84
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc23ec88
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc23ec8c
&eth2_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc23ecc0
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc23ecc4
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc23ecc8
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc23eccc
&eth2_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc23ed00
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc23ed04
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc23ed08
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc23ed0c
&eth2_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc23ed40
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc23ed44
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc23ed48
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc23ed4c
&eth2_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc23ed80
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc23ed84
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc23ed88
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc23ed8c
&eth2_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc23edc0
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc23edc4
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc23edc8
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc23edcc
&eth2_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc23ee00
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc23ee04
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc23ee08
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc23ee0c
&eth2_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc23ee40
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc23ee44
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc23ee48
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc23ee4c
&eth2_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc23ee80
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc23ee84
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc23ee88
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc23ee8c
&eth2_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc23eec0
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc23eec4
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc23eec8
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc23eecc
&eth2_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc23ef00
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc23ef04
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc23ef08
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc23ef0c
&eth2_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc23ef40
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc23ef44
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc23ef48
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc23ef4c
&eth2_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc23ef80
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc23ef84
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc23ef88
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc23ef8c
&eth2_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc23efc0
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc23efc4
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc23efc8
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc23efcc
&eth3_adapter->pci_e_gen.device_id_vendor_id = 0xfc300000
&eth3_adapter->pci_e_gen.pci_command_and_status = 0xfc300004
&eth3_adapter->pci_e_gen.revision_and_class = 0xfc300008
&eth3_adapter->pci_e_gen.pci_register_c = 0xfc30000c
&eth3_adapter->pci_e_gen.pf_bar_0 = 0xfc300010
&eth3_adapter->pci_e_gen.pf_bar_0_high = 0xfc300014
&eth3_adapter->pci_e_gen.pf_bar_2 = 0xfc300018
&eth3_adapter->pci_e_gen.pf_bar_2_high = 0xfc30001c
&eth3_adapter->pci_e_gen.pf_bar_4 = 0xfc300020
&eth3_adapter->pci_e_gen.pf_bar_4_high = 0xfc300024
&eth3_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc300028
&eth3_adapter->pci_e_gen.subsystem_id = 0xfc30002c
&eth3_adapter->pci_e_gen.cap_pointer = 0xfc300034
&eth3_adapter->pci_e_gen.interrupt_line_pin = 0xfc30003c
&eth3_adapter->pci_e_cap.pci_e_cap = 0xfc300040
&eth3_adapter->pci_e_cap.pci_e_device_cap = 0xfc300044
&eth3_adapter->pci_e_cap.pci_e_control_and_status = 0xfc300048
&eth3_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc300090
&eth3_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc300094
&eth3_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc300098
&eth3_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc300110
&eth3_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc300114
&eth3_adapter->sub_master_cfg_ctrl[0].remap = 0xfc300118
&eth3_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc30011c
&eth3_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc300120
&eth3_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc300130
&eth3_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc300134
&eth3_adapter->sub_master_cfg_ctrl[1].remap = 0xfc300138
&eth3_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc30013c
&eth3_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc300140
&eth3_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc300150
&eth3_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc300154
&eth3_adapter->sub_master_cfg_ctrl[2].remap = 0xfc300158
&eth3_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc30015c
&eth3_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc300160
&eth3_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc300170
&eth3_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc300174
&eth3_adapter->sub_master_cfg_ctrl[3].remap = 0xfc300178
&eth3_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc30017c
&eth3_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc300180
&eth3_adapter->gen_ctrl_reg_0.data = 0xfc3001e0
&eth3_adapter->gen_ctrl_reg_1.data = 0xfc3001e4
&eth3_adapter->gen_ctrl_reg_2.data = 0xfc3001e8
&eth3_adapter->gen_ctrl_reg_3.data = 0xfc3001ec
&eth3_adapter->generic_status_registers.generic_status = 0xfc3001f0
&eth3_adapter->metal_fix_registers.metal_fix = 0xfc300200
&eth3_adapter->gen_ctrl_reg_4.data = 0xfc300204
&eth3_adapter->gen_ctrl_reg_5.data = 0xfc300208
&eth3_adapter->gen_ctrl_reg_6.data = 0xfc30020c
&eth3_adapter->gen_ctrl_reg_7.data = 0xfc300210
&eth3_adapter->gen_ctrl_reg_8.data = 0xfc300214
&eth3_adapter->gen_ctrl_reg_9.data = 0xfc300218
&eth3_adapter->gen_ctrl_reg_10.data = 0xfc30021c
&eth3_adapter->gen_ctrl_reg_11.data = 0xfc300220
&eth3_adapter->gen_ctrl_reg_12.data = 0xfc300224
&eth3_adapter->gen_ctrl_reg_13.data = 0xfc300228
&eth3_adapter->gen_ctrl_reg_14.data = 0xfc30022c
&eth3_adapter->gen_ctrl_reg_15.data = 0xfc300230
&eth3_adapter->gen_ctrl_reg_16.data = 0xfc300234
&eth3_adapter->gen_ctrl_reg_17.data = 0xfc300238
&eth3_adapter->gen_ctrl_reg_18.data = 0xfc30023c
&eth3_adapter->gen_ctrl_reg_19.data = 0xfc300240
&eth3_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc300300
&eth3_adapter->sriov_cap.sriov_caps = 0xfc300304
&eth3_adapter->sriov_cap.sriov_status_and_control = 0xfc300308
&eth3_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc30030c
&eth3_adapter->sriov_cap.sriov_register_10 = 0xfc300310
&eth3_adapter->sriov_cap.sriov_register_14 = 0xfc300314
&eth3_adapter->sriov_cap.sriov_vf_device_id = 0xfc300318
&eth3_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc30031c
&eth3_adapter->sriov_cap.sriov_system_page_size = 0xfc300320
&eth3_adapter->sriov_cap.vf_bar_0 = 0xfc300324
&eth3_adapter->sriov_cap.vf_bar_0_high = 0xfc300328
&eth3_adapter->sriov_cap.vf_bar_2 = 0xfc30032c
&eth3_adapter->sriov_cap.vf_bar_2_high = 0xfc300330
&eth3_adapter->sriov_cap.vf_bar_4 = 0xfc300334
&eth3_adapter->sriov_cap.vf_bar_4_high = 0xfc300338
&eth3_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc301000
&eth3_adapter->vf_regs[0].command_and_status_vf = 0xfc301004
&eth3_adapter->vf_regs[0].revision_and_class_vf = 0xfc301008
&eth3_adapter->vf_regs[0].pci_register_c_vf = 0xfc30100c
&eth3_adapter->vf_regs[0].cap_pointer_vf = 0xfc301034
&eth3_adapter->vf_regs[0].pci_e_cap_vf = 0xfc301040
&eth3_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc301044
&eth3_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc301048
&eth3_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc301090
&eth3_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc301094
&eth3_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc301098
&eth3_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc302000
&eth3_adapter->vf_regs[1].command_and_status_vf = 0xfc302004
&eth3_adapter->vf_regs[1].revision_and_class_vf = 0xfc302008
&eth3_adapter->vf_regs[1].pci_register_c_vf = 0xfc30200c
&eth3_adapter->vf_regs[1].cap_pointer_vf = 0xfc302034
&eth3_adapter->vf_regs[1].pci_e_cap_vf = 0xfc302040
&eth3_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc302044
&eth3_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc302048
&eth3_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc302090
&eth3_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc302094
&eth3_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc302098
&eth3_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc303000
&eth3_adapter->vf_regs[2].command_and_status_vf = 0xfc303004
&eth3_adapter->vf_regs[2].revision_and_class_vf = 0xfc303008
&eth3_adapter->vf_regs[2].pci_register_c_vf = 0xfc30300c
&eth3_adapter->vf_regs[2].cap_pointer_vf = 0xfc303034
&eth3_adapter->vf_regs[2].pci_e_cap_vf = 0xfc303040
&eth3_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc303044
&eth3_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc303048
&eth3_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc303090
&eth3_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc303094
&eth3_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc303098
&eth3_ec->gen.version = 0xfc305080
&eth3_ec->gen.en = 0xfc305084
&eth3_ec->gen.fifo_en = 0xfc305088
&eth3_ec->gen.l2 = 0xfc30508c
&eth3_ec->gen.cfg_i = 0xfc305090
&eth3_ec->gen.cfg_i_ext = 0xfc305094
&eth3_ec->gen.en_ext = 0xfc305098
&eth3_ec->gen.mem_init = 0xfc30509c
&eth3_ec->gen.sw_reset = 0xfc3050a0
&eth3_ec->gen.scratch_pad_1 = 0xfc3050a4
&eth3_ec->gen.scratch_pad_2 = 0xfc3050a8
&eth3_ec->gen.scratch_pad_3 = 0xfc3050ac
&eth3_ec->gen.scratch_pad_4 = 0xfc3050b0
&eth3_ec->gen.scratch_pad_5 = 0xfc3050b4
&eth3_ec->mac.gen = 0xfc3050c0
&eth3_ec->mac.min_pkt = 0xfc3050c4
&eth3_ec->mac.max_pkt = 0xfc3050c8
&eth3_ec->rxf.cfg_1 = 0xfc305100
&eth3_ec->rxf.cfg_2 = 0xfc305104
&eth3_ec->rxf.rd_fifo = 0xfc305108
&eth3_ec->rxf.wr_fifo = 0xfc30510c
&eth3_ec->rxf.lb_fifo = 0xfc305110
&eth3_ec->rxf.cfg_lb = 0xfc305114
&eth3_ec->rxf.out_drop = 0xfc305118
&eth3_ec->rxf.data = 0xfc30511c
&eth3_ec->rxf.info = 0xfc305120
&eth3_ec->epe[0].parse_cfg = 0xfc305180
&eth3_ec->epe[0].act_table_addr = 0xfc305184
&eth3_ec->epe[0].act_table_data_1 = 0xfc305188
&eth3_ec->epe[0].act_table_data_2 = 0xfc30518c
&eth3_ec->epe[0].act_table_data_3 = 0xfc305190
&eth3_ec->epe[0].act_table_data_4 = 0xfc305194
&eth3_ec->epe[0].act_table_data_5 = 0xfc305198
&eth3_ec->epe[0].act_table_data_6 = 0xfc30519c
&eth3_ec->epe[0].res_def = 0xfc3051a0
&eth3_ec->epe[0].res_in = 0xfc3051a4
&eth3_ec->epe[1].parse_cfg = 0xfc3051c0
&eth3_ec->epe[1].act_table_addr = 0xfc3051c4
&eth3_ec->epe[1].act_table_data_1 = 0xfc3051c8
&eth3_ec->epe[1].act_table_data_2 = 0xfc3051cc
&eth3_ec->epe[1].act_table_data_3 = 0xfc3051d0
&eth3_ec->epe[1].act_table_data_4 = 0xfc3051d4
&eth3_ec->epe[1].act_table_data_5 = 0xfc3051d8
&eth3_ec->epe[1].act_table_data_6 = 0xfc3051dc
&eth3_ec->epe[1].res_def = 0xfc3051e0
&eth3_ec->epe[1].res_in = 0xfc3051e4
&eth3_ec->epe_res.p1 = 0xfc305200
&eth3_ec->epe_res.p2 = 0xfc305204
&eth3_ec->epe_res.p3 = 0xfc305208
&eth3_ec->epe_res.p4 = 0xfc30520c
&eth3_ec->epe_res.p5 = 0xfc305210
&eth3_ec->epe_res.p6 = 0xfc305214
&eth3_ec->epe_res.p7 = 0xfc305218
&eth3_ec->epe_res.p8 = 0xfc30521c
&eth3_ec->epe_res.p9 = 0xfc305220
&eth3_ec->epe_res.p10 = 0xfc305224
&eth3_ec->epe_res.p11 = 0xfc305228
&eth3_ec->epe_res.p12 = 0xfc30522c
&eth3_ec->epe_res.p13 = 0xfc305230
&eth3_ec->epe_res.p14 = 0xfc305234
&eth3_ec->epe_res.p15 = 0xfc305238
&eth3_ec->epe_res.p16 = 0xfc30523c
&eth3_ec->epe_res.p17 = 0xfc305240
&eth3_ec->epe_res.p18 = 0xfc305244
&eth3_ec->epe_res.p19 = 0xfc305248
&eth3_ec->epe_res.p20 = 0xfc30524c
&eth3_ec->epe_res.p21 = 0xfc305250
&eth3_ec->epe_res.p22 = 0xfc305254
&eth3_ec->epe_h[0].hdr_len = 0xfc305280
&eth3_ec->epe_h[1].hdr_len = 0xfc305284
&eth3_ec->epe_h[2].hdr_len = 0xfc305288
&eth3_ec->epe_h[3].hdr_len = 0xfc30528c
&eth3_ec->epe_h[4].hdr_len = 0xfc305290
&eth3_ec->epe_h[5].hdr_len = 0xfc305294
&eth3_ec->epe_h[6].hdr_len = 0xfc305298
&eth3_ec->epe_h[7].hdr_len = 0xfc30529c
&eth3_ec->epe_h[8].hdr_len = 0xfc3052a0
&eth3_ec->epe_h[9].hdr_len = 0xfc3052a4
&eth3_ec->epe_h[10].hdr_len = 0xfc3052a8
&eth3_ec->epe_h[11].hdr_len = 0xfc3052ac
&eth3_ec->epe_h[12].hdr_len = 0xfc3052b0
&eth3_ec->epe_h[13].hdr_len = 0xfc3052b4
&eth3_ec->epe_h[14].hdr_len = 0xfc3052b8
&eth3_ec->epe_h[15].hdr_len = 0xfc3052bc
&eth3_ec->epe_h[16].hdr_len = 0xfc3052c0
&eth3_ec->epe_h[17].hdr_len = 0xfc3052c4
&eth3_ec->epe_h[18].hdr_len = 0xfc3052c8
&eth3_ec->epe_h[19].hdr_len = 0xfc3052cc
&eth3_ec->epe_h[20].hdr_len = 0xfc3052d0
&eth3_ec->epe_h[21].hdr_len = 0xfc3052d4
&eth3_ec->epe_h[22].hdr_len = 0xfc3052d8
&eth3_ec->epe_h[23].hdr_len = 0xfc3052dc
&eth3_ec->epe_h[24].hdr_len = 0xfc3052e0
&eth3_ec->epe_h[25].hdr_len = 0xfc3052e4
&eth3_ec->epe_h[26].hdr_len = 0xfc3052e8
&eth3_ec->epe_h[27].hdr_len = 0xfc3052ec
&eth3_ec->epe_h[28].hdr_len = 0xfc3052f0
&eth3_ec->epe_h[29].hdr_len = 0xfc3052f4
&eth3_ec->epe_h[30].hdr_len = 0xfc3052f8
&eth3_ec->epe_h[31].hdr_len = 0xfc3052fc
&eth3_ec->epe_p[0].comp_data = 0xfc305300
&eth3_ec->epe_p[0].comp_mask = 0xfc305304
&eth3_ec->epe_p[0].comp_ctrl = 0xfc305308
&eth3_ec->epe_p[1].comp_data = 0xfc30531c
&eth3_ec->epe_p[1].comp_mask = 0xfc305320
&eth3_ec->epe_p[1].comp_ctrl = 0xfc305324
&eth3_ec->epe_p[2].comp_data = 0xfc305338
&eth3_ec->epe_p[2].comp_mask = 0xfc30533c
&eth3_ec->epe_p[2].comp_ctrl = 0xfc305340
&eth3_ec->epe_p[3].comp_data = 0xfc305354
&eth3_ec->epe_p[3].comp_mask = 0xfc305358
&eth3_ec->epe_p[3].comp_ctrl = 0xfc30535c
&eth3_ec->epe_p[4].comp_data = 0xfc305370
&eth3_ec->epe_p[4].comp_mask = 0xfc305374
&eth3_ec->epe_p[4].comp_ctrl = 0xfc305378
&eth3_ec->epe_p[5].comp_data = 0xfc30538c
&eth3_ec->epe_p[5].comp_mask = 0xfc305390
&eth3_ec->epe_p[5].comp_ctrl = 0xfc305394
&eth3_ec->epe_p[6].comp_data = 0xfc3053a8
&eth3_ec->epe_p[6].comp_mask = 0xfc3053ac
&eth3_ec->epe_p[6].comp_ctrl = 0xfc3053b0
&eth3_ec->epe_p[7].comp_data = 0xfc3053c4
&eth3_ec->epe_p[7].comp_mask = 0xfc3053c8
&eth3_ec->epe_p[7].comp_ctrl = 0xfc3053cc
&eth3_ec->epe_p[8].comp_data = 0xfc3053e0
&eth3_ec->epe_p[8].comp_mask = 0xfc3053e4
&eth3_ec->epe_p[8].comp_ctrl = 0xfc3053e8
&eth3_ec->epe_p[9].comp_data = 0xfc3053fc
&eth3_ec->epe_p[9].comp_mask = 0xfc305400
&eth3_ec->epe_p[9].comp_ctrl = 0xfc305404
&eth3_ec->epe_p[10].comp_data = 0xfc305418
&eth3_ec->epe_p[10].comp_mask = 0xfc30541c
&eth3_ec->epe_p[10].comp_ctrl = 0xfc305420
&eth3_ec->epe_p[11].comp_data = 0xfc305434
&eth3_ec->epe_p[11].comp_mask = 0xfc305438
&eth3_ec->epe_p[11].comp_ctrl = 0xfc30543c
&eth3_ec->epe_p[12].comp_data = 0xfc305450
&eth3_ec->epe_p[12].comp_mask = 0xfc305454
&eth3_ec->epe_p[12].comp_ctrl = 0xfc305458
&eth3_ec->epe_p[13].comp_data = 0xfc30546c
&eth3_ec->epe_p[13].comp_mask = 0xfc305470
&eth3_ec->epe_p[13].comp_ctrl = 0xfc305474
&eth3_ec->epe_p[14].comp_data = 0xfc305488
&eth3_ec->epe_p[14].comp_mask = 0xfc30548c
&eth3_ec->epe_p[14].comp_ctrl = 0xfc305490
&eth3_ec->epe_p[15].comp_data = 0xfc3054a4
&eth3_ec->epe_p[15].comp_mask = 0xfc3054a8
&eth3_ec->epe_p[15].comp_ctrl = 0xfc3054ac
&eth3_ec->epe_p[16].comp_data = 0xfc3054c0
&eth3_ec->epe_p[16].comp_mask = 0xfc3054c4
&eth3_ec->epe_p[16].comp_ctrl = 0xfc3054c8
&eth3_ec->epe_p[17].comp_data = 0xfc3054dc
&eth3_ec->epe_p[17].comp_mask = 0xfc3054e0
&eth3_ec->epe_p[17].comp_ctrl = 0xfc3054e4
&eth3_ec->epe_p[18].comp_data = 0xfc3054f8
&eth3_ec->epe_p[18].comp_mask = 0xfc3054fc
&eth3_ec->epe_p[18].comp_ctrl = 0xfc305500
&eth3_ec->epe_p[19].comp_data = 0xfc305514
&eth3_ec->epe_p[19].comp_mask = 0xfc305518
&eth3_ec->epe_p[19].comp_ctrl = 0xfc30551c
&eth3_ec->epe_p[20].comp_data = 0xfc305530
&eth3_ec->epe_p[20].comp_mask = 0xfc305534
&eth3_ec->epe_p[20].comp_ctrl = 0xfc305538
&eth3_ec->epe_p[21].comp_data = 0xfc30554c
&eth3_ec->epe_p[21].comp_mask = 0xfc305550
&eth3_ec->epe_p[21].comp_ctrl = 0xfc305554
&eth3_ec->epe_p[22].comp_data = 0xfc305568
&eth3_ec->epe_p[22].comp_mask = 0xfc30556c
&eth3_ec->epe_p[22].comp_ctrl = 0xfc305570
&eth3_ec->epe_p[23].comp_data = 0xfc305584
&eth3_ec->epe_p[23].comp_mask = 0xfc305588
&eth3_ec->epe_p[23].comp_ctrl = 0xfc30558c
&eth3_ec->epe_p[24].comp_data = 0xfc3055a0
&eth3_ec->epe_p[24].comp_mask = 0xfc3055a4
&eth3_ec->epe_p[24].comp_ctrl = 0xfc3055a8
&eth3_ec->epe_p[25].comp_data = 0xfc3055bc
&eth3_ec->epe_p[25].comp_mask = 0xfc3055c0
&eth3_ec->epe_p[25].comp_ctrl = 0xfc3055c4
&eth3_ec->epe_p[26].comp_data = 0xfc3055d8
&eth3_ec->epe_p[26].comp_mask = 0xfc3055dc
&eth3_ec->epe_p[26].comp_ctrl = 0xfc3055e0
&eth3_ec->epe_p[27].comp_data = 0xfc3055f4
&eth3_ec->epe_p[27].comp_mask = 0xfc3055f8
&eth3_ec->epe_p[27].comp_ctrl = 0xfc3055fc
&eth3_ec->epe_p[28].comp_data = 0xfc305610
&eth3_ec->epe_p[28].comp_mask = 0xfc305614
&eth3_ec->epe_p[28].comp_ctrl = 0xfc305618
&eth3_ec->epe_p[29].comp_data = 0xfc30562c
&eth3_ec->epe_p[29].comp_mask = 0xfc305630
&eth3_ec->epe_p[29].comp_ctrl = 0xfc305634
&eth3_ec->epe_p[30].comp_data = 0xfc305648
&eth3_ec->epe_p[30].comp_mask = 0xfc30564c
&eth3_ec->epe_p[30].comp_ctrl = 0xfc305650
&eth3_ec->epe_p[31].comp_data = 0xfc305664
&eth3_ec->epe_p[31].comp_mask = 0xfc305668
&eth3_ec->epe_p[31].comp_ctrl = 0xfc30566c
&eth3_ec->epe_a[0].prot_act = 0xfc305680
&eth3_ec->epe_a[1].prot_act = 0xfc305684
&eth3_ec->epe_a[2].prot_act = 0xfc305688
&eth3_ec->epe_a[3].prot_act = 0xfc30568c
&eth3_ec->epe_a[4].prot_act = 0xfc305690
&eth3_ec->epe_a[5].prot_act = 0xfc305694
&eth3_ec->epe_a[6].prot_act = 0xfc305698
&eth3_ec->epe_a[7].prot_act = 0xfc30569c
&eth3_ec->epe_a[8].prot_act = 0xfc3056a0
&eth3_ec->epe_a[9].prot_act = 0xfc3056a4
&eth3_ec->epe_a[10].prot_act = 0xfc3056a8
&eth3_ec->epe_a[11].prot_act = 0xfc3056ac
&eth3_ec->epe_a[12].prot_act = 0xfc3056b0
&eth3_ec->epe_a[13].prot_act = 0xfc3056b4
&eth3_ec->epe_a[14].prot_act = 0xfc3056b8
&eth3_ec->epe_a[15].prot_act = 0xfc3056bc
&eth3_ec->epe_a[16].prot_act = 0xfc3056c0
&eth3_ec->epe_a[17].prot_act = 0xfc3056c4
&eth3_ec->epe_a[18].prot_act = 0xfc3056c8
&eth3_ec->epe_a[19].prot_act = 0xfc3056cc
&eth3_ec->epe_a[20].prot_act = 0xfc3056d0
&eth3_ec->epe_a[21].prot_act = 0xfc3056d4
&eth3_ec->epe_a[22].prot_act = 0xfc3056d8
&eth3_ec->epe_a[23].prot_act = 0xfc3056dc
&eth3_ec->epe_a[24].prot_act = 0xfc3056e0
&eth3_ec->epe_a[25].prot_act = 0xfc3056e4
&eth3_ec->epe_a[26].prot_act = 0xfc3056e8
&eth3_ec->epe_a[27].prot_act = 0xfc3056ec
&eth3_ec->epe_a[28].prot_act = 0xfc3056f0
&eth3_ec->epe_a[29].prot_act = 0xfc3056f4
&eth3_ec->epe_a[30].prot_act = 0xfc3056f8
&eth3_ec->epe_a[31].prot_act = 0xfc3056fc
&eth3_ec->rfw.thash_cfg_1 = 0xfc305700
&eth3_ec->rfw.thash_cfg_2 = 0xfc305704
&eth3_ec->rfw.mhash_cfg_1 = 0xfc305708
&eth3_ec->rfw.mhash_cfg_2 = 0xfc30570c
&eth3_ec->rfw.hdr_split = 0xfc305710
&eth3_ec->rfw.meta_err = 0xfc305714
&eth3_ec->rfw.meta = 0xfc305718
&eth3_ec->rfw.filter = 0xfc30571c
&eth3_ec->rfw.thash_table_addr = 0xfc305720
&eth3_ec->rfw.thash_table_data = 0xfc305724
&eth3_ec->rfw.mhash_table_addr = 0xfc305728
&eth3_ec->rfw.mhash_table_data = 0xfc30572c
&eth3_ec->rfw.vid_table_addr = 0xfc305730
&eth3_ec->rfw.vid_table_data = 0xfc305734
&eth3_ec->rfw.pbits_table_addr = 0xfc305738
&eth3_ec->rfw.pbits_table_data = 0xfc30573c
&eth3_ec->rfw.dscp_table_addr = 0xfc305740
&eth3_ec->rfw.dscp_table_data = 0xfc305744
&eth3_ec->rfw.tc_table_addr = 0xfc305748
&eth3_ec->rfw.tc_table_data = 0xfc30574c
&eth3_ec->rfw.ctrl_table_addr = 0xfc305750
&eth3_ec->rfw.ctrl_table_data = 0xfc305754
&eth3_ec->rfw.out_cfg = 0xfc305758
&eth3_ec->rfw.fsm_table_addr = 0xfc30575c
&eth3_ec->rfw.fsm_table_data = 0xfc305760
&eth3_ec->rfw.ctrl_sel = 0xfc305764
&eth3_ec->rfw.default_vlan = 0xfc305768
&eth3_ec->rfw.default_hash = 0xfc30576c
&eth3_ec->rfw.default_or = 0xfc305770
&eth3_ec->rfw.drop_latch = 0xfc305774
&eth3_ec->rfw.checksum = 0xfc305778
&eth3_ec->rfw.lro_cfg_1 = 0xfc30577c
&eth3_ec->rfw.lro_check_ipv4 = 0xfc305780
&eth3_ec->rfw.lro_ipv4 = 0xfc305784
&eth3_ec->rfw.lro_check_ipv6 = 0xfc305788
&eth3_ec->rfw.lro_ipv6 = 0xfc30578c
&eth3_ec->rfw.lro_check_tcp = 0xfc305790
&eth3_ec->rfw.lro_tcp = 0xfc305794
&eth3_ec->rfw.lro_check_udp = 0xfc305798
&eth3_ec->rfw.lro_check_l2 = 0xfc30579c
&eth3_ec->rfw.lro_check_gen = 0xfc3057a0
&eth3_ec->rfw.lro_store = 0xfc3057a4
&eth3_ec->rfw.vid_table_def = 0xfc3057a8
&eth3_ec->rfw.ctrl_table_def = 0xfc3057ac
&eth3_ec->rfw.cfg_a_0 = 0xfc3057b0
&eth3_ec->rfw.thash_cfg_3 = 0xfc3057b4
&eth3_ec->rfw.thash_mask_outer_ipv6 = 0xfc3057b8
&eth3_ec->rfw.thash_mask_outer = 0xfc3057bc
&eth3_ec->rfw.thash_mask_inner_ipv6 = 0xfc3057c0
&eth3_ec->rfw.thash_mask_inner = 0xfc3057c4
&eth3_ec->rfw.rx_checksum = 0xfc3057c8
&eth3_ec->rfw.l3_tlen_err = 0xfc3057cc
&eth3_ec->rfw.l3_tlen_err_table_1 = 0xfc3057d0
&eth3_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc3057d4
&eth3_ec->rfw_udma[0].def_cfg = 0xfc3057f0
&eth3_ec->rfw_udma[1].def_cfg = 0xfc3057f4
&eth3_ec->rfw_udma[2].def_cfg = 0xfc3057f8
&eth3_ec->rfw_udma[3].def_cfg = 0xfc3057fc
&eth3_ec->rfw_hash[0].key = 0xfc305800
&eth3_ec->rfw_hash[1].key = 0xfc305804
&eth3_ec->rfw_hash[2].key = 0xfc305808
&eth3_ec->rfw_hash[3].key = 0xfc30580c
&eth3_ec->rfw_hash[4].key = 0xfc305810
&eth3_ec->rfw_hash[5].key = 0xfc305814
&eth3_ec->rfw_hash[6].key = 0xfc305818
&eth3_ec->rfw_hash[7].key = 0xfc30581c
&eth3_ec->rfw_hash[8].key = 0xfc305820
&eth3_ec->rfw_hash[9].key = 0xfc305824
&eth3_ec->rfw_priority[0].queue = 0xfc305828
&eth3_ec->rfw_priority[1].queue = 0xfc30582c
&eth3_ec->rfw_priority[2].queue = 0xfc305830
&eth3_ec->rfw_priority[3].queue = 0xfc305834
&eth3_ec->rfw_priority[4].queue = 0xfc305838
&eth3_ec->rfw_priority[5].queue = 0xfc30583c
&eth3_ec->rfw_priority[6].queue = 0xfc305840
&eth3_ec->rfw_priority[7].queue = 0xfc305844
&eth3_ec->rfw_default[0].opt_1 = 0xfc305848
&eth3_ec->rfw_default[1].opt_1 = 0xfc30584c
&eth3_ec->rfw_default[2].opt_1 = 0xfc305850
&eth3_ec->rfw_default[3].opt_1 = 0xfc305854
&eth3_ec->rfw_default[4].opt_1 = 0xfc305858
&eth3_ec->rfw_default[5].opt_1 = 0xfc30585c
&eth3_ec->rfw_default[6].opt_1 = 0xfc305860
&eth3_ec->rfw_default[7].opt_1 = 0xfc305864
&eth3_ec->fwd_mac[0].data_l = 0xfc305868
&eth3_ec->fwd_mac[0].data_h = 0xfc30586c
&eth3_ec->fwd_mac[0].mask_l = 0xfc305870
&eth3_ec->fwd_mac[0].mask_h = 0xfc305874
&eth3_ec->fwd_mac[0].ctrl = 0xfc305878
&eth3_ec->fwd_mac[1].data_l = 0xfc30587c
&eth3_ec->fwd_mac[1].data_h = 0xfc305880
&eth3_ec->fwd_mac[1].mask_l = 0xfc305884
&eth3_ec->fwd_mac[1].mask_h = 0xfc305888
&eth3_ec->fwd_mac[1].ctrl = 0xfc30588c
&eth3_ec->fwd_mac[2].data_l = 0xfc305890
&eth3_ec->fwd_mac[2].data_h = 0xfc305894
&eth3_ec->fwd_mac[2].mask_l = 0xfc305898
&eth3_ec->fwd_mac[2].mask_h = 0xfc30589c
&eth3_ec->fwd_mac[2].ctrl = 0xfc3058a0
&eth3_ec->fwd_mac[3].data_l = 0xfc3058a4
&eth3_ec->fwd_mac[3].data_h = 0xfc3058a8
&eth3_ec->fwd_mac[3].mask_l = 0xfc3058ac
&eth3_ec->fwd_mac[3].mask_h = 0xfc3058b0
&eth3_ec->fwd_mac[3].ctrl = 0xfc3058b4
&eth3_ec->fwd_mac[4].data_l = 0xfc3058b8
&eth3_ec->fwd_mac[4].data_h = 0xfc3058bc
&eth3_ec->fwd_mac[4].mask_l = 0xfc3058c0
&eth3_ec->fwd_mac[4].mask_h = 0xfc3058c4
&eth3_ec->fwd_mac[4].ctrl = 0xfc3058c8
&eth3_ec->fwd_mac[5].data_l = 0xfc3058cc
&eth3_ec->fwd_mac[5].data_h = 0xfc3058d0
&eth3_ec->fwd_mac[5].mask_l = 0xfc3058d4
&eth3_ec->fwd_mac[5].mask_h = 0xfc3058d8
&eth3_ec->fwd_mac[5].ctrl = 0xfc3058dc
&eth3_ec->fwd_mac[6].data_l = 0xfc3058e0
&eth3_ec->fwd_mac[6].data_h = 0xfc3058e4
&eth3_ec->fwd_mac[6].mask_l = 0xfc3058e8
&eth3_ec->fwd_mac[6].mask_h = 0xfc3058ec
&eth3_ec->fwd_mac[6].ctrl = 0xfc3058f0
&eth3_ec->fwd_mac[7].data_l = 0xfc3058f4
&eth3_ec->fwd_mac[7].data_h = 0xfc3058f8
&eth3_ec->fwd_mac[7].mask_l = 0xfc3058fc
&eth3_ec->fwd_mac[7].mask_h = 0xfc305900
&eth3_ec->fwd_mac[7].ctrl = 0xfc305904
&eth3_ec->fwd_mac[8].data_l = 0xfc305908
&eth3_ec->fwd_mac[8].data_h = 0xfc30590c
&eth3_ec->fwd_mac[8].mask_l = 0xfc305910
&eth3_ec->fwd_mac[8].mask_h = 0xfc305914
&eth3_ec->fwd_mac[8].ctrl = 0xfc305918
&eth3_ec->fwd_mac[9].data_l = 0xfc30591c
&eth3_ec->fwd_mac[9].data_h = 0xfc305920
&eth3_ec->fwd_mac[9].mask_l = 0xfc305924
&eth3_ec->fwd_mac[9].mask_h = 0xfc305928
&eth3_ec->fwd_mac[9].ctrl = 0xfc30592c
&eth3_ec->fwd_mac[10].data_l = 0xfc305930
&eth3_ec->fwd_mac[10].data_h = 0xfc305934
&eth3_ec->fwd_mac[10].mask_l = 0xfc305938
&eth3_ec->fwd_mac[10].mask_h = 0xfc30593c
&eth3_ec->fwd_mac[10].ctrl = 0xfc305940
&eth3_ec->fwd_mac[11].data_l = 0xfc305944
&eth3_ec->fwd_mac[11].data_h = 0xfc305948
&eth3_ec->fwd_mac[11].mask_l = 0xfc30594c
&eth3_ec->fwd_mac[11].mask_h = 0xfc305950
&eth3_ec->fwd_mac[11].ctrl = 0xfc305954
&eth3_ec->fwd_mac[12].data_l = 0xfc305958
&eth3_ec->fwd_mac[12].data_h = 0xfc30595c
&eth3_ec->fwd_mac[12].mask_l = 0xfc305960
&eth3_ec->fwd_mac[12].mask_h = 0xfc305964
&eth3_ec->fwd_mac[12].ctrl = 0xfc305968
&eth3_ec->fwd_mac[13].data_l = 0xfc30596c
&eth3_ec->fwd_mac[13].data_h = 0xfc305970
&eth3_ec->fwd_mac[13].mask_l = 0xfc305974
&eth3_ec->fwd_mac[13].mask_h = 0xfc305978
&eth3_ec->fwd_mac[13].ctrl = 0xfc30597c
&eth3_ec->fwd_mac[14].data_l = 0xfc305980
&eth3_ec->fwd_mac[14].data_h = 0xfc305984
&eth3_ec->fwd_mac[14].mask_l = 0xfc305988
&eth3_ec->fwd_mac[14].mask_h = 0xfc30598c
&eth3_ec->fwd_mac[14].ctrl = 0xfc305990
&eth3_ec->fwd_mac[15].data_l = 0xfc305994
&eth3_ec->fwd_mac[15].data_h = 0xfc305998
&eth3_ec->fwd_mac[15].mask_l = 0xfc30599c
&eth3_ec->fwd_mac[15].mask_h = 0xfc3059a0
&eth3_ec->fwd_mac[15].ctrl = 0xfc3059a4
&eth3_ec->fwd_mac[16].data_l = 0xfc3059a8
&eth3_ec->fwd_mac[16].data_h = 0xfc3059ac
&eth3_ec->fwd_mac[16].mask_l = 0xfc3059b0
&eth3_ec->fwd_mac[16].mask_h = 0xfc3059b4
&eth3_ec->fwd_mac[16].ctrl = 0xfc3059b8
&eth3_ec->fwd_mac[17].data_l = 0xfc3059bc
&eth3_ec->fwd_mac[17].data_h = 0xfc3059c0
&eth3_ec->fwd_mac[17].mask_l = 0xfc3059c4
&eth3_ec->fwd_mac[17].mask_h = 0xfc3059c8
&eth3_ec->fwd_mac[17].ctrl = 0xfc3059cc
&eth3_ec->fwd_mac[18].data_l = 0xfc3059d0
&eth3_ec->fwd_mac[18].data_h = 0xfc3059d4
&eth3_ec->fwd_mac[18].mask_l = 0xfc3059d8
&eth3_ec->fwd_mac[18].mask_h = 0xfc3059dc
&eth3_ec->fwd_mac[18].ctrl = 0xfc3059e0
&eth3_ec->fwd_mac[19].data_l = 0xfc3059e4
&eth3_ec->fwd_mac[19].data_h = 0xfc3059e8
&eth3_ec->fwd_mac[19].mask_l = 0xfc3059ec
&eth3_ec->fwd_mac[19].mask_h = 0xfc3059f0
&eth3_ec->fwd_mac[19].ctrl = 0xfc3059f4
&eth3_ec->fwd_mac[20].data_l = 0xfc3059f8
&eth3_ec->fwd_mac[20].data_h = 0xfc3059fc
&eth3_ec->fwd_mac[20].mask_l = 0xfc305a00
&eth3_ec->fwd_mac[20].mask_h = 0xfc305a04
&eth3_ec->fwd_mac[20].ctrl = 0xfc305a08
&eth3_ec->fwd_mac[21].data_l = 0xfc305a0c
&eth3_ec->fwd_mac[21].data_h = 0xfc305a10
&eth3_ec->fwd_mac[21].mask_l = 0xfc305a14
&eth3_ec->fwd_mac[21].mask_h = 0xfc305a18
&eth3_ec->fwd_mac[21].ctrl = 0xfc305a1c
&eth3_ec->fwd_mac[22].data_l = 0xfc305a20
&eth3_ec->fwd_mac[22].data_h = 0xfc305a24
&eth3_ec->fwd_mac[22].mask_l = 0xfc305a28
&eth3_ec->fwd_mac[22].mask_h = 0xfc305a2c
&eth3_ec->fwd_mac[22].ctrl = 0xfc305a30
&eth3_ec->fwd_mac[23].data_l = 0xfc305a34
&eth3_ec->fwd_mac[23].data_h = 0xfc305a38
&eth3_ec->fwd_mac[23].mask_l = 0xfc305a3c
&eth3_ec->fwd_mac[23].mask_h = 0xfc305a40
&eth3_ec->fwd_mac[23].ctrl = 0xfc305a44
&eth3_ec->fwd_mac[24].data_l = 0xfc305a48
&eth3_ec->fwd_mac[24].data_h = 0xfc305a4c
&eth3_ec->fwd_mac[24].mask_l = 0xfc305a50
&eth3_ec->fwd_mac[24].mask_h = 0xfc305a54
&eth3_ec->fwd_mac[24].ctrl = 0xfc305a58
&eth3_ec->fwd_mac[25].data_l = 0xfc305a5c
&eth3_ec->fwd_mac[25].data_h = 0xfc305a60
&eth3_ec->fwd_mac[25].mask_l = 0xfc305a64
&eth3_ec->fwd_mac[25].mask_h = 0xfc305a68
&eth3_ec->fwd_mac[25].ctrl = 0xfc305a6c
&eth3_ec->fwd_mac[26].data_l = 0xfc305a70
&eth3_ec->fwd_mac[26].data_h = 0xfc305a74
&eth3_ec->fwd_mac[26].mask_l = 0xfc305a78
&eth3_ec->fwd_mac[26].mask_h = 0xfc305a7c
&eth3_ec->fwd_mac[26].ctrl = 0xfc305a80
&eth3_ec->fwd_mac[27].data_l = 0xfc305a84
&eth3_ec->fwd_mac[27].data_h = 0xfc305a88
&eth3_ec->fwd_mac[27].mask_l = 0xfc305a8c
&eth3_ec->fwd_mac[27].mask_h = 0xfc305a90
&eth3_ec->fwd_mac[27].ctrl = 0xfc305a94
&eth3_ec->fwd_mac[28].data_l = 0xfc305a98
&eth3_ec->fwd_mac[28].data_h = 0xfc305a9c
&eth3_ec->fwd_mac[28].mask_l = 0xfc305aa0
&eth3_ec->fwd_mac[28].mask_h = 0xfc305aa4
&eth3_ec->fwd_mac[28].ctrl = 0xfc305aa8
&eth3_ec->fwd_mac[29].data_l = 0xfc305aac
&eth3_ec->fwd_mac[29].data_h = 0xfc305ab0
&eth3_ec->fwd_mac[29].mask_l = 0xfc305ab4
&eth3_ec->fwd_mac[29].mask_h = 0xfc305ab8
&eth3_ec->fwd_mac[29].ctrl = 0xfc305abc
&eth3_ec->fwd_mac[30].data_l = 0xfc305ac0
&eth3_ec->fwd_mac[30].data_h = 0xfc305ac4
&eth3_ec->fwd_mac[30].mask_l = 0xfc305ac8
&eth3_ec->fwd_mac[30].mask_h = 0xfc305acc
&eth3_ec->fwd_mac[30].ctrl = 0xfc305ad0
&eth3_ec->fwd_mac[31].data_l = 0xfc305ad4
&eth3_ec->fwd_mac[31].data_h = 0xfc305ad8
&eth3_ec->fwd_mac[31].mask_l = 0xfc305adc
&eth3_ec->fwd_mac[31].mask_h = 0xfc305ae0
&eth3_ec->fwd_mac[31].ctrl = 0xfc305ae4
&eth3_ec->msw.uc = 0xfc305ae8
&eth3_ec->msw.mc = 0xfc305aec
&eth3_ec->msw.bc = 0xfc305af0
&eth3_ec->tso.in_cfg = 0xfc305b00
&eth3_ec->tso.cache_table_addr = 0xfc305b04
&eth3_ec->tso.cache_table_data_1 = 0xfc305b08
&eth3_ec->tso.cache_table_data_2 = 0xfc305b0c
&eth3_ec->tso.cache_table_data_3 = 0xfc305b10
&eth3_ec->tso.cache_table_data_4 = 0xfc305b14
&eth3_ec->tso.ctrl_first = 0xfc305b18
&eth3_ec->tso.ctrl_middle = 0xfc305b1c
&eth3_ec->tso.ctrl_last = 0xfc305b20
&eth3_ec->tso.cfg_add_0 = 0xfc305b24
&eth3_ec->tso.cfg_tunnel = 0xfc305b28
&eth3_ec->tso.arb_config = 0xfc305b2c
&eth3_ec->tso.arb_cred_level = 0xfc305b30
&eth3_ec->tso.arb_cred_grant = 0xfc305b34
&eth3_ec->tso.arb_sop_cost = 0xfc305b38
&eth3_ec->tso.arb_eop_cost = 0xfc305b3c
&eth3_ec->tso.arb_data_cost = 0xfc305b40
&eth3_ec->tso_sel[0].mss = 0xfc305b60
&eth3_ec->tso_sel[1].mss = 0xfc305b64
&eth3_ec->tso_sel[2].mss = 0xfc305b68
&eth3_ec->tso_sel[3].mss = 0xfc305b6c
&eth3_ec->tso_sel[4].mss = 0xfc305b70
&eth3_ec->tso_sel[5].mss = 0xfc305b74
&eth3_ec->tso_sel[6].mss = 0xfc305b78
&eth3_ec->tso_sel[7].mss = 0xfc305b7c
&eth3_ec->tpe.parse = 0xfc305b80
&eth3_ec->tpm_udma[0].vlan_data = 0xfc305bc0
&eth3_ec->tpm_udma[0].mac_sa_1 = 0xfc305bc4
&eth3_ec->tpm_udma[0].mac_sa_2 = 0xfc305bc8
&eth3_ec->tpm_udma[1].vlan_data = 0xfc305bcc
&eth3_ec->tpm_udma[1].mac_sa_1 = 0xfc305bd0
&eth3_ec->tpm_udma[1].mac_sa_2 = 0xfc305bd4
&eth3_ec->tpm_udma[2].vlan_data = 0xfc305bd8
&eth3_ec->tpm_udma[2].mac_sa_1 = 0xfc305bdc
&eth3_ec->tpm_udma[2].mac_sa_2 = 0xfc305be0
&eth3_ec->tpm_udma[3].vlan_data = 0xfc305be4
&eth3_ec->tpm_udma[3].mac_sa_1 = 0xfc305be8
&eth3_ec->tpm_udma[3].mac_sa_2 = 0xfc305bec
&eth3_ec->tpm_sel[0].etype = 0xfc305bf0
&eth3_ec->tpm_sel[1].etype = 0xfc305bf4
&eth3_ec->tpm_sel[2].etype = 0xfc305bf8
&eth3_ec->tpm_sel[3].etype = 0xfc305bfc
&eth3_ec->tfw.tx_wr_fifo = 0xfc305c00
&eth3_ec->tfw.tx_vid_table_addr = 0xfc305c04
&eth3_ec->tfw.tx_vid_table_data = 0xfc305c08
&eth3_ec->tfw.tx_rd_fifo = 0xfc305c0c
&eth3_ec->tfw.tx_checksum = 0xfc305c10
&eth3_ec->tfw.tx_gen = 0xfc305c14
&eth3_ec->tfw.tx_spf = 0xfc305c18
&eth3_ec->tfw.data_fifo = 0xfc305c1c
&eth3_ec->tfw.ctrl_fifo = 0xfc305c20
&eth3_ec->tfw.hdr_fifo = 0xfc305c24
&eth3_ec->tfw.out = 0xfc305c28
&eth3_ec->tfw_udma[0].uc_udma = 0xfc305c60
&eth3_ec->tfw_udma[0].mc_udma = 0xfc305c64
&eth3_ec->tfw_udma[0].bc_udma = 0xfc305c68
&eth3_ec->tfw_udma[0].spf_cmd = 0xfc305c6c
&eth3_ec->tfw_udma[0].fwd_dec = 0xfc305c70
&eth3_ec->tfw_udma[1].uc_udma = 0xfc305c78
&eth3_ec->tfw_udma[1].mc_udma = 0xfc305c7c
&eth3_ec->tfw_udma[1].bc_udma = 0xfc305c80
&eth3_ec->tfw_udma[1].spf_cmd = 0xfc305c84
&eth3_ec->tfw_udma[1].fwd_dec = 0xfc305c88
&eth3_ec->tfw_udma[2].uc_udma = 0xfc305c90
&eth3_ec->tfw_udma[2].mc_udma = 0xfc305c94
&eth3_ec->tfw_udma[2].bc_udma = 0xfc305c98
&eth3_ec->tfw_udma[2].spf_cmd = 0xfc305c9c
&eth3_ec->tfw_udma[2].fwd_dec = 0xfc305ca0
&eth3_ec->tfw_udma[3].uc_udma = 0xfc305ca8
&eth3_ec->tfw_udma[3].mc_udma = 0xfc305cac
&eth3_ec->tfw_udma[3].bc_udma = 0xfc305cb0
&eth3_ec->tfw_udma[3].spf_cmd = 0xfc305cb4
&eth3_ec->tfw_udma[3].fwd_dec = 0xfc305cb8
&eth3_ec->tmi.tx_cfg = 0xfc305cc0
&eth3_ec->efc.ec_pause = 0xfc305cd0
&eth3_ec->efc.ec_xoff = 0xfc305cd4
&eth3_ec->efc.xon = 0xfc305cd8
&eth3_ec->efc.gpio = 0xfc305cdc
&eth3_ec->efc.rx_fifo_af = 0xfc305ce0
&eth3_ec->efc.rx_fifo_hyst = 0xfc305ce4
&eth3_ec->efc.stat = 0xfc305ce8
&eth3_ec->efc.xoff_timer_1g = 0xfc305cec
&eth3_ec->efc.ec_pfc = 0xfc305cf0
&eth3_ec->fc_udma[0].q_pause_0 = 0xfc305d00
&eth3_ec->fc_udma[0].q_pause_1 = 0xfc305d04
&eth3_ec->fc_udma[0].q_pause_2 = 0xfc305d08
&eth3_ec->fc_udma[0].q_pause_3 = 0xfc305d0c
&eth3_ec->fc_udma[0].q_pause_4 = 0xfc305d10
&eth3_ec->fc_udma[0].q_pause_5 = 0xfc305d14
&eth3_ec->fc_udma[0].q_pause_6 = 0xfc305d18
&eth3_ec->fc_udma[0].q_pause_7 = 0xfc305d1c
&eth3_ec->fc_udma[0].q_gpio_0 = 0xfc305d20
&eth3_ec->fc_udma[0].q_gpio_1 = 0xfc305d24
&eth3_ec->fc_udma[0].q_gpio_2 = 0xfc305d28
&eth3_ec->fc_udma[0].q_gpio_3 = 0xfc305d2c
&eth3_ec->fc_udma[0].q_gpio_4 = 0xfc305d30
&eth3_ec->fc_udma[0].q_gpio_5 = 0xfc305d34
&eth3_ec->fc_udma[0].q_gpio_6 = 0xfc305d38
&eth3_ec->fc_udma[0].q_gpio_7 = 0xfc305d3c
&eth3_ec->fc_udma[0].s_pause = 0xfc305d40
&eth3_ec->fc_udma[0].q_xoff_0 = 0xfc305d44
&eth3_ec->fc_udma[0].q_xoff_1 = 0xfc305d48
&eth3_ec->fc_udma[0].q_xoff_2 = 0xfc305d4c
&eth3_ec->fc_udma[0].q_xoff_3 = 0xfc305d50
&eth3_ec->fc_udma[0].q_xoff_4 = 0xfc305d54
&eth3_ec->fc_udma[0].q_xoff_5 = 0xfc305d58
&eth3_ec->fc_udma[0].q_xoff_6 = 0xfc305d5c
&eth3_ec->fc_udma[0].q_xoff_7 = 0xfc305d60
&eth3_ec->fc_udma[1].q_pause_0 = 0xfc305d80
&eth3_ec->fc_udma[1].q_pause_1 = 0xfc305d84
&eth3_ec->fc_udma[1].q_pause_2 = 0xfc305d88
&eth3_ec->fc_udma[1].q_pause_3 = 0xfc305d8c
&eth3_ec->fc_udma[1].q_pause_4 = 0xfc305d90
&eth3_ec->fc_udma[1].q_pause_5 = 0xfc305d94
&eth3_ec->fc_udma[1].q_pause_6 = 0xfc305d98
&eth3_ec->fc_udma[1].q_pause_7 = 0xfc305d9c
&eth3_ec->fc_udma[1].q_gpio_0 = 0xfc305da0
&eth3_ec->fc_udma[1].q_gpio_1 = 0xfc305da4
&eth3_ec->fc_udma[1].q_gpio_2 = 0xfc305da8
&eth3_ec->fc_udma[1].q_gpio_3 = 0xfc305dac
&eth3_ec->fc_udma[1].q_gpio_4 = 0xfc305db0
&eth3_ec->fc_udma[1].q_gpio_5 = 0xfc305db4
&eth3_ec->fc_udma[1].q_gpio_6 = 0xfc305db8
&eth3_ec->fc_udma[1].q_gpio_7 = 0xfc305dbc
&eth3_ec->fc_udma[1].s_pause = 0xfc305dc0
&eth3_ec->fc_udma[1].q_xoff_0 = 0xfc305dc4
&eth3_ec->fc_udma[1].q_xoff_1 = 0xfc305dc8
&eth3_ec->fc_udma[1].q_xoff_2 = 0xfc305dcc
&eth3_ec->fc_udma[1].q_xoff_3 = 0xfc305dd0
&eth3_ec->fc_udma[1].q_xoff_4 = 0xfc305dd4
&eth3_ec->fc_udma[1].q_xoff_5 = 0xfc305dd8
&eth3_ec->fc_udma[1].q_xoff_6 = 0xfc305ddc
&eth3_ec->fc_udma[1].q_xoff_7 = 0xfc305de0
&eth3_ec->fc_udma[2].q_pause_0 = 0xfc305e00
&eth3_ec->fc_udma[2].q_pause_1 = 0xfc305e04
&eth3_ec->fc_udma[2].q_pause_2 = 0xfc305e08
&eth3_ec->fc_udma[2].q_pause_3 = 0xfc305e0c
&eth3_ec->fc_udma[2].q_pause_4 = 0xfc305e10
&eth3_ec->fc_udma[2].q_pause_5 = 0xfc305e14
&eth3_ec->fc_udma[2].q_pause_6 = 0xfc305e18
&eth3_ec->fc_udma[2].q_pause_7 = 0xfc305e1c
&eth3_ec->fc_udma[2].q_gpio_0 = 0xfc305e20
&eth3_ec->fc_udma[2].q_gpio_1 = 0xfc305e24
&eth3_ec->fc_udma[2].q_gpio_2 = 0xfc305e28
&eth3_ec->fc_udma[2].q_gpio_3 = 0xfc305e2c
&eth3_ec->fc_udma[2].q_gpio_4 = 0xfc305e30
&eth3_ec->fc_udma[2].q_gpio_5 = 0xfc305e34
&eth3_ec->fc_udma[2].q_gpio_6 = 0xfc305e38
&eth3_ec->fc_udma[2].q_gpio_7 = 0xfc305e3c
&eth3_ec->fc_udma[2].s_pause = 0xfc305e40
&eth3_ec->fc_udma[2].q_xoff_0 = 0xfc305e44
&eth3_ec->fc_udma[2].q_xoff_1 = 0xfc305e48
&eth3_ec->fc_udma[2].q_xoff_2 = 0xfc305e4c
&eth3_ec->fc_udma[2].q_xoff_3 = 0xfc305e50
&eth3_ec->fc_udma[2].q_xoff_4 = 0xfc305e54
&eth3_ec->fc_udma[2].q_xoff_5 = 0xfc305e58
&eth3_ec->fc_udma[2].q_xoff_6 = 0xfc305e5c
&eth3_ec->fc_udma[2].q_xoff_7 = 0xfc305e60
&eth3_ec->fc_udma[3].q_pause_0 = 0xfc305e80
&eth3_ec->fc_udma[3].q_pause_1 = 0xfc305e84
&eth3_ec->fc_udma[3].q_pause_2 = 0xfc305e88
&eth3_ec->fc_udma[3].q_pause_3 = 0xfc305e8c
&eth3_ec->fc_udma[3].q_pause_4 = 0xfc305e90
&eth3_ec->fc_udma[3].q_pause_5 = 0xfc305e94
&eth3_ec->fc_udma[3].q_pause_6 = 0xfc305e98
&eth3_ec->fc_udma[3].q_pause_7 = 0xfc305e9c
&eth3_ec->fc_udma[3].q_gpio_0 = 0xfc305ea0
&eth3_ec->fc_udma[3].q_gpio_1 = 0xfc305ea4
&eth3_ec->fc_udma[3].q_gpio_2 = 0xfc305ea8
&eth3_ec->fc_udma[3].q_gpio_3 = 0xfc305eac
&eth3_ec->fc_udma[3].q_gpio_4 = 0xfc305eb0
&eth3_ec->fc_udma[3].q_gpio_5 = 0xfc305eb4
&eth3_ec->fc_udma[3].q_gpio_6 = 0xfc305eb8
&eth3_ec->fc_udma[3].q_gpio_7 = 0xfc305ebc
&eth3_ec->fc_udma[3].s_pause = 0xfc305ec0
&eth3_ec->fc_udma[3].q_xoff_0 = 0xfc305ec4
&eth3_ec->fc_udma[3].q_xoff_1 = 0xfc305ec8
&eth3_ec->fc_udma[3].q_xoff_2 = 0xfc305ecc
&eth3_ec->fc_udma[3].q_xoff_3 = 0xfc305ed0
&eth3_ec->fc_udma[3].q_xoff_4 = 0xfc305ed4
&eth3_ec->fc_udma[3].q_xoff_5 = 0xfc305ed8
&eth3_ec->fc_udma[3].q_xoff_6 = 0xfc305edc
&eth3_ec->fc_udma[3].q_xoff_7 = 0xfc305ee0
&eth3_ec->tpg_rpa_res.not_used = 0xfc305f00
&eth3_ec->eee.cfg_e = 0xfc306000
&eth3_ec->eee.pre_cnt = 0xfc306004
&eth3_ec->eee.post_cnt = 0xfc306008
&eth3_ec->eee.stop_cnt = 0xfc30600c
&eth3_ec->eee.stat_eee = 0xfc306010
&eth3_ec->stat.faf_in_rx_pkt = 0xfc306100
&eth3_ec->stat.faf_in_rx_short = 0xfc306104
&eth3_ec->stat.faf_in_rx_long = 0xfc306108
&eth3_ec->stat.faf_out_rx_pkt = 0xfc30610c
&eth3_ec->stat.faf_out_rx_short = 0xfc306110
&eth3_ec->stat.faf_out_rx_long = 0xfc306114
&eth3_ec->stat.faf_out_drop = 0xfc306118
&eth3_ec->stat.rxf_in_rx_pkt = 0xfc30611c
&eth3_ec->stat.rxf_in_fifo_err = 0xfc306120
&eth3_ec->stat.lbf_in_rx_pkt = 0xfc306124
&eth3_ec->stat.lbf_in_fifo_err = 0xfc306128
&eth3_ec->stat.rxf_out_rx_1_pkt = 0xfc30612c
&eth3_ec->stat.rxf_out_rx_2_pkt = 0xfc306130
&eth3_ec->stat.rxf_out_drop_1_pkt = 0xfc306134
&eth3_ec->stat.rxf_out_drop_2_pkt = 0xfc306138
&eth3_ec->stat.rpe_1_in_rx_pkt = 0xfc30613c
&eth3_ec->stat.rpe_1_out_rx_pkt = 0xfc306140
&eth3_ec->stat.rpe_2_in_rx_pkt = 0xfc306144
&eth3_ec->stat.rpe_2_out_rx_pkt = 0xfc306148
&eth3_ec->stat.rpe_3_in_rx_pkt = 0xfc30614c
&eth3_ec->stat.rpe_3_out_rx_pkt = 0xfc306150
&eth3_ec->stat.tpe_in_tx_pkt = 0xfc306154
&eth3_ec->stat.tpe_out_tx_pkt = 0xfc306158
&eth3_ec->stat.tpm_tx_pkt = 0xfc30615c
&eth3_ec->stat.tfw_in_tx_pkt = 0xfc306160
&eth3_ec->stat.tfw_out_tx_pkt = 0xfc306164
&eth3_ec->stat.rfw_in_rx_pkt = 0xfc306168
&eth3_ec->stat.rfw_in_vlan_drop = 0xfc30616c
&eth3_ec->stat.rfw_in_parse_drop = 0xfc306170
&eth3_ec->stat.rfw_in_mc = 0xfc306174
&eth3_ec->stat.rfw_in_bc = 0xfc306178
&eth3_ec->stat.rfw_in_vlan_exist = 0xfc30617c
&eth3_ec->stat.rfw_in_vlan_nexist = 0xfc306180
&eth3_ec->stat.rfw_in_mac_drop = 0xfc306184
&eth3_ec->stat.rfw_in_mac_ndet_drop = 0xfc306188
&eth3_ec->stat.rfw_in_ctrl_drop = 0xfc30618c
&eth3_ec->stat.rfw_in_prot_i_drop = 0xfc306190
&eth3_ec->stat.eee_in = 0xfc306194
&eth3_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc306300
&eth3_ec->stat_udma[0].rfw_out_drop = 0xfc306304
&eth3_ec->stat_udma[0].msw_in_rx_pkt = 0xfc306308
&eth3_ec->stat_udma[0].msw_drop_q_full = 0xfc30630c
&eth3_ec->stat_udma[0].msw_drop_sop = 0xfc306310
&eth3_ec->stat_udma[0].msw_drop_eop = 0xfc306314
&eth3_ec->stat_udma[0].msw_wr_eop = 0xfc306318
&eth3_ec->stat_udma[0].msw_out_rx_pkt = 0xfc30631c
&eth3_ec->stat_udma[0].tso_no_tso_pkt = 0xfc306320
&eth3_ec->stat_udma[0].tso_tso_pkt = 0xfc306324
&eth3_ec->stat_udma[0].tso_seg_pkt = 0xfc306328
&eth3_ec->stat_udma[0].tso_pad_pkt = 0xfc30632c
&eth3_ec->stat_udma[0].tpm_tx_spoof = 0xfc306330
&eth3_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc306334
&eth3_ec->stat_udma[0].tmi_out_to_mac = 0xfc306338
&eth3_ec->stat_udma[0].tmi_out_to_rx = 0xfc30633c
&eth3_ec->stat_udma[0].tx_q0_bytes = 0xfc306340
&eth3_ec->stat_udma[0].tx_q1_bytes = 0xfc306344
&eth3_ec->stat_udma[0].tx_q2_bytes = 0xfc306348
&eth3_ec->stat_udma[0].tx_q3_bytes = 0xfc30634c
&eth3_ec->stat_udma[0].tx_q0_pkts = 0xfc306350
&eth3_ec->stat_udma[0].tx_q1_pkts = 0xfc306354
&eth3_ec->stat_udma[0].tx_q2_pkts = 0xfc306358
&eth3_ec->stat_udma[0].tx_q3_pkts = 0xfc30635c
&eth3_ec->stat_udma[0].tx_q4_bytes = 0xfc306360
&eth3_ec->stat_udma[0].tx_q5_bytes = 0xfc306364
&eth3_ec->stat_udma[0].tx_q6_bytes = 0xfc306368
&eth3_ec->stat_udma[0].tx_q7_bytes = 0xfc30636c
&eth3_ec->stat_udma[0].tx_q8_bytes = 0xfc306370
&eth3_ec->stat_udma[0].tx_q9_bytes = 0xfc306374
&eth3_ec->stat_udma[0].tx_q10_bytes = 0xfc306378
&eth3_ec->stat_udma[0].tx_q11_bytes = 0xfc30637c
&eth3_ec->stat_udma[0].tx_q12_bytes = 0xfc306380
&eth3_ec->stat_udma[0].tx_q13_bytes = 0xfc306384
&eth3_ec->stat_udma[0].tx_q14_bytes = 0xfc306388
&eth3_ec->stat_udma[0].tx_q15_bytes = 0xfc30638c
&eth3_ec->stat_udma[0].tx_q4_pkts = 0xfc306390
&eth3_ec->stat_udma[0].tx_q5_pkts = 0xfc306394
&eth3_ec->stat_udma[0].tx_q6_pkts = 0xfc306398
&eth3_ec->stat_udma[0].tx_q7_pkts = 0xfc30639c
&eth3_ec->stat_udma[0].tx_q8_pkts = 0xfc3063a0
&eth3_ec->stat_udma[0].tx_q9_pkts = 0xfc3063a4
&eth3_ec->stat_udma[0].tx_q10_pkts = 0xfc3063a8
&eth3_ec->stat_udma[0].tx_q11_pkts = 0xfc3063ac
&eth3_ec->stat_udma[0].tx_q12_pkts = 0xfc3063b0
&eth3_ec->stat_udma[0].tx_q13_pkts = 0xfc3063b4
&eth3_ec->stat_udma[0].tx_q14_pkts = 0xfc3063b8
&eth3_ec->stat_udma[0].tx_q15_pkts = 0xfc3063bc
&eth3_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc306400
&eth3_ec->stat_udma[1].rfw_out_drop = 0xfc306404
&eth3_ec->stat_udma[1].msw_in_rx_pkt = 0xfc306408
&eth3_ec->stat_udma[1].msw_drop_q_full = 0xfc30640c
&eth3_ec->stat_udma[1].msw_drop_sop = 0xfc306410
&eth3_ec->stat_udma[1].msw_drop_eop = 0xfc306414
&eth3_ec->stat_udma[1].msw_wr_eop = 0xfc306418
&eth3_ec->stat_udma[1].msw_out_rx_pkt = 0xfc30641c
&eth3_ec->stat_udma[1].tso_no_tso_pkt = 0xfc306420
&eth3_ec->stat_udma[1].tso_tso_pkt = 0xfc306424
&eth3_ec->stat_udma[1].tso_seg_pkt = 0xfc306428
&eth3_ec->stat_udma[1].tso_pad_pkt = 0xfc30642c
&eth3_ec->stat_udma[1].tpm_tx_spoof = 0xfc306430
&eth3_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc306434
&eth3_ec->stat_udma[1].tmi_out_to_mac = 0xfc306438
&eth3_ec->stat_udma[1].tmi_out_to_rx = 0xfc30643c
&eth3_ec->stat_udma[1].tx_q0_bytes = 0xfc306440
&eth3_ec->stat_udma[1].tx_q1_bytes = 0xfc306444
&eth3_ec->stat_udma[1].tx_q2_bytes = 0xfc306448
&eth3_ec->stat_udma[1].tx_q3_bytes = 0xfc30644c
&eth3_ec->stat_udma[1].tx_q0_pkts = 0xfc306450
&eth3_ec->stat_udma[1].tx_q1_pkts = 0xfc306454
&eth3_ec->stat_udma[1].tx_q2_pkts = 0xfc306458
&eth3_ec->stat_udma[1].tx_q3_pkts = 0xfc30645c
&eth3_ec->stat_udma[1].tx_q4_bytes = 0xfc306460
&eth3_ec->stat_udma[1].tx_q5_bytes = 0xfc306464
&eth3_ec->stat_udma[1].tx_q6_bytes = 0xfc306468
&eth3_ec->stat_udma[1].tx_q7_bytes = 0xfc30646c
&eth3_ec->stat_udma[1].tx_q8_bytes = 0xfc306470
&eth3_ec->stat_udma[1].tx_q9_bytes = 0xfc306474
&eth3_ec->stat_udma[1].tx_q10_bytes = 0xfc306478
&eth3_ec->stat_udma[1].tx_q11_bytes = 0xfc30647c
&eth3_ec->stat_udma[1].tx_q12_bytes = 0xfc306480
&eth3_ec->stat_udma[1].tx_q13_bytes = 0xfc306484
&eth3_ec->stat_udma[1].tx_q14_bytes = 0xfc306488
&eth3_ec->stat_udma[1].tx_q15_bytes = 0xfc30648c
&eth3_ec->stat_udma[1].tx_q4_pkts = 0xfc306490
&eth3_ec->stat_udma[1].tx_q5_pkts = 0xfc306494
&eth3_ec->stat_udma[1].tx_q6_pkts = 0xfc306498
&eth3_ec->stat_udma[1].tx_q7_pkts = 0xfc30649c
&eth3_ec->stat_udma[1].tx_q8_pkts = 0xfc3064a0
&eth3_ec->stat_udma[1].tx_q9_pkts = 0xfc3064a4
&eth3_ec->stat_udma[1].tx_q10_pkts = 0xfc3064a8
&eth3_ec->stat_udma[1].tx_q11_pkts = 0xfc3064ac
&eth3_ec->stat_udma[1].tx_q12_pkts = 0xfc3064b0
&eth3_ec->stat_udma[1].tx_q13_pkts = 0xfc3064b4
&eth3_ec->stat_udma[1].tx_q14_pkts = 0xfc3064b8
&eth3_ec->stat_udma[1].tx_q15_pkts = 0xfc3064bc
&eth3_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc306500
&eth3_ec->stat_udma[2].rfw_out_drop = 0xfc306504
&eth3_ec->stat_udma[2].msw_in_rx_pkt = 0xfc306508
&eth3_ec->stat_udma[2].msw_drop_q_full = 0xfc30650c
&eth3_ec->stat_udma[2].msw_drop_sop = 0xfc306510
&eth3_ec->stat_udma[2].msw_drop_eop = 0xfc306514
&eth3_ec->stat_udma[2].msw_wr_eop = 0xfc306518
&eth3_ec->stat_udma[2].msw_out_rx_pkt = 0xfc30651c
&eth3_ec->stat_udma[2].tso_no_tso_pkt = 0xfc306520
&eth3_ec->stat_udma[2].tso_tso_pkt = 0xfc306524
&eth3_ec->stat_udma[2].tso_seg_pkt = 0xfc306528
&eth3_ec->stat_udma[2].tso_pad_pkt = 0xfc30652c
&eth3_ec->stat_udma[2].tpm_tx_spoof = 0xfc306530
&eth3_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc306534
&eth3_ec->stat_udma[2].tmi_out_to_mac = 0xfc306538
&eth3_ec->stat_udma[2].tmi_out_to_rx = 0xfc30653c
&eth3_ec->stat_udma[2].tx_q0_bytes = 0xfc306540
&eth3_ec->stat_udma[2].tx_q1_bytes = 0xfc306544
&eth3_ec->stat_udma[2].tx_q2_bytes = 0xfc306548
&eth3_ec->stat_udma[2].tx_q3_bytes = 0xfc30654c
&eth3_ec->stat_udma[2].tx_q0_pkts = 0xfc306550
&eth3_ec->stat_udma[2].tx_q1_pkts = 0xfc306554
&eth3_ec->stat_udma[2].tx_q2_pkts = 0xfc306558
&eth3_ec->stat_udma[2].tx_q3_pkts = 0xfc30655c
&eth3_ec->stat_udma[2].tx_q4_bytes = 0xfc306560
&eth3_ec->stat_udma[2].tx_q5_bytes = 0xfc306564
&eth3_ec->stat_udma[2].tx_q6_bytes = 0xfc306568
&eth3_ec->stat_udma[2].tx_q7_bytes = 0xfc30656c
&eth3_ec->stat_udma[2].tx_q8_bytes = 0xfc306570
&eth3_ec->stat_udma[2].tx_q9_bytes = 0xfc306574
&eth3_ec->stat_udma[2].tx_q10_bytes = 0xfc306578
&eth3_ec->stat_udma[2].tx_q11_bytes = 0xfc30657c
&eth3_ec->stat_udma[2].tx_q12_bytes = 0xfc306580
&eth3_ec->stat_udma[2].tx_q13_bytes = 0xfc306584
&eth3_ec->stat_udma[2].tx_q14_bytes = 0xfc306588
&eth3_ec->stat_udma[2].tx_q15_bytes = 0xfc30658c
&eth3_ec->stat_udma[2].tx_q4_pkts = 0xfc306590
&eth3_ec->stat_udma[2].tx_q5_pkts = 0xfc306594
&eth3_ec->stat_udma[2].tx_q6_pkts = 0xfc306598
&eth3_ec->stat_udma[2].tx_q7_pkts = 0xfc30659c
&eth3_ec->stat_udma[2].tx_q8_pkts = 0xfc3065a0
&eth3_ec->stat_udma[2].tx_q9_pkts = 0xfc3065a4
&eth3_ec->stat_udma[2].tx_q10_pkts = 0xfc3065a8
&eth3_ec->stat_udma[2].tx_q11_pkts = 0xfc3065ac
&eth3_ec->stat_udma[2].tx_q12_pkts = 0xfc3065b0
&eth3_ec->stat_udma[2].tx_q13_pkts = 0xfc3065b4
&eth3_ec->stat_udma[2].tx_q14_pkts = 0xfc3065b8
&eth3_ec->stat_udma[2].tx_q15_pkts = 0xfc3065bc
&eth3_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc306600
&eth3_ec->stat_udma[3].rfw_out_drop = 0xfc306604
&eth3_ec->stat_udma[3].msw_in_rx_pkt = 0xfc306608
&eth3_ec->stat_udma[3].msw_drop_q_full = 0xfc30660c
&eth3_ec->stat_udma[3].msw_drop_sop = 0xfc306610
&eth3_ec->stat_udma[3].msw_drop_eop = 0xfc306614
&eth3_ec->stat_udma[3].msw_wr_eop = 0xfc306618
&eth3_ec->stat_udma[3].msw_out_rx_pkt = 0xfc30661c
&eth3_ec->stat_udma[3].tso_no_tso_pkt = 0xfc306620
&eth3_ec->stat_udma[3].tso_tso_pkt = 0xfc306624
&eth3_ec->stat_udma[3].tso_seg_pkt = 0xfc306628
&eth3_ec->stat_udma[3].tso_pad_pkt = 0xfc30662c
&eth3_ec->stat_udma[3].tpm_tx_spoof = 0xfc306630
&eth3_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc306634
&eth3_ec->stat_udma[3].tmi_out_to_mac = 0xfc306638
&eth3_ec->stat_udma[3].tmi_out_to_rx = 0xfc30663c
&eth3_ec->stat_udma[3].tx_q0_bytes = 0xfc306640
&eth3_ec->stat_udma[3].tx_q1_bytes = 0xfc306644
&eth3_ec->stat_udma[3].tx_q2_bytes = 0xfc306648
&eth3_ec->stat_udma[3].tx_q3_bytes = 0xfc30664c
&eth3_ec->stat_udma[3].tx_q0_pkts = 0xfc306650
&eth3_ec->stat_udma[3].tx_q1_pkts = 0xfc306654
&eth3_ec->stat_udma[3].tx_q2_pkts = 0xfc306658
&eth3_ec->stat_udma[3].tx_q3_pkts = 0xfc30665c
&eth3_ec->stat_udma[3].tx_q4_bytes = 0xfc306660
&eth3_ec->stat_udma[3].tx_q5_bytes = 0xfc306664
&eth3_ec->stat_udma[3].tx_q6_bytes = 0xfc306668
&eth3_ec->stat_udma[3].tx_q7_bytes = 0xfc30666c
&eth3_ec->stat_udma[3].tx_q8_bytes = 0xfc306670
&eth3_ec->stat_udma[3].tx_q9_bytes = 0xfc306674
&eth3_ec->stat_udma[3].tx_q10_bytes = 0xfc306678
&eth3_ec->stat_udma[3].tx_q11_bytes = 0xfc30667c
&eth3_ec->stat_udma[3].tx_q12_bytes = 0xfc306680
&eth3_ec->stat_udma[3].tx_q13_bytes = 0xfc306684
&eth3_ec->stat_udma[3].tx_q14_bytes = 0xfc306688
&eth3_ec->stat_udma[3].tx_q15_bytes = 0xfc30668c
&eth3_ec->stat_udma[3].tx_q4_pkts = 0xfc306690
&eth3_ec->stat_udma[3].tx_q5_pkts = 0xfc306694
&eth3_ec->stat_udma[3].tx_q6_pkts = 0xfc306698
&eth3_ec->stat_udma[3].tx_q7_pkts = 0xfc30669c
&eth3_ec->stat_udma[3].tx_q8_pkts = 0xfc3066a0
&eth3_ec->stat_udma[3].tx_q9_pkts = 0xfc3066a4
&eth3_ec->stat_udma[3].tx_q10_pkts = 0xfc3066a8
&eth3_ec->stat_udma[3].tx_q11_pkts = 0xfc3066ac
&eth3_ec->stat_udma[3].tx_q12_pkts = 0xfc3066b0
&eth3_ec->stat_udma[3].tx_q13_pkts = 0xfc3066b4
&eth3_ec->stat_udma[3].tx_q14_pkts = 0xfc3066b8
&eth3_ec->stat_udma[3].tx_q15_pkts = 0xfc3066bc
&eth3_ec->msp.p_parse_cfg = 0xfc306700
&eth3_ec->msp.p_act_table_addr = 0xfc306704
&eth3_ec->msp.p_act_table_data_1 = 0xfc306708
&eth3_ec->msp.p_act_table_data_2 = 0xfc30670c
&eth3_ec->msp.p_act_table_data_3 = 0xfc306710
&eth3_ec->msp.p_act_table_data_4 = 0xfc306714
&eth3_ec->msp.p_act_table_data_5 = 0xfc306718
&eth3_ec->msp.p_act_table_data_6 = 0xfc30671c
&eth3_ec->msp.p_res_def = 0xfc306720
&eth3_ec->msp.p_res_in = 0xfc306724
&eth3_ec->msp_p[0].h_hdr_len = 0xfc306740
&eth3_ec->msp_p[1].h_hdr_len = 0xfc306744
&eth3_ec->msp_p[2].h_hdr_len = 0xfc306748
&eth3_ec->msp_p[3].h_hdr_len = 0xfc30674c
&eth3_ec->msp_p[4].h_hdr_len = 0xfc306750
&eth3_ec->msp_p[5].h_hdr_len = 0xfc306754
&eth3_ec->msp_p[6].h_hdr_len = 0xfc306758
&eth3_ec->msp_p[7].h_hdr_len = 0xfc30675c
&eth3_ec->msp_p[8].h_hdr_len = 0xfc306760
&eth3_ec->msp_p[9].h_hdr_len = 0xfc306764
&eth3_ec->msp_p[10].h_hdr_len = 0xfc306768
&eth3_ec->msp_p[11].h_hdr_len = 0xfc30676c
&eth3_ec->msp_p[12].h_hdr_len = 0xfc306770
&eth3_ec->msp_p[13].h_hdr_len = 0xfc306774
&eth3_ec->msp_p[14].h_hdr_len = 0xfc306778
&eth3_ec->msp_p[15].h_hdr_len = 0xfc30677c
&eth3_ec->msp_p[16].h_hdr_len = 0xfc306780
&eth3_ec->msp_p[17].h_hdr_len = 0xfc306784
&eth3_ec->msp_p[18].h_hdr_len = 0xfc306788
&eth3_ec->msp_p[19].h_hdr_len = 0xfc30678c
&eth3_ec->msp_p[20].h_hdr_len = 0xfc306790
&eth3_ec->msp_p[21].h_hdr_len = 0xfc306794
&eth3_ec->msp_p[22].h_hdr_len = 0xfc306798
&eth3_ec->msp_p[23].h_hdr_len = 0xfc30679c
&eth3_ec->msp_p[24].h_hdr_len = 0xfc3067a0
&eth3_ec->msp_p[25].h_hdr_len = 0xfc3067a4
&eth3_ec->msp_p[26].h_hdr_len = 0xfc3067a8
&eth3_ec->msp_p[27].h_hdr_len = 0xfc3067ac
&eth3_ec->msp_p[28].h_hdr_len = 0xfc3067b0
&eth3_ec->msp_p[29].h_hdr_len = 0xfc3067b4
&eth3_ec->msp_p[30].h_hdr_len = 0xfc3067b8
&eth3_ec->msp_p[31].h_hdr_len = 0xfc3067bc
&eth3_ec->msp_c[0].p_comp_data = 0xfc3067c0
&eth3_ec->msp_c[0].p_comp_mask = 0xfc3067c4
&eth3_ec->msp_c[0].p_comp_ctrl = 0xfc3067c8
&eth3_ec->msp_c[1].p_comp_data = 0xfc3067dc
&eth3_ec->msp_c[1].p_comp_mask = 0xfc3067e0
&eth3_ec->msp_c[1].p_comp_ctrl = 0xfc3067e4
&eth3_ec->msp_c[2].p_comp_data = 0xfc3067f8
&eth3_ec->msp_c[2].p_comp_mask = 0xfc3067fc
&eth3_ec->msp_c[2].p_comp_ctrl = 0xfc306800
&eth3_ec->msp_c[3].p_comp_data = 0xfc306814
&eth3_ec->msp_c[3].p_comp_mask = 0xfc306818
&eth3_ec->msp_c[3].p_comp_ctrl = 0xfc30681c
&eth3_ec->msp_c[4].p_comp_data = 0xfc306830
&eth3_ec->msp_c[4].p_comp_mask = 0xfc306834
&eth3_ec->msp_c[4].p_comp_ctrl = 0xfc306838
&eth3_ec->msp_c[5].p_comp_data = 0xfc30684c
&eth3_ec->msp_c[5].p_comp_mask = 0xfc306850
&eth3_ec->msp_c[5].p_comp_ctrl = 0xfc306854
&eth3_ec->msp_c[6].p_comp_data = 0xfc306868
&eth3_ec->msp_c[6].p_comp_mask = 0xfc30686c
&eth3_ec->msp_c[6].p_comp_ctrl = 0xfc306870
&eth3_ec->msp_c[7].p_comp_data = 0xfc306884
&eth3_ec->msp_c[7].p_comp_mask = 0xfc306888
&eth3_ec->msp_c[7].p_comp_ctrl = 0xfc30688c
&eth3_ec->msp_c[8].p_comp_data = 0xfc3068a0
&eth3_ec->msp_c[8].p_comp_mask = 0xfc3068a4
&eth3_ec->msp_c[8].p_comp_ctrl = 0xfc3068a8
&eth3_ec->msp_c[9].p_comp_data = 0xfc3068bc
&eth3_ec->msp_c[9].p_comp_mask = 0xfc3068c0
&eth3_ec->msp_c[9].p_comp_ctrl = 0xfc3068c4
&eth3_ec->msp_c[10].p_comp_data = 0xfc3068d8
&eth3_ec->msp_c[10].p_comp_mask = 0xfc3068dc
&eth3_ec->msp_c[10].p_comp_ctrl = 0xfc3068e0
&eth3_ec->msp_c[11].p_comp_data = 0xfc3068f4
&eth3_ec->msp_c[11].p_comp_mask = 0xfc3068f8
&eth3_ec->msp_c[11].p_comp_ctrl = 0xfc3068fc
&eth3_ec->msp_c[12].p_comp_data = 0xfc306910
&eth3_ec->msp_c[12].p_comp_mask = 0xfc306914
&eth3_ec->msp_c[12].p_comp_ctrl = 0xfc306918
&eth3_ec->msp_c[13].p_comp_data = 0xfc30692c
&eth3_ec->msp_c[13].p_comp_mask = 0xfc306930
&eth3_ec->msp_c[13].p_comp_ctrl = 0xfc306934
&eth3_ec->msp_c[14].p_comp_data = 0xfc306948
&eth3_ec->msp_c[14].p_comp_mask = 0xfc30694c
&eth3_ec->msp_c[14].p_comp_ctrl = 0xfc306950
&eth3_ec->msp_c[15].p_comp_data = 0xfc306964
&eth3_ec->msp_c[15].p_comp_mask = 0xfc306968
&eth3_ec->msp_c[15].p_comp_ctrl = 0xfc30696c
&eth3_ec->msp_c[16].p_comp_data = 0xfc306980
&eth3_ec->msp_c[16].p_comp_mask = 0xfc306984
&eth3_ec->msp_c[16].p_comp_ctrl = 0xfc306988
&eth3_ec->msp_c[17].p_comp_data = 0xfc30699c
&eth3_ec->msp_c[17].p_comp_mask = 0xfc3069a0
&eth3_ec->msp_c[17].p_comp_ctrl = 0xfc3069a4
&eth3_ec->msp_c[18].p_comp_data = 0xfc3069b8
&eth3_ec->msp_c[18].p_comp_mask = 0xfc3069bc
&eth3_ec->msp_c[18].p_comp_ctrl = 0xfc3069c0
&eth3_ec->msp_c[19].p_comp_data = 0xfc3069d4
&eth3_ec->msp_c[19].p_comp_mask = 0xfc3069d8
&eth3_ec->msp_c[19].p_comp_ctrl = 0xfc3069dc
&eth3_ec->msp_c[20].p_comp_data = 0xfc3069f0
&eth3_ec->msp_c[20].p_comp_mask = 0xfc3069f4
&eth3_ec->msp_c[20].p_comp_ctrl = 0xfc3069f8
&eth3_ec->msp_c[21].p_comp_data = 0xfc306a0c
&eth3_ec->msp_c[21].p_comp_mask = 0xfc306a10
&eth3_ec->msp_c[21].p_comp_ctrl = 0xfc306a14
&eth3_ec->msp_c[22].p_comp_data = 0xfc306a28
&eth3_ec->msp_c[22].p_comp_mask = 0xfc306a2c
&eth3_ec->msp_c[22].p_comp_ctrl = 0xfc306a30
&eth3_ec->msp_c[23].p_comp_data = 0xfc306a44
&eth3_ec->msp_c[23].p_comp_mask = 0xfc306a48
&eth3_ec->msp_c[23].p_comp_ctrl = 0xfc306a4c
&eth3_ec->msp_c[24].p_comp_data = 0xfc306a60
&eth3_ec->msp_c[24].p_comp_mask = 0xfc306a64
&eth3_ec->msp_c[24].p_comp_ctrl = 0xfc306a68
&eth3_ec->msp_c[25].p_comp_data = 0xfc306a7c
&eth3_ec->msp_c[25].p_comp_mask = 0xfc306a80
&eth3_ec->msp_c[25].p_comp_ctrl = 0xfc306a84
&eth3_ec->msp_c[26].p_comp_data = 0xfc306a98
&eth3_ec->msp_c[26].p_comp_mask = 0xfc306a9c
&eth3_ec->msp_c[26].p_comp_ctrl = 0xfc306aa0
&eth3_ec->msp_c[27].p_comp_data = 0xfc306ab4
&eth3_ec->msp_c[27].p_comp_mask = 0xfc306ab8
&eth3_ec->msp_c[27].p_comp_ctrl = 0xfc306abc
&eth3_ec->msp_c[28].p_comp_data = 0xfc306ad0
&eth3_ec->msp_c[28].p_comp_mask = 0xfc306ad4
&eth3_ec->msp_c[28].p_comp_ctrl = 0xfc306ad8
&eth3_ec->msp_c[29].p_comp_data = 0xfc306aec
&eth3_ec->msp_c[29].p_comp_mask = 0xfc306af0
&eth3_ec->msp_c[29].p_comp_ctrl = 0xfc306af4
&eth3_ec->msp_c[30].p_comp_data = 0xfc306b08
&eth3_ec->msp_c[30].p_comp_mask = 0xfc306b0c
&eth3_ec->msp_c[30].p_comp_ctrl = 0xfc306b10
&eth3_ec->msp_c[31].p_comp_data = 0xfc306b24
&eth3_ec->msp_c[31].p_comp_mask = 0xfc306b28
&eth3_ec->msp_c[31].p_comp_ctrl = 0xfc306b2c
&eth3_ec->crce.gen_cfg = 0xfc306b60
&eth3_ec->wol.wol_en = 0xfc306b80
&eth3_ec->wol.magic_pswd_l = 0xfc306b84
&eth3_ec->wol.magic_pswd_h = 0xfc306b88
&eth3_ec->wol.ipv6_dip_word0 = 0xfc306b8c
&eth3_ec->wol.ipv6_dip_word1 = 0xfc306b90
&eth3_ec->wol.ipv6_dip_word2 = 0xfc306b94
&eth3_ec->wol.ipv6_dip_word3 = 0xfc306b98
&eth3_ec->wol.ipv4_dip = 0xfc306b9c
&eth3_ec->wol.ethertype = 0xfc306ba0
&eth3_ec->int_ctrl_mem[0] = 0xfc306c00
&eth3_ec->int_ctrl_mem[1] = 0xfc306c04
&eth3_ec->int_ctrl_mem[2] = 0xfc306c08
&eth3_ec->int_ctrl_mem[3] = 0xfc306c0c
&eth3_ec->int_ctrl_mem[4] = 0xfc306c10
&eth3_ec->int_ctrl_mem[5] = 0xfc306c14
&eth3_ec->int_ctrl_mem[6] = 0xfc306c18
&eth3_ec->int_ctrl_mem[7] = 0xfc306c1c
&eth3_ec->int_ctrl_mem[8] = 0xfc306c20
&eth3_ec->int_ctrl_mem[9] = 0xfc306c24
&eth3_ec->int_ctrl_mem[10] = 0xfc306c28
&eth3_ec->int_ctrl_mem[11] = 0xfc306c2c
&eth3_ec->int_ctrl_mem[12] = 0xfc306c30
&eth3_ec->int_ctrl_mem[13] = 0xfc306c34
&eth3_ec->int_ctrl_mem[14] = 0xfc306c38
&eth3_ec->int_ctrl_mem[15] = 0xfc306c3c
&eth3_ec->int_ctrl_mem[16] = 0xfc306c40
&eth3_ec->int_ctrl_mem[17] = 0xfc306c44
&eth3_ec->int_ctrl_mem[18] = 0xfc306c48
&eth3_ec->int_ctrl_mem[19] = 0xfc306c4c
&eth3_ec->int_ctrl_mem[20] = 0xfc306c50
&eth3_ec->int_ctrl_mem[21] = 0xfc306c54
&eth3_ec->int_ctrl_mem[22] = 0xfc306c58
&eth3_ec->int_ctrl_mem[23] = 0xfc306c5c
&eth3_ec->int_ctrl_mem[24] = 0xfc306c60
&eth3_ec->int_ctrl_mem[25] = 0xfc306c64
&eth3_ec->int_ctrl_mem[26] = 0xfc306c68
&eth3_ec->int_ctrl_mem[27] = 0xfc306c6c
&eth3_ec->int_ctrl_mem[28] = 0xfc306c70
&eth3_ec->int_ctrl_mem[29] = 0xfc306c74
&eth3_ec->int_ctrl_mem[30] = 0xfc306c78
&eth3_ec->int_ctrl_mem[31] = 0xfc306c7c
&eth3_ec->int_ctrl_mem[32] = 0xfc306c80
&eth3_ec->int_ctrl_mem[33] = 0xfc306c84
&eth3_ec->int_ctrl_mem[34] = 0xfc306c88
&eth3_ec->int_ctrl_mem[35] = 0xfc306c8c
&eth3_ec->int_ctrl_mem[36] = 0xfc306c90
&eth3_ec->int_ctrl_mem[37] = 0xfc306c94
&eth3_ec->int_ctrl_mem[38] = 0xfc306c98
&eth3_ec->int_ctrl_mem[39] = 0xfc306c9c
&eth3_ec->int_ctrl_mem[40] = 0xfc306ca0
&eth3_ec->int_ctrl_mem[41] = 0xfc306ca4
&eth3_ec->int_ctrl_mem[42] = 0xfc306ca8
&eth3_ec->int_ctrl_mem[43] = 0xfc306cac
&eth3_ec->int_ctrl_mem[44] = 0xfc306cb0
&eth3_ec->int_ctrl_mem[45] = 0xfc306cb4
&eth3_ec->int_ctrl_mem[46] = 0xfc306cb8
&eth3_ec->int_ctrl_mem[47] = 0xfc306cbc
&eth3_ec->int_ctrl_mem[48] = 0xfc306cc0
&eth3_ec->int_ctrl_mem[49] = 0xfc306cc4
&eth3_ec->int_ctrl_mem[50] = 0xfc306cc8
&eth3_ec->int_ctrl_mem[51] = 0xfc306ccc
&eth3_ec->int_ctrl_mem[52] = 0xfc306cd0
&eth3_ec->int_ctrl_mem[53] = 0xfc306cd4
&eth3_ec->int_ctrl_mem[54] = 0xfc306cd8
&eth3_ec->int_ctrl_mem[55] = 0xfc306cdc
&eth3_ec->int_ctrl_mem[56] = 0xfc306ce0
&eth3_ec->int_ctrl_mem[57] = 0xfc306ce4
&eth3_ec->int_ctrl_mem[58] = 0xfc306ce8
&eth3_ec->int_ctrl_mem[59] = 0xfc306cec
&eth3_ec->int_ctrl_mem[60] = 0xfc306cf0
&eth3_ec->int_ctrl_mem[61] = 0xfc306cf4
&eth3_ec->int_ctrl_mem[62] = 0xfc306cf8
&eth3_ec->int_ctrl_mem[63] = 0xfc306cfc
&eth3_ec->pth.system_time_seconds = 0xfc306d00
&eth3_ec->pth.system_time_subseconds_msb = 0xfc306d04
&eth3_ec->pth.system_time_subseconds_lsb = 0xfc306d08
&eth3_ec->pth.clock_period_msb = 0xfc306d0c
&eth3_ec->pth.clock_period_lsb = 0xfc306d10
&eth3_ec->pth.int_update_ctrl = 0xfc306d14
&eth3_ec->pth.int_update_seconds = 0xfc306d18
&eth3_ec->pth.int_update_subseconds_msb = 0xfc306d1c
&eth3_ec->pth.int_update_subseconds_lsb = 0xfc306d20
&eth3_ec->pth.ext_update_ctrl = 0xfc306d24
&eth3_ec->pth.ext_update_seconds = 0xfc306d28
&eth3_ec->pth.ext_update_subseconds_msb = 0xfc306d2c
&eth3_ec->pth.ext_update_subseconds_lsb = 0xfc306d30
&eth3_ec->pth.read_compensation_subseconds_msb = 0xfc306d34
&eth3_ec->pth.read_compensation_subseconds_lsb = 0xfc306d38
&eth3_ec->pth.int_write_compensation_subseconds_msb = 0xfc306d3c
&eth3_ec->pth.int_write_compensation_subseconds_lsb = 0xfc306d40
&eth3_ec->pth.ext_write_compensation_subseconds_msb = 0xfc306d44
&eth3_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc306d48
&eth3_ec->pth.sync_compensation_subseconds_msb = 0xfc306d4c
&eth3_ec->pth.sync_compensation_subseconds_lsb = 0xfc306d50
&eth3_ec->pth.nanosec_align = 0xfc306d54
&eth3_ec->pth_egress[0].trigger_ctrl = 0xfc306d80
&eth3_ec->pth_egress[0].trigger_seconds = 0xfc306d84
&eth3_ec->pth_egress[0].trigger_subseconds_msb = 0xfc306d88
&eth3_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc306d8c
&eth3_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc306d90
&eth3_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc306d94
&eth3_ec->pth_egress[1].trigger_ctrl = 0xfc306da0
&eth3_ec->pth_egress[1].trigger_seconds = 0xfc306da4
&eth3_ec->pth_egress[1].trigger_subseconds_msb = 0xfc306da8
&eth3_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc306dac
&eth3_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc306db0
&eth3_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc306db4
&eth3_ec->pth_egress[2].trigger_ctrl = 0xfc306dc0
&eth3_ec->pth_egress[2].trigger_seconds = 0xfc306dc4
&eth3_ec->pth_egress[2].trigger_subseconds_msb = 0xfc306dc8
&eth3_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc306dcc
&eth3_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc306dd0
&eth3_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc306dd4
&eth3_ec->pth_egress[3].trigger_ctrl = 0xfc306de0
&eth3_ec->pth_egress[3].trigger_seconds = 0xfc306de4
&eth3_ec->pth_egress[3].trigger_subseconds_msb = 0xfc306de8
&eth3_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc306dec
&eth3_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc306df0
&eth3_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc306df4
&eth3_ec->pth_egress[4].trigger_ctrl = 0xfc306e00
&eth3_ec->pth_egress[4].trigger_seconds = 0xfc306e04
&eth3_ec->pth_egress[4].trigger_subseconds_msb = 0xfc306e08
&eth3_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc306e0c
&eth3_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc306e10
&eth3_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc306e14
&eth3_ec->pth_egress[5].trigger_ctrl = 0xfc306e20
&eth3_ec->pth_egress[5].trigger_seconds = 0xfc306e24
&eth3_ec->pth_egress[5].trigger_subseconds_msb = 0xfc306e28
&eth3_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc306e2c
&eth3_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc306e30
&eth3_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc306e34
&eth3_ec->pth_egress[6].trigger_ctrl = 0xfc306e40
&eth3_ec->pth_egress[6].trigger_seconds = 0xfc306e44
&eth3_ec->pth_egress[6].trigger_subseconds_msb = 0xfc306e48
&eth3_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc306e4c
&eth3_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc306e50
&eth3_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc306e54
&eth3_ec->pth_egress[7].trigger_ctrl = 0xfc306e60
&eth3_ec->pth_egress[7].trigger_seconds = 0xfc306e64
&eth3_ec->pth_egress[7].trigger_subseconds_msb = 0xfc306e68
&eth3_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc306e6c
&eth3_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc306e70
&eth3_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc306e74
&eth3_ec->pth_db[0].ts = 0xfc306e80
&eth3_ec->pth_db[0].qual = 0xfc306e84
&eth3_ec->pth_db[1].ts = 0xfc306e98
&eth3_ec->pth_db[1].qual = 0xfc306e9c
&eth3_ec->pth_db[2].ts = 0xfc306eb0
&eth3_ec->pth_db[2].qual = 0xfc306eb4
&eth3_ec->pth_db[3].ts = 0xfc306ec8
&eth3_ec->pth_db[3].qual = 0xfc306ecc
&eth3_ec->pth_db[4].ts = 0xfc306ee0
&eth3_ec->pth_db[4].qual = 0xfc306ee4
&eth3_ec->pth_db[5].ts = 0xfc306ef8
&eth3_ec->pth_db[5].qual = 0xfc306efc
&eth3_ec->pth_db[6].ts = 0xfc306f10
&eth3_ec->pth_db[6].qual = 0xfc306f14
&eth3_ec->pth_db[7].ts = 0xfc306f28
&eth3_ec->pth_db[7].qual = 0xfc306f2c
&eth3_ec->pth_db[8].ts = 0xfc306f40
&eth3_ec->pth_db[8].qual = 0xfc306f44
&eth3_ec->pth_db[9].ts = 0xfc306f58
&eth3_ec->pth_db[9].qual = 0xfc306f5c
&eth3_ec->pth_db[10].ts = 0xfc306f70
&eth3_ec->pth_db[10].qual = 0xfc306f74
&eth3_ec->pth_db[11].ts = 0xfc306f88
&eth3_ec->pth_db[11].qual = 0xfc306f8c
&eth3_ec->pth_db[12].ts = 0xfc306fa0
&eth3_ec->pth_db[12].qual = 0xfc306fa4
&eth3_ec->pth_db[13].ts = 0xfc306fb8
&eth3_ec->pth_db[13].qual = 0xfc306fbc
&eth3_ec->pth_db[14].ts = 0xfc306fd0
&eth3_ec->pth_db[14].qual = 0xfc306fd4
&eth3_ec->pth_db[15].ts = 0xfc306fe8
&eth3_ec->pth_db[15].qual = 0xfc306fec
&eth3_ec->gen_v3.bypass = 0xfc307680
&eth3_ec->gen_v3.rx_comp_desc = 0xfc307684
&eth3_ec->gen_v3.conf = 0xfc307688
&eth3_ec->gen_v3.tpm = 0xfc30768c
&eth3_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc307690
&eth3_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc307694
&eth3_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc307698
&eth3_ec->tfw_v3.tx_gpd_cam_addr = 0xfc3076c0
&eth3_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc3076c4
&eth3_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc3076c8
&eth3_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc3076cc
&eth3_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc3076d0
&eth3_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc3076d4
&eth3_ec->tfw_v3.tx_gcp_legacy = 0xfc3076d8
&eth3_ec->tfw_v3.tx_gcp_table_addr = 0xfc3076dc
&eth3_ec->tfw_v3.tx_gcp_table_gen = 0xfc3076e0
&eth3_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc3076e4
&eth3_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc3076e8
&eth3_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc3076ec
&eth3_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc3076f0
&eth3_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc3076f4
&eth3_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc3076f8
&eth3_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc3076fc
&eth3_ec->tfw_v3.tx_gcp_table_res = 0xfc307700
&eth3_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc307704
&eth3_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc307708
&eth3_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc30770c
&eth3_ec->tfw_v3.crc_csum_replace = 0xfc307710
&eth3_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc307714
&eth3_ec->tfw_v3.crc_csum_replace_table = 0xfc307718
&eth3_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc30771c
&eth3_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc307720
&eth3_ec->rfw_v3.rx_gpd_cam_addr = 0xfc307740
&eth3_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc307744
&eth3_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc307748
&eth3_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc30774c
&eth3_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc307750
&eth3_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc307754
&eth3_ec->rfw_v3.gpd_p1 = 0xfc307758
&eth3_ec->rfw_v3.gpd_p2 = 0xfc30775c
&eth3_ec->rfw_v3.gpd_p3 = 0xfc307760
&eth3_ec->rfw_v3.gpd_p4 = 0xfc307764
&eth3_ec->rfw_v3.gpd_p5 = 0xfc307768
&eth3_ec->rfw_v3.gpd_p6 = 0xfc30776c
&eth3_ec->rfw_v3.gpd_p7 = 0xfc307770
&eth3_ec->rfw_v3.gpd_p8 = 0xfc307774
&eth3_ec->rfw_v3.rx_gcp_legacy = 0xfc307778
&eth3_ec->rfw_v3.rx_gcp_table_addr = 0xfc30777c
&eth3_ec->rfw_v3.rx_gcp_table_gen = 0xfc307780
&eth3_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc307784
&eth3_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc307788
&eth3_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc30778c
&eth3_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc307790
&eth3_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc307794
&eth3_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc307798
&eth3_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc30779c
&eth3_ec->rfw_v3.rx_gcp_table_res = 0xfc3077a0
&eth3_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc3077a4
&eth3_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc3077a8
&eth3_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc3077ac
&eth3_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc3077b0
&eth3_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc3077b4
&eth3_ec->rfw_v3.hs_ctrl_table_addr = 0xfc3077b8
&eth3_ec->rfw_v3.hs_ctrl_table = 0xfc3077bc
&eth3_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc3077c0
&eth3_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc3077c4
&eth3_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc3077c8
&eth3_ec->rfw_v3.hs_ctrl_cfg = 0xfc3077cc
&eth3_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc3077d0
&eth3_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc3077d4
&eth3_ec->rfw_v3.rfw_gen_cfg = 0xfc3077d8
&eth3_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc3077dc
&eth3_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc3077e0
&eth3_ec->crypto.tx_config = 0xfc307840
&eth3_ec->crypto.rx_config = 0xfc307844
&eth3_ec->crypto.tx_override = 0xfc307848
&eth3_ec->crypto.rx_override = 0xfc30784c
&eth3_ec->crypto.xts_alpha_1 = 0xfc307850
&eth3_ec->crypto.xts_alpha_2 = 0xfc307854
&eth3_ec->crypto.xts_alpha_3 = 0xfc307858
&eth3_ec->crypto.xts_alpha_4 = 0xfc30785c
&eth3_ec->crypto.xts_sector_id_1 = 0xfc307860
&eth3_ec->crypto.xts_sector_id_2 = 0xfc307864
&eth3_ec->crypto.xts_sector_id_3 = 0xfc307868
&eth3_ec->crypto.xts_sector_id_4 = 0xfc30786c
&eth3_ec->crypto.tx_enc_iv_construction = 0xfc307870
&eth3_ec->crypto.rx_enc_iv_construction = 0xfc307874
&eth3_ec->crypto.rx_enc_iv_map = 0xfc307878
&eth3_ec->crypto.tx_pkt_trim_len = 0xfc30787c
&eth3_ec->crypto.rx_pkt_trim_len = 0xfc307880
&eth3_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc3078c0
&eth3_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc3078c4
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc3078c8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc3078cc
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc3078d0
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc3078d4
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc3078d8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc3078dc
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc3078e0
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc3078e4
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc3078e8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc3078ec
&eth3_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc3078f0
&eth3_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc3078f4
&eth3_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc3078f8
&eth3_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc3078fc
&eth3_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc307900
&eth3_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc307904
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc307908
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc30790c
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc307910
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc307914
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc307918
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc30791c
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc307920
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc307924
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc307928
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc30792c
&eth3_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc307930
&eth3_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc307934
&eth3_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc307938
&eth3_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc30793c
&eth3_ec->crypto_tx_tid[0].def_val = 0xfc307a00
&eth3_ec->crypto_tx_tid[1].def_val = 0xfc307a04
&eth3_ec->crypto_tx_tid[2].def_val = 0xfc307a08
&eth3_ec->crypto_tx_tid[3].def_val = 0xfc307a0c
&eth3_ec->crypto_tx_tid[4].def_val = 0xfc307a10
&eth3_ec->crypto_tx_tid[5].def_val = 0xfc307a14
&eth3_ec->crypto_tx_tid[6].def_val = 0xfc307a18
&eth3_ec->crypto_tx_tid[7].def_val = 0xfc307a1c
&eth3_ec->pn_remap.table_addr = 0xfc307a60
&eth3_ec->pn_remap.table_data = 0xfc307a64
&eth3_ec->tmi_fwd_table.addr = 0xfc307a80
&eth3_ec->tmi_fwd_table.fields = 0xfc307a84
&eth3_ec->tmi_fwd_table.fields_ignore = 0xfc307a90
&eth3_ec->tmi_fwd_table.stream_info_fields = 0xfc307ac0
&eth3_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc307ac4
&eth3_ec->tmi_fwd_table.cfg = 0xfc307ac8
&eth3_ec->rfw_v4_udma_select[0].port_map = 0xfc307b00
&eth3_ec->rfw_v4_udma_select[1].port_map = 0xfc307b04
&eth3_ec->rfw_v4_udma_select[2].port_map = 0xfc307b08
&eth3_ec->rfw_v4_udma_select[3].port_map = 0xfc307b0c
&eth3_ec->rfw_v4_udma_select[4].port_map = 0xfc307b10
&eth3_ec->rfw_v4_udma_select[5].port_map = 0xfc307b14
&eth3_ec->rfw_v4_udma_select[6].port_map = 0xfc307b18
&eth3_ec->rfw_v4_udma_select[7].port_map = 0xfc307b1c
&eth3_ec->rfw_v4_udma_select[8].port_map = 0xfc307b20
&eth3_ec->rfw_v4_udma_select[9].port_map = 0xfc307b24
&eth3_ec->rfw_v4_udma_select[10].port_map = 0xfc307b28
&eth3_ec->rfw_v4_udma_select[11].port_map = 0xfc307b2c
&eth3_ec->rfw_v4_udma_select[12].port_map = 0xfc307b30
&eth3_ec->rfw_v4_udma_select[13].port_map = 0xfc307b34
&eth3_ec->rfw_v4_udma_select[14].port_map = 0xfc307b38
&eth3_ec->rfw_v4_udma_select[15].port_map = 0xfc307b3c
&eth3_ec->rfw_v4_udma_select[16].port_map = 0xfc307b40
&eth3_ec->rfw_v4_udma_select[17].port_map = 0xfc307b44
&eth3_ec->rfw_v4_udma_select[18].port_map = 0xfc307b48
&eth3_ec->rfw_v4_udma_select[19].port_map = 0xfc307b4c
&eth3_ec->rfw_v4_udma_select[20].port_map = 0xfc307b50
&eth3_ec->rfw_v4_udma_select[21].port_map = 0xfc307b54
&eth3_ec->rfw_v4_udma_select[22].port_map = 0xfc307b58
&eth3_ec->rfw_v4_udma_select[23].port_map = 0xfc307b5c
&eth3_ec->rfw_v4_udma_select[24].port_map = 0xfc307b60
&eth3_ec->rfw_v4_udma_select[25].port_map = 0xfc307b64
&eth3_ec->rfw_v4_udma_select[26].port_map = 0xfc307b68
&eth3_ec->rfw_v4_udma_select[27].port_map = 0xfc307b6c
&eth3_ec->rfw_v4_udma_select[28].port_map = 0xfc307b70
&eth3_ec->rfw_v4_udma_select[29].port_map = 0xfc307b74
&eth3_ec->rfw_v4_udma_select[30].port_map = 0xfc307b78
&eth3_ec->rfw_v4_udma_select[31].port_map = 0xfc307b7c
&eth3_ec->rfw_v4_udma_select[32].port_map = 0xfc307b80
&eth3_ec->rfw_v4_udma_select[33].port_map = 0xfc307b84
&eth3_ec->rfw_v4_udma_select[34].port_map = 0xfc307b88
&eth3_ec->rfw_v4_udma_select[35].port_map = 0xfc307b8c
&eth3_ec->rfw_v4_udma_select[36].port_map = 0xfc307b90
&eth3_ec->rfw_v4_udma_select[37].port_map = 0xfc307b94
&eth3_ec->rfw_v4_udma_select[38].port_map = 0xfc307b98
&eth3_ec->rfw_v4_udma_select[39].port_map = 0xfc307b9c
&eth3_ec->rfw_v4_udma_select[40].port_map = 0xfc307ba0
&eth3_ec->rfw_v4_udma_select[41].port_map = 0xfc307ba4
&eth3_ec->rfw_v4_udma_select[42].port_map = 0xfc307ba8
&eth3_ec->rfw_v4_udma_select[43].port_map = 0xfc307bac
&eth3_ec->rfw_v4_udma_select[44].port_map = 0xfc307bb0
&eth3_ec->rfw_v4_udma_select[45].port_map = 0xfc307bb4
&eth3_ec->rfw_v4_udma_select[46].port_map = 0xfc307bb8
&eth3_ec->rfw_v4_udma_select[47].port_map = 0xfc307bbc
&eth3_ec->rfw_v4_udma_select[48].port_map = 0xfc307bc0
&eth3_ec->rfw_v4_udma_select[49].port_map = 0xfc307bc4
&eth3_ec->rfw_v4_udma_select[50].port_map = 0xfc307bc8
&eth3_ec->rfw_v4_udma_select[51].port_map = 0xfc307bcc
&eth3_ec->rfw_v4_udma_select[52].port_map = 0xfc307bd0
&eth3_ec->rfw_v4_udma_select[53].port_map = 0xfc307bd4
&eth3_ec->rfw_v4_udma_select[54].port_map = 0xfc307bd8
&eth3_ec->rfw_v4_udma_select[55].port_map = 0xfc307bdc
&eth3_ec->rfw_v4_udma_select[56].port_map = 0xfc307be0
&eth3_ec->rfw_v4_udma_select[57].port_map = 0xfc307be4
&eth3_ec->rfw_v4_udma_select[58].port_map = 0xfc307be8
&eth3_ec->rfw_v4_udma_select[59].port_map = 0xfc307bec
&eth3_ec->rfw_v4_udma_select[60].port_map = 0xfc307bf0
&eth3_ec->rfw_v4_udma_select[61].port_map = 0xfc307bf4
&eth3_ec->rfw_v4_udma_select[62].port_map = 0xfc307bf8
&eth3_ec->rfw_v4_udma_select[63].port_map = 0xfc307bfc
&eth3_ec->rfw_v4.udma_select = 0xfc307c00
&eth3_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc307c04
&eth3_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc307c08
&eth3_ec->rfw_v4.data_fifo_depth = 0xfc307c0c
&eth3_ec->crc[0].v4_tx_gcp_table_addr = 0xfc307c80
&eth3_ec->crc[0].v4_tx_gcp_table_gen = 0xfc307c84
&eth3_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc307c88
&eth3_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc307c8c
&eth3_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc307c90
&eth3_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc307c94
&eth3_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc307c98
&eth3_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc307c9c
&eth3_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc307ca0
&eth3_ec->crc[0].v4_tx_gcp_table_res = 0xfc307ca4
&eth3_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc307ca8
&eth3_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc307cac
&eth3_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc307cb0
&eth3_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc307cb4
&eth3_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc307cb8
&eth3_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc307cbc
&eth3_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc307cc0
&eth3_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc307cc4
&eth3_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc307cc8
&eth3_ec->crc[0].v4_rx_gcp_table_addr = 0xfc307ccc
&eth3_ec->crc[0].v4_rx_gcp_table_gen = 0xfc307cd0
&eth3_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc307cd4
&eth3_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc307cd8
&eth3_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc307cdc
&eth3_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc307ce0
&eth3_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc307ce4
&eth3_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc307ce8
&eth3_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc307cec
&eth3_ec->crc[0].v4_rx_gcp_table_res = 0xfc307cf0
&eth3_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc307cf4
&eth3_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc307cf8
&eth3_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc307cfc
&eth3_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc307d00
&eth3_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc307d04
&eth3_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc307d08
&eth3_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc307d0c
&eth3_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc307d10
&eth3_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc307d14
&eth3_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc307d18
&eth3_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc307d1c
&eth3_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc307d20
&eth3_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc307d24
&eth3_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc307d28
&eth3_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc307d2c
&eth3_ec->crc[0].v4_tx_gcp_alu_const = 0xfc307d30
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc307d34
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc307d38
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc307d3c
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc307d40
&eth3_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc307d44
&eth3_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc307d48
&eth3_ec->crc[0].v4_rx_gcp_alu_const = 0xfc307d4c
&eth3_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc307d50
&eth3_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc307d54
&eth3_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc307d58
&eth3_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc307d5c
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc307d60
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc307d64
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc307d68
&eth3_ec->crc[1].v4_tx_gcp_table_addr = 0xfc307d80
&eth3_ec->crc[1].v4_tx_gcp_table_gen = 0xfc307d84
&eth3_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc307d88
&eth3_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc307d8c
&eth3_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc307d90
&eth3_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc307d94
&eth3_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc307d98
&eth3_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc307d9c
&eth3_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc307da0
&eth3_ec->crc[1].v4_tx_gcp_table_res = 0xfc307da4
&eth3_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc307da8
&eth3_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc307dac
&eth3_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc307db0
&eth3_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc307db4
&eth3_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc307db8
&eth3_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc307dbc
&eth3_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc307dc0
&eth3_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc307dc4
&eth3_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc307dc8
&eth3_ec->crc[1].v4_rx_gcp_table_addr = 0xfc307dcc
&eth3_ec->crc[1].v4_rx_gcp_table_gen = 0xfc307dd0
&eth3_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc307dd4
&eth3_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc307dd8
&eth3_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc307ddc
&eth3_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc307de0
&eth3_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc307de4
&eth3_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc307de8
&eth3_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc307dec
&eth3_ec->crc[1].v4_rx_gcp_table_res = 0xfc307df0
&eth3_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc307df4
&eth3_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc307df8
&eth3_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc307dfc
&eth3_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc307e00
&eth3_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc307e04
&eth3_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc307e08
&eth3_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc307e0c
&eth3_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc307e10
&eth3_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc307e14
&eth3_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc307e18
&eth3_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc307e1c
&eth3_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc307e20
&eth3_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc307e24
&eth3_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc307e28
&eth3_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc307e2c
&eth3_ec->crc[1].v4_tx_gcp_alu_const = 0xfc307e30
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc307e34
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc307e38
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc307e3c
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc307e40
&eth3_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc307e44
&eth3_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc307e48
&eth3_ec->crc[1].v4_rx_gcp_alu_const = 0xfc307e4c
&eth3_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc307e50
&eth3_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc307e54
&eth3_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc307e58
&eth3_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc307e5c
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc307e60
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc307e64
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc307e68
&eth3_ec->crc[2].v4_tx_gcp_table_addr = 0xfc307e80
&eth3_ec->crc[2].v4_tx_gcp_table_gen = 0xfc307e84
&eth3_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc307e88
&eth3_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc307e8c
&eth3_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc307e90
&eth3_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc307e94
&eth3_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc307e98
&eth3_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc307e9c
&eth3_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc307ea0
&eth3_ec->crc[2].v4_tx_gcp_table_res = 0xfc307ea4
&eth3_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc307ea8
&eth3_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc307eac
&eth3_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc307eb0
&eth3_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc307eb4
&eth3_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc307eb8
&eth3_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc307ebc
&eth3_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc307ec0
&eth3_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc307ec4
&eth3_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc307ec8
&eth3_ec->crc[2].v4_rx_gcp_table_addr = 0xfc307ecc
&eth3_ec->crc[2].v4_rx_gcp_table_gen = 0xfc307ed0
&eth3_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc307ed4
&eth3_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc307ed8
&eth3_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc307edc
&eth3_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc307ee0
&eth3_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc307ee4
&eth3_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc307ee8
&eth3_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc307eec
&eth3_ec->crc[2].v4_rx_gcp_table_res = 0xfc307ef0
&eth3_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc307ef4
&eth3_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc307ef8
&eth3_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc307efc
&eth3_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc307f00
&eth3_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc307f04
&eth3_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc307f08
&eth3_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc307f0c
&eth3_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc307f10
&eth3_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc307f14
&eth3_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc307f18
&eth3_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc307f1c
&eth3_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc307f20
&eth3_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc307f24
&eth3_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc307f28
&eth3_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc307f2c
&eth3_ec->crc[2].v4_tx_gcp_alu_const = 0xfc307f30
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc307f34
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc307f38
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc307f3c
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc307f40
&eth3_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc307f44
&eth3_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc307f48
&eth3_ec->crc[2].v4_rx_gcp_alu_const = 0xfc307f4c
&eth3_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc307f50
&eth3_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc307f54
&eth3_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc307f58
&eth3_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc307f5c
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc307f60
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc307f64
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc307f68
&eth3_ec->crc[3].v4_tx_gcp_table_addr = 0xfc307f80
&eth3_ec->crc[3].v4_tx_gcp_table_gen = 0xfc307f84
&eth3_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc307f88
&eth3_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc307f8c
&eth3_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc307f90
&eth3_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc307f94
&eth3_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc307f98
&eth3_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc307f9c
&eth3_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc307fa0
&eth3_ec->crc[3].v4_tx_gcp_table_res = 0xfc307fa4
&eth3_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc307fa8
&eth3_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc307fac
&eth3_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc307fb0
&eth3_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc307fb4
&eth3_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc307fb8
&eth3_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc307fbc
&eth3_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc307fc0
&eth3_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc307fc4
&eth3_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc307fc8
&eth3_ec->crc[3].v4_rx_gcp_table_addr = 0xfc307fcc
&eth3_ec->crc[3].v4_rx_gcp_table_gen = 0xfc307fd0
&eth3_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc307fd4
&eth3_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc307fd8
&eth3_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc307fdc
&eth3_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc307fe0
&eth3_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc307fe4
&eth3_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc307fe8
&eth3_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc307fec
&eth3_ec->crc[3].v4_rx_gcp_table_res = 0xfc307ff0
&eth3_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc307ff4
&eth3_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc307ff8
&eth3_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc307ffc
&eth3_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc308000
&eth3_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc308004
&eth3_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc308008
&eth3_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc30800c
&eth3_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc308010
&eth3_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc308014
&eth3_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc308018
&eth3_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc30801c
&eth3_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc308020
&eth3_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc308024
&eth3_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc308028
&eth3_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc30802c
&eth3_ec->crc[3].v4_tx_gcp_alu_const = 0xfc308030
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc308034
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc308038
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc30803c
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc308040
&eth3_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc308044
&eth3_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc308048
&eth3_ec->crc[3].v4_rx_gcp_alu_const = 0xfc30804c
&eth3_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc308050
&eth3_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc308054
&eth3_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc308058
&eth3_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc30805c
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc308060
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc308064
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc308068
&eth3_ec->crc_extended.mask_table_addr = 0xfc308080
&eth3_ec->crc_extended.mask_table_1 = 0xfc308084
&eth3_ec->crc_extended.mask_table_2 = 0xfc308088
&eth3_ec->crc_extended.mask_table_3 = 0xfc30808c
&eth3_ec->crc_extended.mask_table_4 = 0xfc308090
&eth3_ec->crc_extended.mask_table_5 = 0xfc308094
&eth3_ec->crc_extended.mask_table_6 = 0xfc308098
&eth3_ec->crc_extended.mask_table_7 = 0xfc30809c
&eth3_ec->crc_extended.mask_table_8 = 0xfc3080a0
&eth3_ec->crc_extended.mask_table_9 = 0xfc3080a4
&eth3_ec->crc_extended.mask_table_10 = 0xfc3080a8
&eth3_ec->crc_extended.mask_table_11 = 0xfc3080ac
&eth3_ec->crc_extended.mask_table_12 = 0xfc3080b0
&eth3_ec->crc_extended.mask_table_13 = 0xfc3080b4
&eth3_ec->crc_extended.mask_table_14 = 0xfc3080b8
&eth3_ec->crc_extended.mask_table_15 = 0xfc3080bc
&eth3_ec->crc_extended.mask_table_16 = 0xfc3080c0
&eth3_ec->crc_extended.rx_protocol_control_table_addr = 0xfc3080c4
&eth3_ec->crc_extended.rx_protocol_control_table_1 = 0xfc3080c8
&eth3_ec->crc_extended.tx_protocol_control_table_addr = 0xfc3080cc
&eth3_ec->crc_extended.tx_protocol_control_table_1 = 0xfc3080d0
&eth3_ec->crc_extended.tx_insert_en_table_addr = 0xfc3080d4
&eth3_ec->crc_extended.tx_insert_en_table_1 = 0xfc3080d8
&eth3_ec->outstanding_gen.arb_cfg = 0xfc3080dc
&eth3_ec->outstanding[0].arb_cfg_1 = 0xfc3080e0
&eth3_ec->outstanding[0].arb_cfg_2 = 0xfc3080e4
&eth3_ec->outstanding[1].arb_cfg_1 = 0xfc3080e8
&eth3_ec->outstanding[1].arb_cfg_2 = 0xfc3080ec
&eth3_ec->outstanding[2].arb_cfg_1 = 0xfc3080f0
&eth3_ec->outstanding[2].arb_cfg_2 = 0xfc3080f4
&eth3_ec->outstanding[3].arb_cfg_1 = 0xfc3080f8
&eth3_ec->outstanding[3].arb_cfg_2 = 0xfc3080fc
&eth3_ec->rff.to_rfw_shared = 0xfc308100
&eth3_ec->rff.data_fifo_depth_limit = 0xfc308104
&eth3_ec->rfw_prot_index[0].table_1 = 0xfc308200
&eth3_ec->rfw_prot_index[0].table_2 = 0xfc308204
&eth3_ec->rfw_prot_index[0].table_3 = 0xfc308208
&eth3_ec->rfw_prot_index[0].table_4 = 0xfc30820c
&eth3_ec->rfw_prot_index[1].table_1 = 0xfc308210
&eth3_ec->rfw_prot_index[1].table_2 = 0xfc308214
&eth3_ec->rfw_prot_index[1].table_3 = 0xfc308218
&eth3_ec->rfw_prot_index[1].table_4 = 0xfc30821c
&eth3_ec->rfw_prot_index[2].table_1 = 0xfc308220
&eth3_ec->rfw_prot_index[2].table_2 = 0xfc308224
&eth3_ec->rfw_prot_index[2].table_3 = 0xfc308228
&eth3_ec->rfw_prot_index[2].table_4 = 0xfc30822c
&eth3_ec->rfw_prot_index[3].table_1 = 0xfc308230
&eth3_ec->rfw_prot_index[3].table_2 = 0xfc308234
&eth3_ec->rfw_prot_index[3].table_3 = 0xfc308238
&eth3_ec->rfw_prot_index[3].table_4 = 0xfc30823c
&eth3_ec->rfw_prot_index[4].table_1 = 0xfc308240
&eth3_ec->rfw_prot_index[4].table_2 = 0xfc308244
&eth3_ec->rfw_prot_index[4].table_3 = 0xfc308248
&eth3_ec->rfw_prot_index[4].table_4 = 0xfc30824c
&eth3_ec->rfw_prot_index[5].table_1 = 0xfc308250
&eth3_ec->rfw_prot_index[5].table_2 = 0xfc308254
&eth3_ec->rfw_prot_index[5].table_3 = 0xfc308258
&eth3_ec->rfw_prot_index[5].table_4 = 0xfc30825c
&eth3_ec->rfw_prot_index[6].table_1 = 0xfc308260
&eth3_ec->rfw_prot_index[6].table_2 = 0xfc308264
&eth3_ec->rfw_prot_index[6].table_3 = 0xfc308268
&eth3_ec->rfw_prot_index[6].table_4 = 0xfc30826c
&eth3_ec->rfw_prot_index[7].table_1 = 0xfc308270
&eth3_ec->rfw_prot_index[7].table_2 = 0xfc308274
&eth3_ec->rfw_prot_index[7].table_3 = 0xfc308278
&eth3_ec->rfw_prot_index[7].table_4 = 0xfc30827c
&eth3_ec->rfw_prot_index[8].table_1 = 0xfc308280
&eth3_ec->rfw_prot_index[8].table_2 = 0xfc308284
&eth3_ec->rfw_prot_index[8].table_3 = 0xfc308288
&eth3_ec->rfw_prot_index[8].table_4 = 0xfc30828c
&eth3_ec->rfw_prot_index[9].table_1 = 0xfc308290
&eth3_ec->rfw_prot_index[9].table_2 = 0xfc308294
&eth3_ec->rfw_prot_index[9].table_3 = 0xfc308298
&eth3_ec->rfw_prot_index[9].table_4 = 0xfc30829c
&eth3_ec->rfw_prot_index[10].table_1 = 0xfc3082a0
&eth3_ec->rfw_prot_index[10].table_2 = 0xfc3082a4
&eth3_ec->rfw_prot_index[10].table_3 = 0xfc3082a8
&eth3_ec->rfw_prot_index[10].table_4 = 0xfc3082ac
&eth3_ec->rfw_prot_index[11].table_1 = 0xfc3082b0
&eth3_ec->rfw_prot_index[11].table_2 = 0xfc3082b4
&eth3_ec->rfw_prot_index[11].table_3 = 0xfc3082b8
&eth3_ec->rfw_prot_index[11].table_4 = 0xfc3082bc
&eth3_ec->rfw_prot_index[12].table_1 = 0xfc3082c0
&eth3_ec->rfw_prot_index[12].table_2 = 0xfc3082c4
&eth3_ec->rfw_prot_index[12].table_3 = 0xfc3082c8
&eth3_ec->rfw_prot_index[12].table_4 = 0xfc3082cc
&eth3_ec->rfw_prot_index[13].table_1 = 0xfc3082d0
&eth3_ec->rfw_prot_index[13].table_2 = 0xfc3082d4
&eth3_ec->rfw_prot_index[13].table_3 = 0xfc3082d8
&eth3_ec->rfw_prot_index[13].table_4 = 0xfc3082dc
&eth3_ec->rfw_prot_index[14].table_1 = 0xfc3082e0
&eth3_ec->rfw_prot_index[14].table_2 = 0xfc3082e4
&eth3_ec->rfw_prot_index[14].table_3 = 0xfc3082e8
&eth3_ec->rfw_prot_index[14].table_4 = 0xfc3082ec
&eth3_ec->rfw_prot_index[15].table_1 = 0xfc3082f0
&eth3_ec->rfw_prot_index[15].table_2 = 0xfc3082f4
&eth3_ec->rfw_prot_index[15].table_3 = 0xfc3082f8
&eth3_ec->rfw_prot_index[15].table_4 = 0xfc3082fc
&eth3_ec->rfw_prot_index[16].table_1 = 0xfc308300
&eth3_ec->rfw_prot_index[16].table_2 = 0xfc308304
&eth3_ec->rfw_prot_index[16].table_3 = 0xfc308308
&eth3_ec->rfw_prot_index[16].table_4 = 0xfc30830c
&eth3_ec->rfw_prot_index[17].table_1 = 0xfc308310
&eth3_ec->rfw_prot_index[17].table_2 = 0xfc308314
&eth3_ec->rfw_prot_index[17].table_3 = 0xfc308318
&eth3_ec->rfw_prot_index[17].table_4 = 0xfc30831c
&eth3_ec->rfw_prot_index[18].table_1 = 0xfc308320
&eth3_ec->rfw_prot_index[18].table_2 = 0xfc308324
&eth3_ec->rfw_prot_index[18].table_3 = 0xfc308328
&eth3_ec->rfw_prot_index[18].table_4 = 0xfc30832c
&eth3_ec->rfw_prot_index[19].table_1 = 0xfc308330
&eth3_ec->rfw_prot_index[19].table_2 = 0xfc308334
&eth3_ec->rfw_prot_index[19].table_3 = 0xfc308338
&eth3_ec->rfw_prot_index[19].table_4 = 0xfc30833c
&eth3_ec->rfw_prot_index[20].table_1 = 0xfc308340
&eth3_ec->rfw_prot_index[20].table_2 = 0xfc308344
&eth3_ec->rfw_prot_index[20].table_3 = 0xfc308348
&eth3_ec->rfw_prot_index[20].table_4 = 0xfc30834c
&eth3_ec->rfw_prot_index[21].table_1 = 0xfc308350
&eth3_ec->rfw_prot_index[21].table_2 = 0xfc308354
&eth3_ec->rfw_prot_index[21].table_3 = 0xfc308358
&eth3_ec->rfw_prot_index[21].table_4 = 0xfc30835c
&eth3_ec->rfw_prot_index[22].table_1 = 0xfc308360
&eth3_ec->rfw_prot_index[22].table_2 = 0xfc308364
&eth3_ec->rfw_prot_index[22].table_3 = 0xfc308368
&eth3_ec->rfw_prot_index[22].table_4 = 0xfc30836c
&eth3_ec->rfw_prot_index[23].table_1 = 0xfc308370
&eth3_ec->rfw_prot_index[23].table_2 = 0xfc308374
&eth3_ec->rfw_prot_index[23].table_3 = 0xfc308378
&eth3_ec->rfw_prot_index[23].table_4 = 0xfc30837c
&eth3_ec->rfw_prot_index[24].table_1 = 0xfc308380
&eth3_ec->rfw_prot_index[24].table_2 = 0xfc308384
&eth3_ec->rfw_prot_index[24].table_3 = 0xfc308388
&eth3_ec->rfw_prot_index[24].table_4 = 0xfc30838c
&eth3_ec->rfw_prot_index[25].table_1 = 0xfc308390
&eth3_ec->rfw_prot_index[25].table_2 = 0xfc308394
&eth3_ec->rfw_prot_index[25].table_3 = 0xfc308398
&eth3_ec->rfw_prot_index[25].table_4 = 0xfc30839c
&eth3_ec->rfw_prot_index[26].table_1 = 0xfc3083a0
&eth3_ec->rfw_prot_index[26].table_2 = 0xfc3083a4
&eth3_ec->rfw_prot_index[26].table_3 = 0xfc3083a8
&eth3_ec->rfw_prot_index[26].table_4 = 0xfc3083ac
&eth3_ec->rfw_prot_index[27].table_1 = 0xfc3083b0
&eth3_ec->rfw_prot_index[27].table_2 = 0xfc3083b4
&eth3_ec->rfw_prot_index[27].table_3 = 0xfc3083b8
&eth3_ec->rfw_prot_index[27].table_4 = 0xfc3083bc
&eth3_ec->rfw_prot_index[28].table_1 = 0xfc3083c0
&eth3_ec->rfw_prot_index[28].table_2 = 0xfc3083c4
&eth3_ec->rfw_prot_index[28].table_3 = 0xfc3083c8
&eth3_ec->rfw_prot_index[28].table_4 = 0xfc3083cc
&eth3_ec->rfw_prot_index[29].table_1 = 0xfc3083d0
&eth3_ec->rfw_prot_index[29].table_2 = 0xfc3083d4
&eth3_ec->rfw_prot_index[29].table_3 = 0xfc3083d8
&eth3_ec->rfw_prot_index[29].table_4 = 0xfc3083dc
&eth3_ec->rfw_prot_index[30].table_1 = 0xfc3083e0
&eth3_ec->rfw_prot_index[30].table_2 = 0xfc3083e4
&eth3_ec->rfw_prot_index[30].table_3 = 0xfc3083e8
&eth3_ec->rfw_prot_index[30].table_4 = 0xfc3083ec
&eth3_ec->rfw_prot_index[31].table_1 = 0xfc3083f0
&eth3_ec->rfw_prot_index[31].table_2 = 0xfc3083f4
&eth3_ec->rfw_prot_index[31].table_3 = 0xfc3083f8
&eth3_ec->rfw_prot_index[31].table_4 = 0xfc3083fc
&eth3_ec->rfw_prot_index[32].table_1 = 0xfc308400
&eth3_ec->rfw_prot_index[32].table_2 = 0xfc308404
&eth3_ec->rfw_prot_index[32].table_3 = 0xfc308408
&eth3_ec->rfw_prot_index[32].table_4 = 0xfc30840c
&eth3_ec->rfw_prot_index[33].table_1 = 0xfc308410
&eth3_ec->rfw_prot_index[33].table_2 = 0xfc308414
&eth3_ec->rfw_prot_index[33].table_3 = 0xfc308418
&eth3_ec->rfw_prot_index[33].table_4 = 0xfc30841c
&eth3_ec->rfw_prot_index[34].table_1 = 0xfc308420
&eth3_ec->rfw_prot_index[34].table_2 = 0xfc308424
&eth3_ec->rfw_prot_index[34].table_3 = 0xfc308428
&eth3_ec->rfw_prot_index[34].table_4 = 0xfc30842c
&eth3_ec->rfw_prot_index[35].table_1 = 0xfc308430
&eth3_ec->rfw_prot_index[35].table_2 = 0xfc308434
&eth3_ec->rfw_prot_index[35].table_3 = 0xfc308438
&eth3_ec->rfw_prot_index[35].table_4 = 0xfc30843c
&eth3_ec->rfw_prot_index[36].table_1 = 0xfc308440
&eth3_ec->rfw_prot_index[36].table_2 = 0xfc308444
&eth3_ec->rfw_prot_index[36].table_3 = 0xfc308448
&eth3_ec->rfw_prot_index[36].table_4 = 0xfc30844c
&eth3_ec->rfw_prot_index[37].table_1 = 0xfc308450
&eth3_ec->rfw_prot_index[37].table_2 = 0xfc308454
&eth3_ec->rfw_prot_index[37].table_3 = 0xfc308458
&eth3_ec->rfw_prot_index[37].table_4 = 0xfc30845c
&eth3_ec->rfw_prot_index[38].table_1 = 0xfc308460
&eth3_ec->rfw_prot_index[38].table_2 = 0xfc308464
&eth3_ec->rfw_prot_index[38].table_3 = 0xfc308468
&eth3_ec->rfw_prot_index[38].table_4 = 0xfc30846c
&eth3_ec->rfw_prot_index[39].table_1 = 0xfc308470
&eth3_ec->rfw_prot_index[39].table_2 = 0xfc308474
&eth3_ec->rfw_prot_index[39].table_3 = 0xfc308478
&eth3_ec->rfw_prot_index[39].table_4 = 0xfc30847c
&eth3_ec->rfw_prot_index[40].table_1 = 0xfc308480
&eth3_ec->rfw_prot_index[40].table_2 = 0xfc308484
&eth3_ec->rfw_prot_index[40].table_3 = 0xfc308488
&eth3_ec->rfw_prot_index[40].table_4 = 0xfc30848c
&eth3_ec->rfw_prot_index[41].table_1 = 0xfc308490
&eth3_ec->rfw_prot_index[41].table_2 = 0xfc308494
&eth3_ec->rfw_prot_index[41].table_3 = 0xfc308498
&eth3_ec->rfw_prot_index[41].table_4 = 0xfc30849c
&eth3_ec->rfw_prot_index[42].table_1 = 0xfc3084a0
&eth3_ec->rfw_prot_index[42].table_2 = 0xfc3084a4
&eth3_ec->rfw_prot_index[42].table_3 = 0xfc3084a8
&eth3_ec->rfw_prot_index[42].table_4 = 0xfc3084ac
&eth3_ec->rfw_prot_index[43].table_1 = 0xfc3084b0
&eth3_ec->rfw_prot_index[43].table_2 = 0xfc3084b4
&eth3_ec->rfw_prot_index[43].table_3 = 0xfc3084b8
&eth3_ec->rfw_prot_index[43].table_4 = 0xfc3084bc
&eth3_ec->rfw_prot_index[44].table_1 = 0xfc3084c0
&eth3_ec->rfw_prot_index[44].table_2 = 0xfc3084c4
&eth3_ec->rfw_prot_index[44].table_3 = 0xfc3084c8
&eth3_ec->rfw_prot_index[44].table_4 = 0xfc3084cc
&eth3_ec->rfw_prot_index[45].table_1 = 0xfc3084d0
&eth3_ec->rfw_prot_index[45].table_2 = 0xfc3084d4
&eth3_ec->rfw_prot_index[45].table_3 = 0xfc3084d8
&eth3_ec->rfw_prot_index[45].table_4 = 0xfc3084dc
&eth3_ec->rfw_prot_index[46].table_1 = 0xfc3084e0
&eth3_ec->rfw_prot_index[46].table_2 = 0xfc3084e4
&eth3_ec->rfw_prot_index[46].table_3 = 0xfc3084e8
&eth3_ec->rfw_prot_index[46].table_4 = 0xfc3084ec
&eth3_ec->rfw_prot_index[47].table_1 = 0xfc3084f0
&eth3_ec->rfw_prot_index[47].table_2 = 0xfc3084f4
&eth3_ec->rfw_prot_index[47].table_3 = 0xfc3084f8
&eth3_ec->rfw_prot_index[47].table_4 = 0xfc3084fc
&eth3_ec->rfw_prot_index[48].table_1 = 0xfc308500
&eth3_ec->rfw_prot_index[48].table_2 = 0xfc308504
&eth3_ec->rfw_prot_index[48].table_3 = 0xfc308508
&eth3_ec->rfw_prot_index[48].table_4 = 0xfc30850c
&eth3_ec->rfw_prot_index[49].table_1 = 0xfc308510
&eth3_ec->rfw_prot_index[49].table_2 = 0xfc308514
&eth3_ec->rfw_prot_index[49].table_3 = 0xfc308518
&eth3_ec->rfw_prot_index[49].table_4 = 0xfc30851c
&eth3_ec->rfw_prot_index[50].table_1 = 0xfc308520
&eth3_ec->rfw_prot_index[50].table_2 = 0xfc308524
&eth3_ec->rfw_prot_index[50].table_3 = 0xfc308528
&eth3_ec->rfw_prot_index[50].table_4 = 0xfc30852c
&eth3_ec->rfw_prot_index[51].table_1 = 0xfc308530
&eth3_ec->rfw_prot_index[51].table_2 = 0xfc308534
&eth3_ec->rfw_prot_index[51].table_3 = 0xfc308538
&eth3_ec->rfw_prot_index[51].table_4 = 0xfc30853c
&eth3_ec->rfw_prot_index[52].table_1 = 0xfc308540
&eth3_ec->rfw_prot_index[52].table_2 = 0xfc308544
&eth3_ec->rfw_prot_index[52].table_3 = 0xfc308548
&eth3_ec->rfw_prot_index[52].table_4 = 0xfc30854c
&eth3_ec->rfw_prot_index[53].table_1 = 0xfc308550
&eth3_ec->rfw_prot_index[53].table_2 = 0xfc308554
&eth3_ec->rfw_prot_index[53].table_3 = 0xfc308558
&eth3_ec->rfw_prot_index[53].table_4 = 0xfc30855c
&eth3_ec->rfw_prot_index[54].table_1 = 0xfc308560
&eth3_ec->rfw_prot_index[54].table_2 = 0xfc308564
&eth3_ec->rfw_prot_index[54].table_3 = 0xfc308568
&eth3_ec->rfw_prot_index[54].table_4 = 0xfc30856c
&eth3_ec->rfw_prot_index[55].table_1 = 0xfc308570
&eth3_ec->rfw_prot_index[55].table_2 = 0xfc308574
&eth3_ec->rfw_prot_index[55].table_3 = 0xfc308578
&eth3_ec->rfw_prot_index[55].table_4 = 0xfc30857c
&eth3_ec->rfw_prot_index[56].table_1 = 0xfc308580
&eth3_ec->rfw_prot_index[56].table_2 = 0xfc308584
&eth3_ec->rfw_prot_index[56].table_3 = 0xfc308588
&eth3_ec->rfw_prot_index[56].table_4 = 0xfc30858c
&eth3_ec->rfw_prot_index[57].table_1 = 0xfc308590
&eth3_ec->rfw_prot_index[57].table_2 = 0xfc308594
&eth3_ec->rfw_prot_index[57].table_3 = 0xfc308598
&eth3_ec->rfw_prot_index[57].table_4 = 0xfc30859c
&eth3_ec->rfw_prot_index[58].table_1 = 0xfc3085a0
&eth3_ec->rfw_prot_index[58].table_2 = 0xfc3085a4
&eth3_ec->rfw_prot_index[58].table_3 = 0xfc3085a8
&eth3_ec->rfw_prot_index[58].table_4 = 0xfc3085ac
&eth3_ec->rfw_prot_index[59].table_1 = 0xfc3085b0
&eth3_ec->rfw_prot_index[59].table_2 = 0xfc3085b4
&eth3_ec->rfw_prot_index[59].table_3 = 0xfc3085b8
&eth3_ec->rfw_prot_index[59].table_4 = 0xfc3085bc
&eth3_ec->rfw_prot_index[60].table_1 = 0xfc3085c0
&eth3_ec->rfw_prot_index[60].table_2 = 0xfc3085c4
&eth3_ec->rfw_prot_index[60].table_3 = 0xfc3085c8
&eth3_ec->rfw_prot_index[60].table_4 = 0xfc3085cc
&eth3_ec->rfw_prot_index[61].table_1 = 0xfc3085d0
&eth3_ec->rfw_prot_index[61].table_2 = 0xfc3085d4
&eth3_ec->rfw_prot_index[61].table_3 = 0xfc3085d8
&eth3_ec->rfw_prot_index[61].table_4 = 0xfc3085dc
&eth3_ec->rfw_prot_index[62].table_1 = 0xfc3085e0
&eth3_ec->rfw_prot_index[62].table_2 = 0xfc3085e4
&eth3_ec->rfw_prot_index[62].table_3 = 0xfc3085e8
&eth3_ec->rfw_prot_index[62].table_4 = 0xfc3085ec
&eth3_ec->rfw_prot_index[63].table_1 = 0xfc3085f0
&eth3_ec->rfw_prot_index[63].table_2 = 0xfc3085f4
&eth3_ec->rfw_prot_index[63].table_3 = 0xfc3085f8
&eth3_ec->rfw_prot_index[63].table_4 = 0xfc3085fc
&eth3_ec->udp_len[0].insertion_offset_table = 0xfc308a30
&eth3_ec->udp_len[1].insertion_offset_table = 0xfc308a34
&eth3_ec->udp_len[2].insertion_offset_table = 0xfc308a38
&eth3_ec->udp_len[3].insertion_offset_table = 0xfc308a3c
&eth3_ec->udp_len[4].insertion_offset_table = 0xfc308a40
&eth3_ec->udp_len[5].insertion_offset_table = 0xfc308a44
&eth3_ec->udp_len[6].insertion_offset_table = 0xfc308a48
&eth3_ec->udp_len[7].insertion_offset_table = 0xfc308a4c
&eth3_ec->udp_len[8].insertion_offset_table = 0xfc308a50
&eth3_ec->udp_len[9].insertion_offset_table = 0xfc308a54
&eth3_ec->udp_len[10].insertion_offset_table = 0xfc308a58
&eth3_ec->udp_len[11].insertion_offset_table = 0xfc308a5c
&eth3_ec->udp_len[12].insertion_offset_table = 0xfc308a60
&eth3_ec->udp_len[13].insertion_offset_table = 0xfc308a64
&eth3_ec->udp_len[14].insertion_offset_table = 0xfc308a68
&eth3_ec->udp_len[15].insertion_offset_table = 0xfc308a6c
&eth3_ec->udp_len_insertion.offset_from_sop0 = 0xfc308a70
&eth3_ec->udp_len_insertion.offset_from_sop1 = 0xfc308a74
&eth3_ec->udp_len_insertion.offset_from_sop2 = 0xfc308a78
&eth3_ec->udp_len_insertion.mask = 0xfc308a7c
&eth3_ec->udp_len_insertion.enable = 0xfc308a80
&eth3_ec->tmi_v4.protocol_number = 0xfc308c80
&eth3_ec->crdt_os2sr_wr.req = 0xfc308d00
&eth3_ec->crdt_os2sr_wr.res = 0xfc308d04
&eth3_ec->spare[0].zero = 0xfc308e80
&eth3_ec->spare[0].one = 0xfc308e84
&eth3_ec->spare[1].zero = 0xfc308e88
&eth3_ec->spare[1].one = 0xfc308e8c
&eth3_ec->spare[2].zero = 0xfc308e90
&eth3_ec->spare[2].one = 0xfc308e94
&eth3_ec->spare[3].zero = 0xfc308e98
&eth3_ec->spare[3].one = 0xfc308e9c
&eth3_ec->spare[4].zero = 0xfc308ea0
&eth3_ec->spare[4].one = 0xfc308ea4
&eth3_ec->spare[5].zero = 0xfc308ea8
&eth3_ec->spare[5].one = 0xfc308eac
&eth3_ec->spare[6].zero = 0xfc308eb0
&eth3_ec->spare[6].one = 0xfc308eb4
&eth3_ec->spare[7].zero = 0xfc308eb8
&eth3_ec->spare[7].one = 0xfc308ebc
&eth3_ec->spare[8].zero = 0xfc308ec0
&eth3_ec->spare[8].one = 0xfc308ec4
&eth3_ec->spare[9].zero = 0xfc308ec8
&eth3_ec->spare[9].one = 0xfc308ecc
&eth3_ec->spare[10].zero = 0xfc308ed0
&eth3_ec->spare[10].one = 0xfc308ed4
&eth3_ec->spare[11].zero = 0xfc308ed8
&eth3_ec->spare[11].one = 0xfc308edc
&eth3_ec->spare[12].zero = 0xfc308ee0
&eth3_ec->spare[12].one = 0xfc308ee4
&eth3_ec->spare[13].zero = 0xfc308ee8
&eth3_ec->spare[13].one = 0xfc308eec
&eth3_ec->spare[14].zero = 0xfc308ef0
&eth3_ec->spare[14].one = 0xfc308ef4
&eth3_ec->spare[15].zero = 0xfc308ef8
&eth3_ec->spare[15].one = 0xfc308efc
&eth3_ec->sec_int_ctrl_mem[0] = 0xfc308f00
&eth3_ec->sec_int_ctrl_mem[1] = 0xfc308f04
&eth3_ec->sec_int_ctrl_mem[2] = 0xfc308f08
&eth3_ec->sec_int_ctrl_mem[3] = 0xfc308f0c
&eth3_ec->sec_int_ctrl_mem[4] = 0xfc308f10
&eth3_ec->sec_int_ctrl_mem[5] = 0xfc308f14
&eth3_ec->sec_int_ctrl_mem[6] = 0xfc308f18
&eth3_ec->sec_int_ctrl_mem[7] = 0xfc308f1c
&eth3_ec->sec_int_ctrl_mem[8] = 0xfc308f20
&eth3_ec->sec_int_ctrl_mem[9] = 0xfc308f24
&eth3_ec->sec_int_ctrl_mem[10] = 0xfc308f28
&eth3_ec->sec_int_ctrl_mem[11] = 0xfc308f2c
&eth3_ec->sec_int_ctrl_mem[12] = 0xfc308f30
&eth3_ec->sec_int_ctrl_mem[13] = 0xfc308f34
&eth3_ec->sec_int_ctrl_mem[14] = 0xfc308f38
&eth3_ec->sec_int_ctrl_mem[15] = 0xfc308f3c
&eth3_ec->sec_int_ctrl_mem[16] = 0xfc308f40
&eth3_ec->sec_int_ctrl_mem[17] = 0xfc308f44
&eth3_ec->sec_int_ctrl_mem[18] = 0xfc308f48
&eth3_ec->sec_int_ctrl_mem[19] = 0xfc308f4c
&eth3_ec->sec_int_ctrl_mem[20] = 0xfc308f50
&eth3_ec->sec_int_ctrl_mem[21] = 0xfc308f54
&eth3_ec->sec_int_ctrl_mem[22] = 0xfc308f58
&eth3_ec->sec_int_ctrl_mem[23] = 0xfc308f5c
&eth3_ec->sec_int_ctrl_mem[24] = 0xfc308f60
&eth3_ec->sec_int_ctrl_mem[25] = 0xfc308f64
&eth3_ec->sec_int_ctrl_mem[26] = 0xfc308f68
&eth3_ec->sec_int_ctrl_mem[27] = 0xfc308f6c
&eth3_ec->sec_int_ctrl_mem[28] = 0xfc308f70
&eth3_ec->sec_int_ctrl_mem[29] = 0xfc308f74
&eth3_ec->sec_int_ctrl_mem[30] = 0xfc308f78
&eth3_ec->sec_int_ctrl_mem[31] = 0xfc308f7c
&eth3_ec->sec_int_ctrl_mem[32] = 0xfc308f80
&eth3_ec->sec_int_ctrl_mem[33] = 0xfc308f84
&eth3_ec->sec_int_ctrl_mem[34] = 0xfc308f88
&eth3_ec->sec_int_ctrl_mem[35] = 0xfc308f8c
&eth3_ec->sec_int_ctrl_mem[36] = 0xfc308f90
&eth3_ec->sec_int_ctrl_mem[37] = 0xfc308f94
&eth3_ec->sec_int_ctrl_mem[38] = 0xfc308f98
&eth3_ec->sec_int_ctrl_mem[39] = 0xfc308f9c
&eth3_ec->sec_int_ctrl_mem[40] = 0xfc308fa0
&eth3_ec->sec_int_ctrl_mem[41] = 0xfc308fa4
&eth3_ec->sec_int_ctrl_mem[42] = 0xfc308fa8
&eth3_ec->sec_int_ctrl_mem[43] = 0xfc308fac
&eth3_ec->sec_int_ctrl_mem[44] = 0xfc308fb0
&eth3_ec->sec_int_ctrl_mem[45] = 0xfc308fb4
&eth3_ec->sec_int_ctrl_mem[46] = 0xfc308fb8
&eth3_ec->sec_int_ctrl_mem[47] = 0xfc308fbc
&eth3_ec->sec_int_ctrl_mem[48] = 0xfc308fc0
&eth3_ec->sec_int_ctrl_mem[49] = 0xfc308fc4
&eth3_ec->sec_int_ctrl_mem[50] = 0xfc308fc8
&eth3_ec->sec_int_ctrl_mem[51] = 0xfc308fcc
&eth3_ec->sec_int_ctrl_mem[52] = 0xfc308fd0
&eth3_ec->sec_int_ctrl_mem[53] = 0xfc308fd4
&eth3_ec->sec_int_ctrl_mem[54] = 0xfc308fd8
&eth3_ec->sec_int_ctrl_mem[55] = 0xfc308fdc
&eth3_ec->sec_int_ctrl_mem[56] = 0xfc308fe0
&eth3_ec->sec_int_ctrl_mem[57] = 0xfc308fe4
&eth3_ec->sec_int_ctrl_mem[58] = 0xfc308fe8
&eth3_ec->sec_int_ctrl_mem[59] = 0xfc308fec
&eth3_ec->sec_int_ctrl_mem[60] = 0xfc308ff0
&eth3_ec->sec_int_ctrl_mem[61] = 0xfc308ff4
&eth3_ec->sec_int_ctrl_mem[62] = 0xfc308ff8
&eth3_ec->sec_int_ctrl_mem[63] = 0xfc308ffc
&eth3_mac->mac_1g.rev = 0xfc309000
&eth3_mac->mac_1g.scratch = 0xfc309004
&eth3_mac->mac_1g.cmd_cfg = 0xfc309008
&eth3_mac->mac_1g.mac_0 = 0xfc30900c
&eth3_mac->mac_1g.mac_1 = 0xfc309010
&eth3_mac->mac_1g.frm_len = 0xfc309014
&eth3_mac->mac_1g.pause_quant = 0xfc309018
&eth3_mac->mac_1g.rx_section_empty = 0xfc30901c
&eth3_mac->mac_1g.rx_section_full = 0xfc309020
&eth3_mac->mac_1g.tx_section_empty = 0xfc309024
&eth3_mac->mac_1g.tx_section_full = 0xfc309028
&eth3_mac->mac_1g.rx_almost_empty = 0xfc30902c
&eth3_mac->mac_1g.rx_almost_full = 0xfc309030
&eth3_mac->mac_1g.tx_almost_empty = 0xfc309034
&eth3_mac->mac_1g.tx_almost_full = 0xfc309038
&eth3_mac->mac_1g.mdio_addr0 = 0xfc30903c
&eth3_mac->mac_1g.mdio_addr1 = 0xfc309040
&eth3_mac->mac_1g.reg_stat = 0xfc309058
&eth3_mac->mac_1g.tx_ipg_len = 0xfc30905c
&eth3_mac->mac_1g.stats.frames_txed_ok = 0xfc309068
&eth3_mac->mac_1g.stats.frames_rxed_ok = 0xfc30906c
&eth3_mac->mac_1g.stats.fcs_errors = 0xfc309070
&eth3_mac->mac_1g.stats.alignment_errors = 0xfc309074
&eth3_mac->mac_1g.stats.octets_txed_ok = 0xfc309078
&eth3_mac->mac_1g.stats.octets_rxed_ok = 0xfc30907c
&eth3_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc309080
&eth3_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc309084
&eth3_mac->mac_1g.stats.if_in_errors = 0xfc309088
&eth3_mac->mac_1g.stats.if_out_errors = 0xfc30908c
&eth3_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc309090
&eth3_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc309094
&eth3_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc309098
&eth3_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc3090a0
&eth3_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc3090a4
&eth3_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc3090a8
&eth3_mac->mac_1g.stats.drop_events = 0xfc3090ac
&eth3_mac->mac_1g.stats.octets = 0xfc3090b0
&eth3_mac->mac_1g.stats.pkts = 0xfc3090b4
&eth3_mac->mac_1g.stats.undersize_pkts = 0xfc3090b8
&eth3_mac->mac_1g.stats.oversize_pkts = 0xfc3090bc
&eth3_mac->mac_1g.stats.pkts_64_octets = 0xfc3090c0
&eth3_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc3090c4
&eth3_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc3090c8
&eth3_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc3090cc
&eth3_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc3090d0
&eth3_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc3090d4
&eth3_mac->mac_1g.stats.pkts_1519_to_x = 0xfc3090d8
&eth3_mac->mac_1g.stats.jabbers = 0xfc3090dc
&eth3_mac->mac_1g.stats.fragments = 0xfc3090e0
&eth3_mac->mac_1g.phy_regs_base = 0xfc309200
&eth3_mac->mac_10g.rev = 0xfc309400
&eth3_mac->mac_10g.scratch = 0xfc309404
&eth3_mac->mac_10g.cmd_cfg = 0xfc309408
&eth3_mac->mac_10g.mac_0 = 0xfc30940c
&eth3_mac->mac_10g.mac_1 = 0xfc309410
&eth3_mac->mac_10g.frm_len = 0xfc309414
&eth3_mac->mac_10g.rx_fifo_sections = 0xfc30941c
&eth3_mac->mac_10g.tx_fifo_sections = 0xfc309420
&eth3_mac->mac_10g.rx_fifo_almost_f_e = 0xfc309424
&eth3_mac->mac_10g.tx_fifo_almost_f_e = 0xfc309428
&eth3_mac->mac_10g.hashtable_load = 0xfc30942c
&eth3_mac->mac_10g.mdio_cfg_status = 0xfc309430
&eth3_mac->mac_10g.mdio_cmd = 0xfc309434
&eth3_mac->mac_10g.mdio_data = 0xfc309438
&eth3_mac->mac_10g.mdio_regaddr = 0xfc30943c
&eth3_mac->mac_10g.status = 0xfc309440
&eth3_mac->mac_10g.tx_ipg_len = 0xfc309444
&eth3_mac->mac_10g.cl01_pause_quanta = 0xfc309454
&eth3_mac->mac_10g.cl23_pause_quanta = 0xfc309458
&eth3_mac->mac_10g.cl45_pause_quanta = 0xfc30945c
&eth3_mac->mac_10g.cl67_pause_quanta = 0xfc309460
&eth3_mac->mac_10g.cl01_quanta_thresh = 0xfc309464
&eth3_mac->mac_10g.cl23_quanta_thresh = 0xfc309468
&eth3_mac->mac_10g.cl45_quanta_thresh = 0xfc30946c
&eth3_mac->mac_10g.cl67_quanta_thresh = 0xfc309470
&eth3_mac->mac_10g.rx_pause_status = 0xfc309474
&eth3_mac->mac_10g.ts_timestamp = 0xfc30947c
&eth3_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc309480
&eth3_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc309488
&eth3_mac->mac_10g.stats.v2.fcs_errors = 0xfc309490
&eth3_mac->mac_10g.stats.v2.alignment_errors = 0xfc309498
&eth3_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc3094a0
&eth3_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc3094a8
&eth3_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc3094b0
&eth3_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc3094b8
&eth3_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc3094c0
&eth3_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc3094c8
&eth3_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc3094d0
&eth3_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc3094d4
&eth3_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc3094d8
&eth3_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc3094dc
&eth3_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc3094e0
&eth3_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc3094e8
&eth3_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc3094f0
&eth3_mac->mac_10g.stats.v2.if_out_errors = 0xfc3094f8
&eth3_mac->mac_10g.stats.v3.rx.octets = 0xfc309500
&eth3_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc309508
&eth3_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc309508
&eth3_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc30950c
&eth3_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc309510
&eth3_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc309510
&eth3_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc309518
&eth3_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc309518
&eth3_mac->mac_10g.stats.v2.drop_events = 0xfc309520
&eth3_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc309520
&eth3_mac->mac_10g.stats.v2.octets = 0xfc309528
&eth3_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc309528
&eth3_mac->mac_10g.stats.v2.pkts = 0xfc309530
&eth3_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc309530
&eth3_mac->mac_10g.stats.v2.undersize_pkts = 0xfc309538
&eth3_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc309538
&eth3_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc309540
&eth3_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc309540
&eth3_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc309548
&eth3_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc309548
&eth3_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc309550
&eth3_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc309550
&eth3_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc309558
&eth3_mac->mac_10g.stats.v3.rx.drop_events = 0xfc309558
&eth3_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc309560
&eth3_mac->mac_10g.stats.v3.rx.pkts = 0xfc309560
&eth3_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc309568
&eth3_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc309568
&eth3_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc309570
&eth3_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc309570
&eth3_mac->mac_10g.stats.v2.oversize_pkts = 0xfc309578
&eth3_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc309578
&eth3_mac->mac_10g.stats.v2.jabbers = 0xfc309580
&eth3_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc309580
&eth3_mac->mac_10g.stats.v2.fragments = 0xfc309588
&eth3_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc309588
&eth3_mac->mac_10g.stats.v2.if_in_errors = 0xfc309590
&eth3_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc309590
&eth3_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc309598
&eth3_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc3095a0
&eth3_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc3095a8
&eth3_mac->mac_10g.stats.v3.rx.jabbers = 0xfc3095b0
&eth3_mac->mac_10g.stats.v3.rx.fragments = 0xfc3095b8
&eth3_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc3095c0
&eth3_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc3095c8
&eth3_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc3095d0
&eth3_mac->mac_10g.stats.v3.tx.octets = 0xfc309600
&eth3_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc309608
&eth3_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc30960c
&eth3_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc309610
&eth3_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc309618
&eth3_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc309620
&eth3_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc309628
&eth3_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc309630
&eth3_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc309638
&eth3_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc309640
&eth3_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc309648
&eth3_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc309650
&eth3_mac->mac_10g.stats.v3.tx.drop_events = 0xfc309658
&eth3_mac->mac_10g.stats.v3.tx.pkts = 0xfc309660
&eth3_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc309668
&eth3_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc309670
&eth3_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc309678
&eth3_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc309680
&eth3_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc309688
&eth3_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc309690
&eth3_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc309698
&eth3_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc3096a0
&eth3_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc3096b8
&eth3_mac->mac_10g.control = 0xfc309700
&eth3_mac->mac_10g.status_reg = 0xfc309704
&eth3_mac->mac_10g.phy_id[0] = 0xfc309708
&eth3_mac->mac_10g.phy_id[1] = 0xfc30970c
&eth3_mac->mac_10g.dev_ability = 0xfc309710
&eth3_mac->mac_10g.partner_ability = 0xfc309714
&eth3_mac->mac_10g.an_expansion = 0xfc309718
&eth3_mac->mac_10g.device_np = 0xfc30971c
&eth3_mac->mac_10g.partner_np = 0xfc309720
&eth3_mac->mac_10g.link_timer_lo = 0xfc309748
&eth3_mac->mac_10g.link_timer_hi = 0xfc30974c
&eth3_mac->mac_10g.if_mode = 0xfc309750
&eth3_mac->gen.version = 0xfc309900
&eth3_mac->gen.cfg = 0xfc30990c
&eth3_mac->gen.mac_1g_cfg = 0xfc309910
&eth3_mac->gen.mac_1g_stat = 0xfc309914
&eth3_mac->gen.rgmii_cfg = 0xfc309918
&eth3_mac->gen.rgmii_stat = 0xfc30991c
&eth3_mac->gen.mac_10g_cfg = 0xfc309920
&eth3_mac->gen.mac_10g_stat = 0xfc309924
&eth3_mac->gen.xaui_cfg = 0xfc309928
&eth3_mac->gen.xaui_stat = 0xfc30992c
&eth3_mac->gen.rxaui_cfg = 0xfc309930
&eth3_mac->gen.rxaui_stat = 0xfc309934
&eth3_mac->gen.sd_cfg = 0xfc309938
&eth3_mac->gen.mdio_ctrl_1 = 0xfc30993c
&eth3_mac->gen.mdio_1 = 0xfc309940
&eth3_mac->gen.mdio_ctrl_2 = 0xfc309944
&eth3_mac->gen.mdio_2 = 0xfc309948
&eth3_mac->gen.xgmii_dfifo_32_64 = 0xfc30994c
&eth3_mac->gen.mac_res_1_out = 0xfc309950
&eth3_mac->gen.xgmii_dfifo_64_32 = 0xfc309954
&eth3_mac->gen.mac_res_1_in = 0xfc309958
&eth3_mac->gen.sd_fifo_ctrl = 0xfc30995c
&eth3_mac->gen.sd_fifo_stat = 0xfc309960
&eth3_mac->gen.mux_sel = 0xfc309964
&eth3_mac->gen.clk_cfg = 0xfc309968
&eth3_mac->gen.los_sel = 0xfc309970
&eth3_mac->gen.rgmii_sel = 0xfc309974
&eth3_mac->gen.led_cfg = 0xfc309978
&eth3_mac->kr.pcs_addr = 0xfc309a00
&eth3_mac->kr.pcs_data = 0xfc309a04
&eth3_mac->kr.an_addr = 0xfc309a08
&eth3_mac->kr.an_data = 0xfc309a0c
&eth3_mac->kr.pma_addr = 0xfc309a10
&eth3_mac->kr.pma_data = 0xfc309a14
&eth3_mac->kr.mtip_addr = 0xfc309a18
&eth3_mac->kr.mtip_data = 0xfc309a1c
&eth3_mac->kr.pcs_cfg = 0xfc309a20
&eth3_mac->kr.pcs_stat = 0xfc309a24
&eth3_mac->sgmii.reg_addr = 0xfc309b00
&eth3_mac->sgmii.reg_data = 0xfc309b04
&eth3_mac->sgmii.clk_div = 0xfc309b08
&eth3_mac->sgmii.link_stat = 0xfc309b0c
&eth3_mac->stat.match_fault = 0xfc309c00
&eth3_mac->stat.eee_in = 0xfc309c04
&eth3_mac->stat.eee_out = 0xfc309c08
&eth3_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc309c0c
&eth3_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc309c10
&eth3_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc309c14
&eth3_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc309c18
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc309c1c
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc309c20
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc309c24
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc309c28
&eth3_mac->stat.v3_pcs_10g_ll_cerr = 0xfc309c2c
&eth3_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc309c30
&eth3_mac->stat_lane[0].char_err = 0xfc309d00
&eth3_mac->stat_lane[0].disp_err = 0xfc309d04
&eth3_mac->stat_lane[0].pat = 0xfc309d08
&eth3_mac->stat_lane[1].char_err = 0xfc309d40
&eth3_mac->stat_lane[1].disp_err = 0xfc309d44
&eth3_mac->stat_lane[1].pat = 0xfc309d48
&eth3_mac->stat_lane[2].char_err = 0xfc309d80
&eth3_mac->stat_lane[2].disp_err = 0xfc309d84
&eth3_mac->stat_lane[2].pat = 0xfc309d88
&eth3_mac->stat_lane[3].char_err = 0xfc309dc0
&eth3_mac->stat_lane[3].disp_err = 0xfc309dc4
&eth3_mac->stat_lane[3].pat = 0xfc309dc8
&eth3_mac->gen_v3.afifo_ctrl = 0xfc309e00
&eth3_mac->gen_v3.tx_afifo_cfg_1 = 0xfc309e04
&eth3_mac->gen_v3.tx_afifo_cfg_2 = 0xfc309e08
&eth3_mac->gen_v3.tx_afifo_cfg_3 = 0xfc309e0c
&eth3_mac->gen_v3.tx_afifo_cfg_4 = 0xfc309e10
&eth3_mac->gen_v3.tx_afifo_cfg_5 = 0xfc309e14
&eth3_mac->gen_v3.rx_afifo_cfg_1 = 0xfc309e18
&eth3_mac->gen_v3.rx_afifo_cfg_2 = 0xfc309e1c
&eth3_mac->gen_v3.rx_afifo_cfg_3 = 0xfc309e20
&eth3_mac->gen_v3.rx_afifo_cfg_4 = 0xfc309e24
&eth3_mac->gen_v3.rx_afifo_cfg_5 = 0xfc309e28
&eth3_mac->gen_v3.mac_sel = 0xfc309e2c
&eth3_mac->gen_v3.mac_10g_ll_cfg = 0xfc309e30
&eth3_mac->gen_v3.mac_10g_ll_ctrl = 0xfc309e34
&eth3_mac->gen_v3.pcs_10g_ll_cfg = 0xfc309e38
&eth3_mac->gen_v3.pcs_10g_ll_status = 0xfc309e3c
&eth3_mac->gen_v3.pcs_40g_ll_cfg = 0xfc309e40
&eth3_mac->gen_v3.pcs_40g_ll_status = 0xfc309e44
&eth3_mac->gen_v3.pcs_40g_ll_addr = 0xfc309e48
&eth3_mac->gen_v3.pcs_40g_ll_data = 0xfc309e4c
&eth3_mac->gen_v3.mac_40g_ll_cfg = 0xfc309e50
&eth3_mac->gen_v3.mac_40g_ll_status = 0xfc309e54
&eth3_mac->gen_v3.preamble_cfg_high = 0xfc309e58
&eth3_mac->gen_v3.preamble_cfg_low = 0xfc309e5c
&eth3_mac->gen_v3.mac_40g_ll_addr = 0xfc309e60
&eth3_mac->gen_v3.mac_40g_ll_data = 0xfc309e64
&eth3_mac->gen_v3.mac_40g_ll_ctrl = 0xfc309e68
&eth3_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc309e6c
&eth3_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc309e70
&eth3_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc309e74
&eth3_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc309e78
&eth3_mac->gen_v3.serdes_32_tx_shift = 0xfc309e7c
&eth3_mac->gen_v3.serdes_32_rx_shift = 0xfc309e80
&eth3_mac->gen_v3.serdes_32_tx_sel = 0xfc309e84
&eth3_mac->gen_v3.serdes_32_rx_sel = 0xfc309e88
&eth3_mac->gen_v3.an_lt_ctrl = 0xfc309e8c
&eth3_mac->gen_v3.an_lt_0_addr = 0xfc309e90
&eth3_mac->gen_v3.an_lt_0_data = 0xfc309e94
&eth3_mac->gen_v3.an_lt_1_addr = 0xfc309e98
&eth3_mac->gen_v3.an_lt_1_data = 0xfc309e9c
&eth3_mac->gen_v3.an_lt_2_addr = 0xfc309ea0
&eth3_mac->gen_v3.an_lt_2_data = 0xfc309ea4
&eth3_mac->gen_v3.an_lt_3_addr = 0xfc309ea8
&eth3_mac->gen_v3.an_lt_3_data = 0xfc309eac
&eth3_mac->gen_v3.ext_serdes_ctrl = 0xfc309eb0
&eth3_mac->gen_v3.spare = 0xfc309eb4
&eth3_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc320100
&eth3_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc320104
&eth3_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc320108
&eth3_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc32010c
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc320110
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc320114
&eth3_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc320118
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc32011c
&eth3_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc320120
&eth3_udma0->m2s.axi_m2s.ostand_cfg = 0xfc320124
&eth3_udma0->m2s.m2s.state = 0xfc320200
&eth3_udma0->m2s.m2s.change_state = 0xfc320204
&eth3_udma0->m2s.m2s.err_log_mask = 0xfc32020c
&eth3_udma0->m2s.m2s.log_0 = 0xfc320214
&eth3_udma0->m2s.m2s.log_1 = 0xfc320218
&eth3_udma0->m2s.m2s.log_2 = 0xfc32021c
&eth3_udma0->m2s.m2s.log_3 = 0xfc320220
&eth3_udma0->m2s.m2s.clear_err_log = 0xfc320224
&eth3_udma0->m2s.m2s.data_fifo_status = 0xfc320228
&eth3_udma0->m2s.m2s.header_fifo_status = 0xfc32022c
&eth3_udma0->m2s.m2s.unack_fifo_status = 0xfc320230
&eth3_udma0->m2s.m2s.indirect_ctrl = 0xfc320234
&eth3_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc320238
&eth3_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc32023c
&eth3_udma0->m2s.m2s.sel_rate_limit_status = 0xfc320240
&eth3_udma0->m2s.m2s.sel_dwrr_status = 0xfc320244
&eth3_udma0->m2s.m2s.clear_ctrl = 0xfc320248
&eth3_udma0->m2s.m2s.check_en = 0xfc32024c
&eth3_udma0->m2s.m2s.fifo_en = 0xfc320250
&eth3_udma0->m2s.m2s.cfg_len = 0xfc320254
&eth3_udma0->m2s.m2s.stream_cfg = 0xfc320258
&eth3_udma0->m2s.m2s.pref_queue_en = 0xfc32025c
&eth3_udma0->m2s.m2s.stream_cfg2 = 0xfc320260
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc320300
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc320304
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc320308
&eth3_udma0->m2s.m2s_rd.data_cfg = 0xfc320310
&eth3_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc320340
&eth3_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc320344
&eth3_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc320380
&eth3_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc320384
&eth3_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc320388
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc3203c0
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc3203c4
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc3203c8
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc3203cc
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc3203d0
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc3203d4
&eth3_udma0->m2s.m2s_comp.cfg_1c = 0xfc320400
&eth3_udma0->m2s.m2s_comp.cfg_coal = 0xfc320404
&eth3_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc320408
&eth3_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc32040c
&eth3_udma0->m2s.m2s_stat.cfg_st = 0xfc320500
&eth3_udma0->m2s.m2s_stat.tx_pkt = 0xfc320504
&eth3_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc320508
&eth3_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc32050c
&eth3_udma0->m2s.m2s_stat.prefed_desc = 0xfc320510
&eth3_udma0->m2s.m2s_stat.comp_pkt = 0xfc320514
&eth3_udma0->m2s.m2s_stat.comp_desc = 0xfc320518
&eth3_udma0->m2s.m2s_stat.ack_pkts = 0xfc32051c
&eth3_udma0->m2s.m2s_feature.reg_1 = 0xfc320600
&eth3_udma0->m2s.m2s_feature.dma_version = 0xfc320604
&eth3_udma0->m2s.m2s_feature.reg_3 = 0xfc320608
&eth3_udma0->m2s.m2s_feature.reg_4 = 0xfc32060c
&eth3_udma0->m2s.m2s_feature.reg_5 = 0xfc320610
&eth3_udma0->m2s.m2s_feature.reg_6 = 0xfc320614
&eth3_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc321000
&eth3_udma0->m2s.m2s_q[0].cfg = 0xfc321020
&eth3_udma0->m2s.m2s_q[0].status = 0xfc321024
&eth3_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc321028
&eth3_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc32102c
&eth3_udma0->m2s.m2s_q[0].tdrl = 0xfc321030
&eth3_udma0->m2s.m2s_q[0].tdrhp = 0xfc321034
&eth3_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc321038
&eth3_udma0->m2s.m2s_q[0].tdrtp = 0xfc32103c
&eth3_udma0->m2s.m2s_q[0].tdcp = 0xfc321040
&eth3_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc321044
&eth3_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc321048
&eth3_udma0->m2s.m2s_q[0].tcrhp = 0xfc32104c
&eth3_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc321050
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc321060
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc321064
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc321068
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc32106c
&eth3_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc321070
&eth3_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc321074
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc321080
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc321084
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc321088
&eth3_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc32108c
&eth3_udma0->m2s.m2s_q[0].comp_cfg = 0xfc3210a0
&eth3_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc3210b0
&eth3_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc3210c0
&eth3_udma0->m2s.m2s_q[0].read_data_snp = 0xfc3210d0
&eth3_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc322000
&eth3_udma0->m2s.m2s_q[1].cfg = 0xfc322020
&eth3_udma0->m2s.m2s_q[1].status = 0xfc322024
&eth3_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc322028
&eth3_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc32202c
&eth3_udma0->m2s.m2s_q[1].tdrl = 0xfc322030
&eth3_udma0->m2s.m2s_q[1].tdrhp = 0xfc322034
&eth3_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc322038
&eth3_udma0->m2s.m2s_q[1].tdrtp = 0xfc32203c
&eth3_udma0->m2s.m2s_q[1].tdcp = 0xfc322040
&eth3_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc322044
&eth3_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc322048
&eth3_udma0->m2s.m2s_q[1].tcrhp = 0xfc32204c
&eth3_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc322050
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc322060
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc322064
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc322068
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc32206c
&eth3_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc322070
&eth3_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc322074
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc322080
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc322084
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc322088
&eth3_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc32208c
&eth3_udma0->m2s.m2s_q[1].comp_cfg = 0xfc3220a0
&eth3_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc3220b0
&eth3_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc3220c0
&eth3_udma0->m2s.m2s_q[1].read_data_snp = 0xfc3220d0
&eth3_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc323000
&eth3_udma0->m2s.m2s_q[2].cfg = 0xfc323020
&eth3_udma0->m2s.m2s_q[2].status = 0xfc323024
&eth3_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc323028
&eth3_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc32302c
&eth3_udma0->m2s.m2s_q[2].tdrl = 0xfc323030
&eth3_udma0->m2s.m2s_q[2].tdrhp = 0xfc323034
&eth3_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc323038
&eth3_udma0->m2s.m2s_q[2].tdrtp = 0xfc32303c
&eth3_udma0->m2s.m2s_q[2].tdcp = 0xfc323040
&eth3_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc323044
&eth3_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc323048
&eth3_udma0->m2s.m2s_q[2].tcrhp = 0xfc32304c
&eth3_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc323050
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc323060
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc323064
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc323068
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc32306c
&eth3_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc323070
&eth3_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc323074
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc323080
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc323084
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc323088
&eth3_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc32308c
&eth3_udma0->m2s.m2s_q[2].comp_cfg = 0xfc3230a0
&eth3_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc3230b0
&eth3_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc3230c0
&eth3_udma0->m2s.m2s_q[2].read_data_snp = 0xfc3230d0
&eth3_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc324000
&eth3_udma0->m2s.m2s_q[3].cfg = 0xfc324020
&eth3_udma0->m2s.m2s_q[3].status = 0xfc324024
&eth3_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc324028
&eth3_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc32402c
&eth3_udma0->m2s.m2s_q[3].tdrl = 0xfc324030
&eth3_udma0->m2s.m2s_q[3].tdrhp = 0xfc324034
&eth3_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc324038
&eth3_udma0->m2s.m2s_q[3].tdrtp = 0xfc32403c
&eth3_udma0->m2s.m2s_q[3].tdcp = 0xfc324040
&eth3_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc324044
&eth3_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc324048
&eth3_udma0->m2s.m2s_q[3].tcrhp = 0xfc32404c
&eth3_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc324050
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc324060
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc324064
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc324068
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc32406c
&eth3_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc324070
&eth3_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc324074
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc324080
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc324084
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc324088
&eth3_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc32408c
&eth3_udma0->m2s.m2s_q[3].comp_cfg = 0xfc3240a0
&eth3_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc3240b0
&eth3_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc3240c0
&eth3_udma0->m2s.m2s_q[3].read_data_snp = 0xfc3240d0
&eth3_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc330100
&eth3_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc330104
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc330108
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc33010c
&eth3_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc330110
&eth3_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc330114
&eth3_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc330118
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc33011c
&eth3_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc330120
&eth3_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc330124
&eth3_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc330128
&eth3_udma0->s2m.s2m.state = 0xfc330200
&eth3_udma0->s2m.s2m.change_state = 0xfc330204
&eth3_udma0->s2m.s2m.err_log_mask = 0xfc33020c
&eth3_udma0->s2m.s2m.log_0 = 0xfc330214
&eth3_udma0->s2m.s2m.log_1 = 0xfc330218
&eth3_udma0->s2m.s2m.log_2 = 0xfc33021c
&eth3_udma0->s2m.s2m.log_3 = 0xfc330220
&eth3_udma0->s2m.s2m.clear_err_log = 0xfc330224
&eth3_udma0->s2m.s2m.s_data_fifo_status = 0xfc330228
&eth3_udma0->s2m.s2m.s_header_fifo_status = 0xfc33022c
&eth3_udma0->s2m.s2m.axi_data_fifo_status = 0xfc330230
&eth3_udma0->s2m.s2m.unack_fifo_status = 0xfc330234
&eth3_udma0->s2m.s2m.indirect_ctrl = 0xfc330238
&eth3_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc33023c
&eth3_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc330240
&eth3_udma0->s2m.s2m.clear_ctrl = 0xfc330244
&eth3_udma0->s2m.s2m.check_en = 0xfc330248
&eth3_udma0->s2m.s2m.fifo_en = 0xfc33024c
&eth3_udma0->s2m.s2m.stream_cfg = 0xfc330250
&eth3_udma0->s2m.s2m.pref_queue_en = 0xfc330254
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc330300
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc330304
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc330308
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc33030c
&eth3_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc330340
&eth3_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc330344
&eth3_udma0->s2m.s2m_comp.cfg_1c = 0xfc330380
&eth3_udma0->s2m.s2m_comp.cfg_2c = 0xfc330384
&eth3_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc33038c
&eth3_udma0->s2m.s2m_stat.drop_pkt = 0xfc330504
&eth3_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc330508
&eth3_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc33050c
&eth3_udma0->s2m.s2m_stat.prefed_desc = 0xfc330510
&eth3_udma0->s2m.s2m_stat.comp_pkt = 0xfc330514
&eth3_udma0->s2m.s2m_stat.comp_desc = 0xfc330518
&eth3_udma0->s2m.s2m_stat.ack_pkts = 0xfc33051c
&eth3_udma0->s2m.s2m_feature.reg_1 = 0xfc330600
&eth3_udma0->s2m.s2m_feature.reg_2 = 0xfc330604
&eth3_udma0->s2m.s2m_feature.reg_3 = 0xfc330608
&eth3_udma0->s2m.s2m_feature.reg_4 = 0xfc33060c
&eth3_udma0->s2m.s2m_feature.reg_5 = 0xfc330610
&eth3_udma0->s2m.s2m_feature.reg_6 = 0xfc330614
&eth3_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc331000
&eth3_udma0->s2m.s2m_q[0].cfg = 0xfc331020
&eth3_udma0->s2m.s2m_q[0].status = 0xfc331024
&eth3_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc331028
&eth3_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc33102c
&eth3_udma0->s2m.s2m_q[0].rdrl = 0xfc331030
&eth3_udma0->s2m.s2m_q[0].rdrhp = 0xfc331034
&eth3_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc331038
&eth3_udma0->s2m.s2m_q[0].rdrtp = 0xfc33103c
&eth3_udma0->s2m.s2m_q[0].rdcp = 0xfc331040
&eth3_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc331044
&eth3_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc331048
&eth3_udma0->s2m.s2m_q[0].rcrhp = 0xfc33104c
&eth3_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc331050
&eth3_udma0->s2m.s2m_q[0].comp_cfg = 0xfc331054
&eth3_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc331058
&eth3_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc33105c
&eth3_udma0->s2m.s2m_q[0].qos_cfg = 0xfc331060
&eth3_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc331064
&eth3_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc331068
&eth3_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc332000
&eth3_udma0->s2m.s2m_q[1].cfg = 0xfc332020
&eth3_udma0->s2m.s2m_q[1].status = 0xfc332024
&eth3_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc332028
&eth3_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc33202c
&eth3_udma0->s2m.s2m_q[1].rdrl = 0xfc332030
&eth3_udma0->s2m.s2m_q[1].rdrhp = 0xfc332034
&eth3_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc332038
&eth3_udma0->s2m.s2m_q[1].rdrtp = 0xfc33203c
&eth3_udma0->s2m.s2m_q[1].rdcp = 0xfc332040
&eth3_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc332044
&eth3_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc332048
&eth3_udma0->s2m.s2m_q[1].rcrhp = 0xfc33204c
&eth3_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc332050
&eth3_udma0->s2m.s2m_q[1].comp_cfg = 0xfc332054
&eth3_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc332058
&eth3_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc33205c
&eth3_udma0->s2m.s2m_q[1].qos_cfg = 0xfc332060
&eth3_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc332064
&eth3_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc332068
&eth3_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc333000
&eth3_udma0->s2m.s2m_q[2].cfg = 0xfc333020
&eth3_udma0->s2m.s2m_q[2].status = 0xfc333024
&eth3_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc333028
&eth3_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc33302c
&eth3_udma0->s2m.s2m_q[2].rdrl = 0xfc333030
&eth3_udma0->s2m.s2m_q[2].rdrhp = 0xfc333034
&eth3_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc333038
&eth3_udma0->s2m.s2m_q[2].rdrtp = 0xfc33303c
&eth3_udma0->s2m.s2m_q[2].rdcp = 0xfc333040
&eth3_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc333044
&eth3_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc333048
&eth3_udma0->s2m.s2m_q[2].rcrhp = 0xfc33304c
&eth3_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc333050
&eth3_udma0->s2m.s2m_q[2].comp_cfg = 0xfc333054
&eth3_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc333058
&eth3_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc33305c
&eth3_udma0->s2m.s2m_q[2].qos_cfg = 0xfc333060
&eth3_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc333064
&eth3_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc333068
&eth3_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc334000
&eth3_udma0->s2m.s2m_q[3].cfg = 0xfc334020
&eth3_udma0->s2m.s2m_q[3].status = 0xfc334024
&eth3_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc334028
&eth3_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc33402c
&eth3_udma0->s2m.s2m_q[3].rdrl = 0xfc334030
&eth3_udma0->s2m.s2m_q[3].rdrhp = 0xfc334034
&eth3_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc334038
&eth3_udma0->s2m.s2m_q[3].rdrtp = 0xfc33403c
&eth3_udma0->s2m.s2m_q[3].rdcp = 0xfc334040
&eth3_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc334044
&eth3_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc334048
&eth3_udma0->s2m.s2m_q[3].rcrhp = 0xfc33404c
&eth3_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc334050
&eth3_udma0->s2m.s2m_q[3].comp_cfg = 0xfc334054
&eth3_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc334058
&eth3_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc33405c
&eth3_udma0->s2m.s2m_q[3].qos_cfg = 0xfc334060
&eth3_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc334064
&eth3_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc334068
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc33e000
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc33e008
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc33e010
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc33e018
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc33e020
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc33e028
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc33e030
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc33e038
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc33e040
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc33e048
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc33e050
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc33e058
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc33e060
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc33e068
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc33e070
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc33e078
&eth3_udma0->gen.dma_misc.int_cfg = 0xfc33e080
&eth3_udma0->gen.dma_misc.revision = 0xfc33e084
&eth3_udma0->gen.dma_misc.general_cfg_1 = 0xfc33e088
&eth3_udma0->gen.dma_misc.general_cfg_2 = 0xfc33e08c
&eth3_udma0->gen.dma_misc.general_cfg_3 = 0xfc33e090
&eth3_udma0->gen.dma_misc.general_cfg_4 = 0xfc33e094
&eth3_udma0->gen.dma_misc.general_cfg_5 = 0xfc33e098
&eth3_udma0->gen.dma_misc.abort_ctl = 0xfc33e09c
&eth3_udma0->gen.dma_misc.bw_bug_fixes = 0xfc33e0a0
&eth3_udma0->gen.mailbox[0].interrupt = 0xfc33e180
&eth3_udma0->gen.mailbox[0].msg_out = 0xfc33e184
&eth3_udma0->gen.mailbox[0].msg_in = 0xfc33e188
&eth3_udma0->gen.mailbox[1].interrupt = 0xfc33e1c0
&eth3_udma0->gen.mailbox[1].msg_out = 0xfc33e1c4
&eth3_udma0->gen.mailbox[1].msg_in = 0xfc33e1c8
&eth3_udma0->gen.mailbox[2].interrupt = 0xfc33e200
&eth3_udma0->gen.mailbox[2].msg_out = 0xfc33e204
&eth3_udma0->gen.mailbox[2].msg_in = 0xfc33e208
&eth3_udma0->gen.mailbox[3].interrupt = 0xfc33e240
&eth3_udma0->gen.mailbox[3].msg_out = 0xfc33e244
&eth3_udma0->gen.mailbox[3].msg_in = 0xfc33e248
&eth3_udma0->gen.axi.cfg_1 = 0xfc33e280
&eth3_udma0->gen.axi.cfg_2 = 0xfc33e284
&eth3_udma0->gen.axi.endian_cfg = 0xfc33e288
&eth3_udma0->gen.sram_ctrl[0].timing = 0xfc33e380
&eth3_udma0->gen.sram_ctrl[1].timing = 0xfc33e384
&eth3_udma0->gen.sram_ctrl[2].timing = 0xfc33e388
&eth3_udma0->gen.sram_ctrl[3].timing = 0xfc33e38c
&eth3_udma0->gen.sram_ctrl[4].timing = 0xfc33e390
&eth3_udma0->gen.sram_ctrl[5].timing = 0xfc33e394
&eth3_udma0->gen.sram_ctrl[6].timing = 0xfc33e398
&eth3_udma0->gen.sram_ctrl[7].timing = 0xfc33e39c
&eth3_udma0->gen.sram_ctrl[8].timing = 0xfc33e3a0
&eth3_udma0->gen.sram_ctrl[9].timing = 0xfc33e3a4
&eth3_udma0->gen.sram_ctrl[10].timing = 0xfc33e3a8
&eth3_udma0->gen.sram_ctrl[11].timing = 0xfc33e3ac
&eth3_udma0->gen.sram_ctrl[12].timing = 0xfc33e3b0
&eth3_udma0->gen.sram_ctrl[13].timing = 0xfc33e3b4
&eth3_udma0->gen.sram_ctrl[14].timing = 0xfc33e3b8
&eth3_udma0->gen.sram_ctrl[15].timing = 0xfc33e3bc
&eth3_udma0->gen.sram_ctrl[16].timing = 0xfc33e3c0
&eth3_udma0->gen.sram_ctrl[17].timing = 0xfc33e3c4
&eth3_udma0->gen.sram_ctrl[18].timing = 0xfc33e3c8
&eth3_udma0->gen.sram_ctrl[19].timing = 0xfc33e3cc
&eth3_udma0->gen.sram_ctrl[20].timing = 0xfc33e3d0
&eth3_udma0->gen.sram_ctrl[21].timing = 0xfc33e3d4
&eth3_udma0->gen.sram_ctrl[22].timing = 0xfc33e3d8
&eth3_udma0->gen.sram_ctrl[23].timing = 0xfc33e3dc
&eth3_udma0->gen.sram_ctrl[24].timing = 0xfc33e3e0
&eth3_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc33e3ec
&eth3_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc33e3f0
&eth3_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc33e3f4
&eth3_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc33e3f8
&eth3_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc33e3fc
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc33e400
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc33e404
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc33e408
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc33e40c
&eth3_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc33ec00
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc33ec04
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc33ec08
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc33ec0c
&eth3_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc33ec40
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc33ec44
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc33ec48
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc33ec4c
&eth3_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc33ec80
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc33ec84
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc33ec88
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc33ec8c
&eth3_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc33ecc0
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc33ecc4
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc33ecc8
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc33eccc
&eth3_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc33ed00
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc33ed04
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc33ed08
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc33ed0c
&eth3_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc33ed40
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc33ed44
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc33ed48
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc33ed4c
&eth3_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc33ed80
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc33ed84
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc33ed88
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc33ed8c
&eth3_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc33edc0
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc33edc4
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc33edc8
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc33edcc
&eth3_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc33ee00
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc33ee04
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc33ee08
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc33ee0c
&eth3_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc33ee40
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc33ee44
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc33ee48
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc33ee4c
&eth3_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc33ee80
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc33ee84
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc33ee88
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc33ee8c
&eth3_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc33eec0
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc33eec4
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc33eec8
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc33eecc
&eth3_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc33ef00
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc33ef04
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc33ef08
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc33ef0c
&eth3_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc33ef40
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc33ef44
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc33ef48
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc33ef4c
&eth3_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc33ef80
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc33ef84
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc33ef88
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc33ef8c
&eth3_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc33efc0
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc33efc4
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc33efc8
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc33efcc
&ssm0_adapter->pci_e_gen.device_id_vendor_id = 0xfc400000
&ssm0_adapter->pci_e_gen.pci_command_and_status = 0xfc400004
&ssm0_adapter->pci_e_gen.revision_and_class = 0xfc400008
&ssm0_adapter->pci_e_gen.pci_register_c = 0xfc40000c
&ssm0_adapter->pci_e_gen.pf_bar_0 = 0xfc400010
&ssm0_adapter->pci_e_gen.pf_bar_0_high = 0xfc400014
&ssm0_adapter->pci_e_gen.pf_bar_2 = 0xfc400018
&ssm0_adapter->pci_e_gen.pf_bar_2_high = 0xfc40001c
&ssm0_adapter->pci_e_gen.pf_bar_4 = 0xfc400020
&ssm0_adapter->pci_e_gen.pf_bar_4_high = 0xfc400024
&ssm0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc400028
&ssm0_adapter->pci_e_gen.subsystem_id = 0xfc40002c
&ssm0_adapter->pci_e_gen.cap_pointer = 0xfc400034
&ssm0_adapter->pci_e_gen.interrupt_line_pin = 0xfc40003c
&ssm0_adapter->pci_e_cap.pci_e_cap = 0xfc400040
&ssm0_adapter->pci_e_cap.pci_e_device_cap = 0xfc400044
&ssm0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc400048
&ssm0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc400090
&ssm0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc400094
&ssm0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc400098
&ssm0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc400110
&ssm0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc400114
&ssm0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc400118
&ssm0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc40011c
&ssm0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc400120
&ssm0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc400130
&ssm0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc400134
&ssm0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc400138
&ssm0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc40013c
&ssm0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc400140
&ssm0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc400150
&ssm0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc400154
&ssm0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc400158
&ssm0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc40015c
&ssm0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc400160
&ssm0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc400170
&ssm0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc400174
&ssm0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc400178
&ssm0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc40017c
&ssm0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc400180
&ssm0_adapter->gen_ctrl_reg_0.data = 0xfc4001e0
&ssm0_adapter->gen_ctrl_reg_1.data = 0xfc4001e4
&ssm0_adapter->gen_ctrl_reg_2.data = 0xfc4001e8
&ssm0_adapter->gen_ctrl_reg_3.data = 0xfc4001ec
&ssm0_adapter->generic_status_registers.generic_status = 0xfc4001f0
&ssm0_adapter->metal_fix_registers.metal_fix = 0xfc400200
&ssm0_adapter->gen_ctrl_reg_4.data = 0xfc400204
&ssm0_adapter->gen_ctrl_reg_5.data = 0xfc400208
&ssm0_adapter->gen_ctrl_reg_6.data = 0xfc40020c
&ssm0_adapter->gen_ctrl_reg_7.data = 0xfc400210
&ssm0_adapter->gen_ctrl_reg_8.data = 0xfc400214
&ssm0_adapter->gen_ctrl_reg_9.data = 0xfc400218
&ssm0_adapter->gen_ctrl_reg_10.data = 0xfc40021c
&ssm0_adapter->gen_ctrl_reg_11.data = 0xfc400220
&ssm0_adapter->gen_ctrl_reg_12.data = 0xfc400224
&ssm0_adapter->gen_ctrl_reg_13.data = 0xfc400228
&ssm0_adapter->gen_ctrl_reg_14.data = 0xfc40022c
&ssm0_adapter->gen_ctrl_reg_15.data = 0xfc400230
&ssm0_adapter->gen_ctrl_reg_16.data = 0xfc400234
&ssm0_adapter->gen_ctrl_reg_17.data = 0xfc400238
&ssm0_adapter->gen_ctrl_reg_18.data = 0xfc40023c
&ssm0_adapter->gen_ctrl_reg_19.data = 0xfc400240
&ssm0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc400300
&ssm0_adapter->sriov_cap.sriov_caps = 0xfc400304
&ssm0_adapter->sriov_cap.sriov_status_and_control = 0xfc400308
&ssm0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc40030c
&ssm0_adapter->sriov_cap.sriov_register_10 = 0xfc400310
&ssm0_adapter->sriov_cap.sriov_register_14 = 0xfc400314
&ssm0_adapter->sriov_cap.sriov_vf_device_id = 0xfc400318
&ssm0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc40031c
&ssm0_adapter->sriov_cap.sriov_system_page_size = 0xfc400320
&ssm0_adapter->sriov_cap.vf_bar_0 = 0xfc400324
&ssm0_adapter->sriov_cap.vf_bar_0_high = 0xfc400328
&ssm0_adapter->sriov_cap.vf_bar_2 = 0xfc40032c
&ssm0_adapter->sriov_cap.vf_bar_2_high = 0xfc400330
&ssm0_adapter->sriov_cap.vf_bar_4 = 0xfc400334
&ssm0_adapter->sriov_cap.vf_bar_4_high = 0xfc400338
&ssm0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc401000
&ssm0_adapter->vf_regs[0].command_and_status_vf = 0xfc401004
&ssm0_adapter->vf_regs[0].revision_and_class_vf = 0xfc401008
&ssm0_adapter->vf_regs[0].pci_register_c_vf = 0xfc40100c
&ssm0_adapter->vf_regs[0].cap_pointer_vf = 0xfc401034
&ssm0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc401040
&ssm0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc401044
&ssm0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc401048
&ssm0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc401090
&ssm0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc401094
&ssm0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc401098
&ssm0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc402000
&ssm0_adapter->vf_regs[1].command_and_status_vf = 0xfc402004
&ssm0_adapter->vf_regs[1].revision_and_class_vf = 0xfc402008
&ssm0_adapter->vf_regs[1].pci_register_c_vf = 0xfc40200c
&ssm0_adapter->vf_regs[1].cap_pointer_vf = 0xfc402034
&ssm0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc402040
&ssm0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc402044
&ssm0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc402048
&ssm0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc402090
&ssm0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc402094
&ssm0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc402098
&ssm0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc403000
&ssm0_adapter->vf_regs[2].command_and_status_vf = 0xfc403004
&ssm0_adapter->vf_regs[2].revision_and_class_vf = 0xfc403008
&ssm0_adapter->vf_regs[2].pci_register_c_vf = 0xfc40300c
&ssm0_adapter->vf_regs[2].cap_pointer_vf = 0xfc403034
&ssm0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc403040
&ssm0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc403044
&ssm0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc403048
&ssm0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc403090
&ssm0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc403094
&ssm0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc403098
&ssm0_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc420100
&ssm0_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc420104
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc420108
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc42010c
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc420110
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc420114
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc420118
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc42011c
&ssm0_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc420120
&ssm0_udma0->m2s.axi_m2s.ostand_cfg = 0xfc420124
&ssm0_udma0->m2s.m2s.state = 0xfc420200
&ssm0_udma0->m2s.m2s.change_state = 0xfc420204
&ssm0_udma0->m2s.m2s.err_log_mask = 0xfc42020c
&ssm0_udma0->m2s.m2s.log_0 = 0xfc420214
&ssm0_udma0->m2s.m2s.log_1 = 0xfc420218
&ssm0_udma0->m2s.m2s.log_2 = 0xfc42021c
&ssm0_udma0->m2s.m2s.log_3 = 0xfc420220
&ssm0_udma0->m2s.m2s.clear_err_log = 0xfc420224
&ssm0_udma0->m2s.m2s.data_fifo_status = 0xfc420228
&ssm0_udma0->m2s.m2s.header_fifo_status = 0xfc42022c
&ssm0_udma0->m2s.m2s.unack_fifo_status = 0xfc420230
&ssm0_udma0->m2s.m2s.indirect_ctrl = 0xfc420234
&ssm0_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc420238
&ssm0_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc42023c
&ssm0_udma0->m2s.m2s.sel_rate_limit_status = 0xfc420240
&ssm0_udma0->m2s.m2s.sel_dwrr_status = 0xfc420244
&ssm0_udma0->m2s.m2s.clear_ctrl = 0xfc420248
&ssm0_udma0->m2s.m2s.check_en = 0xfc42024c
&ssm0_udma0->m2s.m2s.fifo_en = 0xfc420250
&ssm0_udma0->m2s.m2s.cfg_len = 0xfc420254
&ssm0_udma0->m2s.m2s.stream_cfg = 0xfc420258
&ssm0_udma0->m2s.m2s.pref_queue_en = 0xfc42025c
&ssm0_udma0->m2s.m2s.stream_cfg2 = 0xfc420260
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc420300
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc420304
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc420308
&ssm0_udma0->m2s.m2s_rd.data_cfg = 0xfc420310
&ssm0_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc420340
&ssm0_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc420344
&ssm0_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc420380
&ssm0_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc420384
&ssm0_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc420388
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc4203c0
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc4203c4
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc4203c8
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc4203cc
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc4203d0
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc4203d4
&ssm0_udma0->m2s.m2s_comp.cfg_1c = 0xfc420400
&ssm0_udma0->m2s.m2s_comp.cfg_coal = 0xfc420404
&ssm0_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc420408
&ssm0_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc42040c
&ssm0_udma0->m2s.m2s_stat.cfg_st = 0xfc420500
&ssm0_udma0->m2s.m2s_stat.tx_pkt = 0xfc420504
&ssm0_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc420508
&ssm0_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc42050c
&ssm0_udma0->m2s.m2s_stat.prefed_desc = 0xfc420510
&ssm0_udma0->m2s.m2s_stat.comp_pkt = 0xfc420514
&ssm0_udma0->m2s.m2s_stat.comp_desc = 0xfc420518
&ssm0_udma0->m2s.m2s_stat.ack_pkts = 0xfc42051c
&ssm0_udma0->m2s.m2s_feature.reg_1 = 0xfc420600
&ssm0_udma0->m2s.m2s_feature.dma_version = 0xfc420604
&ssm0_udma0->m2s.m2s_feature.reg_3 = 0xfc420608
&ssm0_udma0->m2s.m2s_feature.reg_4 = 0xfc42060c
&ssm0_udma0->m2s.m2s_feature.reg_5 = 0xfc420610
&ssm0_udma0->m2s.m2s_feature.reg_6 = 0xfc420614
&ssm0_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc421000
&ssm0_udma0->m2s.m2s_q[0].cfg = 0xfc421020
&ssm0_udma0->m2s.m2s_q[0].status = 0xfc421024
&ssm0_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc421028
&ssm0_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc42102c
&ssm0_udma0->m2s.m2s_q[0].tdrl = 0xfc421030
&ssm0_udma0->m2s.m2s_q[0].tdrhp = 0xfc421034
&ssm0_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc421038
&ssm0_udma0->m2s.m2s_q[0].tdrtp = 0xfc42103c
&ssm0_udma0->m2s.m2s_q[0].tdcp = 0xfc421040
&ssm0_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc421044
&ssm0_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc421048
&ssm0_udma0->m2s.m2s_q[0].tcrhp = 0xfc42104c
&ssm0_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc421050
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc421060
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc421064
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc421068
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc42106c
&ssm0_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc421070
&ssm0_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc421074
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc421080
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc421084
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc421088
&ssm0_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc42108c
&ssm0_udma0->m2s.m2s_q[0].comp_cfg = 0xfc4210a0
&ssm0_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc4210b0
&ssm0_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc4210c0
&ssm0_udma0->m2s.m2s_q[0].read_data_snp = 0xfc4210d0
&ssm0_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc422000
&ssm0_udma0->m2s.m2s_q[1].cfg = 0xfc422020
&ssm0_udma0->m2s.m2s_q[1].status = 0xfc422024
&ssm0_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc422028
&ssm0_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc42202c
&ssm0_udma0->m2s.m2s_q[1].tdrl = 0xfc422030
&ssm0_udma0->m2s.m2s_q[1].tdrhp = 0xfc422034
&ssm0_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc422038
&ssm0_udma0->m2s.m2s_q[1].tdrtp = 0xfc42203c
&ssm0_udma0->m2s.m2s_q[1].tdcp = 0xfc422040
&ssm0_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc422044
&ssm0_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc422048
&ssm0_udma0->m2s.m2s_q[1].tcrhp = 0xfc42204c
&ssm0_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc422050
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc422060
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc422064
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc422068
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc42206c
&ssm0_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc422070
&ssm0_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc422074
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc422080
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc422084
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc422088
&ssm0_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc42208c
&ssm0_udma0->m2s.m2s_q[1].comp_cfg = 0xfc4220a0
&ssm0_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc4220b0
&ssm0_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc4220c0
&ssm0_udma0->m2s.m2s_q[1].read_data_snp = 0xfc4220d0
&ssm0_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc423000
&ssm0_udma0->m2s.m2s_q[2].cfg = 0xfc423020
&ssm0_udma0->m2s.m2s_q[2].status = 0xfc423024
&ssm0_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc423028
&ssm0_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc42302c
&ssm0_udma0->m2s.m2s_q[2].tdrl = 0xfc423030
&ssm0_udma0->m2s.m2s_q[2].tdrhp = 0xfc423034
&ssm0_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc423038
&ssm0_udma0->m2s.m2s_q[2].tdrtp = 0xfc42303c
&ssm0_udma0->m2s.m2s_q[2].tdcp = 0xfc423040
&ssm0_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc423044
&ssm0_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc423048
&ssm0_udma0->m2s.m2s_q[2].tcrhp = 0xfc42304c
&ssm0_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc423050
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc423060
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc423064
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc423068
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc42306c
&ssm0_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc423070
&ssm0_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc423074
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc423080
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc423084
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc423088
&ssm0_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc42308c
&ssm0_udma0->m2s.m2s_q[2].comp_cfg = 0xfc4230a0
&ssm0_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc4230b0
&ssm0_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc4230c0
&ssm0_udma0->m2s.m2s_q[2].read_data_snp = 0xfc4230d0
&ssm0_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc424000
&ssm0_udma0->m2s.m2s_q[3].cfg = 0xfc424020
&ssm0_udma0->m2s.m2s_q[3].status = 0xfc424024
&ssm0_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc424028
&ssm0_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc42402c
&ssm0_udma0->m2s.m2s_q[3].tdrl = 0xfc424030
&ssm0_udma0->m2s.m2s_q[3].tdrhp = 0xfc424034
&ssm0_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc424038
&ssm0_udma0->m2s.m2s_q[3].tdrtp = 0xfc42403c
&ssm0_udma0->m2s.m2s_q[3].tdcp = 0xfc424040
&ssm0_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc424044
&ssm0_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc424048
&ssm0_udma0->m2s.m2s_q[3].tcrhp = 0xfc42404c
&ssm0_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc424050
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc424060
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc424064
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc424068
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc42406c
&ssm0_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc424070
&ssm0_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc424074
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc424080
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc424084
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc424088
&ssm0_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc42408c
&ssm0_udma0->m2s.m2s_q[3].comp_cfg = 0xfc4240a0
&ssm0_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc4240b0
&ssm0_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc4240c0
&ssm0_udma0->m2s.m2s_q[3].read_data_snp = 0xfc4240d0
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc430100
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc430104
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc430108
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc43010c
&ssm0_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc430110
&ssm0_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc430114
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc430118
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc43011c
&ssm0_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc430120
&ssm0_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc430124
&ssm0_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc430128
&ssm0_udma0->s2m.s2m.state = 0xfc430200
&ssm0_udma0->s2m.s2m.change_state = 0xfc430204
&ssm0_udma0->s2m.s2m.err_log_mask = 0xfc43020c
&ssm0_udma0->s2m.s2m.log_0 = 0xfc430214
&ssm0_udma0->s2m.s2m.log_1 = 0xfc430218
&ssm0_udma0->s2m.s2m.log_2 = 0xfc43021c
&ssm0_udma0->s2m.s2m.log_3 = 0xfc430220
&ssm0_udma0->s2m.s2m.clear_err_log = 0xfc430224
&ssm0_udma0->s2m.s2m.s_data_fifo_status = 0xfc430228
&ssm0_udma0->s2m.s2m.s_header_fifo_status = 0xfc43022c
&ssm0_udma0->s2m.s2m.axi_data_fifo_status = 0xfc430230
&ssm0_udma0->s2m.s2m.unack_fifo_status = 0xfc430234
&ssm0_udma0->s2m.s2m.indirect_ctrl = 0xfc430238
&ssm0_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc43023c
&ssm0_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc430240
&ssm0_udma0->s2m.s2m.clear_ctrl = 0xfc430244
&ssm0_udma0->s2m.s2m.check_en = 0xfc430248
&ssm0_udma0->s2m.s2m.fifo_en = 0xfc43024c
&ssm0_udma0->s2m.s2m.stream_cfg = 0xfc430250
&ssm0_udma0->s2m.s2m.pref_queue_en = 0xfc430254
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc430300
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc430304
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc430308
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc43030c
&ssm0_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc430340
&ssm0_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc430344
&ssm0_udma0->s2m.s2m_comp.cfg_1c = 0xfc430380
&ssm0_udma0->s2m.s2m_comp.cfg_2c = 0xfc430384
&ssm0_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc43038c
&ssm0_udma0->s2m.s2m_stat.drop_pkt = 0xfc430504
&ssm0_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc430508
&ssm0_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc43050c
&ssm0_udma0->s2m.s2m_stat.prefed_desc = 0xfc430510
&ssm0_udma0->s2m.s2m_stat.comp_pkt = 0xfc430514
&ssm0_udma0->s2m.s2m_stat.comp_desc = 0xfc430518
&ssm0_udma0->s2m.s2m_stat.ack_pkts = 0xfc43051c
&ssm0_udma0->s2m.s2m_feature.reg_1 = 0xfc430600
&ssm0_udma0->s2m.s2m_feature.reg_2 = 0xfc430604
&ssm0_udma0->s2m.s2m_feature.reg_3 = 0xfc430608
&ssm0_udma0->s2m.s2m_feature.reg_4 = 0xfc43060c
&ssm0_udma0->s2m.s2m_feature.reg_5 = 0xfc430610
&ssm0_udma0->s2m.s2m_feature.reg_6 = 0xfc430614
&ssm0_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc431000
&ssm0_udma0->s2m.s2m_q[0].cfg = 0xfc431020
&ssm0_udma0->s2m.s2m_q[0].status = 0xfc431024
&ssm0_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc431028
&ssm0_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc43102c
&ssm0_udma0->s2m.s2m_q[0].rdrl = 0xfc431030
&ssm0_udma0->s2m.s2m_q[0].rdrhp = 0xfc431034
&ssm0_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc431038
&ssm0_udma0->s2m.s2m_q[0].rdrtp = 0xfc43103c
&ssm0_udma0->s2m.s2m_q[0].rdcp = 0xfc431040
&ssm0_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc431044
&ssm0_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc431048
&ssm0_udma0->s2m.s2m_q[0].rcrhp = 0xfc43104c
&ssm0_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc431050
&ssm0_udma0->s2m.s2m_q[0].comp_cfg = 0xfc431054
&ssm0_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc431058
&ssm0_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc43105c
&ssm0_udma0->s2m.s2m_q[0].qos_cfg = 0xfc431060
&ssm0_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc431064
&ssm0_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc431068
&ssm0_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc432000
&ssm0_udma0->s2m.s2m_q[1].cfg = 0xfc432020
&ssm0_udma0->s2m.s2m_q[1].status = 0xfc432024
&ssm0_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc432028
&ssm0_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc43202c
&ssm0_udma0->s2m.s2m_q[1].rdrl = 0xfc432030
&ssm0_udma0->s2m.s2m_q[1].rdrhp = 0xfc432034
&ssm0_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc432038
&ssm0_udma0->s2m.s2m_q[1].rdrtp = 0xfc43203c
&ssm0_udma0->s2m.s2m_q[1].rdcp = 0xfc432040
&ssm0_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc432044
&ssm0_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc432048
&ssm0_udma0->s2m.s2m_q[1].rcrhp = 0xfc43204c
&ssm0_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc432050
&ssm0_udma0->s2m.s2m_q[1].comp_cfg = 0xfc432054
&ssm0_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc432058
&ssm0_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc43205c
&ssm0_udma0->s2m.s2m_q[1].qos_cfg = 0xfc432060
&ssm0_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc432064
&ssm0_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc432068
&ssm0_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc433000
&ssm0_udma0->s2m.s2m_q[2].cfg = 0xfc433020
&ssm0_udma0->s2m.s2m_q[2].status = 0xfc433024
&ssm0_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc433028
&ssm0_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc43302c
&ssm0_udma0->s2m.s2m_q[2].rdrl = 0xfc433030
&ssm0_udma0->s2m.s2m_q[2].rdrhp = 0xfc433034
&ssm0_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc433038
&ssm0_udma0->s2m.s2m_q[2].rdrtp = 0xfc43303c
&ssm0_udma0->s2m.s2m_q[2].rdcp = 0xfc433040
&ssm0_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc433044
&ssm0_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc433048
&ssm0_udma0->s2m.s2m_q[2].rcrhp = 0xfc43304c
&ssm0_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc433050
&ssm0_udma0->s2m.s2m_q[2].comp_cfg = 0xfc433054
&ssm0_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc433058
&ssm0_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc43305c
&ssm0_udma0->s2m.s2m_q[2].qos_cfg = 0xfc433060
&ssm0_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc433064
&ssm0_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc433068
&ssm0_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc434000
&ssm0_udma0->s2m.s2m_q[3].cfg = 0xfc434020
&ssm0_udma0->s2m.s2m_q[3].status = 0xfc434024
&ssm0_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc434028
&ssm0_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc43402c
&ssm0_udma0->s2m.s2m_q[3].rdrl = 0xfc434030
&ssm0_udma0->s2m.s2m_q[3].rdrhp = 0xfc434034
&ssm0_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc434038
&ssm0_udma0->s2m.s2m_q[3].rdrtp = 0xfc43403c
&ssm0_udma0->s2m.s2m_q[3].rdcp = 0xfc434040
&ssm0_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc434044
&ssm0_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc434048
&ssm0_udma0->s2m.s2m_q[3].rcrhp = 0xfc43404c
&ssm0_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc434050
&ssm0_udma0->s2m.s2m_q[3].comp_cfg = 0xfc434054
&ssm0_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc434058
&ssm0_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc43405c
&ssm0_udma0->s2m.s2m_q[3].qos_cfg = 0xfc434060
&ssm0_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc434064
&ssm0_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc434068
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc43e000
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc43e008
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc43e010
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc43e018
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc43e020
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc43e028
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc43e030
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc43e038
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc43e040
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc43e048
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc43e050
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc43e058
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc43e060
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc43e068
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc43e070
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc43e078
&ssm0_udma0->gen.dma_misc.int_cfg = 0xfc43e080
&ssm0_udma0->gen.dma_misc.revision = 0xfc43e084
&ssm0_udma0->gen.dma_misc.general_cfg_1 = 0xfc43e088
&ssm0_udma0->gen.dma_misc.general_cfg_2 = 0xfc43e08c
&ssm0_udma0->gen.dma_misc.general_cfg_3 = 0xfc43e090
&ssm0_udma0->gen.dma_misc.general_cfg_4 = 0xfc43e094
&ssm0_udma0->gen.dma_misc.general_cfg_5 = 0xfc43e098
&ssm0_udma0->gen.dma_misc.abort_ctl = 0xfc43e09c
&ssm0_udma0->gen.dma_misc.bw_bug_fixes = 0xfc43e0a0
&ssm0_udma0->gen.mailbox[0].interrupt = 0xfc43e180
&ssm0_udma0->gen.mailbox[0].msg_out = 0xfc43e184
&ssm0_udma0->gen.mailbox[0].msg_in = 0xfc43e188
&ssm0_udma0->gen.mailbox[1].interrupt = 0xfc43e1c0
&ssm0_udma0->gen.mailbox[1].msg_out = 0xfc43e1c4
&ssm0_udma0->gen.mailbox[1].msg_in = 0xfc43e1c8
&ssm0_udma0->gen.mailbox[2].interrupt = 0xfc43e200
&ssm0_udma0->gen.mailbox[2].msg_out = 0xfc43e204
&ssm0_udma0->gen.mailbox[2].msg_in = 0xfc43e208
&ssm0_udma0->gen.mailbox[3].interrupt = 0xfc43e240
&ssm0_udma0->gen.mailbox[3].msg_out = 0xfc43e244
&ssm0_udma0->gen.mailbox[3].msg_in = 0xfc43e248
&ssm0_udma0->gen.axi.cfg_1 = 0xfc43e280
&ssm0_udma0->gen.axi.cfg_2 = 0xfc43e284
&ssm0_udma0->gen.axi.endian_cfg = 0xfc43e288
&ssm0_udma0->gen.sram_ctrl[0].timing = 0xfc43e380
&ssm0_udma0->gen.sram_ctrl[1].timing = 0xfc43e384
&ssm0_udma0->gen.sram_ctrl[2].timing = 0xfc43e388
&ssm0_udma0->gen.sram_ctrl[3].timing = 0xfc43e38c
&ssm0_udma0->gen.sram_ctrl[4].timing = 0xfc43e390
&ssm0_udma0->gen.sram_ctrl[5].timing = 0xfc43e394
&ssm0_udma0->gen.sram_ctrl[6].timing = 0xfc43e398
&ssm0_udma0->gen.sram_ctrl[7].timing = 0xfc43e39c
&ssm0_udma0->gen.sram_ctrl[8].timing = 0xfc43e3a0
&ssm0_udma0->gen.sram_ctrl[9].timing = 0xfc43e3a4
&ssm0_udma0->gen.sram_ctrl[10].timing = 0xfc43e3a8
&ssm0_udma0->gen.sram_ctrl[11].timing = 0xfc43e3ac
&ssm0_udma0->gen.sram_ctrl[12].timing = 0xfc43e3b0
&ssm0_udma0->gen.sram_ctrl[13].timing = 0xfc43e3b4
&ssm0_udma0->gen.sram_ctrl[14].timing = 0xfc43e3b8
&ssm0_udma0->gen.sram_ctrl[15].timing = 0xfc43e3bc
&ssm0_udma0->gen.sram_ctrl[16].timing = 0xfc43e3c0
&ssm0_udma0->gen.sram_ctrl[17].timing = 0xfc43e3c4
&ssm0_udma0->gen.sram_ctrl[18].timing = 0xfc43e3c8
&ssm0_udma0->gen.sram_ctrl[19].timing = 0xfc43e3cc
&ssm0_udma0->gen.sram_ctrl[20].timing = 0xfc43e3d0
&ssm0_udma0->gen.sram_ctrl[21].timing = 0xfc43e3d4
&ssm0_udma0->gen.sram_ctrl[22].timing = 0xfc43e3d8
&ssm0_udma0->gen.sram_ctrl[23].timing = 0xfc43e3dc
&ssm0_udma0->gen.sram_ctrl[24].timing = 0xfc43e3e0
&ssm0_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc43e3ec
&ssm0_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc43e3f0
&ssm0_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc43e3f4
&ssm0_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc43e3f8
&ssm0_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc43e3fc
&ssm0_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc43e400
&ssm0_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc43e404
&ssm0_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc43e408
&ssm0_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc43e40c
&ssm0_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc43ec00
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc43ec04
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc43ec08
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc43ec0c
&ssm0_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc43ec40
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc43ec44
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc43ec48
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc43ec4c
&ssm0_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc43ec80
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc43ec84
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc43ec88
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc43ec8c
&ssm0_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc43ecc0
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc43ecc4
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc43ecc8
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc43eccc
&ssm0_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc43ed00
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc43ed04
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc43ed08
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc43ed0c
&ssm0_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc43ed40
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc43ed44
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc43ed48
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc43ed4c
&ssm0_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc43ed80
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc43ed84
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc43ed88
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc43ed8c
&ssm0_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc43edc0
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc43edc4
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc43edc8
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc43edcc
&ssm0_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc43ee00
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc43ee04
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc43ee08
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc43ee0c
&ssm0_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc43ee40
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc43ee44
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc43ee48
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc43ee4c
&ssm0_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc43ee80
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc43ee84
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc43ee88
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc43ee8c
&ssm0_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc43eec0
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc43eec4
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc43eec8
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc43eecc
&ssm0_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc43ef00
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc43ef04
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc43ef08
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc43ef0c
&ssm0_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc43ef40
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc43ef44
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc43ef48
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc43ef4c
&ssm0_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc43ef80
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc43ef84
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc43ef88
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc43ef8c
&ssm0_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc43efc0
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc43efc4
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc43efc8
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc43efcc
&ssm1_adapter->pci_e_gen.device_id_vendor_id = 0xfc500000
&ssm1_adapter->pci_e_gen.pci_command_and_status = 0xfc500004
&ssm1_adapter->pci_e_gen.revision_and_class = 0xfc500008
&ssm1_adapter->pci_e_gen.pci_register_c = 0xfc50000c
&ssm1_adapter->pci_e_gen.pf_bar_0 = 0xfc500010
&ssm1_adapter->pci_e_gen.pf_bar_0_high = 0xfc500014
&ssm1_adapter->pci_e_gen.pf_bar_2 = 0xfc500018
&ssm1_adapter->pci_e_gen.pf_bar_2_high = 0xfc50001c
&ssm1_adapter->pci_e_gen.pf_bar_4 = 0xfc500020
&ssm1_adapter->pci_e_gen.pf_bar_4_high = 0xfc500024
&ssm1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc500028
&ssm1_adapter->pci_e_gen.subsystem_id = 0xfc50002c
&ssm1_adapter->pci_e_gen.cap_pointer = 0xfc500034
&ssm1_adapter->pci_e_gen.interrupt_line_pin = 0xfc50003c
&ssm1_adapter->pci_e_cap.pci_e_cap = 0xfc500040
&ssm1_adapter->pci_e_cap.pci_e_device_cap = 0xfc500044
&ssm1_adapter->pci_e_cap.pci_e_control_and_status = 0xfc500048
&ssm1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc500090
&ssm1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc500094
&ssm1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc500098
&ssm1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc500110
&ssm1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc500114
&ssm1_adapter->sub_master_cfg_ctrl[0].remap = 0xfc500118
&ssm1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc50011c
&ssm1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc500120
&ssm1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc500130
&ssm1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc500134
&ssm1_adapter->sub_master_cfg_ctrl[1].remap = 0xfc500138
&ssm1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc50013c
&ssm1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc500140
&ssm1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc500150
&ssm1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc500154
&ssm1_adapter->sub_master_cfg_ctrl[2].remap = 0xfc500158
&ssm1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc50015c
&ssm1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc500160
&ssm1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc500170
&ssm1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc500174
&ssm1_adapter->sub_master_cfg_ctrl[3].remap = 0xfc500178
&ssm1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc50017c
&ssm1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc500180
&ssm1_adapter->gen_ctrl_reg_0.data = 0xfc5001e0
&ssm1_adapter->gen_ctrl_reg_1.data = 0xfc5001e4
&ssm1_adapter->gen_ctrl_reg_2.data = 0xfc5001e8
&ssm1_adapter->gen_ctrl_reg_3.data = 0xfc5001ec
&ssm1_adapter->generic_status_registers.generic_status = 0xfc5001f0
&ssm1_adapter->metal_fix_registers.metal_fix = 0xfc500200
&ssm1_adapter->gen_ctrl_reg_4.data = 0xfc500204
&ssm1_adapter->gen_ctrl_reg_5.data = 0xfc500208
&ssm1_adapter->gen_ctrl_reg_6.data = 0xfc50020c
&ssm1_adapter->gen_ctrl_reg_7.data = 0xfc500210
&ssm1_adapter->gen_ctrl_reg_8.data = 0xfc500214
&ssm1_adapter->gen_ctrl_reg_9.data = 0xfc500218
&ssm1_adapter->gen_ctrl_reg_10.data = 0xfc50021c
&ssm1_adapter->gen_ctrl_reg_11.data = 0xfc500220
&ssm1_adapter->gen_ctrl_reg_12.data = 0xfc500224
&ssm1_adapter->gen_ctrl_reg_13.data = 0xfc500228
&ssm1_adapter->gen_ctrl_reg_14.data = 0xfc50022c
&ssm1_adapter->gen_ctrl_reg_15.data = 0xfc500230
&ssm1_adapter->gen_ctrl_reg_16.data = 0xfc500234
&ssm1_adapter->gen_ctrl_reg_17.data = 0xfc500238
&ssm1_adapter->gen_ctrl_reg_18.data = 0xfc50023c
&ssm1_adapter->gen_ctrl_reg_19.data = 0xfc500240
&ssm1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc500300
&ssm1_adapter->sriov_cap.sriov_caps = 0xfc500304
&ssm1_adapter->sriov_cap.sriov_status_and_control = 0xfc500308
&ssm1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc50030c
&ssm1_adapter->sriov_cap.sriov_register_10 = 0xfc500310
&ssm1_adapter->sriov_cap.sriov_register_14 = 0xfc500314
&ssm1_adapter->sriov_cap.sriov_vf_device_id = 0xfc500318
&ssm1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc50031c
&ssm1_adapter->sriov_cap.sriov_system_page_size = 0xfc500320
&ssm1_adapter->sriov_cap.vf_bar_0 = 0xfc500324
&ssm1_adapter->sriov_cap.vf_bar_0_high = 0xfc500328
&ssm1_adapter->sriov_cap.vf_bar_2 = 0xfc50032c
&ssm1_adapter->sriov_cap.vf_bar_2_high = 0xfc500330
&ssm1_adapter->sriov_cap.vf_bar_4 = 0xfc500334
&ssm1_adapter->sriov_cap.vf_bar_4_high = 0xfc500338
&ssm1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc501000
&ssm1_adapter->vf_regs[0].command_and_status_vf = 0xfc501004
&ssm1_adapter->vf_regs[0].revision_and_class_vf = 0xfc501008
&ssm1_adapter->vf_regs[0].pci_register_c_vf = 0xfc50100c
&ssm1_adapter->vf_regs[0].cap_pointer_vf = 0xfc501034
&ssm1_adapter->vf_regs[0].pci_e_cap_vf = 0xfc501040
&ssm1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc501044
&ssm1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc501048
&ssm1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc501090
&ssm1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc501094
&ssm1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc501098
&ssm1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc502000
&ssm1_adapter->vf_regs[1].command_and_status_vf = 0xfc502004
&ssm1_adapter->vf_regs[1].revision_and_class_vf = 0xfc502008
&ssm1_adapter->vf_regs[1].pci_register_c_vf = 0xfc50200c
&ssm1_adapter->vf_regs[1].cap_pointer_vf = 0xfc502034
&ssm1_adapter->vf_regs[1].pci_e_cap_vf = 0xfc502040
&ssm1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc502044
&ssm1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc502048
&ssm1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc502090
&ssm1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc502094
&ssm1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc502098
&ssm1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc503000
&ssm1_adapter->vf_regs[2].command_and_status_vf = 0xfc503004
&ssm1_adapter->vf_regs[2].revision_and_class_vf = 0xfc503008
&ssm1_adapter->vf_regs[2].pci_register_c_vf = 0xfc50300c
&ssm1_adapter->vf_regs[2].cap_pointer_vf = 0xfc503034
&ssm1_adapter->vf_regs[2].pci_e_cap_vf = 0xfc503040
&ssm1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc503044
&ssm1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc503048
&ssm1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc503090
&ssm1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc503094
&ssm1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc503098
&ssm1_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc520100
&ssm1_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc520104
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc520108
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc52010c
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc520110
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc520114
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc520118
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc52011c
&ssm1_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc520120
&ssm1_udma0->m2s.axi_m2s.ostand_cfg = 0xfc520124
&ssm1_udma0->m2s.m2s.state = 0xfc520200
&ssm1_udma0->m2s.m2s.change_state = 0xfc520204
&ssm1_udma0->m2s.m2s.err_log_mask = 0xfc52020c
&ssm1_udma0->m2s.m2s.log_0 = 0xfc520214
&ssm1_udma0->m2s.m2s.log_1 = 0xfc520218
&ssm1_udma0->m2s.m2s.log_2 = 0xfc52021c
&ssm1_udma0->m2s.m2s.log_3 = 0xfc520220
&ssm1_udma0->m2s.m2s.clear_err_log = 0xfc520224
&ssm1_udma0->m2s.m2s.data_fifo_status = 0xfc520228
&ssm1_udma0->m2s.m2s.header_fifo_status = 0xfc52022c
&ssm1_udma0->m2s.m2s.unack_fifo_status = 0xfc520230
&ssm1_udma0->m2s.m2s.indirect_ctrl = 0xfc520234
&ssm1_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc520238
&ssm1_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc52023c
&ssm1_udma0->m2s.m2s.sel_rate_limit_status = 0xfc520240
&ssm1_udma0->m2s.m2s.sel_dwrr_status = 0xfc520244
&ssm1_udma0->m2s.m2s.clear_ctrl = 0xfc520248
&ssm1_udma0->m2s.m2s.check_en = 0xfc52024c
&ssm1_udma0->m2s.m2s.fifo_en = 0xfc520250
&ssm1_udma0->m2s.m2s.cfg_len = 0xfc520254
&ssm1_udma0->m2s.m2s.stream_cfg = 0xfc520258
&ssm1_udma0->m2s.m2s.pref_queue_en = 0xfc52025c
&ssm1_udma0->m2s.m2s.stream_cfg2 = 0xfc520260
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc520300
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc520304
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc520308
&ssm1_udma0->m2s.m2s_rd.data_cfg = 0xfc520310
&ssm1_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc520340
&ssm1_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc520344
&ssm1_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc520380
&ssm1_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc520384
&ssm1_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc520388
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc5203c0
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc5203c4
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc5203c8
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc5203cc
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc5203d0
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc5203d4
&ssm1_udma0->m2s.m2s_comp.cfg_1c = 0xfc520400
&ssm1_udma0->m2s.m2s_comp.cfg_coal = 0xfc520404
&ssm1_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc520408
&ssm1_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc52040c
&ssm1_udma0->m2s.m2s_stat.cfg_st = 0xfc520500
&ssm1_udma0->m2s.m2s_stat.tx_pkt = 0xfc520504
&ssm1_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc520508
&ssm1_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc52050c
&ssm1_udma0->m2s.m2s_stat.prefed_desc = 0xfc520510
&ssm1_udma0->m2s.m2s_stat.comp_pkt = 0xfc520514
&ssm1_udma0->m2s.m2s_stat.comp_desc = 0xfc520518
&ssm1_udma0->m2s.m2s_stat.ack_pkts = 0xfc52051c
&ssm1_udma0->m2s.m2s_feature.reg_1 = 0xfc520600
&ssm1_udma0->m2s.m2s_feature.dma_version = 0xfc520604
&ssm1_udma0->m2s.m2s_feature.reg_3 = 0xfc520608
&ssm1_udma0->m2s.m2s_feature.reg_4 = 0xfc52060c
&ssm1_udma0->m2s.m2s_feature.reg_5 = 0xfc520610
&ssm1_udma0->m2s.m2s_feature.reg_6 = 0xfc520614
&ssm1_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc521000
&ssm1_udma0->m2s.m2s_q[0].cfg = 0xfc521020
&ssm1_udma0->m2s.m2s_q[0].status = 0xfc521024
&ssm1_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc521028
&ssm1_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc52102c
&ssm1_udma0->m2s.m2s_q[0].tdrl = 0xfc521030
&ssm1_udma0->m2s.m2s_q[0].tdrhp = 0xfc521034
&ssm1_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc521038
&ssm1_udma0->m2s.m2s_q[0].tdrtp = 0xfc52103c
&ssm1_udma0->m2s.m2s_q[0].tdcp = 0xfc521040
&ssm1_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc521044
&ssm1_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc521048
&ssm1_udma0->m2s.m2s_q[0].tcrhp = 0xfc52104c
&ssm1_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc521050
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc521060
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc521064
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc521068
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc52106c
&ssm1_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc521070
&ssm1_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc521074
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc521080
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc521084
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc521088
&ssm1_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc52108c
&ssm1_udma0->m2s.m2s_q[0].comp_cfg = 0xfc5210a0
&ssm1_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc5210b0
&ssm1_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc5210c0
&ssm1_udma0->m2s.m2s_q[0].read_data_snp = 0xfc5210d0
&ssm1_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc522000
&ssm1_udma0->m2s.m2s_q[1].cfg = 0xfc522020
&ssm1_udma0->m2s.m2s_q[1].status = 0xfc522024
&ssm1_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc522028
&ssm1_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc52202c
&ssm1_udma0->m2s.m2s_q[1].tdrl = 0xfc522030
&ssm1_udma0->m2s.m2s_q[1].tdrhp = 0xfc522034
&ssm1_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc522038
&ssm1_udma0->m2s.m2s_q[1].tdrtp = 0xfc52203c
&ssm1_udma0->m2s.m2s_q[1].tdcp = 0xfc522040
&ssm1_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc522044
&ssm1_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc522048
&ssm1_udma0->m2s.m2s_q[1].tcrhp = 0xfc52204c
&ssm1_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc522050
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc522060
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc522064
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc522068
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc52206c
&ssm1_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc522070
&ssm1_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc522074
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc522080
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc522084
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc522088
&ssm1_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc52208c
&ssm1_udma0->m2s.m2s_q[1].comp_cfg = 0xfc5220a0
&ssm1_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc5220b0
&ssm1_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc5220c0
&ssm1_udma0->m2s.m2s_q[1].read_data_snp = 0xfc5220d0
&ssm1_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc523000
&ssm1_udma0->m2s.m2s_q[2].cfg = 0xfc523020
&ssm1_udma0->m2s.m2s_q[2].status = 0xfc523024
&ssm1_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc523028
&ssm1_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc52302c
&ssm1_udma0->m2s.m2s_q[2].tdrl = 0xfc523030
&ssm1_udma0->m2s.m2s_q[2].tdrhp = 0xfc523034
&ssm1_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc523038
&ssm1_udma0->m2s.m2s_q[2].tdrtp = 0xfc52303c
&ssm1_udma0->m2s.m2s_q[2].tdcp = 0xfc523040
&ssm1_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc523044
&ssm1_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc523048
&ssm1_udma0->m2s.m2s_q[2].tcrhp = 0xfc52304c
&ssm1_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc523050
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc523060
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc523064
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc523068
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc52306c
&ssm1_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc523070
&ssm1_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc523074
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc523080
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc523084
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc523088
&ssm1_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc52308c
&ssm1_udma0->m2s.m2s_q[2].comp_cfg = 0xfc5230a0
&ssm1_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc5230b0
&ssm1_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc5230c0
&ssm1_udma0->m2s.m2s_q[2].read_data_snp = 0xfc5230d0
&ssm1_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc524000
&ssm1_udma0->m2s.m2s_q[3].cfg = 0xfc524020
&ssm1_udma0->m2s.m2s_q[3].status = 0xfc524024
&ssm1_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc524028
&ssm1_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc52402c
&ssm1_udma0->m2s.m2s_q[3].tdrl = 0xfc524030
&ssm1_udma0->m2s.m2s_q[3].tdrhp = 0xfc524034
&ssm1_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc524038
&ssm1_udma0->m2s.m2s_q[3].tdrtp = 0xfc52403c
&ssm1_udma0->m2s.m2s_q[3].tdcp = 0xfc524040
&ssm1_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc524044
&ssm1_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc524048
&ssm1_udma0->m2s.m2s_q[3].tcrhp = 0xfc52404c
&ssm1_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc524050
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc524060
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc524064
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc524068
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc52406c
&ssm1_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc524070
&ssm1_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc524074
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc524080
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc524084
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc524088
&ssm1_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc52408c
&ssm1_udma0->m2s.m2s_q[3].comp_cfg = 0xfc5240a0
&ssm1_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc5240b0
&ssm1_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc5240c0
&ssm1_udma0->m2s.m2s_q[3].read_data_snp = 0xfc5240d0
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc530100
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc530104
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc530108
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc53010c
&ssm1_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc530110
&ssm1_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc530114
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc530118
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc53011c
&ssm1_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc530120
&ssm1_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc530124
&ssm1_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc530128
&ssm1_udma0->s2m.s2m.state = 0xfc530200
&ssm1_udma0->s2m.s2m.change_state = 0xfc530204
&ssm1_udma0->s2m.s2m.err_log_mask = 0xfc53020c
&ssm1_udma0->s2m.s2m.log_0 = 0xfc530214
&ssm1_udma0->s2m.s2m.log_1 = 0xfc530218
&ssm1_udma0->s2m.s2m.log_2 = 0xfc53021c
&ssm1_udma0->s2m.s2m.log_3 = 0xfc530220
&ssm1_udma0->s2m.s2m.clear_err_log = 0xfc530224
&ssm1_udma0->s2m.s2m.s_data_fifo_status = 0xfc530228
&ssm1_udma0->s2m.s2m.s_header_fifo_status = 0xfc53022c
&ssm1_udma0->s2m.s2m.axi_data_fifo_status = 0xfc530230
&ssm1_udma0->s2m.s2m.unack_fifo_status = 0xfc530234
&ssm1_udma0->s2m.s2m.indirect_ctrl = 0xfc530238
&ssm1_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc53023c
&ssm1_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc530240
&ssm1_udma0->s2m.s2m.clear_ctrl = 0xfc530244
&ssm1_udma0->s2m.s2m.check_en = 0xfc530248
&ssm1_udma0->s2m.s2m.fifo_en = 0xfc53024c
&ssm1_udma0->s2m.s2m.stream_cfg = 0xfc530250
&ssm1_udma0->s2m.s2m.pref_queue_en = 0xfc530254
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc530300
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc530304
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc530308
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc53030c
&ssm1_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc530340
&ssm1_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc530344
&ssm1_udma0->s2m.s2m_comp.cfg_1c = 0xfc530380
&ssm1_udma0->s2m.s2m_comp.cfg_2c = 0xfc530384
&ssm1_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc53038c
&ssm1_udma0->s2m.s2m_stat.drop_pkt = 0xfc530504
&ssm1_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc530508
&ssm1_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc53050c
&ssm1_udma0->s2m.s2m_stat.prefed_desc = 0xfc530510
&ssm1_udma0->s2m.s2m_stat.comp_pkt = 0xfc530514
&ssm1_udma0->s2m.s2m_stat.comp_desc = 0xfc530518
&ssm1_udma0->s2m.s2m_stat.ack_pkts = 0xfc53051c
&ssm1_udma0->s2m.s2m_feature.reg_1 = 0xfc530600
&ssm1_udma0->s2m.s2m_feature.reg_2 = 0xfc530604
&ssm1_udma0->s2m.s2m_feature.reg_3 = 0xfc530608
&ssm1_udma0->s2m.s2m_feature.reg_4 = 0xfc53060c
&ssm1_udma0->s2m.s2m_feature.reg_5 = 0xfc530610
&ssm1_udma0->s2m.s2m_feature.reg_6 = 0xfc530614
&ssm1_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc531000
&ssm1_udma0->s2m.s2m_q[0].cfg = 0xfc531020
&ssm1_udma0->s2m.s2m_q[0].status = 0xfc531024
&ssm1_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc531028
&ssm1_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc53102c
&ssm1_udma0->s2m.s2m_q[0].rdrl = 0xfc531030
&ssm1_udma0->s2m.s2m_q[0].rdrhp = 0xfc531034
&ssm1_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc531038
&ssm1_udma0->s2m.s2m_q[0].rdrtp = 0xfc53103c
&ssm1_udma0->s2m.s2m_q[0].rdcp = 0xfc531040
&ssm1_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc531044
&ssm1_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc531048
&ssm1_udma0->s2m.s2m_q[0].rcrhp = 0xfc53104c
&ssm1_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc531050
&ssm1_udma0->s2m.s2m_q[0].comp_cfg = 0xfc531054
&ssm1_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc531058
&ssm1_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc53105c
&ssm1_udma0->s2m.s2m_q[0].qos_cfg = 0xfc531060
&ssm1_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc531064
&ssm1_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc531068
&ssm1_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc532000
&ssm1_udma0->s2m.s2m_q[1].cfg = 0xfc532020
&ssm1_udma0->s2m.s2m_q[1].status = 0xfc532024
&ssm1_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc532028
&ssm1_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc53202c
&ssm1_udma0->s2m.s2m_q[1].rdrl = 0xfc532030
&ssm1_udma0->s2m.s2m_q[1].rdrhp = 0xfc532034
&ssm1_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc532038
&ssm1_udma0->s2m.s2m_q[1].rdrtp = 0xfc53203c
&ssm1_udma0->s2m.s2m_q[1].rdcp = 0xfc532040
&ssm1_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc532044
&ssm1_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc532048
&ssm1_udma0->s2m.s2m_q[1].rcrhp = 0xfc53204c
&ssm1_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc532050
&ssm1_udma0->s2m.s2m_q[1].comp_cfg = 0xfc532054
&ssm1_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc532058
&ssm1_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc53205c
&ssm1_udma0->s2m.s2m_q[1].qos_cfg = 0xfc532060
&ssm1_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc532064
&ssm1_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc532068
&ssm1_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc533000
&ssm1_udma0->s2m.s2m_q[2].cfg = 0xfc533020
&ssm1_udma0->s2m.s2m_q[2].status = 0xfc533024
&ssm1_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc533028
&ssm1_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc53302c
&ssm1_udma0->s2m.s2m_q[2].rdrl = 0xfc533030
&ssm1_udma0->s2m.s2m_q[2].rdrhp = 0xfc533034
&ssm1_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc533038
&ssm1_udma0->s2m.s2m_q[2].rdrtp = 0xfc53303c
&ssm1_udma0->s2m.s2m_q[2].rdcp = 0xfc533040
&ssm1_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc533044
&ssm1_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc533048
&ssm1_udma0->s2m.s2m_q[2].rcrhp = 0xfc53304c
&ssm1_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc533050
&ssm1_udma0->s2m.s2m_q[2].comp_cfg = 0xfc533054
&ssm1_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc533058
&ssm1_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc53305c
&ssm1_udma0->s2m.s2m_q[2].qos_cfg = 0xfc533060
&ssm1_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc533064
&ssm1_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc533068
&ssm1_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc534000
&ssm1_udma0->s2m.s2m_q[3].cfg = 0xfc534020
&ssm1_udma0->s2m.s2m_q[3].status = 0xfc534024
&ssm1_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc534028
&ssm1_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc53402c
&ssm1_udma0->s2m.s2m_q[3].rdrl = 0xfc534030
&ssm1_udma0->s2m.s2m_q[3].rdrhp = 0xfc534034
&ssm1_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc534038
&ssm1_udma0->s2m.s2m_q[3].rdrtp = 0xfc53403c
&ssm1_udma0->s2m.s2m_q[3].rdcp = 0xfc534040
&ssm1_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc534044
&ssm1_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc534048
&ssm1_udma0->s2m.s2m_q[3].rcrhp = 0xfc53404c
&ssm1_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc534050
&ssm1_udma0->s2m.s2m_q[3].comp_cfg = 0xfc534054
&ssm1_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc534058
&ssm1_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc53405c
&ssm1_udma0->s2m.s2m_q[3].qos_cfg = 0xfc534060
&ssm1_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc534064
&ssm1_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc534068
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc53e000
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc53e008
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc53e010
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc53e018
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc53e020
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc53e028
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc53e030
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc53e038
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc53e040
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc53e048
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc53e050
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc53e058
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc53e060
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc53e068
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc53e070
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc53e078
&ssm1_udma0->gen.dma_misc.int_cfg = 0xfc53e080
&ssm1_udma0->gen.dma_misc.revision = 0xfc53e084
&ssm1_udma0->gen.dma_misc.general_cfg_1 = 0xfc53e088
&ssm1_udma0->gen.dma_misc.general_cfg_2 = 0xfc53e08c
&ssm1_udma0->gen.dma_misc.general_cfg_3 = 0xfc53e090
&ssm1_udma0->gen.dma_misc.general_cfg_4 = 0xfc53e094
&ssm1_udma0->gen.dma_misc.general_cfg_5 = 0xfc53e098
&ssm1_udma0->gen.dma_misc.abort_ctl = 0xfc53e09c
&ssm1_udma0->gen.dma_misc.bw_bug_fixes = 0xfc53e0a0
&ssm1_udma0->gen.mailbox[0].interrupt = 0xfc53e180
&ssm1_udma0->gen.mailbox[0].msg_out = 0xfc53e184
&ssm1_udma0->gen.mailbox[0].msg_in = 0xfc53e188
&ssm1_udma0->gen.mailbox[1].interrupt = 0xfc53e1c0
&ssm1_udma0->gen.mailbox[1].msg_out = 0xfc53e1c4
&ssm1_udma0->gen.mailbox[1].msg_in = 0xfc53e1c8
&ssm1_udma0->gen.mailbox[2].interrupt = 0xfc53e200
&ssm1_udma0->gen.mailbox[2].msg_out = 0xfc53e204
&ssm1_udma0->gen.mailbox[2].msg_in = 0xfc53e208
&ssm1_udma0->gen.mailbox[3].interrupt = 0xfc53e240
&ssm1_udma0->gen.mailbox[3].msg_out = 0xfc53e244
&ssm1_udma0->gen.mailbox[3].msg_in = 0xfc53e248
&ssm1_udma0->gen.axi.cfg_1 = 0xfc53e280
&ssm1_udma0->gen.axi.cfg_2 = 0xfc53e284
&ssm1_udma0->gen.axi.endian_cfg = 0xfc53e288
&ssm1_udma0->gen.sram_ctrl[0].timing = 0xfc53e380
&ssm1_udma0->gen.sram_ctrl[1].timing = 0xfc53e384
&ssm1_udma0->gen.sram_ctrl[2].timing = 0xfc53e388
&ssm1_udma0->gen.sram_ctrl[3].timing = 0xfc53e38c
&ssm1_udma0->gen.sram_ctrl[4].timing = 0xfc53e390
&ssm1_udma0->gen.sram_ctrl[5].timing = 0xfc53e394
&ssm1_udma0->gen.sram_ctrl[6].timing = 0xfc53e398
&ssm1_udma0->gen.sram_ctrl[7].timing = 0xfc53e39c
&ssm1_udma0->gen.sram_ctrl[8].timing = 0xfc53e3a0
&ssm1_udma0->gen.sram_ctrl[9].timing = 0xfc53e3a4
&ssm1_udma0->gen.sram_ctrl[10].timing = 0xfc53e3a8
&ssm1_udma0->gen.sram_ctrl[11].timing = 0xfc53e3ac
&ssm1_udma0->gen.sram_ctrl[12].timing = 0xfc53e3b0
&ssm1_udma0->gen.sram_ctrl[13].timing = 0xfc53e3b4
&ssm1_udma0->gen.sram_ctrl[14].timing = 0xfc53e3b8
&ssm1_udma0->gen.sram_ctrl[15].timing = 0xfc53e3bc
&ssm1_udma0->gen.sram_ctrl[16].timing = 0xfc53e3c0
&ssm1_udma0->gen.sram_ctrl[17].timing = 0xfc53e3c4
&ssm1_udma0->gen.sram_ctrl[18].timing = 0xfc53e3c8
&ssm1_udma0->gen.sram_ctrl[19].timing = 0xfc53e3cc
&ssm1_udma0->gen.sram_ctrl[20].timing = 0xfc53e3d0
&ssm1_udma0->gen.sram_ctrl[21].timing = 0xfc53e3d4
&ssm1_udma0->gen.sram_ctrl[22].timing = 0xfc53e3d8
&ssm1_udma0->gen.sram_ctrl[23].timing = 0xfc53e3dc
&ssm1_udma0->gen.sram_ctrl[24].timing = 0xfc53e3e0
&ssm1_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc53e3ec
&ssm1_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc53e3f0
&ssm1_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc53e3f4
&ssm1_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc53e3f8
&ssm1_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc53e3fc
&ssm1_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc53e400
&ssm1_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc53e404
&ssm1_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc53e408
&ssm1_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc53e40c
&ssm1_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc53ec00
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc53ec04
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc53ec08
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc53ec0c
&ssm1_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc53ec40
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc53ec44
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc53ec48
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc53ec4c
&ssm1_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc53ec80
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc53ec84
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc53ec88
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc53ec8c
&ssm1_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc53ecc0
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc53ecc4
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc53ecc8
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc53eccc
&ssm1_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc53ed00
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc53ed04
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc53ed08
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc53ed0c
&ssm1_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc53ed40
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc53ed44
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc53ed48
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc53ed4c
&ssm1_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc53ed80
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc53ed84
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc53ed88
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc53ed8c
&ssm1_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc53edc0
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc53edc4
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc53edc8
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc53edcc
&ssm1_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc53ee00
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc53ee04
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc53ee08
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc53ee0c
&ssm1_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc53ee40
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc53ee44
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc53ee48
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc53ee4c
&ssm1_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc53ee80
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc53ee84
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc53ee88
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc53ee8c
&ssm1_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc53eec0
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc53eec4
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc53eec8
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc53eecc
&ssm1_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc53ef00
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc53ef04
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc53ef08
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc53ef0c
&ssm1_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc53ef40
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc53ef44
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc53ef48
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc53ef4c
&ssm1_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc53ef80
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc53ef84
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc53ef88
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc53ef8c
&ssm1_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc53efc0
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc53efc4
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc53efc8
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc53efcc
&sata0_adapter->pci_e_gen.device_id_vendor_id = 0xfc880000
&sata0_adapter->pci_e_gen.pci_command_and_status = 0xfc880004
&sata0_adapter->pci_e_gen.revision_and_class = 0xfc880008
&sata0_adapter->pci_e_gen.pci_register_c = 0xfc88000c
&sata0_adapter->pci_e_gen.pf_bar_0 = 0xfc880010
&sata0_adapter->pci_e_gen.pf_bar_0_high = 0xfc880014
&sata0_adapter->pci_e_gen.pf_bar_2 = 0xfc880018
&sata0_adapter->pci_e_gen.pf_bar_2_high = 0xfc88001c
&sata0_adapter->pci_e_gen.pf_bar_4 = 0xfc880020
&sata0_adapter->pci_e_gen.pf_bar_4_high = 0xfc880024
&sata0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc880028
&sata0_adapter->pci_e_gen.subsystem_id = 0xfc88002c
&sata0_adapter->pci_e_gen.cap_pointer = 0xfc880034
&sata0_adapter->pci_e_gen.interrupt_line_pin = 0xfc88003c
&sata0_adapter->pci_e_cap.pci_e_cap = 0xfc880040
&sata0_adapter->pci_e_cap.pci_e_device_cap = 0xfc880044
&sata0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc880048
&sata0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc880090
&sata0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc880094
&sata0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc880098
&sata0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc880110
&sata0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc880114
&sata0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc880118
&sata0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc88011c
&sata0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc880120
&sata0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc880130
&sata0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc880134
&sata0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc880138
&sata0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc88013c
&sata0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc880140
&sata0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc880150
&sata0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc880154
&sata0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc880158
&sata0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc88015c
&sata0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc880160
&sata0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc880170
&sata0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc880174
&sata0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc880178
&sata0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc88017c
&sata0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc880180
&sata0_adapter->gen_ctrl_reg_0.data = 0xfc8801e0
&sata0_adapter->gen_ctrl_reg_1.data = 0xfc8801e4
&sata0_adapter->gen_ctrl_reg_2.data = 0xfc8801e8
&sata0_adapter->gen_ctrl_reg_3.data = 0xfc8801ec
&sata0_adapter->generic_status_registers.generic_status = 0xfc8801f0
&sata0_adapter->metal_fix_registers.metal_fix = 0xfc880200
&sata0_adapter->gen_ctrl_reg_4.data = 0xfc880204
&sata0_adapter->gen_ctrl_reg_5.data = 0xfc880208
&sata0_adapter->gen_ctrl_reg_6.data = 0xfc88020c
&sata0_adapter->gen_ctrl_reg_7.data = 0xfc880210
&sata0_adapter->gen_ctrl_reg_8.data = 0xfc880214
&sata0_adapter->gen_ctrl_reg_9.data = 0xfc880218
&sata0_adapter->gen_ctrl_reg_10.data = 0xfc88021c
&sata0_adapter->gen_ctrl_reg_11.data = 0xfc880220
&sata0_adapter->gen_ctrl_reg_12.data = 0xfc880224
&sata0_adapter->gen_ctrl_reg_13.data = 0xfc880228
&sata0_adapter->gen_ctrl_reg_14.data = 0xfc88022c
&sata0_adapter->gen_ctrl_reg_15.data = 0xfc880230
&sata0_adapter->gen_ctrl_reg_16.data = 0xfc880234
&sata0_adapter->gen_ctrl_reg_17.data = 0xfc880238
&sata0_adapter->gen_ctrl_reg_18.data = 0xfc88023c
&sata0_adapter->gen_ctrl_reg_19.data = 0xfc880240
&sata0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc880300
&sata0_adapter->sriov_cap.sriov_caps = 0xfc880304
&sata0_adapter->sriov_cap.sriov_status_and_control = 0xfc880308
&sata0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc88030c
&sata0_adapter->sriov_cap.sriov_register_10 = 0xfc880310
&sata0_adapter->sriov_cap.sriov_register_14 = 0xfc880314
&sata0_adapter->sriov_cap.sriov_vf_device_id = 0xfc880318
&sata0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc88031c
&sata0_adapter->sriov_cap.sriov_system_page_size = 0xfc880320
&sata0_adapter->sriov_cap.vf_bar_0 = 0xfc880324
&sata0_adapter->sriov_cap.vf_bar_0_high = 0xfc880328
&sata0_adapter->sriov_cap.vf_bar_2 = 0xfc88032c
&sata0_adapter->sriov_cap.vf_bar_2_high = 0xfc880330
&sata0_adapter->sriov_cap.vf_bar_4 = 0xfc880334
&sata0_adapter->sriov_cap.vf_bar_4_high = 0xfc880338
&sata0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc881000
&sata0_adapter->vf_regs[0].command_and_status_vf = 0xfc881004
&sata0_adapter->vf_regs[0].revision_and_class_vf = 0xfc881008
&sata0_adapter->vf_regs[0].pci_register_c_vf = 0xfc88100c
&sata0_adapter->vf_regs[0].cap_pointer_vf = 0xfc881034
&sata0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc881040
&sata0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc881044
&sata0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc881048
&sata0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc881090
&sata0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc881094
&sata0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc881098
&sata0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc882000
&sata0_adapter->vf_regs[1].command_and_status_vf = 0xfc882004
&sata0_adapter->vf_regs[1].revision_and_class_vf = 0xfc882008
&sata0_adapter->vf_regs[1].pci_register_c_vf = 0xfc88200c
&sata0_adapter->vf_regs[1].cap_pointer_vf = 0xfc882034
&sata0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc882040
&sata0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc882044
&sata0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc882048
&sata0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc882090
&sata0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc882094
&sata0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc882098
&sata0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc883000
&sata0_adapter->vf_regs[2].command_and_status_vf = 0xfc883004
&sata0_adapter->vf_regs[2].revision_and_class_vf = 0xfc883008
&sata0_adapter->vf_regs[2].pci_register_c_vf = 0xfc88300c
&sata0_adapter->vf_regs[2].cap_pointer_vf = 0xfc883034
&sata0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc883040
&sata0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc883044
&sata0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc883048
&sata0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc883090
&sata0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc883094
&sata0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc883098
&sata1_adapter->pci_e_gen.device_id_vendor_id = 0xfc980000
&sata1_adapter->pci_e_gen.pci_command_and_status = 0xfc980004
&sata1_adapter->pci_e_gen.revision_and_class = 0xfc980008
&sata1_adapter->pci_e_gen.pci_register_c = 0xfc98000c
&sata1_adapter->pci_e_gen.pf_bar_0 = 0xfc980010
&sata1_adapter->pci_e_gen.pf_bar_0_high = 0xfc980014
&sata1_adapter->pci_e_gen.pf_bar_2 = 0xfc980018
&sata1_adapter->pci_e_gen.pf_bar_2_high = 0xfc98001c
&sata1_adapter->pci_e_gen.pf_bar_4 = 0xfc980020
&sata1_adapter->pci_e_gen.pf_bar_4_high = 0xfc980024
&sata1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc980028
&sata1_adapter->pci_e_gen.subsystem_id = 0xfc98002c
&sata1_adapter->pci_e_gen.cap_pointer = 0xfc980034
&sata1_adapter->pci_e_gen.interrupt_line_pin = 0xfc98003c
&sata1_adapter->pci_e_cap.pci_e_cap = 0xfc980040
&sata1_adapter->pci_e_cap.pci_e_device_cap = 0xfc980044
&sata1_adapter->pci_e_cap.pci_e_control_and_status = 0xfc980048
&sata1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc980090
&sata1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc980094
&sata1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc980098
&sata1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc980110
&sata1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc980114
&sata1_adapter->sub_master_cfg_ctrl[0].remap = 0xfc980118
&sata1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc98011c
&sata1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc980120
&sata1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc980130
&sata1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc980134
&sata1_adapter->sub_master_cfg_ctrl[1].remap = 0xfc980138
&sata1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc98013c
&sata1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc980140
&sata1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc980150
&sata1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc980154
&sata1_adapter->sub_master_cfg_ctrl[2].remap = 0xfc980158
&sata1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc98015c
&sata1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc980160
&sata1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc980170
&sata1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc980174
&sata1_adapter->sub_master_cfg_ctrl[3].remap = 0xfc980178
&sata1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc98017c
&sata1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc980180
&sata1_adapter->gen_ctrl_reg_0.data = 0xfc9801e0
&sata1_adapter->gen_ctrl_reg_1.data = 0xfc9801e4
&sata1_adapter->gen_ctrl_reg_2.data = 0xfc9801e8
&sata1_adapter->gen_ctrl_reg_3.data = 0xfc9801ec
&sata1_adapter->generic_status_registers.generic_status = 0xfc9801f0
&sata1_adapter->metal_fix_registers.metal_fix = 0xfc980200
&sata1_adapter->gen_ctrl_reg_4.data = 0xfc980204
&sata1_adapter->gen_ctrl_reg_5.data = 0xfc980208
&sata1_adapter->gen_ctrl_reg_6.data = 0xfc98020c
&sata1_adapter->gen_ctrl_reg_7.data = 0xfc980210
&sata1_adapter->gen_ctrl_reg_8.data = 0xfc980214
&sata1_adapter->gen_ctrl_reg_9.data = 0xfc980218
&sata1_adapter->gen_ctrl_reg_10.data = 0xfc98021c
&sata1_adapter->gen_ctrl_reg_11.data = 0xfc980220
&sata1_adapter->gen_ctrl_reg_12.data = 0xfc980224
&sata1_adapter->gen_ctrl_reg_13.data = 0xfc980228
&sata1_adapter->gen_ctrl_reg_14.data = 0xfc98022c
&sata1_adapter->gen_ctrl_reg_15.data = 0xfc980230
&sata1_adapter->gen_ctrl_reg_16.data = 0xfc980234
&sata1_adapter->gen_ctrl_reg_17.data = 0xfc980238
&sata1_adapter->gen_ctrl_reg_18.data = 0xfc98023c
&sata1_adapter->gen_ctrl_reg_19.data = 0xfc980240
&sata1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc980300
&sata1_adapter->sriov_cap.sriov_caps = 0xfc980304
&sata1_adapter->sriov_cap.sriov_status_and_control = 0xfc980308
&sata1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc98030c
&sata1_adapter->sriov_cap.sriov_register_10 = 0xfc980310
&sata1_adapter->sriov_cap.sriov_register_14 = 0xfc980314
&sata1_adapter->sriov_cap.sriov_vf_device_id = 0xfc980318
&sata1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc98031c
&sata1_adapter->sriov_cap.sriov_system_page_size = 0xfc980320
&sata1_adapter->sriov_cap.vf_bar_0 = 0xfc980324
&sata1_adapter->sriov_cap.vf_bar_0_high = 0xfc980328
&sata1_adapter->sriov_cap.vf_bar_2 = 0xfc98032c
&sata1_adapter->sriov_cap.vf_bar_2_high = 0xfc980330
&sata1_adapter->sriov_cap.vf_bar_4 = 0xfc980334
&sata1_adapter->sriov_cap.vf_bar_4_high = 0xfc980338
&sata1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc981000
&sata1_adapter->vf_regs[0].command_and_status_vf = 0xfc981004
&sata1_adapter->vf_regs[0].revision_and_class_vf = 0xfc981008
&sata1_adapter->vf_regs[0].pci_register_c_vf = 0xfc98100c
&sata1_adapter->vf_regs[0].cap_pointer_vf = 0xfc981034
&sata1_adapter->vf_regs[0].pci_e_cap_vf = 0xfc981040
&sata1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc981044
&sata1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc981048
&sata1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc981090
&sata1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc981094
&sata1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc981098
&sata1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc982000
&sata1_adapter->vf_regs[1].command_and_status_vf = 0xfc982004
&sata1_adapter->vf_regs[1].revision_and_class_vf = 0xfc982008
&sata1_adapter->vf_regs[1].pci_register_c_vf = 0xfc98200c
&sata1_adapter->vf_regs[1].cap_pointer_vf = 0xfc982034
&sata1_adapter->vf_regs[1].pci_e_cap_vf = 0xfc982040
&sata1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc982044
&sata1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc982048
&sata1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc982090
&sata1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc982094
&sata1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc982098
&sata1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc983000
&sata1_adapter->vf_regs[2].command_and_status_vf = 0xfc983004
&sata1_adapter->vf_regs[2].revision_and_class_vf = 0xfc983008
&sata1_adapter->vf_regs[2].pci_register_c_vf = 0xfc98300c
&sata1_adapter->vf_regs[2].cap_pointer_vf = 0xfc983034
&sata1_adapter->vf_regs[2].pci_e_cap_vf = 0xfc983040
&sata1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc983044
&sata1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc983048
&sata1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc983090
&sata1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc983094
&sata1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc983098
&pcie0->axi.ctrl.global = 0xfd800000
&pcie0->axi.ctrl.master_bctl = 0xfd800008
&pcie0->axi.ctrl.master_rctl = 0xfd80000c
&pcie0->axi.ctrl.master_ctl = 0xfd800010
&pcie0->axi.ctrl.master_arctl = 0xfd800014
&pcie0->axi.ctrl.master_awctl = 0xfd800018
&pcie0->axi.ctrl.slave_rctl = 0xfd80001c
&pcie0->axi.ctrl.slv_wctl = 0xfd800020
&pcie0->axi.ctrl.slv_ctl = 0xfd800024
&pcie0->axi.ctrl.dbi_ctl = 0xfd800028
&pcie0->axi.ctrl.tgtid_mask = 0xfd80002c
&pcie0->axi.ob_ctrl.cfg_target_bus = 0xfd800040
&pcie0->axi.ob_ctrl.cfg_control = 0xfd800044
&pcie0->axi.ob_ctrl.io_start_l = 0xfd800048
&pcie0->axi.ob_ctrl.io_start_h = 0xfd80004c
&pcie0->axi.ob_ctrl.io_limit_l = 0xfd800050
&pcie0->axi.ob_ctrl.io_limit_h = 0xfd800054
&pcie0->axi.ob_ctrl.msg_start_l = 0xfd800058
&pcie0->axi.ob_ctrl.msg_start_h = 0xfd80005c
&pcie0->axi.ob_ctrl.msg_limit_l = 0xfd800060
&pcie0->axi.ob_ctrl.msg_limit_h = 0xfd800064
&pcie0->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd800068
&pcie0->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd80006c
&pcie0->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd800070
&pcie0->axi.ob_ctrl.addr_size_replace = 0xfd800074
&pcie0->axi.msg.addr_high = 0xfd800090
&pcie0->axi.msg.addr_low = 0xfd800094
&pcie0->axi.msg.type = 0xfd800098
&pcie0->axi.pcie_status.debug = 0xfd80009c
&pcie0->axi.rd_parity.log_high = 0xfd8000a0
&pcie0->axi.rd_parity.log_low = 0xfd8000a4
&pcie0->axi.rd_cmpl.cmpl_log_high = 0xfd8000a8
&pcie0->axi.rd_cmpl.cmpl_log_low = 0xfd8000ac
&pcie0->axi.rd_to.to_log_high = 0xfd8000b0
&pcie0->axi.rd_to.to_log_low = 0xfd8000b4
&pcie0->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8000b8
&pcie0->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8000bc
&pcie0->axi.wr_to.wr_to_log_high = 0xfd8000c0
&pcie0->axi.wr_to.wr_to_log_low = 0xfd8000c4
&pcie0->axi.pcie_global.conf = 0xfd8000c8
&pcie0->axi.status.lane0 = 0xfd8000cc
&pcie0->axi.status.lane1 = 0xfd8000d0
&pcie0->axi.status.lane2 = 0xfd8000d4
&pcie0->axi.status.lane3 = 0xfd8000d8
&pcie0->axi.conf.zero_lane0 = 0xfd8000dc
&pcie0->axi.conf.zero_lane1 = 0xfd8000e0
&pcie0->axi.conf.zero_lane2 = 0xfd8000e4
&pcie0->axi.conf.zero_lane3 = 0xfd8000e8
&pcie0->axi.conf.one_lane0 = 0xfd8000ec
&pcie0->axi.conf.one_lane1 = 0xfd8000f0
&pcie0->axi.conf.one_lane2 = 0xfd8000f4
&pcie0->axi.conf.one_lane3 = 0xfd8000f8
&pcie0->axi.parity.en_axi = 0xfd8000fc
&pcie0->axi.parity.status_axi = 0xfd800100
&pcie0->axi.pos_logged.error_low = 0xfd800104
&pcie0->axi.pos_logged.error_high = 0xfd800108
&pcie0->axi.ordering.pos_cntl = 0xfd80010c
&pcie0->axi.link_down.reset_extend = 0xfd800110
&pcie0->axi.pre_configuration.pcie_core_setup = 0xfd800114
&pcie0->axi.init_fc.cfg = 0xfd800118
&pcie0->axi.device_id.device_rev_id = 0xfd80016c
&pcie0->axi.int_grp_a.cause = 0xfd800200
&pcie0->axi.int_grp_a.cause_set = 0xfd800208
&pcie0->axi.int_grp_a.mask = 0xfd800210
&pcie0->axi.int_grp_a.mask_clear = 0xfd800218
&pcie0->axi.int_grp_a.status = 0xfd800220
&pcie0->axi.int_grp_a.control = 0xfd800228
&pcie0->axi.int_grp_a.abort_mask = 0xfd800230
&pcie0->axi.int_grp_a.log_mask = 0xfd800238
&pcie0->app.global_ctrl.port_init = 0xfd801000
&pcie0->app.global_ctrl.port_status = 0xfd801004
&pcie0->app.global_ctrl.pm_control = 0xfd801008
&pcie0->app.global_ctrl.events_gen = 0xfd801010
&pcie0->app.global_ctrl.pended_corr_err_sts_int = 0xfd801014
&pcie0->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd801018
&pcie0->app.global_ctrl.sris_kp_counter_value = 0xfd80101c
&pcie0->app.debug.info_0 = 0xfd801080
&pcie0->app.debug.info_1 = 0xfd801084
&pcie0->app.debug.info_2 = 0xfd801088
&pcie0->app.debug.info_3 = 0xfd80108c
&pcie0->app.ob_ven_msg.control = 0xfd801090
&pcie0->app.ob_ven_msg.param_1 = 0xfd801094
&pcie0->app.ob_ven_msg.param_2 = 0xfd801098
&pcie0->app.ob_ven_msg.data_high = 0xfd80109c
&pcie0->app.ob_ven_msg.data_low = 0xfd8010a4
&pcie0->app.ap_user_send_msg.req_info = 0xfd8010a8
&pcie0->app.ap_user_send_msg.ack_info = 0xfd8010ac
&pcie0->app.soc_int.status_0 = 0xfd801100
&pcie0->app.soc_int.status_1 = 0xfd801104
&pcie0->app.soc_int.status_2 = 0xfd801108
&pcie0->app.soc_int.status_3 = 0xfd80110c
&pcie0->app.soc_int.mask_inta_leg_0 = 0xfd801110
&pcie0->app.soc_int.mask_inta_leg_1 = 0xfd801114
&pcie0->app.soc_int.mask_inta_leg_2 = 0xfd801118
&pcie0->app.soc_int.mask_inta_leg_3 = 0xfd80111c
&pcie0->app.soc_int.mask_msi_leg_0 = 0xfd801120
&pcie0->app.soc_int.mask_msi_leg_1 = 0xfd801124
&pcie0->app.soc_int.mask_msi_leg_2 = 0xfd801128
&pcie0->app.soc_int.mask_msi_leg_3 = 0xfd80112c
&pcie0->app.soc_int.msi_leg_cntl = 0xfd801130
&pcie0->app.link_down.reset_delay = 0xfd801228
&pcie0->app.ctrl_gen.features = 0xfd801230
&pcie0->app.parity.en_core = 0xfd801234
&pcie0->app.parity.status_core = 0xfd801238
&pcie0->app.last_wr.cfg_addr = 0xfd80123c
&pcie0->app.atu.in_mask_pair[0] = 0xfd801240
&pcie0->app.atu.in_mask_pair[1] = 0xfd801244
&pcie0->app.atu.in_mask_pair[2] = 0xfd801248
&pcie0->app.atu.in_mask_pair[3] = 0xfd80124c
&pcie0->app.atu.in_mask_pair[4] = 0xfd801250
&pcie0->app.atu.in_mask_pair[5] = 0xfd801254
&pcie0->app.atu.out_mask_pair[0] = 0xfd801258
&pcie0->app.atu.out_mask_pair[1] = 0xfd80125c
&pcie0->app.atu.out_mask_pair[2] = 0xfd801260
&pcie0->app.atu.out_mask_pair[3] = 0xfd801264
&pcie0->app.atu.out_mask_pair[4] = 0xfd801268
&pcie0->app.atu.out_mask_pair[5] = 0xfd80126c
&pcie0->app.ap_err[0].hdr_log = 0xfd801288
&pcie0->app.ap_err[1].hdr_log = 0xfd80128c
&pcie0->app.ap_err[2].hdr_log = 0xfd801290
&pcie0->app.ap_err[3].hdr_log = 0xfd801294
&pcie0->app.status_per_func.status_per_func = 0xfd801300
&pcie0->app.int_grp_a.cause = 0xfd801400
&pcie0->app.int_grp_a.cause_set = 0xfd801408
&pcie0->app.int_grp_a.mask = 0xfd801410
&pcie0->app.int_grp_a.mask_clear = 0xfd801418
&pcie0->app.int_grp_a.status = 0xfd801420
&pcie0->app.int_grp_a.control = 0xfd801428
&pcie0->app.int_grp_a.abort_mask = 0xfd801430
&pcie0->app.int_grp_a.log_mask = 0xfd801438
&pcie0->app.int_grp_b.cause = 0xfd801440
&pcie0->app.int_grp_b.cause_set = 0xfd801448
&pcie0->app.int_grp_b.mask = 0xfd801450
&pcie0->app.int_grp_b.mask_clear = 0xfd801458
&pcie0->app.int_grp_b.status = 0xfd801460
&pcie0->app.int_grp_b.control = 0xfd801468
&pcie0->app.int_grp_b.abort_mask = 0xfd801470
&pcie0->app.int_grp_b.log_mask = 0xfd801478
&pcie0->core_space.pcie_pm_cap_base = 0xfd802040
&pcie0->core_space.pcie_cap_base = 0xfd802070
&pcie0->core_space.pcie_dev_cap_base = 0xfd802074
&pcie0->core_space.pcie_dev_ctrl_status = 0xfd802078
&pcie0->core_space.pcie_link_cap_base = 0xfd80207c
&pcie0->core_space.pcie_link_ctrl_status = 0xfd802080
&pcie0->core_space.msix_cap_base = 0xfd8020b0
&pcie0->core_space.aer.header = 0xfd802100
&pcie0->core_space.aer.uncorr_err_stat = 0xfd802104
&pcie0->core_space.aer.uncorr_err_mask = 0xfd802108
&pcie0->core_space.aer.uncorr_err_severity = 0xfd80210c
&pcie0->core_space.aer.corr_err_stat = 0xfd802110
&pcie0->core_space.aer.corr_err_mask = 0xfd802114
&pcie0->core_space.aer.cap_and_ctrl = 0xfd802118
&pcie0->core_space.aer.header_log[0] = 0xfd80211c
&pcie0->core_space.aer.header_log[1] = 0xfd802120
&pcie0->core_space.aer.header_log[2] = 0xfd802124
&pcie0->core_space.aer.header_log[3] = 0xfd802128
&pcie0->core_space.aer.root_err_cmd = 0xfd80212c
&pcie0->core_space.aer.root_err_stat = 0xfd802130
&pcie0->core_space.aer.err_src_id = 0xfd802134
&pcie0->core_space.pcie_sec_ext_cap_base = 0xfd802150
&pcie0->core_space.port_regs.ack_lat_rply_timer = 0xfd802700
&pcie0->core_space.port_regs.ack_f_aspm_ctrl = 0xfd80270c
&pcie0->core_space.port_regs.port_link_ctrl = 0xfd802710
&pcie0->core_space.port_regs.timer_ctrl_max_func_num = 0xfd802718
&pcie0->core_space.port_regs.filter_mask_reg_1 = 0xfd80271c
&pcie0->core_space.port_regs.vc0_posted_rcv_q_ctrl = 0xfd802748
&pcie0->core_space.port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd80274c
&pcie0->core_space.port_regs.vc0_comp_rcv_q_ctrl = 0xfd802750
&pcie0->core_space.port_regs.gen2_ctrl = 0xfd80280c
&pcie0->core_space.port_regs.gen3_ctrl = 0xfd802890
&pcie0->core_space.port_regs.gen3_eq_fs_lf = 0xfd802894
&pcie0->core_space.port_regs.gen3_eq_preset_to_coef_map = 0xfd802898
&pcie0->core_space.port_regs.gen3_eq_preset_idx = 0xfd80289c
&pcie0->core_space.port_regs.gen3_eq_status = 0xfd8028a4
&pcie0->core_space.port_regs.gen3_eq_ctrl = 0xfd8028a8
&pcie0->core_space.port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8028ac
&pcie0->core_space.port_regs.pipe_loopback_ctrl = 0xfd8028b8
&pcie0->core_space.port_regs.rd_only_wr_en = 0xfd8028bc
&pcie0->core_space.port_regs.axi_slave_err_resp = 0xfd8028d0
&pcie0->core_space.port_regs.iatu.index = 0xfd802900
&pcie0->core_space.port_regs.iatu.cr1 = 0xfd802904
&pcie0->core_space.port_regs.iatu.cr2 = 0xfd802908
&pcie0->core_space.port_regs.iatu.lower_base_addr = 0xfd80290c
&pcie0->core_space.port_regs.iatu.upper_base_addr = 0xfd802910
&pcie0->core_space.port_regs.iatu.limit_addr = 0xfd802914
&pcie0->core_space.port_regs.iatu.lower_target_addr = 0xfd802918
&pcie0->core_space.port_regs.iatu.upper_target_addr = 0xfd80291c
&pcie0->core_space.port_regs.iatu.cr3 = 0xfd802920
&pcie1->axi.ctrl.global = 0xfd820000
&pcie1->axi.ctrl.master_bctl = 0xfd820008
&pcie1->axi.ctrl.master_rctl = 0xfd82000c
&pcie1->axi.ctrl.master_ctl = 0xfd820010
&pcie1->axi.ctrl.master_arctl = 0xfd820014
&pcie1->axi.ctrl.master_awctl = 0xfd820018
&pcie1->axi.ctrl.slave_rctl = 0xfd82001c
&pcie1->axi.ctrl.slv_wctl = 0xfd820020
&pcie1->axi.ctrl.slv_ctl = 0xfd820024
&pcie1->axi.ctrl.dbi_ctl = 0xfd820028
&pcie1->axi.ctrl.tgtid_mask = 0xfd82002c
&pcie1->axi.ob_ctrl.cfg_target_bus = 0xfd820040
&pcie1->axi.ob_ctrl.cfg_control = 0xfd820044
&pcie1->axi.ob_ctrl.io_start_l = 0xfd820048
&pcie1->axi.ob_ctrl.io_start_h = 0xfd82004c
&pcie1->axi.ob_ctrl.io_limit_l = 0xfd820050
&pcie1->axi.ob_ctrl.io_limit_h = 0xfd820054
&pcie1->axi.ob_ctrl.msg_start_l = 0xfd820058
&pcie1->axi.ob_ctrl.msg_start_h = 0xfd82005c
&pcie1->axi.ob_ctrl.msg_limit_l = 0xfd820060
&pcie1->axi.ob_ctrl.msg_limit_h = 0xfd820064
&pcie1->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd820068
&pcie1->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd82006c
&pcie1->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd820070
&pcie1->axi.ob_ctrl.addr_size_replace = 0xfd820074
&pcie1->axi.msg.addr_high = 0xfd820090
&pcie1->axi.msg.addr_low = 0xfd820094
&pcie1->axi.msg.type = 0xfd820098
&pcie1->axi.pcie_status.debug = 0xfd82009c
&pcie1->axi.rd_parity.log_high = 0xfd8200a0
&pcie1->axi.rd_parity.log_low = 0xfd8200a4
&pcie1->axi.rd_cmpl.cmpl_log_high = 0xfd8200a8
&pcie1->axi.rd_cmpl.cmpl_log_low = 0xfd8200ac
&pcie1->axi.rd_to.to_log_high = 0xfd8200b0
&pcie1->axi.rd_to.to_log_low = 0xfd8200b4
&pcie1->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8200b8
&pcie1->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8200bc
&pcie1->axi.wr_to.wr_to_log_high = 0xfd8200c0
&pcie1->axi.wr_to.wr_to_log_low = 0xfd8200c4
&pcie1->axi.pcie_global.conf = 0xfd8200c8
&pcie1->axi.status.lane0 = 0xfd8200cc
&pcie1->axi.status.lane1 = 0xfd8200d0
&pcie1->axi.status.lane2 = 0xfd8200d4
&pcie1->axi.status.lane3 = 0xfd8200d8
&pcie1->axi.conf.zero_lane0 = 0xfd8200dc
&pcie1->axi.conf.zero_lane1 = 0xfd8200e0
&pcie1->axi.conf.zero_lane2 = 0xfd8200e4
&pcie1->axi.conf.zero_lane3 = 0xfd8200e8
&pcie1->axi.conf.one_lane0 = 0xfd8200ec
&pcie1->axi.conf.one_lane1 = 0xfd8200f0
&pcie1->axi.conf.one_lane2 = 0xfd8200f4
&pcie1->axi.conf.one_lane3 = 0xfd8200f8
&pcie1->axi.parity.en_axi = 0xfd8200fc
&pcie1->axi.parity.status_axi = 0xfd820100
&pcie1->axi.pos_logged.error_low = 0xfd820104
&pcie1->axi.pos_logged.error_high = 0xfd820108
&pcie1->axi.ordering.pos_cntl = 0xfd82010c
&pcie1->axi.link_down.reset_extend = 0xfd820110
&pcie1->axi.pre_configuration.pcie_core_setup = 0xfd820114
&pcie1->axi.init_fc.cfg = 0xfd820118
&pcie1->axi.device_id.device_rev_id = 0xfd82016c
&pcie1->axi.int_grp_a.cause = 0xfd820200
&pcie1->axi.int_grp_a.cause_set = 0xfd820208
&pcie1->axi.int_grp_a.mask = 0xfd820210
&pcie1->axi.int_grp_a.mask_clear = 0xfd820218
&pcie1->axi.int_grp_a.status = 0xfd820220
&pcie1->axi.int_grp_a.control = 0xfd820228
&pcie1->axi.int_grp_a.abort_mask = 0xfd820230
&pcie1->axi.int_grp_a.log_mask = 0xfd820238
&pcie1->app.global_ctrl.port_init = 0xfd821000
&pcie1->app.global_ctrl.port_status = 0xfd821004
&pcie1->app.global_ctrl.pm_control = 0xfd821008
&pcie1->app.global_ctrl.events_gen = 0xfd821010
&pcie1->app.global_ctrl.pended_corr_err_sts_int = 0xfd821014
&pcie1->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd821018
&pcie1->app.global_ctrl.sris_kp_counter_value = 0xfd82101c
&pcie1->app.debug.info_0 = 0xfd821080
&pcie1->app.debug.info_1 = 0xfd821084
&pcie1->app.debug.info_2 = 0xfd821088
&pcie1->app.debug.info_3 = 0xfd82108c
&pcie1->app.ob_ven_msg.control = 0xfd821090
&pcie1->app.ob_ven_msg.param_1 = 0xfd821094
&pcie1->app.ob_ven_msg.param_2 = 0xfd821098
&pcie1->app.ob_ven_msg.data_high = 0xfd82109c
&pcie1->app.ob_ven_msg.data_low = 0xfd8210a4
&pcie1->app.ap_user_send_msg.req_info = 0xfd8210a8
&pcie1->app.ap_user_send_msg.ack_info = 0xfd8210ac
&pcie1->app.soc_int.status_0 = 0xfd821100
&pcie1->app.soc_int.status_1 = 0xfd821104
&pcie1->app.soc_int.status_2 = 0xfd821108
&pcie1->app.soc_int.status_3 = 0xfd82110c
&pcie1->app.soc_int.mask_inta_leg_0 = 0xfd821110
&pcie1->app.soc_int.mask_inta_leg_1 = 0xfd821114
&pcie1->app.soc_int.mask_inta_leg_2 = 0xfd821118
&pcie1->app.soc_int.mask_inta_leg_3 = 0xfd82111c
&pcie1->app.soc_int.mask_msi_leg_0 = 0xfd821120
&pcie1->app.soc_int.mask_msi_leg_1 = 0xfd821124
&pcie1->app.soc_int.mask_msi_leg_2 = 0xfd821128
&pcie1->app.soc_int.mask_msi_leg_3 = 0xfd82112c
&pcie1->app.soc_int.msi_leg_cntl = 0xfd821130
&pcie1->app.link_down.reset_delay = 0xfd821228
&pcie1->app.ctrl_gen.features = 0xfd821230
&pcie1->app.parity.en_core = 0xfd821234
&pcie1->app.parity.status_core = 0xfd821238
&pcie1->app.last_wr.cfg_addr = 0xfd82123c
&pcie1->app.atu.in_mask_pair[0] = 0xfd821240
&pcie1->app.atu.in_mask_pair[1] = 0xfd821244
&pcie1->app.atu.in_mask_pair[2] = 0xfd821248
&pcie1->app.atu.in_mask_pair[3] = 0xfd82124c
&pcie1->app.atu.in_mask_pair[4] = 0xfd821250
&pcie1->app.atu.in_mask_pair[5] = 0xfd821254
&pcie1->app.atu.out_mask_pair[0] = 0xfd821258
&pcie1->app.atu.out_mask_pair[1] = 0xfd82125c
&pcie1->app.atu.out_mask_pair[2] = 0xfd821260
&pcie1->app.atu.out_mask_pair[3] = 0xfd821264
&pcie1->app.atu.out_mask_pair[4] = 0xfd821268
&pcie1->app.atu.out_mask_pair[5] = 0xfd82126c
&pcie1->app.ap_err[0].hdr_log = 0xfd821288
&pcie1->app.ap_err[1].hdr_log = 0xfd82128c
&pcie1->app.ap_err[2].hdr_log = 0xfd821290
&pcie1->app.ap_err[3].hdr_log = 0xfd821294
&pcie1->app.status_per_func.status_per_func = 0xfd821300
&pcie1->app.int_grp_a.cause = 0xfd821400
&pcie1->app.int_grp_a.cause_set = 0xfd821408
&pcie1->app.int_grp_a.mask = 0xfd821410
&pcie1->app.int_grp_a.mask_clear = 0xfd821418
&pcie1->app.int_grp_a.status = 0xfd821420
&pcie1->app.int_grp_a.control = 0xfd821428
&pcie1->app.int_grp_a.abort_mask = 0xfd821430
&pcie1->app.int_grp_a.log_mask = 0xfd821438
&pcie1->app.int_grp_b.cause = 0xfd821440
&pcie1->app.int_grp_b.cause_set = 0xfd821448
&pcie1->app.int_grp_b.mask = 0xfd821450
&pcie1->app.int_grp_b.mask_clear = 0xfd821458
&pcie1->app.int_grp_b.status = 0xfd821460
&pcie1->app.int_grp_b.control = 0xfd821468
&pcie1->app.int_grp_b.abort_mask = 0xfd821470
&pcie1->app.int_grp_b.log_mask = 0xfd821478
&pcie1->core_space.pcie_pm_cap_base = 0xfd822040
&pcie1->core_space.pcie_cap_base = 0xfd822070
&pcie1->core_space.pcie_dev_cap_base = 0xfd822074
&pcie1->core_space.pcie_dev_ctrl_status = 0xfd822078
&pcie1->core_space.pcie_link_cap_base = 0xfd82207c
&pcie1->core_space.pcie_link_ctrl_status = 0xfd822080
&pcie1->core_space.msix_cap_base = 0xfd8220b0
&pcie1->core_space.aer.header = 0xfd822100
&pcie1->core_space.aer.uncorr_err_stat = 0xfd822104
&pcie1->core_space.aer.uncorr_err_mask = 0xfd822108
&pcie1->core_space.aer.uncorr_err_severity = 0xfd82210c
&pcie1->core_space.aer.corr_err_stat = 0xfd822110
&pcie1->core_space.aer.corr_err_mask = 0xfd822114
&pcie1->core_space.aer.cap_and_ctrl = 0xfd822118
&pcie1->core_space.aer.header_log[0] = 0xfd82211c
&pcie1->core_space.aer.header_log[1] = 0xfd822120
&pcie1->core_space.aer.header_log[2] = 0xfd822124
&pcie1->core_space.aer.header_log[3] = 0xfd822128
&pcie1->core_space.aer.root_err_cmd = 0xfd82212c
&pcie1->core_space.aer.root_err_stat = 0xfd822130
&pcie1->core_space.aer.err_src_id = 0xfd822134
&pcie1->core_space.pcie_sec_ext_cap_base = 0xfd822150
&pcie1->core_space.port_regs.ack_lat_rply_timer = 0xfd822700
&pcie1->core_space.port_regs.ack_f_aspm_ctrl = 0xfd82270c
&pcie1->core_space.port_regs.port_link_ctrl = 0xfd822710
&pcie1->core_space.port_regs.timer_ctrl_max_func_num = 0xfd822718
&pcie1->core_space.port_regs.filter_mask_reg_1 = 0xfd82271c
&pcie1->core_space.port_regs.vc0_posted_rcv_q_ctrl = 0xfd822748
&pcie1->core_space.port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd82274c
&pcie1->core_space.port_regs.vc0_comp_rcv_q_ctrl = 0xfd822750
&pcie1->core_space.port_regs.gen2_ctrl = 0xfd82280c
&pcie1->core_space.port_regs.gen3_ctrl = 0xfd822890
&pcie1->core_space.port_regs.gen3_eq_fs_lf = 0xfd822894
&pcie1->core_space.port_regs.gen3_eq_preset_to_coef_map = 0xfd822898
&pcie1->core_space.port_regs.gen3_eq_preset_idx = 0xfd82289c
&pcie1->core_space.port_regs.gen3_eq_status = 0xfd8228a4
&pcie1->core_space.port_regs.gen3_eq_ctrl = 0xfd8228a8
&pcie1->core_space.port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8228ac
&pcie1->core_space.port_regs.pipe_loopback_ctrl = 0xfd8228b8
&pcie1->core_space.port_regs.rd_only_wr_en = 0xfd8228bc
&pcie1->core_space.port_regs.axi_slave_err_resp = 0xfd8228d0
&pcie1->core_space.port_regs.iatu.index = 0xfd822900
&pcie1->core_space.port_regs.iatu.cr1 = 0xfd822904
&pcie1->core_space.port_regs.iatu.cr2 = 0xfd822908
&pcie1->core_space.port_regs.iatu.lower_base_addr = 0xfd82290c
&pcie1->core_space.port_regs.iatu.upper_base_addr = 0xfd822910
&pcie1->core_space.port_regs.iatu.limit_addr = 0xfd822914
&pcie1->core_space.port_regs.iatu.lower_target_addr = 0xfd822918
&pcie1->core_space.port_regs.iatu.upper_target_addr = 0xfd82291c
&pcie1->core_space.port_regs.iatu.cr3 = 0xfd822920
&pcie2->axi.ctrl.global = 0xfd840000
&pcie2->axi.ctrl.master_bctl = 0xfd840008
&pcie2->axi.ctrl.master_rctl = 0xfd84000c
&pcie2->axi.ctrl.master_ctl = 0xfd840010
&pcie2->axi.ctrl.master_arctl = 0xfd840014
&pcie2->axi.ctrl.master_awctl = 0xfd840018
&pcie2->axi.ctrl.slave_rctl = 0xfd84001c
&pcie2->axi.ctrl.slv_wctl = 0xfd840020
&pcie2->axi.ctrl.slv_ctl = 0xfd840024
&pcie2->axi.ctrl.dbi_ctl = 0xfd840028
&pcie2->axi.ctrl.tgtid_mask = 0xfd84002c
&pcie2->axi.ob_ctrl.cfg_target_bus = 0xfd840040
&pcie2->axi.ob_ctrl.cfg_control = 0xfd840044
&pcie2->axi.ob_ctrl.io_start_l = 0xfd840048
&pcie2->axi.ob_ctrl.io_start_h = 0xfd84004c
&pcie2->axi.ob_ctrl.io_limit_l = 0xfd840050
&pcie2->axi.ob_ctrl.io_limit_h = 0xfd840054
&pcie2->axi.ob_ctrl.msg_start_l = 0xfd840058
&pcie2->axi.ob_ctrl.msg_start_h = 0xfd84005c
&pcie2->axi.ob_ctrl.msg_limit_l = 0xfd840060
&pcie2->axi.ob_ctrl.msg_limit_h = 0xfd840064
&pcie2->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd840068
&pcie2->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd84006c
&pcie2->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd840070
&pcie2->axi.ob_ctrl.addr_size_replace = 0xfd840074
&pcie2->axi.msg.addr_high = 0xfd840090
&pcie2->axi.msg.addr_low = 0xfd840094
&pcie2->axi.msg.type = 0xfd840098
&pcie2->axi.pcie_status.debug = 0xfd84009c
&pcie2->axi.rd_parity.log_high = 0xfd8400a0
&pcie2->axi.rd_parity.log_low = 0xfd8400a4
&pcie2->axi.rd_cmpl.cmpl_log_high = 0xfd8400a8
&pcie2->axi.rd_cmpl.cmpl_log_low = 0xfd8400ac
&pcie2->axi.rd_to.to_log_high = 0xfd8400b0
&pcie2->axi.rd_to.to_log_low = 0xfd8400b4
&pcie2->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8400b8
&pcie2->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8400bc
&pcie2->axi.wr_to.wr_to_log_high = 0xfd8400c0
&pcie2->axi.wr_to.wr_to_log_low = 0xfd8400c4
&pcie2->axi.pcie_global.conf = 0xfd8400c8
&pcie2->axi.status.lane0 = 0xfd8400cc
&pcie2->axi.status.lane1 = 0xfd8400d0
&pcie2->axi.status.lane2 = 0xfd8400d4
&pcie2->axi.status.lane3 = 0xfd8400d8
&pcie2->axi.conf.zero_lane0 = 0xfd8400dc
&pcie2->axi.conf.zero_lane1 = 0xfd8400e0
&pcie2->axi.conf.zero_lane2 = 0xfd8400e4
&pcie2->axi.conf.zero_lane3 = 0xfd8400e8
&pcie2->axi.conf.one_lane0 = 0xfd8400ec
&pcie2->axi.conf.one_lane1 = 0xfd8400f0
&pcie2->axi.conf.one_lane2 = 0xfd8400f4
&pcie2->axi.conf.one_lane3 = 0xfd8400f8
&pcie2->axi.parity.en_axi = 0xfd8400fc
&pcie2->axi.parity.status_axi = 0xfd840100
&pcie2->axi.pos_logged.error_low = 0xfd840104
&pcie2->axi.pos_logged.error_high = 0xfd840108
&pcie2->axi.ordering.pos_cntl = 0xfd84010c
&pcie2->axi.link_down.reset_extend = 0xfd840110
&pcie2->axi.pre_configuration.pcie_core_setup = 0xfd840114
&pcie2->axi.init_fc.cfg = 0xfd840118
&pcie2->axi.device_id.device_rev_id = 0xfd84016c
&pcie2->axi.int_grp_a.cause = 0xfd840200
&pcie2->axi.int_grp_a.cause_set = 0xfd840208
&pcie2->axi.int_grp_a.mask = 0xfd840210
&pcie2->axi.int_grp_a.mask_clear = 0xfd840218
&pcie2->axi.int_grp_a.status = 0xfd840220
&pcie2->axi.int_grp_a.control = 0xfd840228
&pcie2->axi.int_grp_a.abort_mask = 0xfd840230
&pcie2->axi.int_grp_a.log_mask = 0xfd840238
&pcie2->app.global_ctrl.port_init = 0xfd841000
&pcie2->app.global_ctrl.port_status = 0xfd841004
&pcie2->app.global_ctrl.pm_control = 0xfd841008
&pcie2->app.global_ctrl.events_gen = 0xfd841010
&pcie2->app.global_ctrl.pended_corr_err_sts_int = 0xfd841014
&pcie2->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd841018
&pcie2->app.global_ctrl.sris_kp_counter_value = 0xfd84101c
&pcie2->app.debug.info_0 = 0xfd841080
&pcie2->app.debug.info_1 = 0xfd841084
&pcie2->app.debug.info_2 = 0xfd841088
&pcie2->app.debug.info_3 = 0xfd84108c
&pcie2->app.ob_ven_msg.control = 0xfd841090
&pcie2->app.ob_ven_msg.param_1 = 0xfd841094
&pcie2->app.ob_ven_msg.param_2 = 0xfd841098
&pcie2->app.ob_ven_msg.data_high = 0xfd84109c
&pcie2->app.ob_ven_msg.data_low = 0xfd8410a4
&pcie2->app.ap_user_send_msg.req_info = 0xfd8410a8
&pcie2->app.ap_user_send_msg.ack_info = 0xfd8410ac
&pcie2->app.soc_int.status_0 = 0xfd841100
&pcie2->app.soc_int.status_1 = 0xfd841104
&pcie2->app.soc_int.status_2 = 0xfd841108
&pcie2->app.soc_int.status_3 = 0xfd84110c
&pcie2->app.soc_int.mask_inta_leg_0 = 0xfd841110
&pcie2->app.soc_int.mask_inta_leg_1 = 0xfd841114
&pcie2->app.soc_int.mask_inta_leg_2 = 0xfd841118
&pcie2->app.soc_int.mask_inta_leg_3 = 0xfd84111c
&pcie2->app.soc_int.mask_msi_leg_0 = 0xfd841120
&pcie2->app.soc_int.mask_msi_leg_1 = 0xfd841124
&pcie2->app.soc_int.mask_msi_leg_2 = 0xfd841128
&pcie2->app.soc_int.mask_msi_leg_3 = 0xfd84112c
&pcie2->app.soc_int.msi_leg_cntl = 0xfd841130
&pcie2->app.link_down.reset_delay = 0xfd841228
&pcie2->app.ctrl_gen.features = 0xfd841230
&pcie2->app.parity.en_core = 0xfd841234
&pcie2->app.parity.status_core = 0xfd841238
&pcie2->app.last_wr.cfg_addr = 0xfd84123c
&pcie2->app.atu.in_mask_pair[0] = 0xfd841240
&pcie2->app.atu.in_mask_pair[1] = 0xfd841244
&pcie2->app.atu.in_mask_pair[2] = 0xfd841248
&pcie2->app.atu.in_mask_pair[3] = 0xfd84124c
&pcie2->app.atu.in_mask_pair[4] = 0xfd841250
&pcie2->app.atu.in_mask_pair[5] = 0xfd841254
&pcie2->app.atu.out_mask_pair[0] = 0xfd841258
&pcie2->app.atu.out_mask_pair[1] = 0xfd84125c
&pcie2->app.atu.out_mask_pair[2] = 0xfd841260
&pcie2->app.atu.out_mask_pair[3] = 0xfd841264
&pcie2->app.atu.out_mask_pair[4] = 0xfd841268
&pcie2->app.atu.out_mask_pair[5] = 0xfd84126c
&pcie2->app.ap_err[0].hdr_log = 0xfd841288
&pcie2->app.ap_err[1].hdr_log = 0xfd84128c
&pcie2->app.ap_err[2].hdr_log = 0xfd841290
&pcie2->app.ap_err[3].hdr_log = 0xfd841294
&pcie2->app.status_per_func.status_per_func = 0xfd841300
&pcie2->app.int_grp_a.cause = 0xfd841400
&pcie2->app.int_grp_a.cause_set = 0xfd841408
&pcie2->app.int_grp_a.mask = 0xfd841410
&pcie2->app.int_grp_a.mask_clear = 0xfd841418
&pcie2->app.int_grp_a.status = 0xfd841420
&pcie2->app.int_grp_a.control = 0xfd841428
&pcie2->app.int_grp_a.abort_mask = 0xfd841430
&pcie2->app.int_grp_a.log_mask = 0xfd841438
&pcie2->app.int_grp_b.cause = 0xfd841440
&pcie2->app.int_grp_b.cause_set = 0xfd841448
&pcie2->app.int_grp_b.mask = 0xfd841450
&pcie2->app.int_grp_b.mask_clear = 0xfd841458
&pcie2->app.int_grp_b.status = 0xfd841460
&pcie2->app.int_grp_b.control = 0xfd841468
&pcie2->app.int_grp_b.abort_mask = 0xfd841470
&pcie2->app.int_grp_b.log_mask = 0xfd841478
&pcie2->core_space.pcie_pm_cap_base = 0xfd842040
&pcie2->core_space.pcie_cap_base = 0xfd842070
&pcie2->core_space.pcie_dev_cap_base = 0xfd842074
&pcie2->core_space.pcie_dev_ctrl_status = 0xfd842078
&pcie2->core_space.pcie_link_cap_base = 0xfd84207c
&pcie2->core_space.pcie_link_ctrl_status = 0xfd842080
&pcie2->core_space.msix_cap_base = 0xfd8420b0
&pcie2->core_space.aer.header = 0xfd842100
&pcie2->core_space.aer.uncorr_err_stat = 0xfd842104
&pcie2->core_space.aer.uncorr_err_mask = 0xfd842108
&pcie2->core_space.aer.uncorr_err_severity = 0xfd84210c
&pcie2->core_space.aer.corr_err_stat = 0xfd842110
&pcie2->core_space.aer.corr_err_mask = 0xfd842114
&pcie2->core_space.aer.cap_and_ctrl = 0xfd842118
&pcie2->core_space.aer.header_log[0] = 0xfd84211c
&pcie2->core_space.aer.header_log[1] = 0xfd842120
&pcie2->core_space.aer.header_log[2] = 0xfd842124
&pcie2->core_space.aer.header_log[3] = 0xfd842128
&pcie2->core_space.aer.root_err_cmd = 0xfd84212c
&pcie2->core_space.aer.root_err_stat = 0xfd842130
&pcie2->core_space.aer.err_src_id = 0xfd842134
&pcie2->core_space.pcie_sec_ext_cap_base = 0xfd842150
&pcie2->core_space.port_regs.ack_lat_rply_timer = 0xfd842700
&pcie2->core_space.port_regs.ack_f_aspm_ctrl = 0xfd84270c
&pcie2->core_space.port_regs.port_link_ctrl = 0xfd842710
&pcie2->core_space.port_regs.timer_ctrl_max_func_num = 0xfd842718
&pcie2->core_space.port_regs.filter_mask_reg_1 = 0xfd84271c
&pcie2->core_space.port_regs.vc0_posted_rcv_q_ctrl = 0xfd842748
&pcie2->core_space.port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd84274c
&pcie2->core_space.port_regs.vc0_comp_rcv_q_ctrl = 0xfd842750
&pcie2->core_space.port_regs.gen2_ctrl = 0xfd84280c
&pcie2->core_space.port_regs.gen3_ctrl = 0xfd842890
&pcie2->core_space.port_regs.gen3_eq_fs_lf = 0xfd842894
&pcie2->core_space.port_regs.gen3_eq_preset_to_coef_map = 0xfd842898
&pcie2->core_space.port_regs.gen3_eq_preset_idx = 0xfd84289c
&pcie2->core_space.port_regs.gen3_eq_status = 0xfd8428a4
&pcie2->core_space.port_regs.gen3_eq_ctrl = 0xfd8428a8
&pcie2->core_space.port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8428ac
&pcie2->core_space.port_regs.pipe_loopback_ctrl = 0xfd8428b8
&pcie2->core_space.port_regs.rd_only_wr_en = 0xfd8428bc
&pcie2->core_space.port_regs.axi_slave_err_resp = 0xfd8428d0
&pcie2->core_space.port_regs.iatu.index = 0xfd842900
&pcie2->core_space.port_regs.iatu.cr1 = 0xfd842904
&pcie2->core_space.port_regs.iatu.cr2 = 0xfd842908
&pcie2->core_space.port_regs.iatu.lower_base_addr = 0xfd84290c
&pcie2->core_space.port_regs.iatu.upper_base_addr = 0xfd842910
&pcie2->core_space.port_regs.iatu.limit_addr = 0xfd842914
&pcie2->core_space.port_regs.iatu.lower_target_addr = 0xfd842918
&pcie2->core_space.port_regs.iatu.upper_target_addr = 0xfd84291c
&pcie2->core_space.port_regs.iatu.cr3 = 0xfd842920
&cmos->groups[0].setup = 0xfd860000
&cmos->groups[0].ddr_setup = 0xfd860004
&cmos->groups[0].io_bist_flow = 0xfd860008
&cmos->groups[0].io_bist_status = 0xfd86000c
&cmos->groups[0].test_pattern[0] = 0xfd860010
&cmos->groups[0].test_pattern[1] = 0xfd860014
&cmos->groups[0].test_pattern[2] = 0xfd860018
&cmos->groups[0].test_pattern[3] = 0xfd86001c
&cmos->groups[0].cmos_drv = 0xfd860020
&cmos->groups[1].setup = 0xfd860100
&cmos->groups[1].ddr_setup = 0xfd860104
&cmos->groups[1].io_bist_flow = 0xfd860108
&cmos->groups[1].io_bist_status = 0xfd86010c
&cmos->groups[1].test_pattern[0] = 0xfd860110
&cmos->groups[1].test_pattern[1] = 0xfd860114
&cmos->groups[1].test_pattern[2] = 0xfd860118
&cmos->groups[1].test_pattern[3] = 0xfd86011c
&cmos->groups[1].cmos_drv = 0xfd860120
&cmos->groups[2].setup = 0xfd860200
&cmos->groups[2].ddr_setup = 0xfd860204
&cmos->groups[2].io_bist_flow = 0xfd860208
&cmos->groups[2].io_bist_status = 0xfd86020c
&cmos->groups[2].test_pattern[0] = 0xfd860210
&cmos->groups[2].test_pattern[1] = 0xfd860214
&cmos->groups[2].test_pattern[2] = 0xfd860218
&cmos->groups[2].test_pattern[3] = 0xfd86021c
&cmos->groups[2].cmos_drv = 0xfd860220
&cmos->groups[3].setup = 0xfd860300
&cmos->groups[3].ddr_setup = 0xfd860304
&cmos->groups[3].io_bist_flow = 0xfd860308
&cmos->groups[3].io_bist_status = 0xfd86030c
&cmos->groups[3].test_pattern[0] = 0xfd860310
&cmos->groups[3].test_pattern[1] = 0xfd860314
&cmos->groups[3].test_pattern[2] = 0xfd860318
&cmos->groups[3].test_pattern[3] = 0xfd86031c
&cmos->groups[3].cmos_drv = 0xfd860320
&cmos->groups[4].setup = 0xfd860400
&cmos->groups[4].ddr_setup = 0xfd860404
&cmos->groups[4].io_bist_flow = 0xfd860408
&cmos->groups[4].io_bist_status = 0xfd86040c
&cmos->groups[4].test_pattern[0] = 0xfd860410
&cmos->groups[4].test_pattern[1] = 0xfd860414
&cmos->groups[4].test_pattern[2] = 0xfd860418
&cmos->groups[4].test_pattern[3] = 0xfd86041c
&cmos->groups[4].cmos_drv = 0xfd860420
&cmos->groups[5].setup = 0xfd860500
&cmos->groups[5].ddr_setup = 0xfd860504
&cmos->groups[5].io_bist_flow = 0xfd860508
&cmos->groups[5].io_bist_status = 0xfd86050c
&cmos->groups[5].test_pattern[0] = 0xfd860510
&cmos->groups[5].test_pattern[1] = 0xfd860514
&cmos->groups[5].test_pattern[2] = 0xfd860518
&cmos->groups[5].test_pattern[3] = 0xfd86051c
&cmos->groups[5].cmos_drv = 0xfd860520
&cmos->groups[6].setup = 0xfd860600
&cmos->groups[6].ddr_setup = 0xfd860604
&cmos->groups[6].io_bist_flow = 0xfd860608
&cmos->groups[6].io_bist_status = 0xfd86060c
&cmos->groups[6].test_pattern[0] = 0xfd860610
&cmos->groups[6].test_pattern[1] = 0xfd860614
&cmos->groups[6].test_pattern[2] = 0xfd860618
&cmos->groups[6].test_pattern[3] = 0xfd86061c
&cmos->groups[6].cmos_drv = 0xfd860620
&cmos->groups[7].setup = 0xfd860700
&cmos->groups[7].ddr_setup = 0xfd860704
&cmos->groups[7].io_bist_flow = 0xfd860708
&cmos->groups[7].io_bist_status = 0xfd86070c
&cmos->groups[7].test_pattern[0] = 0xfd860710
&cmos->groups[7].test_pattern[1] = 0xfd860714
&cmos->groups[7].test_pattern[2] = 0xfd860718
&cmos->groups[7].test_pattern[3] = 0xfd86071c
&cmos->groups[7].cmos_drv = 0xfd860720
&cmos->groups[8].setup = 0xfd860800
&cmos->groups[8].ddr_setup = 0xfd860804
&cmos->groups[8].io_bist_flow = 0xfd860808
&cmos->groups[8].io_bist_status = 0xfd86080c
&cmos->groups[8].test_pattern[0] = 0xfd860810
&cmos->groups[8].test_pattern[1] = 0xfd860814
&cmos->groups[8].test_pattern[2] = 0xfd860818
&cmos->groups[8].test_pattern[3] = 0xfd86081c
&cmos->groups[8].cmos_drv = 0xfd860820
&cmos->groups[9].setup = 0xfd860900
&cmos->groups[9].ddr_setup = 0xfd860904
&cmos->groups[9].io_bist_flow = 0xfd860908
&cmos->groups[9].io_bist_status = 0xfd86090c
&cmos->groups[9].test_pattern[0] = 0xfd860910
&cmos->groups[9].test_pattern[1] = 0xfd860914
&cmos->groups[9].test_pattern[2] = 0xfd860918
&cmos->groups[9].test_pattern[3] = 0xfd86091c
&cmos->groups[9].cmos_drv = 0xfd860920
&thermal_sensor->unit.static_config = 0xfd860a00
&thermal_sensor->unit.threshold_config = 0xfd860a04
&thermal_sensor->unit.dynamic_config = 0xfd860a08
&thermal_sensor->unit.status = 0xfd860a0c
&pll_sb->gen.setup_0_v1 = 0xfd860b00
&pll_sb->gen.setup_1 = 0xfd860b04
&pll_sb->gen.setup_2 = 0xfd860b08
&pll_sb->gen.setup_3 = 0xfd860b0c
&pll_sb->gen.pll_test_setup_4 = 0xfd860b10
&pll_sb->gen.test_result_5 = 0xfd860b14
&pll_sb->gen.setup_6_v1 = 0xfd860b18
&pll_sb->gen.status_7 = 0xfd860b1c
&pll_sb->ch_pair[0].cfg = 0xfd860b20
&pll_sb->ch_pair[1].cfg = 0xfd860b24
&pll_sb->ch_pair[2].cfg = 0xfd860b28
&pll_sb->ch_pair[3].cfg = 0xfd860b2c
&pll_sb->ch_pair[4].cfg = 0xfd860b30
&pll_sb->ch_pair[5].cfg = 0xfd860b34
&pll_sb->ch_pair[6].cfg = 0xfd860b38
&pll_sb->ch_pair[7].cfg = 0xfd860b3c
&pll_sb->v2.setup_0 = 0xfd860b40
&pll_sb->v2.setup_6 = 0xfd860b58
&pll_sb->v3.setup_0 = 0xfd860b80
&pll_sb->v3.setup_3 = 0xfd860b84
&pll_sb->v3.setup_6 = 0xfd860b98
&pll_nb->gen.setup_0_v1 = 0xfd860c00
&pll_nb->gen.setup_1 = 0xfd860c04
&pll_nb->gen.setup_2 = 0xfd860c08
&pll_nb->gen.setup_3 = 0xfd860c0c
&pll_nb->gen.pll_test_setup_4 = 0xfd860c10
&pll_nb->gen.test_result_5 = 0xfd860c14
&pll_nb->gen.setup_6_v1 = 0xfd860c18
&pll_nb->gen.status_7 = 0xfd860c1c
&pll_nb->ch_pair[0].cfg = 0xfd860c20
&pll_nb->ch_pair[1].cfg = 0xfd860c24
&pll_nb->ch_pair[2].cfg = 0xfd860c28
&pll_nb->ch_pair[3].cfg = 0xfd860c2c
&pll_nb->ch_pair[4].cfg = 0xfd860c30
&pll_nb->ch_pair[5].cfg = 0xfd860c34
&pll_nb->ch_pair[6].cfg = 0xfd860c38
&pll_nb->ch_pair[7].cfg = 0xfd860c3c
&pll_nb->v2.setup_0 = 0xfd860c40
&pll_nb->v2.setup_6 = 0xfd860c58
&pll_nb->v3.setup_0 = 0xfd860c80
&pll_nb->v3.setup_3 = 0xfd860c84
&pll_nb->v3.setup_6 = 0xfd860c98
&pll_cpu->gen.setup_0_v1 = 0xfd860d00
&pll_cpu->gen.setup_1 = 0xfd860d04
&pll_cpu->gen.setup_2 = 0xfd860d08
&pll_cpu->gen.setup_3 = 0xfd860d0c
&pll_cpu->gen.pll_test_setup_4 = 0xfd860d10
&pll_cpu->gen.test_result_5 = 0xfd860d14
&pll_cpu->gen.setup_6_v1 = 0xfd860d18
&pll_cpu->gen.status_7 = 0xfd860d1c
&pll_cpu->ch_pair[0].cfg = 0xfd860d20
&pll_cpu->ch_pair[1].cfg = 0xfd860d24
&pll_cpu->ch_pair[2].cfg = 0xfd860d28
&pll_cpu->ch_pair[3].cfg = 0xfd860d2c
&pll_cpu->ch_pair[4].cfg = 0xfd860d30
&pll_cpu->ch_pair[5].cfg = 0xfd860d34
&pll_cpu->ch_pair[6].cfg = 0xfd860d38
&pll_cpu->ch_pair[7].cfg = 0xfd860d3c
&pll_cpu->v2.setup_0 = 0xfd860d40
&pll_cpu->v2.setup_6 = 0xfd860d58
&pll_cpu->v3.setup_0 = 0xfd860d80
&pll_cpu->v3.setup_3 = 0xfd860d84
&pll_cpu->v3.setup_6 = 0xfd860d98
&i2c_pld->con = 0xfd880000
&i2c_pld->tar = 0xfd880004
&i2c_pld->sar = 0xfd880008
&i2c_pld->hs_maddr = 0xfd88000c
&i2c_pld->data_cmd = 0xfd880010
&i2c_pld->ss_scl_hcnt = 0xfd880014
&i2c_pld->ss_scl_lcnt = 0xfd880018
&i2c_pld->fs_scl_hcnt = 0xfd88001c
&i2c_pld->fs_scl_lcnt = 0xfd880020
&i2c_pld->hs_scl_hcnt = 0xfd880024
&i2c_pld->hs_scl_lcnt = 0xfd880028
&i2c_pld->intr_stat = 0xfd88002c
&i2c_pld->intr_mask = 0xfd880030
&i2c_pld->raw_intr_stat = 0xfd880034
&i2c_pld->rx_tl = 0xfd880038
&i2c_pld->tx_tl = 0xfd88003c
&i2c_pld->clr_intr = 0xfd880040
&i2c_pld->clr_rx_under = 0xfd880044
&i2c_pld->clr_rx_over = 0xfd880048
&i2c_pld->clr_tx_over = 0xfd88004c
&i2c_pld->clr_rd_req = 0xfd880050
&i2c_pld->clr_tx_abrt = 0xfd880054
&i2c_pld->clr_rx_done = 0xfd880058
&i2c_pld->clr_activity = 0xfd88005c
&i2c_pld->clr_stop_det = 0xfd880060
&i2c_pld->clr_start_det = 0xfd880064
&i2c_pld->clr_gen_call = 0xfd880068
&i2c_pld->enable = 0xfd88006c
&i2c_pld->status = 0xfd880070
&i2c_pld->txflr = 0xfd880074
&i2c_pld->rxflr = 0xfd880078
&i2c_pld->sda_hold = 0xfd88007c
&i2c_pld->tx_abrt_source = 0xfd880080
&i2c_pld->slv_data_nack_only = 0xfd880084
&i2c_pld->dma_cr = 0xfd880088
&i2c_pld->dma_tdlr = 0xfd88008c
&i2c_pld->dma_rdlr = 0xfd880090
&i2c_pld->sda_setup = 0xfd880094
&i2c_pld->ack_general_call = 0xfd880098
&i2c_pld->enable_status = 0xfd88009c
&i2c_pld->fs_spklen = 0xfd8800a0
&i2c_pld->hs_spklen = 0xfd8800a4
&i2c_pld->comp_param_1 = 0xfd8800f4
&i2c_pld->comp_version = 0xfd8800f8
&i2c_pld->comp_type = 0xfd8800fc
&spi_slave->ctrlr0 = 0xfd881000
&spi_slave->ctrlr1 = 0xfd881004
&spi_slave->ssienr = 0xfd881008
&spi_slave->mwcr = 0xfd88100c
&spi_slave->ser = 0xfd881010
&spi_slave->baudr = 0xfd881014
&spi_slave->txftlr = 0xfd881018
&spi_slave->rxftlr = 0xfd88101c
&spi_slave->txflr = 0xfd881020
&spi_slave->rxflr = 0xfd881024
&spi_slave->sr = 0xfd881028
&spi_slave->imr = 0xfd88102c
&spi_slave->isr = 0xfd881030
&spi_slave->risr = 0xfd881034
&spi_slave->txoicr = 0xfd881038
&spi_slave->rxoicr = 0xfd88103c
&spi_slave->rxuicr = 0xfd881040
&spi_slave->msticr = 0xfd881044
&spi_slave->icr = 0xfd881048
&spi_slave->dmacr = 0xfd88104c
&spi_slave->dmatdlr = 0xfd881050
&spi_slave->dmardlr = 0xfd881054
&spi_slave->idr = 0xfd881058
&spi_slave->ssi_comp_version = 0xfd88105c
&spi_slave->dr[0] = 0xfd881060
&spi_slave->dr[1] = 0xfd881062
&spi_slave->dr[2] = 0xfd881064
&spi_slave->dr[3] = 0xfd881066
&spi_slave->dr[4] = 0xfd881068
&spi_slave->dr[5] = 0xfd88106a
&spi_slave->dr[6] = 0xfd88106c
&spi_slave->dr[7] = 0xfd88106e
&spi_slave->dr[8] = 0xfd881070
&spi_slave->dr[9] = 0xfd881072
&spi_slave->dr[10] = 0xfd881074
&spi_slave->dr[11] = 0xfd881076
&spi_slave->dr[12] = 0xfd881078
&spi_slave->dr[13] = 0xfd88107a
&spi_slave->dr[14] = 0xfd88107c
&spi_slave->dr[15] = 0xfd88107e
&spi_slave->dr[16] = 0xfd881080
&spi_slave->dr[17] = 0xfd881082
&spi_slave->dr[18] = 0xfd881084
&spi_slave->dr[19] = 0xfd881086
&spi_slave->dr[20] = 0xfd881088
&spi_slave->dr[21] = 0xfd88108a
&spi_slave->dr[22] = 0xfd88108c
&spi_slave->dr[23] = 0xfd88108e
&spi_slave->dr[24] = 0xfd881090
&spi_slave->dr[25] = 0xfd881092
&spi_slave->dr[26] = 0xfd881094
&spi_slave->dr[27] = 0xfd881096
&spi_slave->dr[28] = 0xfd881098
&spi_slave->dr[29] = 0xfd88109a
&spi_slave->dr[30] = 0xfd88109c
&spi_slave->dr[31] = 0xfd88109e
&spi_slave->dr[32] = 0xfd8810a0
&spi_slave->dr[33] = 0xfd8810a2
&spi_slave->dr[34] = 0xfd8810a4
&spi_slave->dr[35] = 0xfd8810a6
&spi_slave->dr[36] = 0xfd8810a8
&spi_slave->dr[37] = 0xfd8810aa
&spi_slave->dr[38] = 0xfd8810ac
&spi_slave->dr[39] = 0xfd8810ae
&spi_slave->dr[40] = 0xfd8810b0
&spi_slave->dr[41] = 0xfd8810b2
&spi_slave->dr[42] = 0xfd8810b4
&spi_slave->dr[43] = 0xfd8810b6
&spi_slave->dr[44] = 0xfd8810b8
&spi_slave->dr[45] = 0xfd8810ba
&spi_slave->dr[46] = 0xfd8810bc
&spi_slave->dr[47] = 0xfd8810be
&spi_slave->dr[48] = 0xfd8810c0
&spi_slave->dr[49] = 0xfd8810c2
&spi_slave->dr[50] = 0xfd8810c4
&spi_slave->dr[51] = 0xfd8810c6
&spi_slave->dr[52] = 0xfd8810c8
&spi_slave->dr[53] = 0xfd8810ca
&spi_slave->dr[54] = 0xfd8810cc
&spi_slave->dr[55] = 0xfd8810ce
&spi_slave->dr[56] = 0xfd8810d0
&spi_slave->dr[57] = 0xfd8810d2
&spi_slave->dr[58] = 0xfd8810d4
&spi_slave->dr[59] = 0xfd8810d6
&spi_slave->dr[60] = 0xfd8810d8
&spi_slave->dr[61] = 0xfd8810da
&spi_slave->dr[62] = 0xfd8810dc
&spi_slave->dr[63] = 0xfd8810de
&spi_slave->dr[64] = 0xfd8810e0
&spi_slave->dr[65] = 0xfd8810e2
&spi_slave->dr[66] = 0xfd8810e4
&spi_slave->dr[67] = 0xfd8810e6
&spi_slave->dr[68] = 0xfd8810e8
&spi_slave->dr[69] = 0xfd8810ea
&spi_slave->dr[70] = 0xfd8810ec
&spi_slave->dr[71] = 0xfd8810ee
&spi_slave->rx_sample_dly = 0xfd8810f0
&spi_slave->ssi_ovr = 0xfd8810f4
&spi_master->ctrlr0 = 0xfd882000
&spi_master->ctrlr1 = 0xfd882004
&spi_master->ssienr = 0xfd882008
&spi_master->mwcr = 0xfd88200c
&spi_master->ser = 0xfd882010
&spi_master->baudr = 0xfd882014
&spi_master->txftlr = 0xfd882018
&spi_master->rxftlr = 0xfd88201c
&spi_master->txflr = 0xfd882020
&spi_master->rxflr = 0xfd882024
&spi_master->sr = 0xfd882028
&spi_master->imr = 0xfd88202c
&spi_master->isr = 0xfd882030
&spi_master->risr = 0xfd882034
&spi_master->txoicr = 0xfd882038
&spi_master->rxoicr = 0xfd88203c
&spi_master->rxuicr = 0xfd882040
&spi_master->msticr = 0xfd882044
&spi_master->icr = 0xfd882048
&spi_master->dmacr = 0xfd88204c
&spi_master->dmatdlr = 0xfd882050
&spi_master->dmardlr = 0xfd882054
&spi_master->idr = 0xfd882058
&spi_master->ssi_comp_version = 0xfd88205c
&spi_master->dr[0] = 0xfd882060
&spi_master->dr[1] = 0xfd882062
&spi_master->dr[2] = 0xfd882064
&spi_master->dr[3] = 0xfd882066
&spi_master->dr[4] = 0xfd882068
&spi_master->dr[5] = 0xfd88206a
&spi_master->dr[6] = 0xfd88206c
&spi_master->dr[7] = 0xfd88206e
&spi_master->dr[8] = 0xfd882070
&spi_master->dr[9] = 0xfd882072
&spi_master->dr[10] = 0xfd882074
&spi_master->dr[11] = 0xfd882076
&spi_master->dr[12] = 0xfd882078
&spi_master->dr[13] = 0xfd88207a
&spi_master->dr[14] = 0xfd88207c
&spi_master->dr[15] = 0xfd88207e
&spi_master->dr[16] = 0xfd882080
&spi_master->dr[17] = 0xfd882082
&spi_master->dr[18] = 0xfd882084
&spi_master->dr[19] = 0xfd882086
&spi_master->dr[20] = 0xfd882088
&spi_master->dr[21] = 0xfd88208a
&spi_master->dr[22] = 0xfd88208c
&spi_master->dr[23] = 0xfd88208e
&spi_master->dr[24] = 0xfd882090
&spi_master->dr[25] = 0xfd882092
&spi_master->dr[26] = 0xfd882094
&spi_master->dr[27] = 0xfd882096
&spi_master->dr[28] = 0xfd882098
&spi_master->dr[29] = 0xfd88209a
&spi_master->dr[30] = 0xfd88209c
&spi_master->dr[31] = 0xfd88209e
&spi_master->dr[32] = 0xfd8820a0
&spi_master->dr[33] = 0xfd8820a2
&spi_master->dr[34] = 0xfd8820a4
&spi_master->dr[35] = 0xfd8820a6
&spi_master->dr[36] = 0xfd8820a8
&spi_master->dr[37] = 0xfd8820aa
&spi_master->dr[38] = 0xfd8820ac
&spi_master->dr[39] = 0xfd8820ae
&spi_master->dr[40] = 0xfd8820b0
&spi_master->dr[41] = 0xfd8820b2
&spi_master->dr[42] = 0xfd8820b4
&spi_master->dr[43] = 0xfd8820b6
&spi_master->dr[44] = 0xfd8820b8
&spi_master->dr[45] = 0xfd8820ba
&spi_master->dr[46] = 0xfd8820bc
&spi_master->dr[47] = 0xfd8820be
&spi_master->dr[48] = 0xfd8820c0
&spi_master->dr[49] = 0xfd8820c2
&spi_master->dr[50] = 0xfd8820c4
&spi_master->dr[51] = 0xfd8820c6
&spi_master->dr[52] = 0xfd8820c8
&spi_master->dr[53] = 0xfd8820ca
&spi_master->dr[54] = 0xfd8820cc
&spi_master->dr[55] = 0xfd8820ce
&spi_master->dr[56] = 0xfd8820d0
&spi_master->dr[57] = 0xfd8820d2
&spi_master->dr[58] = 0xfd8820d4
&spi_master->dr[59] = 0xfd8820d6
&spi_master->dr[60] = 0xfd8820d8
&spi_master->dr[61] = 0xfd8820da
&spi_master->dr[62] = 0xfd8820dc
&spi_master->dr[63] = 0xfd8820de
&spi_master->dr[64] = 0xfd8820e0
&spi_master->dr[65] = 0xfd8820e2
&spi_master->dr[66] = 0xfd8820e4
&spi_master->dr[67] = 0xfd8820e6
&spi_master->dr[68] = 0xfd8820e8
&spi_master->dr[69] = 0xfd8820ea
&spi_master->dr[70] = 0xfd8820ec
&spi_master->dr[71] = 0xfd8820ee
&spi_master->rx_sample_dly = 0xfd8820f0
&spi_master->ssi_ovr = 0xfd8820f4
&uart_0->rbr_thr_dll = 0xfd883000
&uart_0->dlh_ier = 0xfd883004
&uart_0->iir_fcr = 0xfd883008
&uart_0->lcr = 0xfd88300c
&uart_0->mcr = 0xfd883010
&uart_0->lsr = 0xfd883014
&uart_0->msr = 0xfd883018
&uart_0->scr = 0xfd88301c
&uart_0->lpdll = 0xfd883020
&uart_0->lpdlh = 0xfd883024
&uart_0->srbr_sthr[0] = 0xfd883030
&uart_0->srbr_sthr[1] = 0xfd883034
&uart_0->srbr_sthr[2] = 0xfd883038
&uart_0->srbr_sthr[3] = 0xfd88303c
&uart_0->srbr_sthr[4] = 0xfd883040
&uart_0->srbr_sthr[5] = 0xfd883044
&uart_0->srbr_sthr[6] = 0xfd883048
&uart_0->srbr_sthr[7] = 0xfd88304c
&uart_0->srbr_sthr[8] = 0xfd883050
&uart_0->srbr_sthr[9] = 0xfd883054
&uart_0->srbr_sthr[10] = 0xfd883058
&uart_0->srbr_sthr[11] = 0xfd88305c
&uart_0->srbr_sthr[12] = 0xfd883060
&uart_0->srbr_sthr[13] = 0xfd883064
&uart_0->srbr_sthr[14] = 0xfd883068
&uart_0->srbr_sthr[15] = 0xfd88306c
&uart_0->far = 0xfd883070
&uart_0->tfr = 0xfd883074
&uart_0->rfw = 0xfd883078
&uart_0->usr = 0xfd88307c
&uart_0->tfl = 0xfd883080
&uart_0->rfl = 0xfd883084
&uart_0->srr = 0xfd883088
&uart_0->srts = 0xfd88308c
&uart_0->sbcr = 0xfd883090
&uart_0->sdmam = 0xfd883094
&uart_0->sfe = 0xfd883098
&uart_0->srt = 0xfd88309c
&uart_0->stet = 0xfd8830a0
&uart_0->htx = 0xfd8830a4
&uart_0->dmasa = 0xfd8830a8
&uart_0->cpr = 0xfd8830f4
&uart_0->ucv = 0xfd8830f8
&uart_0->ctr = 0xfd8830fc
&uart_1->rbr_thr_dll = 0xfd884000
&uart_1->dlh_ier = 0xfd884004
&uart_1->iir_fcr = 0xfd884008
&uart_1->lcr = 0xfd88400c
&uart_1->mcr = 0xfd884010
&uart_1->lsr = 0xfd884014
&uart_1->msr = 0xfd884018
&uart_1->scr = 0xfd88401c
&uart_1->lpdll = 0xfd884020
&uart_1->lpdlh = 0xfd884024
&uart_1->srbr_sthr[0] = 0xfd884030
&uart_1->srbr_sthr[1] = 0xfd884034
&uart_1->srbr_sthr[2] = 0xfd884038
&uart_1->srbr_sthr[3] = 0xfd88403c
&uart_1->srbr_sthr[4] = 0xfd884040
&uart_1->srbr_sthr[5] = 0xfd884044
&uart_1->srbr_sthr[6] = 0xfd884048
&uart_1->srbr_sthr[7] = 0xfd88404c
&uart_1->srbr_sthr[8] = 0xfd884050
&uart_1->srbr_sthr[9] = 0xfd884054
&uart_1->srbr_sthr[10] = 0xfd884058
&uart_1->srbr_sthr[11] = 0xfd88405c
&uart_1->srbr_sthr[12] = 0xfd884060
&uart_1->srbr_sthr[13] = 0xfd884064
&uart_1->srbr_sthr[14] = 0xfd884068
&uart_1->srbr_sthr[15] = 0xfd88406c
&uart_1->far = 0xfd884070
&uart_1->tfr = 0xfd884074
&uart_1->rfw = 0xfd884078
&uart_1->usr = 0xfd88407c
&uart_1->tfl = 0xfd884080
&uart_1->rfl = 0xfd884084
&uart_1->srr = 0xfd884088
&uart_1->srts = 0xfd88408c
&uart_1->sbcr = 0xfd884090
&uart_1->sdmam = 0xfd884094
&uart_1->sfe = 0xfd884098
&uart_1->srt = 0xfd88409c
&uart_1->stet = 0xfd8840a0
&uart_1->htx = 0xfd8840a4
&uart_1->dmasa = 0xfd8840a8
&uart_1->cpr = 0xfd8840f4
&uart_1->ucv = 0xfd8840f8
&uart_1->ctr = 0xfd8840fc
&uart_2->rbr_thr_dll = 0xfd885000
&uart_2->dlh_ier = 0xfd885004
&uart_2->iir_fcr = 0xfd885008
&uart_2->lcr = 0xfd88500c
&uart_2->mcr = 0xfd885010
&uart_2->lsr = 0xfd885014
&uart_2->msr = 0xfd885018
&uart_2->scr = 0xfd88501c
&uart_2->lpdll = 0xfd885020
&uart_2->lpdlh = 0xfd885024
&uart_2->srbr_sthr[0] = 0xfd885030
&uart_2->srbr_sthr[1] = 0xfd885034
&uart_2->srbr_sthr[2] = 0xfd885038
&uart_2->srbr_sthr[3] = 0xfd88503c
&uart_2->srbr_sthr[4] = 0xfd885040
&uart_2->srbr_sthr[5] = 0xfd885044
&uart_2->srbr_sthr[6] = 0xfd885048
&uart_2->srbr_sthr[7] = 0xfd88504c
&uart_2->srbr_sthr[8] = 0xfd885050
&uart_2->srbr_sthr[9] = 0xfd885054
&uart_2->srbr_sthr[10] = 0xfd885058
&uart_2->srbr_sthr[11] = 0xfd88505c
&uart_2->srbr_sthr[12] = 0xfd885060
&uart_2->srbr_sthr[13] = 0xfd885064
&uart_2->srbr_sthr[14] = 0xfd885068
&uart_2->srbr_sthr[15] = 0xfd88506c
&uart_2->far = 0xfd885070
&uart_2->tfr = 0xfd885074
&uart_2->rfw = 0xfd885078
&uart_2->usr = 0xfd88507c
&uart_2->tfl = 0xfd885080
&uart_2->rfl = 0xfd885084
&uart_2->srr = 0xfd885088
&uart_2->srts = 0xfd88508c
&uart_2->sbcr = 0xfd885090
&uart_2->sdmam = 0xfd885094
&uart_2->sfe = 0xfd885098
&uart_2->srt = 0xfd88509c
&uart_2->stet = 0xfd8850a0
&uart_2->htx = 0xfd8850a4
&uart_2->dmasa = 0xfd8850a8
&uart_2->cpr = 0xfd8850f4
&uart_2->ucv = 0xfd8850f8
&uart_2->ctr = 0xfd8850fc
&uart_3->rbr_thr_dll = 0xfd886000
&uart_3->dlh_ier = 0xfd886004
&uart_3->iir_fcr = 0xfd886008
&uart_3->lcr = 0xfd88600c
&uart_3->mcr = 0xfd886010
&uart_3->lsr = 0xfd886014
&uart_3->msr = 0xfd886018
&uart_3->scr = 0xfd88601c
&uart_3->lpdll = 0xfd886020
&uart_3->lpdlh = 0xfd886024
&uart_3->srbr_sthr[0] = 0xfd886030
&uart_3->srbr_sthr[1] = 0xfd886034
&uart_3->srbr_sthr[2] = 0xfd886038
&uart_3->srbr_sthr[3] = 0xfd88603c
&uart_3->srbr_sthr[4] = 0xfd886040
&uart_3->srbr_sthr[5] = 0xfd886044
&uart_3->srbr_sthr[6] = 0xfd886048
&uart_3->srbr_sthr[7] = 0xfd88604c
&uart_3->srbr_sthr[8] = 0xfd886050
&uart_3->srbr_sthr[9] = 0xfd886054
&uart_3->srbr_sthr[10] = 0xfd886058
&uart_3->srbr_sthr[11] = 0xfd88605c
&uart_3->srbr_sthr[12] = 0xfd886060
&uart_3->srbr_sthr[13] = 0xfd886064
&uart_3->srbr_sthr[14] = 0xfd886068
&uart_3->srbr_sthr[15] = 0xfd88606c
&uart_3->far = 0xfd886070
&uart_3->tfr = 0xfd886074
&uart_3->rfw = 0xfd886078
&uart_3->usr = 0xfd88607c
&uart_3->tfl = 0xfd886080
&uart_3->rfl = 0xfd886084
&uart_3->srr = 0xfd886088
&uart_3->srts = 0xfd88608c
&uart_3->sbcr = 0xfd886090
&uart_3->sdmam = 0xfd886094
&uart_3->sfe = 0xfd886098
&uart_3->srt = 0xfd88609c
&uart_3->stet = 0xfd8860a0
&uart_3->htx = 0xfd8860a4
&uart_3->dmasa = 0xfd8860a8
&uart_3->cpr = 0xfd8860f4
&uart_3->ucv = 0xfd8860f8
&uart_3->ctr = 0xfd8860fc
&gpio_7_0->gpiodir = 0xfd887400
&gpio_7_0->gpiois = 0xfd887404
&gpio_7_0->gpioibe = 0xfd887408
&gpio_7_0->gpioiev = 0xfd88740c
&gpio_7_0->gpioie = 0xfd887410
&gpio_7_0->gpioris = 0xfd887414
&gpio_7_0->gpiomis = 0xfd887418
&gpio_7_0->gpioic = 0xfd88741c
&gpio_15_8->gpiodir = 0xfd888400
&gpio_15_8->gpiois = 0xfd888404
&gpio_15_8->gpioibe = 0xfd888408
&gpio_15_8->gpioiev = 0xfd88840c
&gpio_15_8->gpioie = 0xfd888410
&gpio_15_8->gpioris = 0xfd888414
&gpio_15_8->gpiomis = 0xfd888418
&gpio_15_8->gpioic = 0xfd88841c
&gpio_23_16->gpiodir = 0xfd889400
&gpio_23_16->gpiois = 0xfd889404
&gpio_23_16->gpioibe = 0xfd889408
&gpio_23_16->gpioiev = 0xfd88940c
&gpio_23_16->gpioie = 0xfd889410
&gpio_23_16->gpioris = 0xfd889414
&gpio_23_16->gpiomis = 0xfd889418
&gpio_23_16->gpioic = 0xfd88941c
&gpio_31_24->gpiodir = 0xfd88a400
&gpio_31_24->gpiois = 0xfd88a404
&gpio_31_24->gpioibe = 0xfd88a408
&gpio_31_24->gpioiev = 0xfd88a40c
&gpio_31_24->gpioie = 0xfd88a410
&gpio_31_24->gpioris = 0xfd88a414
&gpio_31_24->gpiomis = 0xfd88a418
&gpio_31_24->gpioic = 0xfd88a41c
&gpio_39_32->gpiodir = 0xfd88b400
&gpio_39_32->gpiois = 0xfd88b404
&gpio_39_32->gpioibe = 0xfd88b408
&gpio_39_32->gpioiev = 0xfd88b40c
&gpio_39_32->gpioie = 0xfd88b410
&gpio_39_32->gpioris = 0xfd88b414
&gpio_39_32->gpiomis = 0xfd88b418
&gpio_39_32->gpioic = 0xfd88b41c
&watchdog_0->load = 0xfd88c000
&watchdog_0->value = 0xfd88c004
&watchdog_0->control = 0xfd88c008
&watchdog_0->intclr = 0xfd88c00c
&watchdog_0->ris = 0xfd88c010
&watchdog_0->mis = 0xfd88c014
&watchdog_1->load = 0xfd88d000
&watchdog_1->value = 0xfd88d004
&watchdog_1->control = 0xfd88d008
&watchdog_1->intclr = 0xfd88d00c
&watchdog_1->ris = 0xfd88d010
&watchdog_1->mis = 0xfd88d014
&watchdog_2->load = 0xfd88e000
&watchdog_2->value = 0xfd88e004
&watchdog_2->control = 0xfd88e008
&watchdog_2->intclr = 0xfd88e00c
&watchdog_2->ris = 0xfd88e010
&watchdog_2->mis = 0xfd88e014
&watchdog_3->load = 0xfd88f000
&watchdog_3->value = 0xfd88f004
&watchdog_3->control = 0xfd88f008
&watchdog_3->intclr = 0xfd88f00c
&watchdog_3->ris = 0xfd88f010
&watchdog_3->mis = 0xfd88f014
&timer_0_0->load = 0xfd890000
&timer_0_0->value = 0xfd890004
&timer_0_0->control = 0xfd890008
&timer_0_0->intclr = 0xfd89000c
&timer_0_0->ris = 0xfd890010
&timer_0_0->mis = 0xfd890014
&timer_0_0->bg_load = 0xfd890018
&timer_0_1->load = 0xfd890020
&timer_0_1->value = 0xfd890024
&timer_0_1->control = 0xfd890028
&timer_0_1->intclr = 0xfd89002c
&timer_0_1->ris = 0xfd890030
&timer_0_1->mis = 0xfd890034
&timer_0_1->bg_load = 0xfd890038
&timer_1_0->load = 0xfd891000
&timer_1_0->value = 0xfd891004
&timer_1_0->control = 0xfd891008
&timer_1_0->intclr = 0xfd89100c
&timer_1_0->ris = 0xfd891010
&timer_1_0->mis = 0xfd891014
&timer_1_0->bg_load = 0xfd891018
&timer_1_1->load = 0xfd891020
&timer_1_1->value = 0xfd891024
&timer_1_1->control = 0xfd891028
&timer_1_1->intclr = 0xfd89102c
&timer_1_1->ris = 0xfd891030
&timer_1_1->mis = 0xfd891034
&timer_1_1->bg_load = 0xfd891038
&timer_2_0->load = 0xfd892000
&timer_2_0->value = 0xfd892004
&timer_2_0->control = 0xfd892008
&timer_2_0->intclr = 0xfd89200c
&timer_2_0->ris = 0xfd892010
&timer_2_0->mis = 0xfd892014
&timer_2_0->bg_load = 0xfd892018
&timer_2_1->load = 0xfd892020
&timer_2_1->value = 0xfd892024
&timer_2_1->control = 0xfd892028
&timer_2_1->intclr = 0xfd89202c
&timer_2_1->ris = 0xfd892030
&timer_2_1->mis = 0xfd892034
&timer_2_1->bg_load = 0xfd892038
&timer_3_0->load = 0xfd893000
&timer_3_0->value = 0xfd893004
&timer_3_0->control = 0xfd893008
&timer_3_0->intclr = 0xfd89300c
&timer_3_0->ris = 0xfd893010
&timer_3_0->mis = 0xfd893014
&timer_3_0->bg_load = 0xfd893018
&timer_3_1->load = 0xfd893020
&timer_3_1->value = 0xfd893024
&timer_3_1->control = 0xfd893028
&timer_3_1->intclr = 0xfd89302c
&timer_3_1->ris = 0xfd893030
&timer_3_1->mis = 0xfd893034
&timer_3_1->bg_load = 0xfd893038
&i2c_gen->con = 0xfd894000
&i2c_gen->tar = 0xfd894004
&i2c_gen->sar = 0xfd894008
&i2c_gen->hs_maddr = 0xfd89400c
&i2c_gen->data_cmd = 0xfd894010
&i2c_gen->ss_scl_hcnt = 0xfd894014
&i2c_gen->ss_scl_lcnt = 0xfd894018
&i2c_gen->fs_scl_hcnt = 0xfd89401c
&i2c_gen->fs_scl_lcnt = 0xfd894020
&i2c_gen->hs_scl_hcnt = 0xfd894024
&i2c_gen->hs_scl_lcnt = 0xfd894028
&i2c_gen->intr_stat = 0xfd89402c
&i2c_gen->intr_mask = 0xfd894030
&i2c_gen->raw_intr_stat = 0xfd894034
&i2c_gen->rx_tl = 0xfd894038
&i2c_gen->tx_tl = 0xfd89403c
&i2c_gen->clr_intr = 0xfd894040
&i2c_gen->clr_rx_under = 0xfd894044
&i2c_gen->clr_rx_over = 0xfd894048
&i2c_gen->clr_tx_over = 0xfd89404c
&i2c_gen->clr_rd_req = 0xfd894050
&i2c_gen->clr_tx_abrt = 0xfd894054
&i2c_gen->clr_rx_done = 0xfd894058
&i2c_gen->clr_activity = 0xfd89405c
&i2c_gen->clr_stop_det = 0xfd894060
&i2c_gen->clr_start_det = 0xfd894064
&i2c_gen->clr_gen_call = 0xfd894068
&i2c_gen->enable = 0xfd89406c
&i2c_gen->status = 0xfd894070
&i2c_gen->txflr = 0xfd894074
&i2c_gen->rxflr = 0xfd894078
&i2c_gen->sda_hold = 0xfd89407c
&i2c_gen->tx_abrt_source = 0xfd894080
&i2c_gen->slv_data_nack_only = 0xfd894084
&i2c_gen->dma_cr = 0xfd894088
&i2c_gen->dma_tdlr = 0xfd89408c
&i2c_gen->dma_rdlr = 0xfd894090
&i2c_gen->sda_setup = 0xfd894094
&i2c_gen->ack_general_call = 0xfd894098
&i2c_gen->enable_status = 0xfd89409c
&i2c_gen->fs_spklen = 0xfd8940a0
&i2c_gen->hs_spklen = 0xfd8940a4
&i2c_gen->comp_param_1 = 0xfd8940f4
&i2c_gen->comp_version = 0xfd8940f8
&i2c_gen->comp_type = 0xfd8940fc
&nand_wrapper->code_word_size = 0xfd895004
&nand_wrapper->ufc_param_0 = 0xfd895030
&nand_ctrl->flash_ctl_3 = 0xfd895844
&nand_ctrl->mode_select_reg = 0xfd895c00
&nand_ctrl->ctl_reg0 = 0xfd895c04
&nand_ctrl->bch_ctrl_reg_0 = 0xfd895c08
&nand_ctrl->bch_ctrl_reg_1 = 0xfd895c0c
&nand_ctrl->command_reg = 0xfd895c10
&nand_ctrl->nflash_row_addr = 0xfd895c14
&nand_ctrl->nflash_col_addr = 0xfd895c18
&nand_ctrl->codeword_size_cnt_reg = 0xfd895c1c
&nand_ctrl->command_buffer_reg = 0xfd895c20
&nand_ctrl->data_buffer_reg = 0xfd895c24
&nand_ctrl->nflash_spare_offset = 0xfd895c28
&nand_ctrl->sdr_timing_params_0 = 0xfd895c2c
&nand_ctrl->sdr_timing_params_1 = 0xfd895c30
&nand_ctrl->ddr_timing_params_0 = 0xfd895c34
&nand_ctrl->ddr_timing_params_1 = 0xfd895c38
&nand_ctrl->ddr2_timing_params_0 = 0xfd895c3c
&nand_ctrl->ddr2_timing_params_1 = 0xfd895c40
&nand_ctrl->rdy_busy_wait_cnt_reg = 0xfd895c44
&nand_ctrl->nfc_int_en = 0xfd895c48
&nand_ctrl->rdy_busy_status_reg = 0xfd895c4c
&nand_ctrl->nfc_int_stat = 0xfd895c50
&nand_ctrl->flash_status_reg = 0xfd895c54
&nand_ctrl->ddr_timing_params_2 = 0xfd895c58
&nand_ctrl->ddr2_timing_params_2 = 0xfd895c5c
&nand_ctrl->reset_reg = 0xfd895c60
&nand_ctrl->xip_ctrl_reg_0 = 0xfd895c64
&nand_ctrl->xip_ctrl_reg_1 = 0xfd895c68
&nand_ctrl->xip_ctrl_reg_2 = 0xfd895c6c
&nand_ctrl->clk_select_reg = 0xfd895c70
&nand_ctrl->bch_status_reg = 0xfd895c74
&nand_ctrl->dma_sector_addr_reg = 0xfd895c78
&nand_ctrl->dma_addr_reg = 0xfd895c7c
&nand_ctrl->dma_ctrl_reg = 0xfd895c80
&nand_ctrl->xip_ctrl_reg_3 = 0xfd895c84
&nand_ctrl->reset_status_reg = 0xfd895c88
&otp->otpw[0] = 0xfd896000
&otp->otpw[1] = 0xfd896004
&otp->otpw[2] = 0xfd896008
&otp->otpw[3] = 0xfd89600c
&otp->otpw[4] = 0xfd896010
&otp->otpw[5] = 0xfd896014
&otp->otpw[6] = 0xfd896018
&otp->otpw[7] = 0xfd89601c
&otp->otpw[8] = 0xfd896020
&otp->otpw[9] = 0xfd896024
&otp->otpw[10] = 0xfd896028
&otp->otpw[11] = 0xfd89602c
&otp->otpw[12] = 0xfd896030
&otp->otpw[13] = 0xfd896034
&otp->otpw[14] = 0xfd896038
&otp->otpw[15] = 0xfd89603c
&otp->otpw[16] = 0xfd896040
&otp->otpw[17] = 0xfd896044
&otp->otpw[18] = 0xfd896048
&otp->otpw[19] = 0xfd89604c
&otp->otpw[20] = 0xfd896050
&otp->otpw[21] = 0xfd896054
&otp->otpw[22] = 0xfd896058
&otp->otpw[23] = 0xfd89605c
&otp->otpw[24] = 0xfd896060
&otp->otpw[25] = 0xfd896064
&otp->otpw[26] = 0xfd896068
&otp->otpw[27] = 0xfd89606c
&otp->otpw[28] = 0xfd896070
&otp->otpw[29] = 0xfd896074
&otp->otpw[30] = 0xfd896078
&otp->otpw[31] = 0xfd89607c
&otp->otpr[0] = 0xfd896080
&otp->otpr[1] = 0xfd896084
&otp->otpr[2] = 0xfd896088
&otp->otpr[3] = 0xfd89608c
&otp->otpr[4] = 0xfd896090
&otp->otpr[5] = 0xfd896094
&otp->otpr[6] = 0xfd896098
&otp->otpr[7] = 0xfd89609c
&otp->otpr[8] = 0xfd8960a0
&otp->otpr[9] = 0xfd8960a4
&otp->otpr[10] = 0xfd8960a8
&otp->otpr[11] = 0xfd8960ac
&otp->otpr[12] = 0xfd8960b0
&otp->otpr[13] = 0xfd8960b4
&otp->otpr[14] = 0xfd8960b8
&otp->otpr[15] = 0xfd8960bc
&otp->otpr[16] = 0xfd8960c0
&otp->otpr[17] = 0xfd8960c4
&otp->otpr[18] = 0xfd8960c8
&otp->otpr[19] = 0xfd8960cc
&otp->otpr[20] = 0xfd8960d0
&otp->otpr[21] = 0xfd8960d4
&otp->otpr[22] = 0xfd8960d8
&otp->otpr[23] = 0xfd8960dc
&otp->otpr[24] = 0xfd8960e0
&otp->otpr[25] = 0xfd8960e4
&otp->otpr[26] = 0xfd8960e8
&otp->otpr[27] = 0xfd8960ec
&otp->otpr[28] = 0xfd8960f0
&otp->otpr[29] = 0xfd8960f4
&otp->otpr[30] = 0xfd8960f8
&otp->otpr[31] = 0xfd8960fc
&gpio_47_40->gpiodir = 0xfd897400
&gpio_47_40->gpiois = 0xfd897404
&gpio_47_40->gpioibe = 0xfd897408
&gpio_47_40->gpioiev = 0xfd89740c
&gpio_47_40->gpioie = 0xfd897410
&gpio_47_40->gpioris = 0xfd897414
&gpio_47_40->gpiomis = 0xfd897418
&gpio_47_40->gpioic = 0xfd89741c
&pbs->unit.conf_bus = 0xfd8a8000
&pbs->unit.dram_0_nb_bar_high_v2 = 0xfd8a8004
&pbs->unit.dram_0_nb_bar_low_v2 = 0xfd8a8008
&pbs->unit.dram_1_nb_bar_high_v2 = 0xfd8a800c
&pbs->unit.dram_1_nb_bar_low_v2 = 0xfd8a8010
&pbs->unit.dram_2_nb_bar_high_v2 = 0xfd8a8014
&pbs->unit.dram_2_nb_bar_low_v2 = 0xfd8a8018
&pbs->unit.dram_3_nb_bar_high_v2 = 0xfd8a801c
&pbs->unit.dram_3_nb_bar_low_v2 = 0xfd8a8020
&pbs->unit.msix_nb_bar_high_v2 = 0xfd8a8024
&pbs->unit.msix_nb_bar_low_v2 = 0xfd8a8028
&pbs->unit.dram_0_sb_bar_high_v2 = 0xfd8a802c
&pbs->unit.dram_0_sb_bar_low_v2 = 0xfd8a8030
&pbs->unit.dram_1_sb_bar_high_v2 = 0xfd8a8034
&pbs->unit.dram_1_sb_bar_low_v2 = 0xfd8a8038
&pbs->unit.dram_2_sb_bar_high_v2 = 0xfd8a803c
&pbs->unit.dram_2_sb_bar_low_v2 = 0xfd8a8040
&pbs->unit.dram_3_sb_bar_high_v2 = 0xfd8a8044
&pbs->unit.dram_3_sb_bar_low_v2 = 0xfd8a8048
&pbs->unit.msix_sb_bar_high_v2 = 0xfd8a804c
&pbs->unit.msix_sb_bar_low_v2 = 0xfd8a8050
&pbs->unit.pcie_mem0_bar_high_v2 = 0xfd8a8054
&pbs->unit.pcie_mem0_bar_low_v2 = 0xfd8a8058
&pbs->unit.pcie_mem1_bar_high_v2 = 0xfd8a805c
&pbs->unit.pcie_mem1_bar_low_v2 = 0xfd8a8060
&pbs->unit.pcie_mem2_bar_high_v2 = 0xfd8a8064
&pbs->unit.pcie_mem2_bar_low_v2 = 0xfd8a8068
&pbs->unit.pcie_ext_ecam0_bar_high_v2 = 0xfd8a806c
&pbs->unit.pcie_ext_ecam0_bar_low_v2 = 0xfd8a8070
&pbs->unit.pcie_ext_ecam1_bar_high_v2 = 0xfd8a8074
&pbs->unit.pcie_ext_ecam1_bar_low_v2 = 0xfd8a8078
&pbs->unit.pcie_ext_ecam2_bar_high_v2 = 0xfd8a807c
&pbs->unit.pcie_ext_ecam2_bar_low_v2 = 0xfd8a8080
&pbs->unit.pbs_nor_bar_high_v2 = 0xfd8a8084
&pbs->unit.pbs_nor_bar_low_v2 = 0xfd8a8088
&pbs->unit.pbs_spi_bar_high_v2 = 0xfd8a808c
&pbs->unit.pbs_spi_bar_low_v2 = 0xfd8a8090
&pbs->unit.pbs_nand_bar_high_v2 = 0xfd8a80a0
&pbs->unit.pbs_nand_bar_low_v2 = 0xfd8a80a4
&pbs->unit.pbs_int_mem_bar_high_v2 = 0xfd8a80a8
&pbs->unit.pbs_int_mem_bar_low_v2 = 0xfd8a80ac
&pbs->unit.pbs_boot_bar_high_v2 = 0xfd8a80b0
&pbs->unit.pbs_boot_bar_low_v2 = 0xfd8a80b4
&pbs->unit.nb_int_bar_high_v2 = 0xfd8a80b8
&pbs->unit.nb_int_bar_low_v2 = 0xfd8a80bc
&pbs->unit.nb_stm_bar_high_v2 = 0xfd8a80c0
&pbs->unit.nb_stm_bar_low_v2 = 0xfd8a80c4
&pbs->unit.pcie_ecam_int_bar_high_v2 = 0xfd8a80c8
&pbs->unit.pcie_ecam_int_bar_low_v2 = 0xfd8a80cc
&pbs->unit.pcie_mem_int_bar_high_v2 = 0xfd8a80d0
&pbs->unit.pcie_mem_int_bar_low_v2 = 0xfd8a80d4
&pbs->unit.winit_cntl_v2 = 0xfd8a80d8
&pbs->unit.latch_bars_v2 = 0xfd8a80dc
&pbs->unit.pcie_conf_0 = 0xfd8a80e0
&pbs->unit.pcie_conf_1 = 0xfd8a80e4
&pbs->unit.serdes_mux_pipe = 0xfd8a80e8
&pbs->unit.dma_io_master_map_v2 = 0xfd8a80ec
&pbs->unit.i2c_pld_status_high = 0xfd8a80f0
&pbs->unit.i2c_pld_status_low = 0xfd8a80f4
&pbs->unit.spi_dbg_status_high = 0xfd8a80f8
&pbs->unit.spi_dbg_status_low = 0xfd8a80fc
&pbs->unit.spi_mst_status_high = 0xfd8a8100
&pbs->unit.spi_mst_status_low = 0xfd8a8104
&pbs->unit.mem_pbs_parity_err_high = 0xfd8a8108
&pbs->unit.mem_pbs_parity_err_low = 0xfd8a810c
&pbs->unit.boot_strap = 0xfd8a8110
&pbs->unit.cfg_axi_conf_0 = 0xfd8a8114
&pbs->unit.cfg_axi_conf_1 = 0xfd8a8118
&pbs->unit.cfg_axi_conf_2 = 0xfd8a811c
&pbs->unit.cfg_axi_conf_3 = 0xfd8a8120
&pbs->unit.spi_mst_conf_0 = 0xfd8a8124
&pbs->unit.spi_mst_conf_1 = 0xfd8a8128
&pbs->unit.spi_slv_conf_0 = 0xfd8a812c
&pbs->unit.apb_mem_conf_int = 0xfd8a8130
&pbs->unit.sb2nb_cfg_dram_remap_v2 = 0xfd8a8134
&pbs->unit.pbs_mux_sel_0 = 0xfd8a8138
&pbs->unit.pbs_mux_sel_1 = 0xfd8a813c
&pbs->unit.pbs_mux_sel_2 = 0xfd8a8140
&pbs->unit.pbs_mux_sel_3 = 0xfd8a8144
&pbs->unit.sb_int_bar_high_v2 = 0xfd8a8148
&pbs->unit.sb_int_bar_low_v2 = 0xfd8a814c
&pbs->unit.ufc_pbs_parity_err_high = 0xfd8a8150
&pbs->unit.ufc_pbs_parity_err_low = 0xfd8a8154
&pbs->unit.gen_conf = 0xfd8a8158
&pbs->unit.chip_id = 0xfd8a815c
&pbs->unit.uart0_debug = 0xfd8a8160
&pbs->unit.uart1_debug = 0xfd8a8164
&pbs->unit.uart2_debug = 0xfd8a8168
&pbs->unit.uart3_debug = 0xfd8a816c
&pbs->unit.uart0_conf_status = 0xfd8a8170
&pbs->unit.uart1_conf_status = 0xfd8a8174
&pbs->unit.uart2_conf_status = 0xfd8a8178
&pbs->unit.uart3_conf_status = 0xfd8a817c
&pbs->unit.gpio0_conf_status = 0xfd8a8180
&pbs->unit.gpio1_conf_status = 0xfd8a8184
&pbs->unit.gpio2_conf_status = 0xfd8a8188
&pbs->unit.gpio3_conf_status = 0xfd8a818c
&pbs->unit.gpio4_conf_status = 0xfd8a8190
&pbs->unit.i2c_gen_conf_status = 0xfd8a8194
&pbs->unit.i2c_gen_debug = 0xfd8a8198
&pbs->unit.watch_dog_reset_out = 0xfd8a819c
&pbs->unit.otp_magic_num = 0xfd8a81a0
&pbs->unit.otp_cntl = 0xfd8a81a4
&pbs->unit.otp_cfg_0 = 0xfd8a81a8
&pbs->unit.otp_cfg_1 = 0xfd8a81ac
&pbs->unit.otp_cfg_3 = 0xfd8a81b0
&pbs->unit.cfg_nand_0 = 0xfd8a81b4
&pbs->unit.cfg_nand_1 = 0xfd8a81b8
&pbs->unit.cfg_nand_2 = 0xfd8a81bc
&pbs->unit.cfg_nand_3 = 0xfd8a81c0
&pbs->unit.nb_nic_regs_bar_high_v2 = 0xfd8a81c4
&pbs->unit.nb_nic_regs_bar_low_v2 = 0xfd8a81c8
&pbs->unit.sb_nic_regs_bar_high_v2 = 0xfd8a81cc
&pbs->unit.sb_nic_regs_bar_low_v2 = 0xfd8a81d0
&pbs->unit.serdes_mux_multi_0 = 0xfd8a81d4
&pbs->unit.serdes_mux_multi_1 = 0xfd8a81d8
&pbs->unit.pbs_ulpi_mux_conf = 0xfd8a81dc
&pbs->unit.wr_once_dbg_dis_ovrd_reg = 0xfd8a81e0
&pbs->unit.gpio5_conf_status = 0xfd8a81e4
&pbs->unit.pcie_mem3_bar_high_v2 = 0xfd8a81e8
&pbs->unit.pcie_mem3_bar_low_v2 = 0xfd8a81ec
&pbs->unit.pcie_mem4_bar_high_v2 = 0xfd8a81f0
&pbs->unit.pcie_mem4_bar_low_v2 = 0xfd8a81f4
&pbs->unit.pcie_mem5_bar_high_v2 = 0xfd8a81f8
&pbs->unit.pcie_mem5_bar_low_v2 = 0xfd8a81fc
&pbs->unit.pcie_ext_ecam3_bar_high_v2 = 0xfd8a8200
&pbs->unit.pcie_ext_ecam3_bar_low_v2 = 0xfd8a8204
&pbs->unit.pcie_ext_ecam4_bar_high_v2 = 0xfd8a8208
&pbs->unit.pcie_ext_ecam4_bar_low_v2 = 0xfd8a820c
&pbs->unit.pcie_ext_ecam5_bar_high_v2 = 0xfd8a8210
&pbs->unit.pcie_ext_ecam5_bar_low_v2 = 0xfd8a8214
&pbs->unit.low_latency_sram_bar_high_v2 = 0xfd8a8218
&pbs->unit.low_latency_sram_bar_low_v2 = 0xfd8a821c
&pbs->unit.pbs_mux_sel_4 = 0xfd8a8220
&pbs->unit.pbs_mux_sel_5 = 0xfd8a8224
&pbs->unit.serdes_mux_eth = 0xfd8a8228
&pbs->unit.serdes_mux_pcie = 0xfd8a822c
&pbs->unit.serdes_mux_sata = 0xfd8a8230
&pbs->unit.i2c_scl_reroute = 0xfd8a8234
&pbs->unit.cfg_axi_conf_4 = 0xfd8a8238
&pbs->unit.cfg_axi_conf_5 = 0xfd8a8240
&pbs->unit.pbs_mux_sel_6 = 0xfd8a8244
&pbs->unit.pbs_mux_sel_7 = 0xfd8a8248
&pbs->unit.gpio6_conf_status = 0xfd8a8270
&pbs->unit.gpio7_conf_status = 0xfd8a8274
&pbs->unit.boot_strap_2 = 0xfd8a8278
&pbs->iofic_base = 0xfd8a8300
&pbs->target_id_enforcement_v2.cpu = 0xfd8a8400
&pbs->target_id_enforcement_v2.cpu_mask = 0xfd8a8404
&pbs->target_id_enforcement_v2.debug_nb = 0xfd8a8408
&pbs->target_id_enforcement_v2.debug_nb_mask = 0xfd8a840c
&pbs->target_id_enforcement_v2.debug_sb = 0xfd8a8410
&pbs->target_id_enforcement_v2.debug_sb_mask = 0xfd8a8414
&pbs->target_id_enforcement_v2.eth_0 = 0xfd8a8418
&pbs->target_id_enforcement_v2.eth_0_mask = 0xfd8a841c
&pbs->target_id_enforcement_v2.eth_1 = 0xfd8a8420
&pbs->target_id_enforcement_v2.eth_1_mask = 0xfd8a8424
&pbs->target_id_enforcement_v2.eth_2 = 0xfd8a8428
&pbs->target_id_enforcement_v2.eth_2_mask = 0xfd8a842c
&pbs->target_id_enforcement_v2.eth_3 = 0xfd8a8430
&pbs->target_id_enforcement_v2.eth_3_mask = 0xfd8a8434
&pbs->target_id_enforcement_v2.sata_0 = 0xfd8a8438
&pbs->target_id_enforcement_v2.sata_0_mask = 0xfd8a843c
&pbs->target_id_enforcement_v2.sata_1 = 0xfd8a8440
&pbs->target_id_enforcement_v2.sata_1_mask = 0xfd8a8444
&pbs->target_id_enforcement_v2.crypto_0 = 0xfd8a8448
&pbs->target_id_enforcement_v2.crypto_0_mask = 0xfd8a844c
&pbs->target_id_enforcement_v2.crypto_1 = 0xfd8a8450
&pbs->target_id_enforcement_v2.crypto_1_mask = 0xfd8a8454
&pbs->target_id_enforcement_v2.pcie_0 = 0xfd8a8458
&pbs->target_id_enforcement_v2.pcie_0_mask = 0xfd8a845c
&pbs->target_id_enforcement_v2.pcie_1 = 0xfd8a8460
&pbs->target_id_enforcement_v2.pcie_1_mask = 0xfd8a8464
&pbs->target_id_enforcement_v2.pcie_2 = 0xfd8a8468
&pbs->target_id_enforcement_v2.pcie_2_mask = 0xfd8a846c
&pbs->target_id_enforcement_v2.pcie_3 = 0xfd8a8470
&pbs->target_id_enforcement_v2.pcie_3_mask = 0xfd8a8474
&pbs->target_id_enforcement_v2.latch = 0xfd8a8478
&pbs->iofic_base_v3 = 0xfd8a8500
&pbs->qspi.enable = 0xfd8a8600
&pbs->qspi.clear_trig = 0xfd8a8604
&pbs->qspi.start_trig = 0xfd8a8608
&pbs->qspi.stop_trig = 0xfd8a860c
&pbs->qspi.rst_trig = 0xfd8a8610
&pbs->qspi.rsten_trig = 0xfd8a8614
&pbs->qspi.wen_trig = 0xfd8a8618
&pbs->qspi.a4enter_trig = 0xfd8a861c
&pbs->qspi.a4exit_trig = 0xfd8a8620
&pbs->qspi.config = 0xfd8a8624
&pbs->qspi.opcodes = 0xfd8a8628
&pbs->qspi.opcodes2 = 0xfd8a862c
&pbs->qspi.slave_enable = 0xfd8a8630
&pbs->spim_preload.spim_preload_clear_trig = 0xfd8a8650
&pbs->spim_preload.spim_base_high = 0xfd8a8654
&pbs->spim_preload.spim_base_low = 0xfd8a8658
&pbs->spim_preload.axi_assist = 0xfd8a865c
&pbs->spim_preload.preload_status = 0xfd8a8660
&pbs->chip_capabilities.io_fabric_capability0 = 0xfd8a8700
&pbs->chip_capabilities.io_fabric_capability1 = 0xfd8a8704
&pbs->chip_capabilities.eth_capability = 0xfd8a8708
&pbs->chip_capabilities.pcie_capability = 0xfd8a870c
&pbs->chip_capabilities.cpu_capability0 = 0xfd8a8710
&pbs->chip_capabilities.cpu_capability1 = 0xfd8a8714
&pbs->chip_capabilities.dram_capability = 0xfd8a8718
&pbs->bar_config.dram_0_nb_bar_high = 0xfd8a9000
&pbs->bar_config.dram_0_nb_bar_low = 0xfd8a9004
&pbs->bar_config.dram_1_nb_bar_high = 0xfd8a9008
&pbs->bar_config.dram_1_nb_bar_low = 0xfd8a900c
&pbs->bar_config.dram_2_nb_bar_high = 0xfd8a9010
&pbs->bar_config.dram_2_nb_bar_low = 0xfd8a9014
&pbs->bar_config.dram_3_nb_bar_high = 0xfd8a9018
&pbs->bar_config.dram_3_nb_bar_low = 0xfd8a901c
&pbs->bar_config.msix_nb_bar_high = 0xfd8a9030
&pbs->bar_config.msix_nb_bar_low = 0xfd8a9034
&pbs->bar_config.dram_0_sb_bar_high = 0xfd8a9040
&pbs->bar_config.dram_0_sb_bar_low = 0xfd8a9044
&pbs->bar_config.dram_1_sb_bar_high = 0xfd8a9048
&pbs->bar_config.dram_1_sb_bar_low = 0xfd8a904c
&pbs->bar_config.dram_2_sb_bar_high = 0xfd8a9050
&pbs->bar_config.dram_2_sb_bar_low = 0xfd8a9054
&pbs->bar_config.dram_3_sb_bar_high = 0xfd8a9058
&pbs->bar_config.dram_3_sb_bar_low = 0xfd8a905c
&pbs->bar_config.msix_sb_bar_high = 0xfd8a9070
&pbs->bar_config.msix_sb_bar_low = 0xfd8a9074
&pbs->bar_config.pcie_mem0_bar_high = 0xfd8a9080
&pbs->bar_config.pcie_mem0_bar_low = 0xfd8a9084
&pbs->bar_config.pcie_mem1_bar_high = 0xfd8a908c
&pbs->bar_config.pcie_mem1_bar_low = 0xfd8a9090
&pbs->bar_config.pcie_mem2_bar_high = 0xfd8a9094
&pbs->bar_config.pcie_mem2_bar_low = 0xfd8a9098
&pbs->bar_config.pcie_mem3_bar_high = 0xfd8a909c
&pbs->bar_config.pcie_mem3_bar_low = 0xfd8a90a0
&pbs->bar_config.pcie_mem4_bar_high = 0xfd8a90a4
&pbs->bar_config.pcie_mem4_bar_low = 0xfd8a90a8
&pbs->bar_config.pcie_mem5_bar_high = 0xfd8a90ac
&pbs->bar_config.pcie_mem5_bar_low = 0xfd8a90b0
&pbs->bar_config.pcie_mem6_bar_high = 0xfd8a90b4
&pbs->bar_config.pcie_mem6_bar_low = 0xfd8a90b8
&pbs->bar_config.pcie_ext_ecam0_bar_high = 0xfd8a90c0
&pbs->bar_config.pcie_ext_ecam0_bar_low = 0xfd8a90c4
&pbs->bar_config.pcie_ext_ecam1_bar_high = 0xfd8a90c8
&pbs->bar_config.pcie_ext_ecam1_bar_low = 0xfd8a90cc
&pbs->bar_config.pcie_ext_ecam2_bar_high = 0xfd8a90d0
&pbs->bar_config.pcie_ext_ecam2_bar_low = 0xfd8a90d4
&pbs->bar_config.pcie_ext_ecam3_bar_high = 0xfd8a90d8
&pbs->bar_config.pcie_ext_ecam3_bar_low = 0xfd8a90dc
&pbs->bar_config.pcie_ext_ecam4_bar_high = 0xfd8a90e0
&pbs->bar_config.pcie_ext_ecam4_bar_low = 0xfd8a90e4
&pbs->bar_config.pcie_ext_ecam5_bar_high = 0xfd8a90e8
&pbs->bar_config.pcie_ext_ecam5_bar_low = 0xfd8a90ec
&pbs->bar_config.pcie_ext_ecam6_bar_high = 0xfd8a90f0
&pbs->bar_config.pcie_ext_ecam6_bar_low = 0xfd8a90f4
&pbs->bar_config.pcie_ext_ecam7_bar_high = 0xfd8a90f8
&pbs->bar_config.pcie_ext_ecam7_bar_low = 0xfd8a90fc
&pbs->bar_config.coresight_bar_high = 0xfd8a9100
&pbs->bar_config.coresight_bar_low = 0xfd8a9104
&pbs->bar_config.pbs_spi_bar_high = 0xfd8a9108
&pbs->bar_config.pbs_spi_bar_low = 0xfd8a910c
&pbs->bar_config.pbs_nand_bar_high = 0xfd8a9110
&pbs->bar_config.pbs_nand_bar_low = 0xfd8a9114
&pbs->bar_config.pbs_int_mem_bar_high = 0xfd8a9118
&pbs->bar_config.pbs_int_mem_bar_low = 0xfd8a911c
&pbs->bar_config.pbs_boot_bar_high = 0xfd8a9120
&pbs->bar_config.pbs_boot_bar_low = 0xfd8a9124
&pbs->bar_config.nb_int_bar_high = 0xfd8a9130
&pbs->bar_config.nb_int_bar_low = 0xfd8a9134
&pbs->bar_config.nb_stm_bar_high = 0xfd8a9138
&pbs->bar_config.nb_stm_bar_low = 0xfd8a913c
&pbs->bar_config.pcie_ecam_int_bar_high = 0xfd8a9140
&pbs->bar_config.pcie_ecam_int_bar_low = 0xfd8a9144
&pbs->bar_config.pcie_mem_int_bar_high = 0xfd8a9148
&pbs->bar_config.pcie_mem_int_bar_low = 0xfd8a914c
&pbs->bar_config.sb_int_bar_high = 0xfd8a9160
&pbs->bar_config.sb_int_bar_low = 0xfd8a9164
&pbs->bar_config.fast_sb_nic_regs_bar_high = 0xfd8a9170
&pbs->bar_config.fast_sb_nic_regs_bar_low = 0xfd8a9174
&pbs->bar_config.sb_nic_regs_bar_high = 0xfd8a9178
&pbs->bar_config.sb_nic_regs_bar_low = 0xfd8a917c
&pbs->bar_config.low_latency_sram_bar_high = 0xfd8a9180
&pbs->bar_config.low_latency_sram_bar_low = 0xfd8a918c
&pbs->bar_config.eth_sram_0_bar_high = 0xfd8a91a0
&pbs->bar_config.eth_sram_0_bar_low = 0xfd8a91a4
&pbs->bar_config.eth_sram_1_bar_high = 0xfd8a91a8
&pbs->bar_config.eth_sram_1_bar_low = 0xfd8a91ac
&pbs->bar_config.trng_bar_high = 0xfd8a91b0
&pbs->bar_config.trng_bar_low = 0xfd8a91b4
&pbs->bar_config.tdm_bar_high = 0xfd8a91c0
&pbs->bar_config.tdm_bar_low = 0xfd8a91c4
&pbs->bar_config.pcie_mem7_bar_high = 0xfd8a91c8
&pbs->bar_config.pcie_mem7_bar_low = 0xfd8a91cc
&pbs->bar_config.winit_cntl = 0xfd8a91d0
&pbs->bar_config.latch_bars = 0xfd8a91d4
&pbs->bar_config.dma_io_master_map1 = 0xfd8a91e0
&pbs->bar_config.dma_io_master_map2 = 0xfd8a91e4
&pbs->bar_config.sb2nb_cfg_dram_remap = 0xfd8a91e8
&pbs->low_latency_sram_remap.bar1_orig = 0xfd8a9200
&pbs->low_latency_sram_remap.bar1_remap = 0xfd8a9204
&pbs->low_latency_sram_remap.bar2_orig = 0xfd8a9208
&pbs->low_latency_sram_remap.bar2_remap = 0xfd8a920c
&pbs->low_latency_sram_remap.bar3_orig = 0xfd8a9210
&pbs->low_latency_sram_remap.bar3_remap = 0xfd8a9214
&pbs->low_latency_sram_remap.bar4_orig = 0xfd8a9218
&pbs->low_latency_sram_remap.bar4_remap = 0xfd8a921c
&pbs->low_latency_sram_remap.bar5_orig = 0xfd8a9220
&pbs->low_latency_sram_remap.bar5_remap = 0xfd8a9224
&pbs->low_latency_sram_remap.bar6_orig = 0xfd8a9228
&pbs->low_latency_sram_remap.bar6_remap = 0xfd8a922c
&pbs->low_latency_sram_remap.bar7_orig = 0xfd8a9230
&pbs->low_latency_sram_remap.bar7_remap = 0xfd8a9234
&pbs->low_latency_sram_remap.bar8_orig = 0xfd8a9238
&pbs->low_latency_sram_remap.bar8_remap = 0xfd8a923c
&pbs->low_latency_sram_remap.bar9_orig = 0xfd8a9240
&pbs->low_latency_sram_remap.bar9_remap = 0xfd8a9244
&pbs->low_latency_sram_remap.bar10_orig = 0xfd8a9248
&pbs->low_latency_sram_remap.bar10_remap = 0xfd8a924c
&pbs->target_id_enforcement.cpu_high = 0xfd8a9300
&pbs->target_id_enforcement.cpu_low = 0xfd8a9304
&pbs->target_id_enforcement.cpu_mask_high = 0xfd8a9308
&pbs->target_id_enforcement.cpu_mask_low = 0xfd8a930c
&pbs->target_id_enforcement.debug_nb_high = 0xfd8a9310
&pbs->target_id_enforcement.debug_nb_low = 0xfd8a9314
&pbs->target_id_enforcement.debug_nb_mask_high = 0xfd8a9318
&pbs->target_id_enforcement.debug_nb_mask_low = 0xfd8a931c
&pbs->target_id_enforcement.debug_sb_high = 0xfd8a9320
&pbs->target_id_enforcement.debug_sb_low = 0xfd8a9324
&pbs->target_id_enforcement.debug_sb_mask_high = 0xfd8a9328
&pbs->target_id_enforcement.debug_sb_mask_low = 0xfd8a932c
&pbs->target_id_enforcement.eth_fast_0_high = 0xfd8a9330
&pbs->target_id_enforcement.eth_fast_0_low = 0xfd8a9334
&pbs->target_id_enforcement.eth_fast_0_mask_high = 0xfd8a9338
&pbs->target_id_enforcement.eth_fast_0_mask_low = 0xfd8a933c
&pbs->target_id_enforcement.eth_fast_1_high = 0xfd8a9340
&pbs->target_id_enforcement.eth_fast_1_low = 0xfd8a9344
&pbs->target_id_enforcement.eth_fast_1_mask_high = 0xfd8a9348
&pbs->target_id_enforcement.eth_fast_1_mask_low = 0xfd8a934c
&pbs->target_id_enforcement.eth_fast_2_high = 0xfd8a9350
&pbs->target_id_enforcement.eth_fast_2_low = 0xfd8a9354
&pbs->target_id_enforcement.eth_fast_2_mask_high = 0xfd8a9358
&pbs->target_id_enforcement.eth_fast_2_mask_low = 0xfd8a935c
&pbs->target_id_enforcement.eth_fast_3_high = 0xfd8a9360
&pbs->target_id_enforcement.eth_fast_3_low = 0xfd8a9364
&pbs->target_id_enforcement.eth_fast_3_mask_high = 0xfd8a9368
&pbs->target_id_enforcement.eth_fast_3_mask_low = 0xfd8a936c
&pbs->target_id_enforcement.sata_0_high = 0xfd8a9370
&pbs->target_id_enforcement.sata_0_low = 0xfd8a9374
&pbs->target_id_enforcement.sata_0_mask_high = 0xfd8a9378
&pbs->target_id_enforcement.sata_0_mask_low = 0xfd8a937c
&pbs->target_id_enforcement.sata_1_high = 0xfd8a9380
&pbs->target_id_enforcement.sata_1_low = 0xfd8a9384
&pbs->target_id_enforcement.sata_1_mask_high = 0xfd8a9388
&pbs->target_id_enforcement.sata_1_mask_low = 0xfd8a938c
&pbs->target_id_enforcement.sata_2_high = 0xfd8a9390
&pbs->target_id_enforcement.sata_2_low = 0xfd8a9394
&pbs->target_id_enforcement.sata_2_mask_high = 0xfd8a9398
&pbs->target_id_enforcement.sata_2_mask_low = 0xfd8a939c
&pbs->target_id_enforcement.sata_3_high = 0xfd8a93a0
&pbs->target_id_enforcement.sata_3_low = 0xfd8a93a4
&pbs->target_id_enforcement.sata_3_mask_high = 0xfd8a93a8
&pbs->target_id_enforcement.sata_3_mask_low = 0xfd8a93ac
&pbs->target_id_enforcement.sata_4_high = 0xfd8a93b0
&pbs->target_id_enforcement.sata_4_low = 0xfd8a93b4
&pbs->target_id_enforcement.sata_4_mask_high = 0xfd8a93b8
&pbs->target_id_enforcement.sata_4_mask_low = 0xfd8a93bc
&pbs->target_id_enforcement.sata_5_high = 0xfd8a93c0
&pbs->target_id_enforcement.sata_5_low = 0xfd8a93c4
&pbs->target_id_enforcement.sata_5_mask_high = 0xfd8a93c8
&pbs->target_id_enforcement.sata_5_mask_low = 0xfd8a93cc
&pbs->target_id_enforcement.crypto_0_high = 0xfd8a93d0
&pbs->target_id_enforcement.crypto_0_low = 0xfd8a93d4
&pbs->target_id_enforcement.crypto_0_mask_high = 0xfd8a93d8
&pbs->target_id_enforcement.crypto_0_mask_low = 0xfd8a93dc
&pbs->target_id_enforcement.crypto_1_high = 0xfd8a93e0
&pbs->target_id_enforcement.crypto_1_low = 0xfd8a93e4
&pbs->target_id_enforcement.crypto_1_mask_high = 0xfd8a93e8
&pbs->target_id_enforcement.crypto_1_mask_low = 0xfd8a93ec
&pbs->target_id_enforcement.pcie_0_high = 0xfd8a9400
&pbs->target_id_enforcement.pcie_0_low = 0xfd8a9404
&pbs->target_id_enforcement.pcie_0_mask_high = 0xfd8a9408
&pbs->target_id_enforcement.pcie_0_mask_low = 0xfd8a940c
&pbs->target_id_enforcement.pcie_1_high = 0xfd8a9410
&pbs->target_id_enforcement.pcie_1_low = 0xfd8a9414
&pbs->target_id_enforcement.pcie_1_mask_high = 0xfd8a9418
&pbs->target_id_enforcement.pcie_1_mask_low = 0xfd8a941c
&pbs->target_id_enforcement.pcie_2_high = 0xfd8a9420
&pbs->target_id_enforcement.pcie_2_low = 0xfd8a9424
&pbs->target_id_enforcement.pcie_2_mask_high = 0xfd8a9428
&pbs->target_id_enforcement.pcie_2_mask_low = 0xfd8a942c
&pbs->target_id_enforcement.pcie_3_high = 0xfd8a9430
&pbs->target_id_enforcement.pcie_3_low = 0xfd8a9434
&pbs->target_id_enforcement.pcie_3_mask_high = 0xfd8a9438
&pbs->target_id_enforcement.pcie_3_mask_low = 0xfd8a943c
&pbs->target_id_enforcement.pcie_4_high = 0xfd8a9440
&pbs->target_id_enforcement.pcie_4_low = 0xfd8a9444
&pbs->target_id_enforcement.pcie_4_mask_high = 0xfd8a9448
&pbs->target_id_enforcement.pcie_4_mask_low = 0xfd8a944c
&pbs->target_id_enforcement.pcie_5_high = 0xfd8a9450
&pbs->target_id_enforcement.pcie_5_low = 0xfd8a9454
&pbs->target_id_enforcement.pcie_5_mask_high = 0xfd8a9458
&pbs->target_id_enforcement.pcie_5_mask_low = 0xfd8a945c
&pbs->target_id_enforcement.pcie_6_high = 0xfd8a9460
&pbs->target_id_enforcement.pcie_6_low = 0xfd8a9464
&pbs->target_id_enforcement.pcie_6_mask_high = 0xfd8a9468
&pbs->target_id_enforcement.pcie_6_mask_low = 0xfd8a946c
&pbs->target_id_enforcement.eth_0_high = 0xfd8a9470
&pbs->target_id_enforcement.eth_0_low = 0xfd8a9474
&pbs->target_id_enforcement.eth_0_mask_high = 0xfd8a9478
&pbs->target_id_enforcement.eth_0_mask_low = 0xfd8a947c
&pbs->target_id_enforcement.eth_1_high = 0xfd8a9480
&pbs->target_id_enforcement.eth_1_low = 0xfd8a9484
&pbs->target_id_enforcement.eth_1_mask_high = 0xfd8a9488
&pbs->target_id_enforcement.eth_1_mask_low = 0xfd8a948c
&pbs->target_id_enforcement.sata_6_high = 0xfd8a9490
&pbs->target_id_enforcement.sata_6_low = 0xfd8a9494
&pbs->target_id_enforcement.sata_6_mask_high = 0xfd8a9498
&pbs->target_id_enforcement.sata_6_mask_low = 0xfd8a949c
&pbs->target_id_enforcement.sata_7_high = 0xfd8a94a0
&pbs->target_id_enforcement.sata_7_low = 0xfd8a94a4
&pbs->target_id_enforcement.sata_7_mask_high = 0xfd8a94a8
&pbs->target_id_enforcement.sata_7_mask_low = 0xfd8a94ac
&pbs->target_id_enforcement.eth_db_high = 0xfd8a94b0
&pbs->target_id_enforcement.eth_db_low = 0xfd8a94b4
&pbs->target_id_enforcement.eth_db_mask_high = 0xfd8a94b8
&pbs->target_id_enforcement.eth_db_mask_low = 0xfd8a94bc
&pbs->target_id_enforcement.pcie_7_high = 0xfd8a94c0
&pbs->target_id_enforcement.pcie_7_low = 0xfd8a94c4
&pbs->target_id_enforcement.pcie_7_mask_high = 0xfd8a94c8
&pbs->target_id_enforcement.pcie_7_mask_low = 0xfd8a94cc
&pbs->target_id_enforcement.latch = 0xfd8a94f0
&pbs->spi_debug_pasw[0].spi_debug_pasw_high = 0xfd8a9500
&pbs->spi_debug_pasw[0].spi_debug_pasw_low = 0xfd8a9504
&pbs->spi_debug_pasw[1].spi_debug_pasw_high = 0xfd8a9508
&pbs->spi_debug_pasw[1].spi_debug_pasw_low = 0xfd8a950c
&pbs->spi_debug_pasw[2].spi_debug_pasw_high = 0xfd8a9510
&pbs->spi_debug_pasw[2].spi_debug_pasw_low = 0xfd8a9514
&pbs->spi_debug_pasw[3].spi_debug_pasw_high = 0xfd8a9518
&pbs->spi_debug_pasw[3].spi_debug_pasw_low = 0xfd8a951c
&pbs->spi_debug_pasw[4].spi_debug_pasw_high = 0xfd8a9520
&pbs->spi_debug_pasw[4].spi_debug_pasw_low = 0xfd8a9524
&pbs->spi_debug_pasw[5].spi_debug_pasw_high = 0xfd8a9528
&pbs->spi_debug_pasw[5].spi_debug_pasw_low = 0xfd8a952c
&pbs->spi_debug_pasw[6].spi_debug_pasw_high = 0xfd8a9530
&pbs->spi_debug_pasw[6].spi_debug_pasw_low = 0xfd8a9534
&pbs->spi_debug_pasw[7].spi_debug_pasw_high = 0xfd8a9538
&pbs->spi_debug_pasw[7].spi_debug_pasw_low = 0xfd8a953c
&pbs->spi_debug_pasw[8].spi_debug_pasw_high = 0xfd8a9540
&pbs->spi_debug_pasw[8].spi_debug_pasw_low = 0xfd8a9544
&pbs->spi_debug_pasw[9].spi_debug_pasw_high = 0xfd8a9548
&pbs->spi_debug_pasw[9].spi_debug_pasw_low = 0xfd8a954c
&pbs->spi_debug_pasw[10].spi_debug_pasw_high = 0xfd8a9550
&pbs->spi_debug_pasw[10].spi_debug_pasw_low = 0xfd8a9554
&pbs->spi_debug_pasw[11].spi_debug_pasw_high = 0xfd8a9558
&pbs->spi_debug_pasw[11].spi_debug_pasw_low = 0xfd8a955c
&pbs->spi_debug_pasw[12].spi_debug_pasw_high = 0xfd8a9560
&pbs->spi_debug_pasw[12].spi_debug_pasw_low = 0xfd8a9564
&pbs->spi_debug_pasw[13].spi_debug_pasw_high = 0xfd8a9568
&pbs->spi_debug_pasw[13].spi_debug_pasw_low = 0xfd8a956c
&pbs->spi_debug_pasw[14].spi_debug_pasw_high = 0xfd8a9570
&pbs->spi_debug_pasw[14].spi_debug_pasw_low = 0xfd8a9574
&pbs->spi_debug_pasw[15].spi_debug_pasw_high = 0xfd8a9578
&pbs->spi_debug_pasw[15].spi_debug_pasw_low = 0xfd8a957c
&pbs->spi_debug_pasw_enable.spi_debug_pasw_enable_reg = 0xfd8a9600
&pbs->spi_debug_pasw_enable.spi_debug_pasw_write_protect_reg = 0xfd8a9604
&pbs->spi_debug_pasw_enable.spi_debug_pasw_read_protect_reg = 0xfd8a9608
&serdes_hssp_0->gen.version = 0xfd8c0100
&serdes_hssp_0->gen.reg_addr = 0xfd8c0110
&serdes_hssp_0->gen.reg_data = 0xfd8c0114
&serdes_hssp_0->gen.ictl_multi_bist = 0xfd8c0120
&serdes_hssp_0->gen.ictl_pcs = 0xfd8c0124
&serdes_hssp_0->gen.ictl_pma = 0xfd8c0128
&serdes_hssp_0->gen.ipd_multi_synth = 0xfd8c0130
&serdes_hssp_0->gen.irst = 0xfd8c0134
&serdes_hssp_0->gen.octl_multi_synthready = 0xfd8c0138
&serdes_hssp_0->gen.octl_multi_synthstatus = 0xfd8c013c
&serdes_hssp_0->gen.clk_out = 0xfd8c0140
&serdes_hssp_0->lane[0].octl_pma = 0xfd8c0210
&serdes_hssp_0->lane[0].ictl_multi_andme = 0xfd8c0214
&serdes_hssp_0->lane[0].ictl_multi_lb = 0xfd8c0218
&serdes_hssp_0->lane[0].ictl_multi_rxbist = 0xfd8c021c
&serdes_hssp_0->lane[0].ictl_multi_txbist = 0xfd8c0220
&serdes_hssp_0->lane[0].ictl_multi = 0xfd8c0224
&serdes_hssp_0->lane[0].ictl_multi_rxeq = 0xfd8c0228
&serdes_hssp_0->lane[0].ictl_multi_rxeq_l_low = 0xfd8c022c
&serdes_hssp_0->lane[0].ictl_multi_rxeq_l_high = 0xfd8c0230
&serdes_hssp_0->lane[0].ictl_multi_rxeyediag = 0xfd8c0234
&serdes_hssp_0->lane[0].ictl_multi_txdeemph = 0xfd8c0238
&serdes_hssp_0->lane[0].ictl_multi_txmargin = 0xfd8c023c
&serdes_hssp_0->lane[0].ictl_multi_txswing = 0xfd8c0240
&serdes_hssp_0->lane[0].idat_multi = 0xfd8c0244
&serdes_hssp_0->lane[0].ipd_multi = 0xfd8c0248
&serdes_hssp_0->lane[0].octl_multi_rxbist = 0xfd8c024c
&serdes_hssp_0->lane[0].octl_multi = 0xfd8c0250
&serdes_hssp_0->lane[0].octl_multi_rxeyediag = 0xfd8c0254
&serdes_hssp_0->lane[0].odat_multi_rxbist = 0xfd8c0258
&serdes_hssp_0->lane[0].odat_multi_rxeq = 0xfd8c025c
&serdes_hssp_0->lane[0].multi_rx_dvalid = 0xfd8c0260
&serdes_hssp_0->lane[1].octl_pma = 0xfd8c0290
&serdes_hssp_0->lane[1].ictl_multi_andme = 0xfd8c0294
&serdes_hssp_0->lane[1].ictl_multi_lb = 0xfd8c0298
&serdes_hssp_0->lane[1].ictl_multi_rxbist = 0xfd8c029c
&serdes_hssp_0->lane[1].ictl_multi_txbist = 0xfd8c02a0
&serdes_hssp_0->lane[1].ictl_multi = 0xfd8c02a4
&serdes_hssp_0->lane[1].ictl_multi_rxeq = 0xfd8c02a8
&serdes_hssp_0->lane[1].ictl_multi_rxeq_l_low = 0xfd8c02ac
&serdes_hssp_0->lane[1].ictl_multi_rxeq_l_high = 0xfd8c02b0
&serdes_hssp_0->lane[1].ictl_multi_rxeyediag = 0xfd8c02b4
&serdes_hssp_0->lane[1].ictl_multi_txdeemph = 0xfd8c02b8
&serdes_hssp_0->lane[1].ictl_multi_txmargin = 0xfd8c02bc
&serdes_hssp_0->lane[1].ictl_multi_txswing = 0xfd8c02c0
&serdes_hssp_0->lane[1].idat_multi = 0xfd8c02c4
&serdes_hssp_0->lane[1].ipd_multi = 0xfd8c02c8
&serdes_hssp_0->lane[1].octl_multi_rxbist = 0xfd8c02cc
&serdes_hssp_0->lane[1].octl_multi = 0xfd8c02d0
&serdes_hssp_0->lane[1].octl_multi_rxeyediag = 0xfd8c02d4
&serdes_hssp_0->lane[1].odat_multi_rxbist = 0xfd8c02d8
&serdes_hssp_0->lane[1].odat_multi_rxeq = 0xfd8c02dc
&serdes_hssp_0->lane[1].multi_rx_dvalid = 0xfd8c02e0
&serdes_hssp_0->lane[2].octl_pma = 0xfd8c0310
&serdes_hssp_0->lane[2].ictl_multi_andme = 0xfd8c0314
&serdes_hssp_0->lane[2].ictl_multi_lb = 0xfd8c0318
&serdes_hssp_0->lane[2].ictl_multi_rxbist = 0xfd8c031c
&serdes_hssp_0->lane[2].ictl_multi_txbist = 0xfd8c0320
&serdes_hssp_0->lane[2].ictl_multi = 0xfd8c0324
&serdes_hssp_0->lane[2].ictl_multi_rxeq = 0xfd8c0328
&serdes_hssp_0->lane[2].ictl_multi_rxeq_l_low = 0xfd8c032c
&serdes_hssp_0->lane[2].ictl_multi_rxeq_l_high = 0xfd8c0330
&serdes_hssp_0->lane[2].ictl_multi_rxeyediag = 0xfd8c0334
&serdes_hssp_0->lane[2].ictl_multi_txdeemph = 0xfd8c0338
&serdes_hssp_0->lane[2].ictl_multi_txmargin = 0xfd8c033c
&serdes_hssp_0->lane[2].ictl_multi_txswing = 0xfd8c0340
&serdes_hssp_0->lane[2].idat_multi = 0xfd8c0344
&serdes_hssp_0->lane[2].ipd_multi = 0xfd8c0348
&serdes_hssp_0->lane[2].octl_multi_rxbist = 0xfd8c034c
&serdes_hssp_0->lane[2].octl_multi = 0xfd8c0350
&serdes_hssp_0->lane[2].octl_multi_rxeyediag = 0xfd8c0354
&serdes_hssp_0->lane[2].odat_multi_rxbist = 0xfd8c0358
&serdes_hssp_0->lane[2].odat_multi_rxeq = 0xfd8c035c
&serdes_hssp_0->lane[2].multi_rx_dvalid = 0xfd8c0360
&serdes_hssp_0->lane[3].octl_pma = 0xfd8c0390
&serdes_hssp_0->lane[3].ictl_multi_andme = 0xfd8c0394
&serdes_hssp_0->lane[3].ictl_multi_lb = 0xfd8c0398
&serdes_hssp_0->lane[3].ictl_multi_rxbist = 0xfd8c039c
&serdes_hssp_0->lane[3].ictl_multi_txbist = 0xfd8c03a0
&serdes_hssp_0->lane[3].ictl_multi = 0xfd8c03a4
&serdes_hssp_0->lane[3].ictl_multi_rxeq = 0xfd8c03a8
&serdes_hssp_0->lane[3].ictl_multi_rxeq_l_low = 0xfd8c03ac
&serdes_hssp_0->lane[3].ictl_multi_rxeq_l_high = 0xfd8c03b0
&serdes_hssp_0->lane[3].ictl_multi_rxeyediag = 0xfd8c03b4
&serdes_hssp_0->lane[3].ictl_multi_txdeemph = 0xfd8c03b8
&serdes_hssp_0->lane[3].ictl_multi_txmargin = 0xfd8c03bc
&serdes_hssp_0->lane[3].ictl_multi_txswing = 0xfd8c03c0
&serdes_hssp_0->lane[3].idat_multi = 0xfd8c03c4
&serdes_hssp_0->lane[3].ipd_multi = 0xfd8c03c8
&serdes_hssp_0->lane[3].octl_multi_rxbist = 0xfd8c03cc
&serdes_hssp_0->lane[3].octl_multi = 0xfd8c03d0
&serdes_hssp_0->lane[3].octl_multi_rxeyediag = 0xfd8c03d4
&serdes_hssp_0->lane[3].odat_multi_rxbist = 0xfd8c03d8
&serdes_hssp_0->lane[3].odat_multi_rxeq = 0xfd8c03dc
&serdes_hssp_0->lane[3].multi_rx_dvalid = 0xfd8c03e0
&serdes_hssp_1->gen.version = 0xfd8c0500
&serdes_hssp_1->gen.reg_addr = 0xfd8c0510
&serdes_hssp_1->gen.reg_data = 0xfd8c0514
&serdes_hssp_1->gen.ictl_multi_bist = 0xfd8c0520
&serdes_hssp_1->gen.ictl_pcs = 0xfd8c0524
&serdes_hssp_1->gen.ictl_pma = 0xfd8c0528
&serdes_hssp_1->gen.ipd_multi_synth = 0xfd8c0530
&serdes_hssp_1->gen.irst = 0xfd8c0534
&serdes_hssp_1->gen.octl_multi_synthready = 0xfd8c0538
&serdes_hssp_1->gen.octl_multi_synthstatus = 0xfd8c053c
&serdes_hssp_1->gen.clk_out = 0xfd8c0540
&serdes_hssp_1->lane[0].octl_pma = 0xfd8c0610
&serdes_hssp_1->lane[0].ictl_multi_andme = 0xfd8c0614
&serdes_hssp_1->lane[0].ictl_multi_lb = 0xfd8c0618
&serdes_hssp_1->lane[0].ictl_multi_rxbist = 0xfd8c061c
&serdes_hssp_1->lane[0].ictl_multi_txbist = 0xfd8c0620
&serdes_hssp_1->lane[0].ictl_multi = 0xfd8c0624
&serdes_hssp_1->lane[0].ictl_multi_rxeq = 0xfd8c0628
&serdes_hssp_1->lane[0].ictl_multi_rxeq_l_low = 0xfd8c062c
&serdes_hssp_1->lane[0].ictl_multi_rxeq_l_high = 0xfd8c0630
&serdes_hssp_1->lane[0].ictl_multi_rxeyediag = 0xfd8c0634
&serdes_hssp_1->lane[0].ictl_multi_txdeemph = 0xfd8c0638
&serdes_hssp_1->lane[0].ictl_multi_txmargin = 0xfd8c063c
&serdes_hssp_1->lane[0].ictl_multi_txswing = 0xfd8c0640
&serdes_hssp_1->lane[0].idat_multi = 0xfd8c0644
&serdes_hssp_1->lane[0].ipd_multi = 0xfd8c0648
&serdes_hssp_1->lane[0].octl_multi_rxbist = 0xfd8c064c
&serdes_hssp_1->lane[0].octl_multi = 0xfd8c0650
&serdes_hssp_1->lane[0].octl_multi_rxeyediag = 0xfd8c0654
&serdes_hssp_1->lane[0].odat_multi_rxbist = 0xfd8c0658
&serdes_hssp_1->lane[0].odat_multi_rxeq = 0xfd8c065c
&serdes_hssp_1->lane[0].multi_rx_dvalid = 0xfd8c0660
&serdes_hssp_1->lane[1].octl_pma = 0xfd8c0690
&serdes_hssp_1->lane[1].ictl_multi_andme = 0xfd8c0694
&serdes_hssp_1->lane[1].ictl_multi_lb = 0xfd8c0698
&serdes_hssp_1->lane[1].ictl_multi_rxbist = 0xfd8c069c
&serdes_hssp_1->lane[1].ictl_multi_txbist = 0xfd8c06a0
&serdes_hssp_1->lane[1].ictl_multi = 0xfd8c06a4
&serdes_hssp_1->lane[1].ictl_multi_rxeq = 0xfd8c06a8
&serdes_hssp_1->lane[1].ictl_multi_rxeq_l_low = 0xfd8c06ac
&serdes_hssp_1->lane[1].ictl_multi_rxeq_l_high = 0xfd8c06b0
&serdes_hssp_1->lane[1].ictl_multi_rxeyediag = 0xfd8c06b4
&serdes_hssp_1->lane[1].ictl_multi_txdeemph = 0xfd8c06b8
&serdes_hssp_1->lane[1].ictl_multi_txmargin = 0xfd8c06bc
&serdes_hssp_1->lane[1].ictl_multi_txswing = 0xfd8c06c0
&serdes_hssp_1->lane[1].idat_multi = 0xfd8c06c4
&serdes_hssp_1->lane[1].ipd_multi = 0xfd8c06c8
&serdes_hssp_1->lane[1].octl_multi_rxbist = 0xfd8c06cc
&serdes_hssp_1->lane[1].octl_multi = 0xfd8c06d0
&serdes_hssp_1->lane[1].octl_multi_rxeyediag = 0xfd8c06d4
&serdes_hssp_1->lane[1].odat_multi_rxbist = 0xfd8c06d8
&serdes_hssp_1->lane[1].odat_multi_rxeq = 0xfd8c06dc
&serdes_hssp_1->lane[1].multi_rx_dvalid = 0xfd8c06e0
&serdes_hssp_1->lane[2].octl_pma = 0xfd8c0710
&serdes_hssp_1->lane[2].ictl_multi_andme = 0xfd8c0714
&serdes_hssp_1->lane[2].ictl_multi_lb = 0xfd8c0718
&serdes_hssp_1->lane[2].ictl_multi_rxbist = 0xfd8c071c
&serdes_hssp_1->lane[2].ictl_multi_txbist = 0xfd8c0720
&serdes_hssp_1->lane[2].ictl_multi = 0xfd8c0724
&serdes_hssp_1->lane[2].ictl_multi_rxeq = 0xfd8c0728
&serdes_hssp_1->lane[2].ictl_multi_rxeq_l_low = 0xfd8c072c
&serdes_hssp_1->lane[2].ictl_multi_rxeq_l_high = 0xfd8c0730
&serdes_hssp_1->lane[2].ictl_multi_rxeyediag = 0xfd8c0734
&serdes_hssp_1->lane[2].ictl_multi_txdeemph = 0xfd8c0738
&serdes_hssp_1->lane[2].ictl_multi_txmargin = 0xfd8c073c
&serdes_hssp_1->lane[2].ictl_multi_txswing = 0xfd8c0740
&serdes_hssp_1->lane[2].idat_multi = 0xfd8c0744
&serdes_hssp_1->lane[2].ipd_multi = 0xfd8c0748
&serdes_hssp_1->lane[2].octl_multi_rxbist = 0xfd8c074c
&serdes_hssp_1->lane[2].octl_multi = 0xfd8c0750
&serdes_hssp_1->lane[2].octl_multi_rxeyediag = 0xfd8c0754
&serdes_hssp_1->lane[2].odat_multi_rxbist = 0xfd8c0758
&serdes_hssp_1->lane[2].odat_multi_rxeq = 0xfd8c075c
&serdes_hssp_1->lane[2].multi_rx_dvalid = 0xfd8c0760
&serdes_hssp_1->lane[3].octl_pma = 0xfd8c0790
&serdes_hssp_1->lane[3].ictl_multi_andme = 0xfd8c0794
&serdes_hssp_1->lane[3].ictl_multi_lb = 0xfd8c0798
&serdes_hssp_1->lane[3].ictl_multi_rxbist = 0xfd8c079c
&serdes_hssp_1->lane[3].ictl_multi_txbist = 0xfd8c07a0
&serdes_hssp_1->lane[3].ictl_multi = 0xfd8c07a4
&serdes_hssp_1->lane[3].ictl_multi_rxeq = 0xfd8c07a8
&serdes_hssp_1->lane[3].ictl_multi_rxeq_l_low = 0xfd8c07ac
&serdes_hssp_1->lane[3].ictl_multi_rxeq_l_high = 0xfd8c07b0
&serdes_hssp_1->lane[3].ictl_multi_rxeyediag = 0xfd8c07b4
&serdes_hssp_1->lane[3].ictl_multi_txdeemph = 0xfd8c07b8
&serdes_hssp_1->lane[3].ictl_multi_txmargin = 0xfd8c07bc
&serdes_hssp_1->lane[3].ictl_multi_txswing = 0xfd8c07c0
&serdes_hssp_1->lane[3].idat_multi = 0xfd8c07c4
&serdes_hssp_1->lane[3].ipd_multi = 0xfd8c07c8
&serdes_hssp_1->lane[3].octl_multi_rxbist = 0xfd8c07cc
&serdes_hssp_1->lane[3].octl_multi = 0xfd8c07d0
&serdes_hssp_1->lane[3].octl_multi_rxeyediag = 0xfd8c07d4
&serdes_hssp_1->lane[3].odat_multi_rxbist = 0xfd8c07d8
&serdes_hssp_1->lane[3].odat_multi_rxeq = 0xfd8c07dc
&serdes_hssp_1->lane[3].multi_rx_dvalid = 0xfd8c07e0
&serdes_hssp_2->gen.version = 0xfd8c0900
&serdes_hssp_2->gen.reg_addr = 0xfd8c0910
&serdes_hssp_2->gen.reg_data = 0xfd8c0914
&serdes_hssp_2->gen.ictl_multi_bist = 0xfd8c0920
&serdes_hssp_2->gen.ictl_pcs = 0xfd8c0924
&serdes_hssp_2->gen.ictl_pma = 0xfd8c0928
&serdes_hssp_2->gen.ipd_multi_synth = 0xfd8c0930
&serdes_hssp_2->gen.irst = 0xfd8c0934
&serdes_hssp_2->gen.octl_multi_synthready = 0xfd8c0938
&serdes_hssp_2->gen.octl_multi_synthstatus = 0xfd8c093c
&serdes_hssp_2->gen.clk_out = 0xfd8c0940
&serdes_hssp_2->lane[0].octl_pma = 0xfd8c0a10
&serdes_hssp_2->lane[0].ictl_multi_andme = 0xfd8c0a14
&serdes_hssp_2->lane[0].ictl_multi_lb = 0xfd8c0a18
&serdes_hssp_2->lane[0].ictl_multi_rxbist = 0xfd8c0a1c
&serdes_hssp_2->lane[0].ictl_multi_txbist = 0xfd8c0a20
&serdes_hssp_2->lane[0].ictl_multi = 0xfd8c0a24
&serdes_hssp_2->lane[0].ictl_multi_rxeq = 0xfd8c0a28
&serdes_hssp_2->lane[0].ictl_multi_rxeq_l_low = 0xfd8c0a2c
&serdes_hssp_2->lane[0].ictl_multi_rxeq_l_high = 0xfd8c0a30
&serdes_hssp_2->lane[0].ictl_multi_rxeyediag = 0xfd8c0a34
&serdes_hssp_2->lane[0].ictl_multi_txdeemph = 0xfd8c0a38
&serdes_hssp_2->lane[0].ictl_multi_txmargin = 0xfd8c0a3c
&serdes_hssp_2->lane[0].ictl_multi_txswing = 0xfd8c0a40
&serdes_hssp_2->lane[0].idat_multi = 0xfd8c0a44
&serdes_hssp_2->lane[0].ipd_multi = 0xfd8c0a48
&serdes_hssp_2->lane[0].octl_multi_rxbist = 0xfd8c0a4c
&serdes_hssp_2->lane[0].octl_multi = 0xfd8c0a50
&serdes_hssp_2->lane[0].octl_multi_rxeyediag = 0xfd8c0a54
&serdes_hssp_2->lane[0].odat_multi_rxbist = 0xfd8c0a58
&serdes_hssp_2->lane[0].odat_multi_rxeq = 0xfd8c0a5c
&serdes_hssp_2->lane[0].multi_rx_dvalid = 0xfd8c0a60
&serdes_hssp_2->lane[1].octl_pma = 0xfd8c0a90
&serdes_hssp_2->lane[1].ictl_multi_andme = 0xfd8c0a94
&serdes_hssp_2->lane[1].ictl_multi_lb = 0xfd8c0a98
&serdes_hssp_2->lane[1].ictl_multi_rxbist = 0xfd8c0a9c
&serdes_hssp_2->lane[1].ictl_multi_txbist = 0xfd8c0aa0
&serdes_hssp_2->lane[1].ictl_multi = 0xfd8c0aa4
&serdes_hssp_2->lane[1].ictl_multi_rxeq = 0xfd8c0aa8
&serdes_hssp_2->lane[1].ictl_multi_rxeq_l_low = 0xfd8c0aac
&serdes_hssp_2->lane[1].ictl_multi_rxeq_l_high = 0xfd8c0ab0
&serdes_hssp_2->lane[1].ictl_multi_rxeyediag = 0xfd8c0ab4
&serdes_hssp_2->lane[1].ictl_multi_txdeemph = 0xfd8c0ab8
&serdes_hssp_2->lane[1].ictl_multi_txmargin = 0xfd8c0abc
&serdes_hssp_2->lane[1].ictl_multi_txswing = 0xfd8c0ac0
&serdes_hssp_2->lane[1].idat_multi = 0xfd8c0ac4
&serdes_hssp_2->lane[1].ipd_multi = 0xfd8c0ac8
&serdes_hssp_2->lane[1].octl_multi_rxbist = 0xfd8c0acc
&serdes_hssp_2->lane[1].octl_multi = 0xfd8c0ad0
&serdes_hssp_2->lane[1].octl_multi_rxeyediag = 0xfd8c0ad4
&serdes_hssp_2->lane[1].odat_multi_rxbist = 0xfd8c0ad8
&serdes_hssp_2->lane[1].odat_multi_rxeq = 0xfd8c0adc
&serdes_hssp_2->lane[1].multi_rx_dvalid = 0xfd8c0ae0
&serdes_hssp_2->lane[2].octl_pma = 0xfd8c0b10
&serdes_hssp_2->lane[2].ictl_multi_andme = 0xfd8c0b14
&serdes_hssp_2->lane[2].ictl_multi_lb = 0xfd8c0b18
&serdes_hssp_2->lane[2].ictl_multi_rxbist = 0xfd8c0b1c
&serdes_hssp_2->lane[2].ictl_multi_txbist = 0xfd8c0b20
&serdes_hssp_2->lane[2].ictl_multi = 0xfd8c0b24
&serdes_hssp_2->lane[2].ictl_multi_rxeq = 0xfd8c0b28
&serdes_hssp_2->lane[2].ictl_multi_rxeq_l_low = 0xfd8c0b2c
&serdes_hssp_2->lane[2].ictl_multi_rxeq_l_high = 0xfd8c0b30
&serdes_hssp_2->lane[2].ictl_multi_rxeyediag = 0xfd8c0b34
&serdes_hssp_2->lane[2].ictl_multi_txdeemph = 0xfd8c0b38
&serdes_hssp_2->lane[2].ictl_multi_txmargin = 0xfd8c0b3c
&serdes_hssp_2->lane[2].ictl_multi_txswing = 0xfd8c0b40
&serdes_hssp_2->lane[2].idat_multi = 0xfd8c0b44
&serdes_hssp_2->lane[2].ipd_multi = 0xfd8c0b48
&serdes_hssp_2->lane[2].octl_multi_rxbist = 0xfd8c0b4c
&serdes_hssp_2->lane[2].octl_multi = 0xfd8c0b50
&serdes_hssp_2->lane[2].octl_multi_rxeyediag = 0xfd8c0b54
&serdes_hssp_2->lane[2].odat_multi_rxbist = 0xfd8c0b58
&serdes_hssp_2->lane[2].odat_multi_rxeq = 0xfd8c0b5c
&serdes_hssp_2->lane[2].multi_rx_dvalid = 0xfd8c0b60
&serdes_hssp_2->lane[3].octl_pma = 0xfd8c0b90
&serdes_hssp_2->lane[3].ictl_multi_andme = 0xfd8c0b94
&serdes_hssp_2->lane[3].ictl_multi_lb = 0xfd8c0b98
&serdes_hssp_2->lane[3].ictl_multi_rxbist = 0xfd8c0b9c
&serdes_hssp_2->lane[3].ictl_multi_txbist = 0xfd8c0ba0
&serdes_hssp_2->lane[3].ictl_multi = 0xfd8c0ba4
&serdes_hssp_2->lane[3].ictl_multi_rxeq = 0xfd8c0ba8
&serdes_hssp_2->lane[3].ictl_multi_rxeq_l_low = 0xfd8c0bac
&serdes_hssp_2->lane[3].ictl_multi_rxeq_l_high = 0xfd8c0bb0
&serdes_hssp_2->lane[3].ictl_multi_rxeyediag = 0xfd8c0bb4
&serdes_hssp_2->lane[3].ictl_multi_txdeemph = 0xfd8c0bb8
&serdes_hssp_2->lane[3].ictl_multi_txmargin = 0xfd8c0bbc
&serdes_hssp_2->lane[3].ictl_multi_txswing = 0xfd8c0bc0
&serdes_hssp_2->lane[3].idat_multi = 0xfd8c0bc4
&serdes_hssp_2->lane[3].ipd_multi = 0xfd8c0bc8
&serdes_hssp_2->lane[3].octl_multi_rxbist = 0xfd8c0bcc
&serdes_hssp_2->lane[3].octl_multi = 0xfd8c0bd0
&serdes_hssp_2->lane[3].octl_multi_rxeyediag = 0xfd8c0bd4
&serdes_hssp_2->lane[3].odat_multi_rxbist = 0xfd8c0bd8
&serdes_hssp_2->lane[3].odat_multi_rxeq = 0xfd8c0bdc
&serdes_hssp_2->lane[3].multi_rx_dvalid = 0xfd8c0be0
&serdes_hssp_3->gen.version = 0xfd8c0d00
&serdes_hssp_3->gen.reg_addr = 0xfd8c0d10
&serdes_hssp_3->gen.reg_data = 0xfd8c0d14
&serdes_hssp_3->gen.ictl_multi_bist = 0xfd8c0d20
&serdes_hssp_3->gen.ictl_pcs = 0xfd8c0d24
&serdes_hssp_3->gen.ictl_pma = 0xfd8c0d28
&serdes_hssp_3->gen.ipd_multi_synth = 0xfd8c0d30
&serdes_hssp_3->gen.irst = 0xfd8c0d34
&serdes_hssp_3->gen.octl_multi_synthready = 0xfd8c0d38
&serdes_hssp_3->gen.octl_multi_synthstatus = 0xfd8c0d3c
&serdes_hssp_3->gen.clk_out = 0xfd8c0d40
&serdes_hssp_3->lane[0].octl_pma = 0xfd8c0e10
&serdes_hssp_3->lane[0].ictl_multi_andme = 0xfd8c0e14
&serdes_hssp_3->lane[0].ictl_multi_lb = 0xfd8c0e18
&serdes_hssp_3->lane[0].ictl_multi_rxbist = 0xfd8c0e1c
&serdes_hssp_3->lane[0].ictl_multi_txbist = 0xfd8c0e20
&serdes_hssp_3->lane[0].ictl_multi = 0xfd8c0e24
&serdes_hssp_3->lane[0].ictl_multi_rxeq = 0xfd8c0e28
&serdes_hssp_3->lane[0].ictl_multi_rxeq_l_low = 0xfd8c0e2c
&serdes_hssp_3->lane[0].ictl_multi_rxeq_l_high = 0xfd8c0e30
&serdes_hssp_3->lane[0].ictl_multi_rxeyediag = 0xfd8c0e34
&serdes_hssp_3->lane[0].ictl_multi_txdeemph = 0xfd8c0e38
&serdes_hssp_3->lane[0].ictl_multi_txmargin = 0xfd8c0e3c
&serdes_hssp_3->lane[0].ictl_multi_txswing = 0xfd8c0e40
&serdes_hssp_3->lane[0].idat_multi = 0xfd8c0e44
&serdes_hssp_3->lane[0].ipd_multi = 0xfd8c0e48
&serdes_hssp_3->lane[0].octl_multi_rxbist = 0xfd8c0e4c
&serdes_hssp_3->lane[0].octl_multi = 0xfd8c0e50
&serdes_hssp_3->lane[0].octl_multi_rxeyediag = 0xfd8c0e54
&serdes_hssp_3->lane[0].odat_multi_rxbist = 0xfd8c0e58
&serdes_hssp_3->lane[0].odat_multi_rxeq = 0xfd8c0e5c
&serdes_hssp_3->lane[0].multi_rx_dvalid = 0xfd8c0e60
&serdes_hssp_3->lane[1].octl_pma = 0xfd8c0e90
&serdes_hssp_3->lane[1].ictl_multi_andme = 0xfd8c0e94
&serdes_hssp_3->lane[1].ictl_multi_lb = 0xfd8c0e98
&serdes_hssp_3->lane[1].ictl_multi_rxbist = 0xfd8c0e9c
&serdes_hssp_3->lane[1].ictl_multi_txbist = 0xfd8c0ea0
&serdes_hssp_3->lane[1].ictl_multi = 0xfd8c0ea4
&serdes_hssp_3->lane[1].ictl_multi_rxeq = 0xfd8c0ea8
&serdes_hssp_3->lane[1].ictl_multi_rxeq_l_low = 0xfd8c0eac
&serdes_hssp_3->lane[1].ictl_multi_rxeq_l_high = 0xfd8c0eb0
&serdes_hssp_3->lane[1].ictl_multi_rxeyediag = 0xfd8c0eb4
&serdes_hssp_3->lane[1].ictl_multi_txdeemph = 0xfd8c0eb8
&serdes_hssp_3->lane[1].ictl_multi_txmargin = 0xfd8c0ebc
&serdes_hssp_3->lane[1].ictl_multi_txswing = 0xfd8c0ec0
&serdes_hssp_3->lane[1].idat_multi = 0xfd8c0ec4
&serdes_hssp_3->lane[1].ipd_multi = 0xfd8c0ec8
&serdes_hssp_3->lane[1].octl_multi_rxbist = 0xfd8c0ecc
&serdes_hssp_3->lane[1].octl_multi = 0xfd8c0ed0
&serdes_hssp_3->lane[1].octl_multi_rxeyediag = 0xfd8c0ed4
&serdes_hssp_3->lane[1].odat_multi_rxbist = 0xfd8c0ed8
&serdes_hssp_3->lane[1].odat_multi_rxeq = 0xfd8c0edc
&serdes_hssp_3->lane[1].multi_rx_dvalid = 0xfd8c0ee0
&serdes_hssp_3->lane[2].octl_pma = 0xfd8c0f10
&serdes_hssp_3->lane[2].ictl_multi_andme = 0xfd8c0f14
&serdes_hssp_3->lane[2].ictl_multi_lb = 0xfd8c0f18
&serdes_hssp_3->lane[2].ictl_multi_rxbist = 0xfd8c0f1c
&serdes_hssp_3->lane[2].ictl_multi_txbist = 0xfd8c0f20
&serdes_hssp_3->lane[2].ictl_multi = 0xfd8c0f24
&serdes_hssp_3->lane[2].ictl_multi_rxeq = 0xfd8c0f28
&serdes_hssp_3->lane[2].ictl_multi_rxeq_l_low = 0xfd8c0f2c
&serdes_hssp_3->lane[2].ictl_multi_rxeq_l_high = 0xfd8c0f30
&serdes_hssp_3->lane[2].ictl_multi_rxeyediag = 0xfd8c0f34
&serdes_hssp_3->lane[2].ictl_multi_txdeemph = 0xfd8c0f38
&serdes_hssp_3->lane[2].ictl_multi_txmargin = 0xfd8c0f3c
&serdes_hssp_3->lane[2].ictl_multi_txswing = 0xfd8c0f40
&serdes_hssp_3->lane[2].idat_multi = 0xfd8c0f44
&serdes_hssp_3->lane[2].ipd_multi = 0xfd8c0f48
&serdes_hssp_3->lane[2].octl_multi_rxbist = 0xfd8c0f4c
&serdes_hssp_3->lane[2].octl_multi = 0xfd8c0f50
&serdes_hssp_3->lane[2].octl_multi_rxeyediag = 0xfd8c0f54
&serdes_hssp_3->lane[2].odat_multi_rxbist = 0xfd8c0f58
&serdes_hssp_3->lane[2].odat_multi_rxeq = 0xfd8c0f5c
&serdes_hssp_3->lane[2].multi_rx_dvalid = 0xfd8c0f60
&serdes_hssp_3->lane[3].octl_pma = 0xfd8c0f90
&serdes_hssp_3->lane[3].ictl_multi_andme = 0xfd8c0f94
&serdes_hssp_3->lane[3].ictl_multi_lb = 0xfd8c0f98
&serdes_hssp_3->lane[3].ictl_multi_rxbist = 0xfd8c0f9c
&serdes_hssp_3->lane[3].ictl_multi_txbist = 0xfd8c0fa0
&serdes_hssp_3->lane[3].ictl_multi = 0xfd8c0fa4
&serdes_hssp_3->lane[3].ictl_multi_rxeq = 0xfd8c0fa8
&serdes_hssp_3->lane[3].ictl_multi_rxeq_l_low = 0xfd8c0fac
&serdes_hssp_3->lane[3].ictl_multi_rxeq_l_high = 0xfd8c0fb0
&serdes_hssp_3->lane[3].ictl_multi_rxeyediag = 0xfd8c0fb4
&serdes_hssp_3->lane[3].ictl_multi_txdeemph = 0xfd8c0fb8
&serdes_hssp_3->lane[3].ictl_multi_txmargin = 0xfd8c0fbc
&serdes_hssp_3->lane[3].ictl_multi_txswing = 0xfd8c0fc0
&serdes_hssp_3->lane[3].idat_multi = 0xfd8c0fc4
&serdes_hssp_3->lane[3].ipd_multi = 0xfd8c0fc8
&serdes_hssp_3->lane[3].octl_multi_rxbist = 0xfd8c0fcc
&serdes_hssp_3->lane[3].octl_multi = 0xfd8c0fd0
&serdes_hssp_3->lane[3].octl_multi_rxeyediag = 0xfd8c0fd4
&serdes_hssp_3->lane[3].odat_multi_rxbist = 0xfd8c0fd8
&serdes_hssp_3->lane[3].odat_multi_rxeq = 0xfd8c0fdc
&serdes_hssp_3->lane[3].multi_rx_dvalid = 0xfd8c0fe0
