Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mips.v" in library work
Compiling verilog include file "IFU.v"
Compiling verilog include file "Reg_PC.v"
WARNING:HDLCompilers:301 - "Reg_PC.v" line 37 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "Reg_PC.v" line 41 Too many digits specified in hex constant
Compiling verilog include file "InstructionMemory.v"
Module <Reg_PC> compiled
WARNING:HDLCompilers:301 - "InstructionMemory.v" line 28 Too many digits specified in hex constant
Module <InstructionMemory> compiled
Compiling verilog include file "Reg_IF_to_D.v"
Module <IFU> compiled
Compiling verilog include file "Level_Decode.v"
Compiling verilog include file "GRF.v"
Module <Reg_IF_to_D> compiled
Compiling verilog include file "EXT.v"
Module <GRF> compiled
WARNING:HDLCompilers:301 - "EXT.v" line 32 Too many digits specified in hex constant
Compiling verilog include file "CMP.v"
Module <EXT> compiled
Module <CMP> compiled
Compiling verilog include file "Reg_D_to_E.v"
Module <Level_Decode> compiled
Compiling verilog include file "Level_Execute.v"
Compiling verilog include file "ALU.v"
Module <Reg_D_to_E> compiled
Module <ALU> compiled
Compiling verilog include file "Reg_E_to_M.v"
Module <Level_Execute> compiled
Compiling verilog include file "Level_Memory.v"
Compiling verilog include file "DataMemory.v"
Module <Reg_E_to_M> compiled
Module <DataMemory> compiled
Compiling verilog include file "Reg_M_to_W.v"
Module <Level_Memory> compiled
Compiling verilog include file "Level_WriteBack.v"
Module <Reg_M_to_W> compiled
Compiling verilog include file "Hizzard.v"
Module <Level_WriteBack> compiled
Module <Hizzard> compiled
Module <mips> compiled
No errors in compilation
Analysis of file <"mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <IFU> in library <work>.

Analyzing hierarchy for module <Reg_IF_to_D> in library <work>.

Analyzing hierarchy for module <Level_Decode> in library <work>.

Analyzing hierarchy for module <Reg_D_to_E> in library <work>.

Analyzing hierarchy for module <Level_Execute> in library <work>.

Analyzing hierarchy for module <Reg_E_to_M> in library <work>.

Analyzing hierarchy for module <Level_Memory> in library <work>.

Analyzing hierarchy for module <Reg_M_to_W> in library <work>.

Analyzing hierarchy for module <Level_WriteBack> in library <work>.

Analyzing hierarchy for module <Hizzard> in library <work>.

Analyzing hierarchy for module <Reg_PC> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <GRF> in library <work>.

Analyzing hierarchy for module <EXT> in library <work>.

Analyzing hierarchy for module <CMP> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips>.
Module <mips> is correct for synthesis.
 
Analyzing module <IFU> in library <work>.
Module <IFU> is correct for synthesis.
 
Analyzing module <Reg_PC> in library <work>.
Module <Reg_PC> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 35: reading initialization file "code.txt".
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <Reg_IF_to_D> in library <work>.
Module <Reg_IF_to_D> is correct for synthesis.
 
Analyzing module <Level_Decode> in library <work>.
Module <Level_Decode> is correct for synthesis.
 
Analyzing module <GRF> in library <work>.
WARNING:Xst:2321 - "GRF.v" line 55: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "GRF.v" line 55: Parameter 5 is not constant in call of system task $display.
"GRF.v" line 55: $display : %h: $%d <= %h
Module <GRF> is correct for synthesis.
 
Analyzing module <EXT> in library <work>.
Module <EXT> is correct for synthesis.
 
Analyzing module <CMP> in library <work>.
Module <CMP> is correct for synthesis.
 
Analyzing module <Reg_D_to_E> in library <work>.
Module <Reg_D_to_E> is correct for synthesis.
 
Analyzing module <Level_Execute> in library <work>.
Module <Level_Execute> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Reg_E_to_M> in library <work>.
Module <Reg_E_to_M> is correct for synthesis.
 
Analyzing module <Level_Memory> in library <work>.
Module <Level_Memory> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
ERROR:Xst:902 - "DataMemory.v" line 51: Unexpected ram event in always block sensitivity list.
ERROR:Xst:2634 - "DataMemory.v" line 118: For loop stop condition should depend on loop variable or be static.
WARNING:Xst:2321 - "DataMemory.v" line 129: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 129: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 129: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 129: Parameter 5 is not constant in call of system task $display.
"DataMemory.v" line 129: $display : %h: *%h <= %h
WARNING:Xst:2321 - "DataMemory.v" line 143: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 143: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 143: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 143: Parameter 5 is not constant in call of system task $display.
"DataMemory.v" line 143: $display : %h: *%h <= %h
WARNING:Xst:2321 - "DataMemory.v" line 153: Parameter 2 ($time) is not supported in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 153: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 153: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "DataMemory.v" line 153: Parameter 5 is not constant in call of system task $display.
"DataMemory.v" line 153: $display : %h: *%h <= %h
 
Found 2 error(s). Aborting synthesis.
--> 

Total memory usage is 4536748 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    1 (   0 filtered)

