# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/Synchronizer.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/RegFile2.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/pulse_gen.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/log_pkg.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/gab_link_al_subgrp.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/fifo_out_mux.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/fifo_in_mux.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/Fifo.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/checksum.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/util_pkg.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_tx.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_rx.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_tx_fsm.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_rx_fsm.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_enc.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_dec.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/rr_prio_enc.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/mod_m_counter.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/gab_link_al_submngr.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/fifo_reg.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/dual_fifo_mux.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/wb_classic_interface.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/gab_link_al_fsm.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/wb_slv_mem_ctrl.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/wb_mst_ctrl.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_gab_link.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/ram_rwrw.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/wb_mem.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/uart_wb_link.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/clock_gen.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_link/wrap_unity.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/unity_ctrl.vhd"

# Do not sort compile order
nosort
