
lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf78  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a58  0800c138  0800c138  0001c138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb90  0800cb90  00040590  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb90  0800cb90  0001cb90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb98  0800cb98  00040590  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb98  0800cb98  0001cb98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb9c  0800cb9c  0001cb9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00020590  20000000  0800cba0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000149c  20020590  0802d130  00040590  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20021a2c  0802d130  00041a2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040590  2**0
                  CONTENTS, READONLY
 12 .debug_info   000295ac  00000000  00000000  000405c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f10  00000000  00000000  00069b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ee8  00000000  00000000  0006ea80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ce0  00000000  00000000  00070968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030557  00000000  00000000  00072648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ae2  00000000  00000000  000a2b9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012334a  00000000  00000000  000c8681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001eb9cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000861c  00000000  00000000  001eba90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000006c3  00000000  00000000  001f40ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20020590 	.word	0x20020590
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c120 	.word	0x0800c120

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20020594 	.word	0x20020594
 80001fc:	0800c120 	.word	0x0800c120

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_dmul>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ae:	bf1d      	ittte	ne
 80002b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002b4:	ea94 0f0c 	teqne	r4, ip
 80002b8:	ea95 0f0c 	teqne	r5, ip
 80002bc:	f000 f8de 	bleq	800047c <__aeabi_dmul+0x1dc>
 80002c0:	442c      	add	r4, r5
 80002c2:	ea81 0603 	eor.w	r6, r1, r3
 80002c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002d2:	bf18      	it	ne
 80002d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002e0:	d038      	beq.n	8000354 <__aeabi_dmul+0xb4>
 80002e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002e6:	f04f 0500 	mov.w	r5, #0
 80002ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002f6:	f04f 0600 	mov.w	r6, #0
 80002fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002fe:	f09c 0f00 	teq	ip, #0
 8000302:	bf18      	it	ne
 8000304:	f04e 0e01 	orrne.w	lr, lr, #1
 8000308:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800030c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000310:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000314:	d204      	bcs.n	8000320 <__aeabi_dmul+0x80>
 8000316:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800031a:	416d      	adcs	r5, r5
 800031c:	eb46 0606 	adc.w	r6, r6, r6
 8000320:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000324:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000328:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800032c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000330:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000334:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000338:	bf88      	it	hi
 800033a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800033e:	d81e      	bhi.n	800037e <__aeabi_dmul+0xde>
 8000340:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000358:	ea46 0101 	orr.w	r1, r6, r1
 800035c:	ea40 0002 	orr.w	r0, r0, r2
 8000360:	ea81 0103 	eor.w	r1, r1, r3
 8000364:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000368:	bfc2      	ittt	gt
 800036a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800036e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000372:	bd70      	popgt	{r4, r5, r6, pc}
 8000374:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000378:	f04f 0e00 	mov.w	lr, #0
 800037c:	3c01      	subs	r4, #1
 800037e:	f300 80ab 	bgt.w	80004d8 <__aeabi_dmul+0x238>
 8000382:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000386:	bfde      	ittt	le
 8000388:	2000      	movle	r0, #0
 800038a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800038e:	bd70      	pople	{r4, r5, r6, pc}
 8000390:	f1c4 0400 	rsb	r4, r4, #0
 8000394:	3c20      	subs	r4, #32
 8000396:	da35      	bge.n	8000404 <__aeabi_dmul+0x164>
 8000398:	340c      	adds	r4, #12
 800039a:	dc1b      	bgt.n	80003d4 <__aeabi_dmul+0x134>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0520 	rsb	r5, r4, #32
 80003a4:	fa00 f305 	lsl.w	r3, r0, r5
 80003a8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ac:	fa01 f205 	lsl.w	r2, r1, r5
 80003b0:	ea40 0002 	orr.w	r0, r0, r2
 80003b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c0:	fa21 f604 	lsr.w	r6, r1, r4
 80003c4:	eb42 0106 	adc.w	r1, r2, r6
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 040c 	rsb	r4, r4, #12
 80003d8:	f1c4 0520 	rsb	r5, r4, #32
 80003dc:	fa00 f304 	lsl.w	r3, r0, r4
 80003e0:	fa20 f005 	lsr.w	r0, r0, r5
 80003e4:	fa01 f204 	lsl.w	r2, r1, r4
 80003e8:	ea40 0002 	orr.w	r0, r0, r2
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f4:	f141 0100 	adc.w	r1, r1, #0
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 0520 	rsb	r5, r4, #32
 8000408:	fa00 f205 	lsl.w	r2, r0, r5
 800040c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000410:	fa20 f304 	lsr.w	r3, r0, r4
 8000414:	fa01 f205 	lsl.w	r2, r1, r5
 8000418:	ea43 0302 	orr.w	r3, r3, r2
 800041c:	fa21 f004 	lsr.w	r0, r1, r4
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	fa21 f204 	lsr.w	r2, r1, r4
 8000428:	ea20 0002 	bic.w	r0, r0, r2
 800042c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000430:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000434:	bf08      	it	eq
 8000436:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	f094 0f00 	teq	r4, #0
 8000440:	d10f      	bne.n	8000462 <__aeabi_dmul+0x1c2>
 8000442:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000446:	0040      	lsls	r0, r0, #1
 8000448:	eb41 0101 	adc.w	r1, r1, r1
 800044c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3c01      	subeq	r4, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1a6>
 8000456:	ea41 0106 	orr.w	r1, r1, r6
 800045a:	f095 0f00 	teq	r5, #0
 800045e:	bf18      	it	ne
 8000460:	4770      	bxne	lr
 8000462:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000466:	0052      	lsls	r2, r2, #1
 8000468:	eb43 0303 	adc.w	r3, r3, r3
 800046c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3d01      	subeq	r5, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1c6>
 8000476:	ea43 0306 	orr.w	r3, r3, r6
 800047a:	4770      	bx	lr
 800047c:	ea94 0f0c 	teq	r4, ip
 8000480:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000484:	bf18      	it	ne
 8000486:	ea95 0f0c 	teqne	r5, ip
 800048a:	d00c      	beq.n	80004a6 <__aeabi_dmul+0x206>
 800048c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000490:	bf18      	it	ne
 8000492:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000496:	d1d1      	bne.n	800043c <__aeabi_dmul+0x19c>
 8000498:	ea81 0103 	eor.w	r1, r1, r3
 800049c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004aa:	bf06      	itte	eq
 80004ac:	4610      	moveq	r0, r2
 80004ae:	4619      	moveq	r1, r3
 80004b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b4:	d019      	beq.n	80004ea <__aeabi_dmul+0x24a>
 80004b6:	ea94 0f0c 	teq	r4, ip
 80004ba:	d102      	bne.n	80004c2 <__aeabi_dmul+0x222>
 80004bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004c0:	d113      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004c2:	ea95 0f0c 	teq	r5, ip
 80004c6:	d105      	bne.n	80004d4 <__aeabi_dmul+0x234>
 80004c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004cc:	bf1c      	itt	ne
 80004ce:	4610      	movne	r0, r2
 80004d0:	4619      	movne	r1, r3
 80004d2:	d10a      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd70      	pop	{r4, r5, r6, pc}
 80004ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004f2:	bd70      	pop	{r4, r5, r6, pc}

080004f4 <__aeabi_drsub>:
 80004f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e002      	b.n	8000500 <__adddf3>
 80004fa:	bf00      	nop

080004fc <__aeabi_dsub>:
 80004fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000500 <__adddf3>:
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000506:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	bf1f      	itttt	ne
 8000516:	ea54 0c00 	orrsne.w	ip, r4, r0
 800051a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800051e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000522:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000526:	f000 80e2 	beq.w	80006ee <__adddf3+0x1ee>
 800052a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800052e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000532:	bfb8      	it	lt
 8000534:	426d      	neglt	r5, r5
 8000536:	dd0c      	ble.n	8000552 <__adddf3+0x52>
 8000538:	442c      	add	r4, r5
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	ea82 0000 	eor.w	r0, r2, r0
 8000546:	ea83 0101 	eor.w	r1, r3, r1
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	2d36      	cmp	r5, #54	; 0x36
 8000554:	bf88      	it	hi
 8000556:	bd30      	pophi	{r4, r5, pc}
 8000558:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800055c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000560:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000564:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000568:	d002      	beq.n	8000570 <__adddf3+0x70>
 800056a:	4240      	negs	r0, r0
 800056c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000570:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000574:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000578:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800057c:	d002      	beq.n	8000584 <__adddf3+0x84>
 800057e:	4252      	negs	r2, r2
 8000580:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000584:	ea94 0f05 	teq	r4, r5
 8000588:	f000 80a7 	beq.w	80006da <__adddf3+0x1da>
 800058c:	f1a4 0401 	sub.w	r4, r4, #1
 8000590:	f1d5 0e20 	rsbs	lr, r5, #32
 8000594:	db0d      	blt.n	80005b2 <__adddf3+0xb2>
 8000596:	fa02 fc0e 	lsl.w	ip, r2, lr
 800059a:	fa22 f205 	lsr.w	r2, r2, r5
 800059e:	1880      	adds	r0, r0, r2
 80005a0:	f141 0100 	adc.w	r1, r1, #0
 80005a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a8:	1880      	adds	r0, r0, r2
 80005aa:	fa43 f305 	asr.w	r3, r3, r5
 80005ae:	4159      	adcs	r1, r3
 80005b0:	e00e      	b.n	80005d0 <__adddf3+0xd0>
 80005b2:	f1a5 0520 	sub.w	r5, r5, #32
 80005b6:	f10e 0e20 	add.w	lr, lr, #32
 80005ba:	2a01      	cmp	r2, #1
 80005bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005c0:	bf28      	it	cs
 80005c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005c6:	fa43 f305 	asr.w	r3, r3, r5
 80005ca:	18c0      	adds	r0, r0, r3
 80005cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	d507      	bpl.n	80005e6 <__adddf3+0xe6>
 80005d6:	f04f 0e00 	mov.w	lr, #0
 80005da:	f1dc 0c00 	rsbs	ip, ip, #0
 80005de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ea:	d31b      	bcc.n	8000624 <__adddf3+0x124>
 80005ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005f0:	d30c      	bcc.n	800060c <__adddf3+0x10c>
 80005f2:	0849      	lsrs	r1, r1, #1
 80005f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005fc:	f104 0401 	add.w	r4, r4, #1
 8000600:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000604:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000608:	f080 809a 	bcs.w	8000740 <__adddf3+0x240>
 800060c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	ea41 0105 	orr.w	r1, r1, r5
 8000622:	bd30      	pop	{r4, r5, pc}
 8000624:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000628:	4140      	adcs	r0, r0
 800062a:	eb41 0101 	adc.w	r1, r1, r1
 800062e:	3c01      	subs	r4, #1
 8000630:	bf28      	it	cs
 8000632:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000636:	d2e9      	bcs.n	800060c <__adddf3+0x10c>
 8000638:	f091 0f00 	teq	r1, #0
 800063c:	bf04      	itt	eq
 800063e:	4601      	moveq	r1, r0
 8000640:	2000      	moveq	r0, #0
 8000642:	fab1 f381 	clz	r3, r1
 8000646:	bf08      	it	eq
 8000648:	3320      	addeq	r3, #32
 800064a:	f1a3 030b 	sub.w	r3, r3, #11
 800064e:	f1b3 0220 	subs.w	r2, r3, #32
 8000652:	da0c      	bge.n	800066e <__adddf3+0x16e>
 8000654:	320c      	adds	r2, #12
 8000656:	dd08      	ble.n	800066a <__adddf3+0x16a>
 8000658:	f102 0c14 	add.w	ip, r2, #20
 800065c:	f1c2 020c 	rsb	r2, r2, #12
 8000660:	fa01 f00c 	lsl.w	r0, r1, ip
 8000664:	fa21 f102 	lsr.w	r1, r1, r2
 8000668:	e00c      	b.n	8000684 <__adddf3+0x184>
 800066a:	f102 0214 	add.w	r2, r2, #20
 800066e:	bfd8      	it	le
 8000670:	f1c2 0c20 	rsble	ip, r2, #32
 8000674:	fa01 f102 	lsl.w	r1, r1, r2
 8000678:	fa20 fc0c 	lsr.w	ip, r0, ip
 800067c:	bfdc      	itt	le
 800067e:	ea41 010c 	orrle.w	r1, r1, ip
 8000682:	4090      	lslle	r0, r2
 8000684:	1ae4      	subs	r4, r4, r3
 8000686:	bfa2      	ittt	ge
 8000688:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800068c:	4329      	orrge	r1, r5
 800068e:	bd30      	popge	{r4, r5, pc}
 8000690:	ea6f 0404 	mvn.w	r4, r4
 8000694:	3c1f      	subs	r4, #31
 8000696:	da1c      	bge.n	80006d2 <__adddf3+0x1d2>
 8000698:	340c      	adds	r4, #12
 800069a:	dc0e      	bgt.n	80006ba <__adddf3+0x1ba>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0220 	rsb	r2, r4, #32
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	ea40 0003 	orr.w	r0, r0, r3
 80006b0:	fa21 f304 	lsr.w	r3, r1, r4
 80006b4:	ea45 0103 	orr.w	r1, r5, r3
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f1c4 040c 	rsb	r4, r4, #12
 80006be:	f1c4 0220 	rsb	r2, r4, #32
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ca:	ea40 0003 	orr.w	r0, r0, r3
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	fa21 f004 	lsr.w	r0, r1, r4
 80006d6:	4629      	mov	r1, r5
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f094 0f00 	teq	r4, #0
 80006de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006e2:	bf06      	itte	eq
 80006e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006e8:	3401      	addeq	r4, #1
 80006ea:	3d01      	subne	r5, #1
 80006ec:	e74e      	b.n	800058c <__adddf3+0x8c>
 80006ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006f2:	bf18      	it	ne
 80006f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f8:	d029      	beq.n	800074e <__adddf3+0x24e>
 80006fa:	ea94 0f05 	teq	r4, r5
 80006fe:	bf08      	it	eq
 8000700:	ea90 0f02 	teqeq	r0, r2
 8000704:	d005      	beq.n	8000712 <__adddf3+0x212>
 8000706:	ea54 0c00 	orrs.w	ip, r4, r0
 800070a:	bf04      	itt	eq
 800070c:	4619      	moveq	r1, r3
 800070e:	4610      	moveq	r0, r2
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	ea91 0f03 	teq	r1, r3
 8000716:	bf1e      	ittt	ne
 8000718:	2100      	movne	r1, #0
 800071a:	2000      	movne	r0, #0
 800071c:	bd30      	popne	{r4, r5, pc}
 800071e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000722:	d105      	bne.n	8000730 <__adddf3+0x230>
 8000724:	0040      	lsls	r0, r0, #1
 8000726:	4149      	adcs	r1, r1
 8000728:	bf28      	it	cs
 800072a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000734:	bf3c      	itt	cc
 8000736:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800073a:	bd30      	popcc	{r4, r5, pc}
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf1a      	itte	ne
 8000754:	4619      	movne	r1, r3
 8000756:	4610      	movne	r0, r2
 8000758:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800075c:	bf1c      	itt	ne
 800075e:	460b      	movne	r3, r1
 8000760:	4602      	movne	r2, r0
 8000762:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000766:	bf06      	itte	eq
 8000768:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800076c:	ea91 0f03 	teqeq	r1, r3
 8000770:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop

08000778 <__aeabi_ui2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f04f 0500 	mov.w	r5, #0
 8000790:	f04f 0100 	mov.w	r1, #0
 8000794:	e750      	b.n	8000638 <__adddf3+0x138>
 8000796:	bf00      	nop

08000798 <__aeabi_i2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007b0:	bf48      	it	mi
 80007b2:	4240      	negmi	r0, r0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e73e      	b.n	8000638 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_f2d>:
 80007bc:	0042      	lsls	r2, r0, #1
 80007be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ca:	bf1f      	itttt	ne
 80007cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007d8:	4770      	bxne	lr
 80007da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007de:	bf08      	it	eq
 80007e0:	4770      	bxeq	lr
 80007e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007e6:	bf04      	itt	eq
 80007e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007ec:	4770      	bxeq	lr
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	e71c      	b.n	8000638 <__adddf3+0x138>
 80007fe:	bf00      	nop

08000800 <__aeabi_ul2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f04f 0500 	mov.w	r5, #0
 800080e:	e00a      	b.n	8000826 <__aeabi_l2d+0x16>

08000810 <__aeabi_l2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800081e:	d502      	bpl.n	8000826 <__aeabi_l2d+0x16>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800082a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800082e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000832:	f43f aed8 	beq.w	80005e6 <__adddf3+0xe6>
 8000836:	f04f 0203 	mov.w	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000846:	bf18      	it	ne
 8000848:	3203      	addne	r2, #3
 800084a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800084e:	f1c2 0320 	rsb	r3, r2, #32
 8000852:	fa00 fc03 	lsl.w	ip, r0, r3
 8000856:	fa20 f002 	lsr.w	r0, r0, r2
 800085a:	fa01 fe03 	lsl.w	lr, r1, r3
 800085e:	ea40 000e 	orr.w	r0, r0, lr
 8000862:	fa21 f102 	lsr.w	r1, r1, r2
 8000866:	4414      	add	r4, r2
 8000868:	e6bd      	b.n	80005e6 <__adddf3+0xe6>
 800086a:	bf00      	nop

0800086c <__aeabi_d2uiz>:
 800086c:	004a      	lsls	r2, r1, #1
 800086e:	d211      	bcs.n	8000894 <__aeabi_d2uiz+0x28>
 8000870:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000874:	d211      	bcs.n	800089a <__aeabi_d2uiz+0x2e>
 8000876:	d50d      	bpl.n	8000894 <__aeabi_d2uiz+0x28>
 8000878:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800087c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000880:	d40e      	bmi.n	80008a0 <__aeabi_d2uiz+0x34>
 8000882:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000886:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800088a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800088e:	fa23 f002 	lsr.w	r0, r3, r2
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800089e:	d102      	bne.n	80008a6 <__aeabi_d2uiz+0x3a>
 80008a0:	f04f 30ff 	mov.w	r0, #4294967295
 80008a4:	4770      	bx	lr
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	4770      	bx	lr

080008ac <__aeabi_uldivmod>:
 80008ac:	b953      	cbnz	r3, 80008c4 <__aeabi_uldivmod+0x18>
 80008ae:	b94a      	cbnz	r2, 80008c4 <__aeabi_uldivmod+0x18>
 80008b0:	2900      	cmp	r1, #0
 80008b2:	bf08      	it	eq
 80008b4:	2800      	cmpeq	r0, #0
 80008b6:	bf1c      	itt	ne
 80008b8:	f04f 31ff 	movne.w	r1, #4294967295
 80008bc:	f04f 30ff 	movne.w	r0, #4294967295
 80008c0:	f000 b974 	b.w	8000bac <__aeabi_idiv0>
 80008c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008cc:	f000 f806 	bl	80008dc <__udivmoddi4>
 80008d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d8:	b004      	add	sp, #16
 80008da:	4770      	bx	lr

080008dc <__udivmoddi4>:
 80008dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008e0:	9d08      	ldr	r5, [sp, #32]
 80008e2:	4604      	mov	r4, r0
 80008e4:	468e      	mov	lr, r1
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d14d      	bne.n	8000986 <__udivmoddi4+0xaa>
 80008ea:	428a      	cmp	r2, r1
 80008ec:	4694      	mov	ip, r2
 80008ee:	d969      	bls.n	80009c4 <__udivmoddi4+0xe8>
 80008f0:	fab2 f282 	clz	r2, r2
 80008f4:	b152      	cbz	r2, 800090c <__udivmoddi4+0x30>
 80008f6:	fa01 f302 	lsl.w	r3, r1, r2
 80008fa:	f1c2 0120 	rsb	r1, r2, #32
 80008fe:	fa20 f101 	lsr.w	r1, r0, r1
 8000902:	fa0c fc02 	lsl.w	ip, ip, r2
 8000906:	ea41 0e03 	orr.w	lr, r1, r3
 800090a:	4094      	lsls	r4, r2
 800090c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000910:	0c21      	lsrs	r1, r4, #16
 8000912:	fbbe f6f8 	udiv	r6, lr, r8
 8000916:	fa1f f78c 	uxth.w	r7, ip
 800091a:	fb08 e316 	mls	r3, r8, r6, lr
 800091e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000922:	fb06 f107 	mul.w	r1, r6, r7
 8000926:	4299      	cmp	r1, r3
 8000928:	d90a      	bls.n	8000940 <__udivmoddi4+0x64>
 800092a:	eb1c 0303 	adds.w	r3, ip, r3
 800092e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000932:	f080 811f 	bcs.w	8000b74 <__udivmoddi4+0x298>
 8000936:	4299      	cmp	r1, r3
 8000938:	f240 811c 	bls.w	8000b74 <__udivmoddi4+0x298>
 800093c:	3e02      	subs	r6, #2
 800093e:	4463      	add	r3, ip
 8000940:	1a5b      	subs	r3, r3, r1
 8000942:	b2a4      	uxth	r4, r4
 8000944:	fbb3 f0f8 	udiv	r0, r3, r8
 8000948:	fb08 3310 	mls	r3, r8, r0, r3
 800094c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000950:	fb00 f707 	mul.w	r7, r0, r7
 8000954:	42a7      	cmp	r7, r4
 8000956:	d90a      	bls.n	800096e <__udivmoddi4+0x92>
 8000958:	eb1c 0404 	adds.w	r4, ip, r4
 800095c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000960:	f080 810a 	bcs.w	8000b78 <__udivmoddi4+0x29c>
 8000964:	42a7      	cmp	r7, r4
 8000966:	f240 8107 	bls.w	8000b78 <__udivmoddi4+0x29c>
 800096a:	4464      	add	r4, ip
 800096c:	3802      	subs	r0, #2
 800096e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000972:	1be4      	subs	r4, r4, r7
 8000974:	2600      	movs	r6, #0
 8000976:	b11d      	cbz	r5, 8000980 <__udivmoddi4+0xa4>
 8000978:	40d4      	lsrs	r4, r2
 800097a:	2300      	movs	r3, #0
 800097c:	e9c5 4300 	strd	r4, r3, [r5]
 8000980:	4631      	mov	r1, r6
 8000982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000986:	428b      	cmp	r3, r1
 8000988:	d909      	bls.n	800099e <__udivmoddi4+0xc2>
 800098a:	2d00      	cmp	r5, #0
 800098c:	f000 80ef 	beq.w	8000b6e <__udivmoddi4+0x292>
 8000990:	2600      	movs	r6, #0
 8000992:	e9c5 0100 	strd	r0, r1, [r5]
 8000996:	4630      	mov	r0, r6
 8000998:	4631      	mov	r1, r6
 800099a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800099e:	fab3 f683 	clz	r6, r3
 80009a2:	2e00      	cmp	r6, #0
 80009a4:	d14a      	bne.n	8000a3c <__udivmoddi4+0x160>
 80009a6:	428b      	cmp	r3, r1
 80009a8:	d302      	bcc.n	80009b0 <__udivmoddi4+0xd4>
 80009aa:	4282      	cmp	r2, r0
 80009ac:	f200 80f9 	bhi.w	8000ba2 <__udivmoddi4+0x2c6>
 80009b0:	1a84      	subs	r4, r0, r2
 80009b2:	eb61 0303 	sbc.w	r3, r1, r3
 80009b6:	2001      	movs	r0, #1
 80009b8:	469e      	mov	lr, r3
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d0e0      	beq.n	8000980 <__udivmoddi4+0xa4>
 80009be:	e9c5 4e00 	strd	r4, lr, [r5]
 80009c2:	e7dd      	b.n	8000980 <__udivmoddi4+0xa4>
 80009c4:	b902      	cbnz	r2, 80009c8 <__udivmoddi4+0xec>
 80009c6:	deff      	udf	#255	; 0xff
 80009c8:	fab2 f282 	clz	r2, r2
 80009cc:	2a00      	cmp	r2, #0
 80009ce:	f040 8092 	bne.w	8000af6 <__udivmoddi4+0x21a>
 80009d2:	eba1 010c 	sub.w	r1, r1, ip
 80009d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009da:	fa1f fe8c 	uxth.w	lr, ip
 80009de:	2601      	movs	r6, #1
 80009e0:	0c20      	lsrs	r0, r4, #16
 80009e2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009e6:	fb07 1113 	mls	r1, r7, r3, r1
 80009ea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009ee:	fb0e f003 	mul.w	r0, lr, r3
 80009f2:	4288      	cmp	r0, r1
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x12c>
 80009f6:	eb1c 0101 	adds.w	r1, ip, r1
 80009fa:	f103 38ff 	add.w	r8, r3, #4294967295
 80009fe:	d202      	bcs.n	8000a06 <__udivmoddi4+0x12a>
 8000a00:	4288      	cmp	r0, r1
 8000a02:	f200 80cb 	bhi.w	8000b9c <__udivmoddi4+0x2c0>
 8000a06:	4643      	mov	r3, r8
 8000a08:	1a09      	subs	r1, r1, r0
 8000a0a:	b2a4      	uxth	r4, r4
 8000a0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a10:	fb07 1110 	mls	r1, r7, r0, r1
 8000a14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a18:	fb0e fe00 	mul.w	lr, lr, r0
 8000a1c:	45a6      	cmp	lr, r4
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x156>
 8000a20:	eb1c 0404 	adds.w	r4, ip, r4
 8000a24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a28:	d202      	bcs.n	8000a30 <__udivmoddi4+0x154>
 8000a2a:	45a6      	cmp	lr, r4
 8000a2c:	f200 80bb 	bhi.w	8000ba6 <__udivmoddi4+0x2ca>
 8000a30:	4608      	mov	r0, r1
 8000a32:	eba4 040e 	sub.w	r4, r4, lr
 8000a36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a3a:	e79c      	b.n	8000976 <__udivmoddi4+0x9a>
 8000a3c:	f1c6 0720 	rsb	r7, r6, #32
 8000a40:	40b3      	lsls	r3, r6
 8000a42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a52:	431c      	orrs	r4, r3
 8000a54:	40f9      	lsrs	r1, r7
 8000a56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a62:	0c20      	lsrs	r0, r4, #16
 8000a64:	fa1f fe8c 	uxth.w	lr, ip
 8000a68:	fb09 1118 	mls	r1, r9, r8, r1
 8000a6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a70:	fb08 f00e 	mul.w	r0, r8, lr
 8000a74:	4288      	cmp	r0, r1
 8000a76:	fa02 f206 	lsl.w	r2, r2, r6
 8000a7a:	d90b      	bls.n	8000a94 <__udivmoddi4+0x1b8>
 8000a7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a84:	f080 8088 	bcs.w	8000b98 <__udivmoddi4+0x2bc>
 8000a88:	4288      	cmp	r0, r1
 8000a8a:	f240 8085 	bls.w	8000b98 <__udivmoddi4+0x2bc>
 8000a8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a92:	4461      	add	r1, ip
 8000a94:	1a09      	subs	r1, r1, r0
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000aa0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000aa4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000aa8:	458e      	cmp	lr, r1
 8000aaa:	d908      	bls.n	8000abe <__udivmoddi4+0x1e2>
 8000aac:	eb1c 0101 	adds.w	r1, ip, r1
 8000ab0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ab4:	d26c      	bcs.n	8000b90 <__udivmoddi4+0x2b4>
 8000ab6:	458e      	cmp	lr, r1
 8000ab8:	d96a      	bls.n	8000b90 <__udivmoddi4+0x2b4>
 8000aba:	3802      	subs	r0, #2
 8000abc:	4461      	add	r1, ip
 8000abe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ac2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ac6:	eba1 010e 	sub.w	r1, r1, lr
 8000aca:	42a1      	cmp	r1, r4
 8000acc:	46c8      	mov	r8, r9
 8000ace:	46a6      	mov	lr, r4
 8000ad0:	d356      	bcc.n	8000b80 <__udivmoddi4+0x2a4>
 8000ad2:	d053      	beq.n	8000b7c <__udivmoddi4+0x2a0>
 8000ad4:	b15d      	cbz	r5, 8000aee <__udivmoddi4+0x212>
 8000ad6:	ebb3 0208 	subs.w	r2, r3, r8
 8000ada:	eb61 010e 	sbc.w	r1, r1, lr
 8000ade:	fa01 f707 	lsl.w	r7, r1, r7
 8000ae2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ae6:	40f1      	lsrs	r1, r6
 8000ae8:	431f      	orrs	r7, r3
 8000aea:	e9c5 7100 	strd	r7, r1, [r5]
 8000aee:	2600      	movs	r6, #0
 8000af0:	4631      	mov	r1, r6
 8000af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	40d8      	lsrs	r0, r3
 8000afc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b00:	fa21 f303 	lsr.w	r3, r1, r3
 8000b04:	4091      	lsls	r1, r2
 8000b06:	4301      	orrs	r1, r0
 8000b08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0c:	fa1f fe8c 	uxth.w	lr, ip
 8000b10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b14:	fb07 3610 	mls	r6, r7, r0, r3
 8000b18:	0c0b      	lsrs	r3, r1, #16
 8000b1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b22:	429e      	cmp	r6, r3
 8000b24:	fa04 f402 	lsl.w	r4, r4, r2
 8000b28:	d908      	bls.n	8000b3c <__udivmoddi4+0x260>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b32:	d22f      	bcs.n	8000b94 <__udivmoddi4+0x2b8>
 8000b34:	429e      	cmp	r6, r3
 8000b36:	d92d      	bls.n	8000b94 <__udivmoddi4+0x2b8>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	4463      	add	r3, ip
 8000b3c:	1b9b      	subs	r3, r3, r6
 8000b3e:	b289      	uxth	r1, r1
 8000b40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b44:	fb07 3316 	mls	r3, r7, r6, r3
 8000b48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x28a>
 8000b54:	eb1c 0101 	adds.w	r1, ip, r1
 8000b58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b5c:	d216      	bcs.n	8000b8c <__udivmoddi4+0x2b0>
 8000b5e:	428b      	cmp	r3, r1
 8000b60:	d914      	bls.n	8000b8c <__udivmoddi4+0x2b0>
 8000b62:	3e02      	subs	r6, #2
 8000b64:	4461      	add	r1, ip
 8000b66:	1ac9      	subs	r1, r1, r3
 8000b68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b6c:	e738      	b.n	80009e0 <__udivmoddi4+0x104>
 8000b6e:	462e      	mov	r6, r5
 8000b70:	4628      	mov	r0, r5
 8000b72:	e705      	b.n	8000980 <__udivmoddi4+0xa4>
 8000b74:	4606      	mov	r6, r0
 8000b76:	e6e3      	b.n	8000940 <__udivmoddi4+0x64>
 8000b78:	4618      	mov	r0, r3
 8000b7a:	e6f8      	b.n	800096e <__udivmoddi4+0x92>
 8000b7c:	454b      	cmp	r3, r9
 8000b7e:	d2a9      	bcs.n	8000ad4 <__udivmoddi4+0x1f8>
 8000b80:	ebb9 0802 	subs.w	r8, r9, r2
 8000b84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b88:	3801      	subs	r0, #1
 8000b8a:	e7a3      	b.n	8000ad4 <__udivmoddi4+0x1f8>
 8000b8c:	4646      	mov	r6, r8
 8000b8e:	e7ea      	b.n	8000b66 <__udivmoddi4+0x28a>
 8000b90:	4620      	mov	r0, r4
 8000b92:	e794      	b.n	8000abe <__udivmoddi4+0x1e2>
 8000b94:	4640      	mov	r0, r8
 8000b96:	e7d1      	b.n	8000b3c <__udivmoddi4+0x260>
 8000b98:	46d0      	mov	r8, sl
 8000b9a:	e77b      	b.n	8000a94 <__udivmoddi4+0x1b8>
 8000b9c:	3b02      	subs	r3, #2
 8000b9e:	4461      	add	r1, ip
 8000ba0:	e732      	b.n	8000a08 <__udivmoddi4+0x12c>
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	e709      	b.n	80009ba <__udivmoddi4+0xde>
 8000ba6:	4464      	add	r4, ip
 8000ba8:	3802      	subs	r0, #2
 8000baa:	e742      	b.n	8000a32 <__udivmoddi4+0x156>

08000bac <__aeabi_idiv0>:
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bba:	2003      	movs	r0, #3
 8000bbc:	f000 f925 	bl	8000e0a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bc0:	2005      	movs	r0, #5
 8000bc2:	f00a fbd1 	bl	800b368 <HAL_InitTick>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d002      	beq.n	8000bd2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	71fb      	strb	r3, [r7, #7]
 8000bd0:	e001      	b.n	8000bd6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bd2:	f00a f957 	bl	800ae84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <HAL_IncTick+0x20>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <HAL_IncTick+0x24>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	4a04      	ldr	r2, [pc, #16]	; (8000c04 <HAL_IncTick+0x24>)
 8000bf2:	6013      	str	r3, [r2, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20000004 	.word	0x20000004
 8000c04:	200205ac 	.word	0x200205ac

08000c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	; (8000c1c <HAL_GetTick+0x14>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	200205ac 	.word	0x200205ac

08000c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c28:	f7ff ffee 	bl	8000c08 <HAL_GetTick>
 8000c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c38:	d005      	beq.n	8000c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <HAL_Delay+0x44>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4413      	add	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c46:	bf00      	nop
 8000c48:	f7ff ffde 	bl	8000c08 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d8f7      	bhi.n	8000c48 <HAL_Delay+0x28>
  {
  }
}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000004 	.word	0x20000004

08000c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0c      	ldr	r3, [pc, #48]	; (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	; (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	60d3      	str	r3, [r2, #12]
}
 8000ca0:	bf00      	nop
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db0b      	blt.n	8000cf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 021f 	and.w	r2, r3, #31
 8000ce4:	4907      	ldr	r1, [pc, #28]	; (8000d04 <__NVIC_EnableIRQ+0x38>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	095b      	lsrs	r3, r3, #5
 8000cec:	2001      	movs	r0, #1
 8000cee:	fa00 f202 	lsl.w	r2, r0, r2
 8000cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100

08000d08 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db12      	blt.n	8000d40 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	f003 021f 	and.w	r2, r3, #31
 8000d20:	490a      	ldr	r1, [pc, #40]	; (8000d4c <__NVIC_DisableIRQ+0x44>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	095b      	lsrs	r3, r3, #5
 8000d28:	2001      	movs	r0, #1
 8000d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d2e:	3320      	adds	r3, #32
 8000d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d34:	f3bf 8f4f 	dsb	sy
}
 8000d38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d3a:	f3bf 8f6f 	isb	sy
}
 8000d3e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100

08000d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	db0a      	blt.n	8000d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	490c      	ldr	r1, [pc, #48]	; (8000d9c <__NVIC_SetPriority+0x4c>)
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	0112      	lsls	r2, r2, #4
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	440b      	add	r3, r1
 8000d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d78:	e00a      	b.n	8000d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	4908      	ldr	r1, [pc, #32]	; (8000da0 <__NVIC_SetPriority+0x50>)
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	f003 030f 	and.w	r3, r3, #15
 8000d86:	3b04      	subs	r3, #4
 8000d88:	0112      	lsls	r2, r2, #4
 8000d8a:	b2d2      	uxtb	r2, r2
 8000d8c:	440b      	add	r3, r1
 8000d8e:	761a      	strb	r2, [r3, #24]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000e100 	.word	0xe000e100
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b089      	sub	sp, #36	; 0x24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	f1c3 0307 	rsb	r3, r3, #7
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	bf28      	it	cs
 8000dc2:	2304      	movcs	r3, #4
 8000dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3304      	adds	r3, #4
 8000dca:	2b06      	cmp	r3, #6
 8000dcc:	d902      	bls.n	8000dd4 <NVIC_EncodePriority+0x30>
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3b03      	subs	r3, #3
 8000dd2:	e000      	b.n	8000dd6 <NVIC_EncodePriority+0x32>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43da      	mvns	r2, r3
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	401a      	ands	r2, r3
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa01 f303 	lsl.w	r3, r1, r3
 8000df6:	43d9      	mvns	r1, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	4313      	orrs	r3, r2
         );
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3724      	adds	r7, #36	; 0x24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b082      	sub	sp, #8
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff28 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
 8000e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e32:	f7ff ff3d 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000e36:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	68b9      	ldr	r1, [r7, #8]
 8000e3c:	6978      	ldr	r0, [r7, #20]
 8000e3e:	f7ff ffb1 	bl	8000da4 <NVIC_EncodePriority>
 8000e42:	4602      	mov	r2, r0
 8000e44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e48:	4611      	mov	r1, r2
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff ff80 	bl	8000d50 <__NVIC_SetPriority>
}
 8000e50:	bf00      	nop
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff30 	bl	8000ccc <__NVIC_EnableIRQ>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff ff40 	bl	8000d08 <__NVIC_DisableIRQ>
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e014      	b.n	8000ecc <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	791b      	ldrb	r3, [r3, #4]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d105      	bne.n	8000eb8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f00a f80e 	bl	800aed4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2202      	movs	r2, #2
 8000ebc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000eca:	2300      	movs	r3, #0
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	795b      	ldrb	r3, [r3, #5]
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_DAC_Start_DMA+0x1e>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e0ab      	b.n	800104a <HAL_DAC_Start_DMA+0x176>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2202      	movs	r2, #2
 8000efc:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d12f      	bne.n	8000f64 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	4a52      	ldr	r2, [pc, #328]	; (8001054 <HAL_DAC_Start_DMA+0x180>)
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	4a51      	ldr	r2, [pc, #324]	; (8001058 <HAL_DAC_Start_DMA+0x184>)
 8000f12:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	4a50      	ldr	r2, [pc, #320]	; (800105c <HAL_DAC_Start_DMA+0x188>)
 8000f1a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f2a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8000f2c:	6a3b      	ldr	r3, [r7, #32]
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d013      	beq.n	8000f5a <HAL_DAC_Start_DMA+0x86>
 8000f32:	6a3b      	ldr	r3, [r7, #32]
 8000f34:	2b08      	cmp	r3, #8
 8000f36:	d845      	bhi.n	8000fc4 <HAL_DAC_Start_DMA+0xf0>
 8000f38:	6a3b      	ldr	r3, [r7, #32]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <HAL_DAC_Start_DMA+0x72>
 8000f3e:	6a3b      	ldr	r3, [r7, #32]
 8000f40:	2b04      	cmp	r3, #4
 8000f42:	d005      	beq.n	8000f50 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8000f44:	e03e      	b.n	8000fc4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3308      	adds	r3, #8
 8000f4c:	613b      	str	r3, [r7, #16]
        break;
 8000f4e:	e03c      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	330c      	adds	r3, #12
 8000f56:	613b      	str	r3, [r7, #16]
        break;
 8000f58:	e037      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3310      	adds	r3, #16
 8000f60:	613b      	str	r3, [r7, #16]
        break;
 8000f62:	e032      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a3d      	ldr	r2, [pc, #244]	; (8001060 <HAL_DAC_Start_DMA+0x18c>)
 8000f6a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	4a3c      	ldr	r2, [pc, #240]	; (8001064 <HAL_DAC_Start_DMA+0x190>)
 8000f72:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	4a3b      	ldr	r2, [pc, #236]	; (8001068 <HAL_DAC_Start_DMA+0x194>)
 8000f7a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f8a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8000f8c:	6a3b      	ldr	r3, [r7, #32]
 8000f8e:	2b08      	cmp	r3, #8
 8000f90:	d013      	beq.n	8000fba <HAL_DAC_Start_DMA+0xe6>
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d817      	bhi.n	8000fc8 <HAL_DAC_Start_DMA+0xf4>
 8000f98:	6a3b      	ldr	r3, [r7, #32]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <HAL_DAC_Start_DMA+0xd2>
 8000f9e:	6a3b      	ldr	r3, [r7, #32]
 8000fa0:	2b04      	cmp	r3, #4
 8000fa2:	d005      	beq.n	8000fb0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8000fa4:	e010      	b.n	8000fc8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	3314      	adds	r3, #20
 8000fac:	613b      	str	r3, [r7, #16]
        break;
 8000fae:	e00c      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3318      	adds	r3, #24
 8000fb6:	613b      	str	r3, [r7, #16]
        break;
 8000fb8:	e007      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	331c      	adds	r3, #28
 8000fc0:	613b      	str	r3, [r7, #16]
        break;
 8000fc2:	e002      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        break;
 8000fc4:	bf00      	nop
 8000fc6:	e000      	b.n	8000fca <HAL_DAC_Start_DMA+0xf6>
        break;
 8000fc8:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d111      	bne.n	8000ff4 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fde:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6898      	ldr	r0, [r3, #8]
 8000fe4:	6879      	ldr	r1, [r7, #4]
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	f000 fb29 	bl	8001640 <HAL_DMA_Start_IT>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	75fb      	strb	r3, [r7, #23]
 8000ff2:	e010      	b.n	8001016 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001002:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	68d8      	ldr	r0, [r3, #12]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	f000 fb17 	bl	8001640 <HAL_DMA_Start_IT>
 8001012:	4603      	mov	r3, r0
 8001014:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2200      	movs	r2, #0
 800101a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800101c:	7dfb      	ldrb	r3, [r7, #23]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10c      	bne.n	800103c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	6819      	ldr	r1, [r3, #0]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	f003 0310 	and.w	r3, r3, #16
 800102e:	2201      	movs	r2, #1
 8001030:	409a      	lsls	r2, r3
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	e005      	b.n	8001048 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	f043 0204 	orr.w	r2, r3, #4
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001048:	7dfb      	ldrb	r3, [r7, #23]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	080013c9 	.word	0x080013c9
 8001058:	080013eb 	.word	0x080013eb
 800105c:	08001407 	.word	0x08001407
 8001060:	08001485 	.word	0x08001485
 8001064:	080014a7 	.word	0x080014a7
 8001068:	080014c3 	.word	0x080014c3

0800106c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800107e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001082:	d120      	bne.n	80010c6 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800108a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800108e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001092:	d118      	bne.n	80010c6 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2204      	movs	r2, #4
 8001098:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691b      	ldr	r3, [r3, #16]
 800109e:	f043 0201 	orr.w	r2, r3, #1
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80010be:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f000 f837 	bl	8001134 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010d4:	d120      	bne.n	8001118 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010e4:	d118      	bne.n	8001118 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2204      	movs	r2, #4
 80010ea:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	f043 0202 	orr.w	r2, r3, #2
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001100:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001110:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 f9ac 	bl	8001470 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	795b      	ldrb	r3, [r3, #5]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d101      	bne.n	8001164 <HAL_DAC_ConfigChannel+0x1c>
 8001160:	2302      	movs	r3, #2
 8001162:	e12a      	b.n	80013ba <HAL_DAC_ConfigChannel+0x272>
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2201      	movs	r2, #1
 8001168:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2202      	movs	r2, #2
 800116e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	2b04      	cmp	r3, #4
 8001176:	d174      	bne.n	8001262 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001178:	f7ff fd46 	bl	8000c08 <HAL_GetTick>
 800117c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d134      	bne.n	80011ee <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001184:	e011      	b.n	80011aa <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001186:	f7ff fd3f 	bl	8000c08 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b01      	cmp	r3, #1
 8001192:	d90a      	bls.n	80011aa <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	f043 0208 	orr.w	r2, r3, #8
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2203      	movs	r2, #3
 80011a4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e107      	b.n	80013ba <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1e6      	bne.n	8001186 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff fd31 	bl	8000c20 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	69d2      	ldr	r2, [r2, #28]
 80011c6:	641a      	str	r2, [r3, #64]	; 0x40
 80011c8:	e01e      	b.n	8001208 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80011ca:	f7ff fd1d 	bl	8000c08 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d90a      	bls.n	80011ee <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	f043 0208 	orr.w	r2, r3, #8
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2203      	movs	r2, #3
 80011e8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e0e5      	b.n	80013ba <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	dbe8      	blt.n	80011ca <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7ff fd11 	bl	8000c20 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	69d2      	ldr	r2, [r2, #28]
 8001206:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001218:	fa01 f303 	lsl.w	r3, r1, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	ea02 0103 	and.w	r1, r2, r3
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	6a1a      	ldr	r2, [r3, #32]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f003 0310 	and.w	r3, r3, #16
 800122c:	409a      	lsls	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	430a      	orrs	r2, r1
 8001234:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f003 0310 	and.w	r3, r3, #16
 8001242:	21ff      	movs	r1, #255	; 0xff
 8001244:	fa01 f303 	lsl.w	r3, r1, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	ea02 0103 	and.w	r1, r2, r3
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f003 0310 	and.w	r3, r3, #16
 8001258:	409a      	lsls	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	430a      	orrs	r2, r1
 8001260:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d11d      	bne.n	80012a6 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001270:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f003 0310 	and.w	r3, r3, #16
 8001278:	221f      	movs	r2, #31
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	69fa      	ldr	r2, [r7, #28]
 8001282:	4013      	ands	r3, r2
 8001284:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f003 0310 	and.w	r3, r3, #16
 8001292:	697a      	ldr	r2, [r7, #20]
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	69fa      	ldr	r2, [r7, #28]
 800129a:	4313      	orrs	r3, r2
 800129c:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	69fa      	ldr	r2, [r7, #28]
 80012a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ac:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f003 0310 	and.w	r3, r3, #16
 80012b4:	2207      	movs	r2, #7
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69fa      	ldr	r2, [r7, #28]
 80012be:	4013      	ands	r3, r2
 80012c0:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	431a      	orrs	r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f003 0310 	and.w	r3, r3, #16
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	69fa      	ldr	r2, [r7, #28]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	69fa      	ldr	r2, [r7, #28]
 80012ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6819      	ldr	r1, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f003 0310 	and.w	r3, r3, #16
 80012fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43da      	mvns	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	400a      	ands	r2, r1
 800130a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f003 0310 	and.w	r3, r3, #16
 800131a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	69fa      	ldr	r2, [r7, #28]
 8001326:	4013      	ands	r3, r2
 8001328:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f003 0310 	and.w	r3, r3, #16
 8001336:	697a      	ldr	r2, [r7, #20]
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	69fa      	ldr	r2, [r7, #28]
 800133e:	4313      	orrs	r3, r2
 8001340:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800134a:	d104      	bne.n	8001356 <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001352:	61fb      	str	r3, [r7, #28]
 8001354:	e018      	b.n	8001388 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d104      	bne.n	8001368 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001364:	61fb      	str	r3, [r7, #28]
 8001366:	e00f      	b.n	8001388 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001368:	f004 f92e 	bl	80055c8 <HAL_RCC_GetHCLKFreq>
 800136c:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4a14      	ldr	r2, [pc, #80]	; (80013c4 <HAL_DAC_ConfigChannel+0x27c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d904      	bls.n	8001380 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800137c:	61fb      	str	r3, [r7, #28]
 800137e:	e003      	b.n	8001388 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001386:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	69fa      	ldr	r2, [r7, #28]
 800138e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6819      	ldr	r1, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f003 0310 	and.w	r3, r3, #16
 800139c:	22c0      	movs	r2, #192	; 0xc0
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43da      	mvns	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	400a      	ands	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2201      	movs	r2, #1
 80013b0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2200      	movs	r2, #0
 80013b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3720      	adds	r7, #32
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	04c4b400 	.word	0x04c4b400

080013c8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f008 fc9e 	bl	8009d18 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2201      	movs	r2, #1
 80013e0:	711a      	strb	r2, [r3, #4]
}
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f008 fc83 	bl	8009d04 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80013fe:	bf00      	nop
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b084      	sub	sp, #16
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001412:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	f043 0204 	orr.w	r2, r3, #4
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f7ff fe7d 	bl	8001120 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2201      	movs	r2, #1
 800142a:	711a      	strb	r2, [r3, #4]
}
 800142c:	bf00      	nop
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001490:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001492:	68f8      	ldr	r0, [r7, #12]
 8001494:	f7ff ffce 	bl	8001434 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2201      	movs	r2, #1
 800149c:	711a      	strb	r2, [r3, #4]
}
 800149e:	bf00      	nop
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b084      	sub	sp, #16
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f7ff ffc7 	bl	8001448 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	f043 0204 	orr.w	r2, r3, #4
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f7ff ffbd 	bl	800145c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2201      	movs	r2, #1
 80014e6:	711a      	strb	r2, [r3, #4]
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e08d      	b.n	800161e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	461a      	mov	r2, r3
 8001508:	4b47      	ldr	r3, [pc, #284]	; (8001628 <HAL_DMA_Init+0x138>)
 800150a:	429a      	cmp	r2, r3
 800150c:	d80f      	bhi.n	800152e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	461a      	mov	r2, r3
 8001514:	4b45      	ldr	r3, [pc, #276]	; (800162c <HAL_DMA_Init+0x13c>)
 8001516:	4413      	add	r3, r2
 8001518:	4a45      	ldr	r2, [pc, #276]	; (8001630 <HAL_DMA_Init+0x140>)
 800151a:	fba2 2303 	umull	r2, r3, r2, r3
 800151e:	091b      	lsrs	r3, r3, #4
 8001520:	009a      	lsls	r2, r3, #2
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a42      	ldr	r2, [pc, #264]	; (8001634 <HAL_DMA_Init+0x144>)
 800152a:	641a      	str	r2, [r3, #64]	; 0x40
 800152c:	e00e      	b.n	800154c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	4b40      	ldr	r3, [pc, #256]	; (8001638 <HAL_DMA_Init+0x148>)
 8001536:	4413      	add	r3, r2
 8001538:	4a3d      	ldr	r2, [pc, #244]	; (8001630 <HAL_DMA_Init+0x140>)
 800153a:	fba2 2303 	umull	r2, r3, r2, r3
 800153e:	091b      	lsrs	r3, r3, #4
 8001540:	009a      	lsls	r2, r3, #2
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a3c      	ldr	r2, [pc, #240]	; (800163c <HAL_DMA_Init+0x14c>)
 800154a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2202      	movs	r2, #2
 8001550:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001566:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001570:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001588:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	4313      	orrs	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 fa24 	bl	80019ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015ac:	d102      	bne.n	80015b4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015c8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d010      	beq.n	80015f4 <HAL_DMA_Init+0x104>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d80c      	bhi.n	80015f4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 fa44 	bl	8001a68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	e008      	b.n	8001606 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40020407 	.word	0x40020407
 800162c:	bffdfff8 	.word	0xbffdfff8
 8001630:	cccccccd 	.word	0xcccccccd
 8001634:	40020000 	.word	0x40020000
 8001638:	bffdfbf8 	.word	0xbffdfbf8
 800163c:	40020400 	.word	0x40020400

08001640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_DMA_Start_IT+0x20>
 800165c:	2302      	movs	r3, #2
 800165e:	e066      	b.n	800172e <HAL_DMA_Start_IT+0xee>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b01      	cmp	r3, #1
 8001672:	d155      	bne.n	8001720 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2202      	movs	r2, #2
 8001678:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0201 	bic.w	r2, r2, #1
 8001690:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	68b9      	ldr	r1, [r7, #8]
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 f968 	bl	800196e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d008      	beq.n	80016b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f042 020e 	orr.w	r2, r2, #14
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	e00f      	b.n	80016d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f022 0204 	bic.w	r2, r2, #4
 80016c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 020a 	orr.w	r2, r2, #10
 80016d6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d007      	beq.n	80016f6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016f4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d007      	beq.n	800170e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800170c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f042 0201 	orr.w	r2, r2, #1
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e005      	b.n	800172c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001728:	2302      	movs	r3, #2
 800172a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800172c:	7dfb      	ldrb	r3, [r7, #23]
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b084      	sub	sp, #16
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d005      	beq.n	800175a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2204      	movs	r2, #4
 8001752:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	e047      	b.n	80017ea <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 020e 	bic.w	r2, r2, #14
 8001768:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 0201 	bic.w	r2, r2, #1
 8001778:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001784:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001788:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	f003 021c 	and.w	r2, r3, #28
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	2101      	movs	r1, #1
 8001798:	fa01 f202 	lsl.w	r2, r1, r2
 800179c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80017a6:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00c      	beq.n	80017ca <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80017c8:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	4798      	blx	r3
    }
  }
  return status;
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001810:	f003 031c 	and.w	r3, r3, #28
 8001814:	2204      	movs	r2, #4
 8001816:	409a      	lsls	r2, r3
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4013      	ands	r3, r2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d026      	beq.n	800186e <HAL_DMA_IRQHandler+0x7a>
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	2b00      	cmp	r3, #0
 8001828:	d021      	beq.n	800186e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0320 	and.w	r3, r3, #32
 8001834:	2b00      	cmp	r3, #0
 8001836:	d107      	bne.n	8001848 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0204 	bic.w	r2, r2, #4
 8001846:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184c:	f003 021c 	and.w	r2, r3, #28
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001854:	2104      	movs	r1, #4
 8001856:	fa01 f202 	lsl.w	r2, r1, r2
 800185a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001860:	2b00      	cmp	r3, #0
 8001862:	d071      	beq.n	8001948 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800186c:	e06c      	b.n	8001948 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	f003 031c 	and.w	r3, r3, #28
 8001876:	2202      	movs	r2, #2
 8001878:	409a      	lsls	r2, r3
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	4013      	ands	r3, r2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d02e      	beq.n	80018e0 <HAL_DMA_IRQHandler+0xec>
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	2b00      	cmp	r3, #0
 800188a:	d029      	beq.n	80018e0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0320 	and.w	r3, r3, #32
 8001896:	2b00      	cmp	r3, #0
 8001898:	d10b      	bne.n	80018b2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f022 020a 	bic.w	r2, r2, #10
 80018a8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	f003 021c 	and.w	r2, r3, #28
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	2102      	movs	r1, #2
 80018c0:	fa01 f202 	lsl.w	r2, r1, r2
 80018c4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d038      	beq.n	8001948 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80018de:	e033      	b.n	8001948 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e4:	f003 031c 	and.w	r3, r3, #28
 80018e8:	2208      	movs	r2, #8
 80018ea:	409a      	lsls	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4013      	ands	r3, r2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d02a      	beq.n	800194a <HAL_DMA_IRQHandler+0x156>
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d025      	beq.n	800194a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 020e 	bic.w	r2, r2, #14
 800190c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f003 021c 	and.w	r2, r3, #28
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	2101      	movs	r1, #1
 800191c:	fa01 f202 	lsl.w	r2, r1, r2
 8001920:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193c:	2b00      	cmp	r3, #0
 800193e:	d004      	beq.n	800194a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001948:	bf00      	nop
 800194a:	bf00      	nop
}
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001960:	b2db      	uxtb	r3, r3
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800196e:	b480      	push	{r7}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	60f8      	str	r0, [r7, #12]
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
 800197a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001984:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800198a:	2b00      	cmp	r3, #0
 800198c:	d004      	beq.n	8001998 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001996:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199c:	f003 021c 	and.w	r2, r3, #28
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	2101      	movs	r1, #1
 80019a6:	fa01 f202 	lsl.w	r2, r1, r2
 80019aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	2b10      	cmp	r3, #16
 80019ba:	d108      	bne.n	80019ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80019cc:	e007      	b.n	80019de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	60da      	str	r2, [r3, #12]
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d80a      	bhi.n	8001a16 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a0c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6493      	str	r3, [r2, #72]	; 0x48
 8001a14:	e007      	b.n	8001a26 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	009a      	lsls	r2, r3, #2
 8001a1e:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001a20:	4413      	add	r3, r2
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	3b08      	subs	r3, #8
 8001a2e:	4a0c      	ldr	r2, [pc, #48]	; (8001a60 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001a30:	fba2 2303 	umull	r2, r3, r2, r3
 8001a34:	091b      	lsrs	r3, r3, #4
 8001a36:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001a3c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 031f 	and.w	r3, r3, #31
 8001a44:	2201      	movs	r2, #1
 8001a46:	409a      	lsls	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	40020407 	.word	0x40020407
 8001a5c:	4002081c 	.word	0x4002081c
 8001a60:	cccccccd 	.word	0xcccccccd
 8001a64:	40020880 	.word	0x40020880

08001a68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001a7c:	4413      	add	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	461a      	mov	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a08      	ldr	r2, [pc, #32]	; (8001aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001a8a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	2201      	movs	r2, #1
 8001a96:	409a      	lsls	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001a9c:	bf00      	nop
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	1000823f 	.word	0x1000823f
 8001aac:	40020940 	.word	0x40020940

08001ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b087      	sub	sp, #28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001abe:	e166      	b.n	8001d8e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	4013      	ands	r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f000 8158 	beq.w	8001d88 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d005      	beq.n	8001af0 <HAL_GPIO_Init+0x40>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d130      	bne.n	8001b52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	2203      	movs	r2, #3
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b26:	2201      	movs	r2, #1
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	091b      	lsrs	r3, r3, #4
 8001b3c:	f003 0201 	and.w	r2, r3, #1
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 0303 	and.w	r3, r3, #3
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d017      	beq.n	8001b8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	2203      	movs	r2, #3
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d123      	bne.n	8001be2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	08da      	lsrs	r2, r3, #3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3208      	adds	r2, #8
 8001ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	220f      	movs	r2, #15
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	691a      	ldr	r2, [r3, #16]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	08da      	lsrs	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3208      	adds	r2, #8
 8001bdc:	6939      	ldr	r1, [r7, #16]
 8001bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 0203 	and.w	r2, r3, #3
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f000 80b2 	beq.w	8001d88 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c24:	4b61      	ldr	r3, [pc, #388]	; (8001dac <HAL_GPIO_Init+0x2fc>)
 8001c26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c28:	4a60      	ldr	r2, [pc, #384]	; (8001dac <HAL_GPIO_Init+0x2fc>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	6613      	str	r3, [r2, #96]	; 0x60
 8001c30:	4b5e      	ldr	r3, [pc, #376]	; (8001dac <HAL_GPIO_Init+0x2fc>)
 8001c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c3c:	4a5c      	ldr	r2, [pc, #368]	; (8001db0 <HAL_GPIO_Init+0x300>)
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	089b      	lsrs	r3, r3, #2
 8001c42:	3302      	adds	r3, #2
 8001c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	f003 0303 	and.w	r3, r3, #3
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	220f      	movs	r2, #15
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c66:	d02b      	beq.n	8001cc0 <HAL_GPIO_Init+0x210>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a52      	ldr	r2, [pc, #328]	; (8001db4 <HAL_GPIO_Init+0x304>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d025      	beq.n	8001cbc <HAL_GPIO_Init+0x20c>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a51      	ldr	r2, [pc, #324]	; (8001db8 <HAL_GPIO_Init+0x308>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d01f      	beq.n	8001cb8 <HAL_GPIO_Init+0x208>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a50      	ldr	r2, [pc, #320]	; (8001dbc <HAL_GPIO_Init+0x30c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d019      	beq.n	8001cb4 <HAL_GPIO_Init+0x204>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a4f      	ldr	r2, [pc, #316]	; (8001dc0 <HAL_GPIO_Init+0x310>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d013      	beq.n	8001cb0 <HAL_GPIO_Init+0x200>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a4e      	ldr	r2, [pc, #312]	; (8001dc4 <HAL_GPIO_Init+0x314>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d00d      	beq.n	8001cac <HAL_GPIO_Init+0x1fc>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a4d      	ldr	r2, [pc, #308]	; (8001dc8 <HAL_GPIO_Init+0x318>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d007      	beq.n	8001ca8 <HAL_GPIO_Init+0x1f8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a4c      	ldr	r2, [pc, #304]	; (8001dcc <HAL_GPIO_Init+0x31c>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d101      	bne.n	8001ca4 <HAL_GPIO_Init+0x1f4>
 8001ca0:	2307      	movs	r3, #7
 8001ca2:	e00e      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001ca4:	2308      	movs	r3, #8
 8001ca6:	e00c      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001ca8:	2306      	movs	r3, #6
 8001caa:	e00a      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cac:	2305      	movs	r3, #5
 8001cae:	e008      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	e006      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e004      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cb8:	2302      	movs	r3, #2
 8001cba:	e002      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e000      	b.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	f002 0203 	and.w	r2, r2, #3
 8001cc8:	0092      	lsls	r2, r2, #2
 8001cca:	4093      	lsls	r3, r2
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cd2:	4937      	ldr	r1, [pc, #220]	; (8001db0 <HAL_GPIO_Init+0x300>)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	089b      	lsrs	r3, r3, #2
 8001cd8:	3302      	adds	r3, #2
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ce0:	4b3b      	ldr	r3, [pc, #236]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d04:	4a32      	ldr	r2, [pc, #200]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d0a:	4b31      	ldr	r3, [pc, #196]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4013      	ands	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d2e:	4a28      	ldr	r2, [pc, #160]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d34:	4b26      	ldr	r3, [pc, #152]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d58:	4a1d      	ldr	r2, [pc, #116]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	43db      	mvns	r3, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d82:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <HAL_GPIO_Init+0x320>)
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	fa22 f303 	lsr.w	r3, r2, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f47f ae91 	bne.w	8001ac0 <HAL_GPIO_Init+0x10>
  }
}
 8001d9e:	bf00      	nop
 8001da0:	bf00      	nop
 8001da2:	371c      	adds	r7, #28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40010000 	.word	0x40010000
 8001db4:	48000400 	.word	0x48000400
 8001db8:	48000800 	.word	0x48000800
 8001dbc:	48000c00 	.word	0x48000c00
 8001dc0:	48001000 	.word	0x48001000
 8001dc4:	48001400 	.word	0x48001400
 8001dc8:	48001800 	.word	0x48001800
 8001dcc:	48001c00 	.word	0x48001c00
 8001dd0:	40010400 	.word	0x40010400

08001dd4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b087      	sub	sp, #28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001de2:	e0c9      	b.n	8001f78 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001de4:	2201      	movs	r2, #1
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f000 80bc 	beq.w	8001f72 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001dfa:	4a66      	ldr	r2, [pc, #408]	; (8001f94 <HAL_GPIO_DeInit+0x1c0>)
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	3302      	adds	r3, #2
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	220f      	movs	r2, #15
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e22:	d02b      	beq.n	8001e7c <HAL_GPIO_DeInit+0xa8>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a5c      	ldr	r2, [pc, #368]	; (8001f98 <HAL_GPIO_DeInit+0x1c4>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d025      	beq.n	8001e78 <HAL_GPIO_DeInit+0xa4>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a5b      	ldr	r2, [pc, #364]	; (8001f9c <HAL_GPIO_DeInit+0x1c8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d01f      	beq.n	8001e74 <HAL_GPIO_DeInit+0xa0>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a5a      	ldr	r2, [pc, #360]	; (8001fa0 <HAL_GPIO_DeInit+0x1cc>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d019      	beq.n	8001e70 <HAL_GPIO_DeInit+0x9c>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a59      	ldr	r2, [pc, #356]	; (8001fa4 <HAL_GPIO_DeInit+0x1d0>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d013      	beq.n	8001e6c <HAL_GPIO_DeInit+0x98>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a58      	ldr	r2, [pc, #352]	; (8001fa8 <HAL_GPIO_DeInit+0x1d4>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d00d      	beq.n	8001e68 <HAL_GPIO_DeInit+0x94>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a57      	ldr	r2, [pc, #348]	; (8001fac <HAL_GPIO_DeInit+0x1d8>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d007      	beq.n	8001e64 <HAL_GPIO_DeInit+0x90>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a56      	ldr	r2, [pc, #344]	; (8001fb0 <HAL_GPIO_DeInit+0x1dc>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d101      	bne.n	8001e60 <HAL_GPIO_DeInit+0x8c>
 8001e5c:	2307      	movs	r3, #7
 8001e5e:	e00e      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e60:	2308      	movs	r3, #8
 8001e62:	e00c      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e64:	2306      	movs	r3, #6
 8001e66:	e00a      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e68:	2305      	movs	r3, #5
 8001e6a:	e008      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	e006      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e70:	2303      	movs	r3, #3
 8001e72:	e004      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e74:	2302      	movs	r3, #2
 8001e76:	e002      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e000      	b.n	8001e7e <HAL_GPIO_DeInit+0xaa>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	f002 0203 	and.w	r2, r2, #3
 8001e84:	0092      	lsls	r2, r2, #2
 8001e86:	4093      	lsls	r3, r2
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d132      	bne.n	8001ef4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001e8e:	4b49      	ldr	r3, [pc, #292]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	4947      	ldr	r1, [pc, #284]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001e9c:	4b45      	ldr	r3, [pc, #276]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	4943      	ldr	r1, [pc, #268]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001eaa:	4b42      	ldr	r3, [pc, #264]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001eac:	68da      	ldr	r2, [r3, #12]
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	4940      	ldr	r1, [pc, #256]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001eb8:	4b3e      	ldr	r3, [pc, #248]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	493c      	ldr	r1, [pc, #240]	; (8001fb4 <HAL_GPIO_DeInit+0x1e0>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f003 0303 	and.w	r3, r3, #3
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	220f      	movs	r2, #15
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001ed6:	4a2f      	ldr	r2, [pc, #188]	; (8001f94 <HAL_GPIO_DeInit+0x1c0>)
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	3302      	adds	r3, #2
 8001ede:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	482b      	ldr	r0, [pc, #172]	; (8001f94 <HAL_GPIO_DeInit+0x1c0>)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	089b      	lsrs	r3, r3, #2
 8001eec:	400a      	ands	r2, r1
 8001eee:	3302      	adds	r3, #2
 8001ef0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2103      	movs	r1, #3
 8001efe:	fa01 f303 	lsl.w	r3, r1, r3
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	08da      	lsrs	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3208      	adds	r2, #8
 8001f10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	220f      	movs	r2, #15
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	08d2      	lsrs	r2, r2, #3
 8001f28:	4019      	ands	r1, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3208      	adds	r2, #8
 8001f2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	2103      	movs	r1, #3
 8001f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	401a      	ands	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	401a      	ands	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	2103      	movs	r1, #3
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	3301      	adds	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001f78:	683a      	ldr	r2, [r7, #0]
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f47f af2f 	bne.w	8001de4 <HAL_GPIO_DeInit+0x10>
  }
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	371c      	adds	r7, #28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	40010000 	.word	0x40010000
 8001f98:	48000400 	.word	0x48000400
 8001f9c:	48000800 	.word	0x48000800
 8001fa0:	48000c00 	.word	0x48000c00
 8001fa4:	48001000 	.word	0x48001000
 8001fa8:	48001400 	.word	0x48001400
 8001fac:	48001800 	.word	0x48001800
 8001fb0:	48001c00 	.word	0x48001c00
 8001fb4:	40010400 	.word	0x40010400

08001fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	807b      	strh	r3, [r7, #2]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fc8:	787b      	ldrb	r3, [r7, #1]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fce:	887a      	ldrh	r2, [r7, #2]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fd4:	e002      	b.n	8001fdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fd6:	887a      	ldrh	r2, [r7, #2]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ffa:	887a      	ldrh	r2, [r7, #2]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	041a      	lsls	r2, r3, #16
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	43d9      	mvns	r1, r3
 8002006:	887b      	ldrh	r3, [r7, #2]
 8002008:	400b      	ands	r3, r1
 800200a:	431a      	orrs	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	619a      	str	r2, [r3, #24]
}
 8002010:	bf00      	nop
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002028:	695a      	ldr	r2, [r3, #20]
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	4013      	ands	r3, r2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d006      	beq.n	8002040 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002032:	4a05      	ldr	r2, [pc, #20]	; (8002048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002034:	88fb      	ldrh	r3, [r7, #6]
 8002036:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002038:	88fb      	ldrh	r3, [r7, #6]
 800203a:	4618      	mov	r0, r3
 800203c:	f007 f95e 	bl	80092fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40010400 	.word	0x40010400

0800204c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e081      	b.n	8002162 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d106      	bne.n	8002078 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f008 ffce 	bl	800b014 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2224      	movs	r2, #36	; 0x24
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 0201 	bic.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800209c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	e006      	b.n	80020d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80020d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d104      	bne.n	80020e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6812      	ldr	r2, [r2, #0]
 80020f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002108:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69d9      	ldr	r1, [r3, #28]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a1a      	ldr	r2, [r3, #32]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f042 0201 	orr.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2220      	movs	r2, #32
 800214e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e021      	b.n	80021c0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2224      	movs	r2, #36	; 0x24
 8002180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0201 	bic.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f008 ffab 	bl	800b0f0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	4608      	mov	r0, r1
 80021d2:	4611      	mov	r1, r2
 80021d4:	461a      	mov	r2, r3
 80021d6:	4603      	mov	r3, r0
 80021d8:	817b      	strh	r3, [r7, #10]
 80021da:	460b      	mov	r3, r1
 80021dc:	813b      	strh	r3, [r7, #8]
 80021de:	4613      	mov	r3, r2
 80021e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b20      	cmp	r3, #32
 80021ec:	f040 80f9 	bne.w	80023e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021f0:	6a3b      	ldr	r3, [r7, #32]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d002      	beq.n	80021fc <HAL_I2C_Mem_Write+0x34>
 80021f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d105      	bne.n	8002208 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002202:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0ed      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800220e:	2b01      	cmp	r3, #1
 8002210:	d101      	bne.n	8002216 <HAL_I2C_Mem_Write+0x4e>
 8002212:	2302      	movs	r3, #2
 8002214:	e0e6      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2201      	movs	r2, #1
 800221a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800221e:	f7fe fcf3 	bl	8000c08 <HAL_GetTick>
 8002222:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	2319      	movs	r3, #25
 800222a:	2201      	movs	r2, #1
 800222c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 ffd8 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e0d1      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2221      	movs	r2, #33	; 0x21
 8002244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2240      	movs	r2, #64	; 0x40
 800224c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a3a      	ldr	r2, [r7, #32]
 800225a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002260:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002268:	88f8      	ldrh	r0, [r7, #6]
 800226a:	893a      	ldrh	r2, [r7, #8]
 800226c:	8979      	ldrh	r1, [r7, #10]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	4603      	mov	r3, r0
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 fb91 	bl	80029a0 <I2C_RequestMemoryWrite>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d005      	beq.n	8002290 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0a9      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002294:	b29b      	uxth	r3, r3
 8002296:	2bff      	cmp	r3, #255	; 0xff
 8002298:	d90e      	bls.n	80022b8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	22ff      	movs	r2, #255	; 0xff
 800229e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	8979      	ldrh	r1, [r7, #10]
 80022a8:	2300      	movs	r3, #0
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f001 f941 	bl	8003538 <I2C_TransferConfig>
 80022b6:	e00f      	b.n	80022d8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022bc:	b29a      	uxth	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	8979      	ldrh	r1, [r7, #10]
 80022ca:	2300      	movs	r3, #0
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f001 f930 	bl	8003538 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 ffc2 	bl	8003266 <I2C_WaitOnTXISFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e07b      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f0:	781a      	ldrb	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002306:	b29b      	uxth	r3, r3
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002314:	3b01      	subs	r3, #1
 8002316:	b29a      	uxth	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d034      	beq.n	8002390 <HAL_I2C_Mem_Write+0x1c8>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232a:	2b00      	cmp	r3, #0
 800232c:	d130      	bne.n	8002390 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002334:	2200      	movs	r2, #0
 8002336:	2180      	movs	r1, #128	; 0x80
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 ff54 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e04d      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234c:	b29b      	uxth	r3, r3
 800234e:	2bff      	cmp	r3, #255	; 0xff
 8002350:	d90e      	bls.n	8002370 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	22ff      	movs	r2, #255	; 0xff
 8002356:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800235c:	b2da      	uxtb	r2, r3
 800235e:	8979      	ldrh	r1, [r7, #10]
 8002360:	2300      	movs	r3, #0
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f001 f8e5 	bl	8003538 <I2C_TransferConfig>
 800236e:	e00f      	b.n	8002390 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002374:	b29a      	uxth	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237e:	b2da      	uxtb	r2, r3
 8002380:	8979      	ldrh	r1, [r7, #10]
 8002382:	2300      	movs	r3, #0
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f001 f8d4 	bl	8003538 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002394:	b29b      	uxth	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d19e      	bne.n	80022d8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 ffa1 	bl	80032e6 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e01a      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2220      	movs	r2, #32
 80023b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6859      	ldr	r1, [r3, #4]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_I2C_Mem_Write+0x224>)
 80023c2:	400b      	ands	r3, r1
 80023c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2220      	movs	r2, #32
 80023ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023de:	2300      	movs	r3, #0
 80023e0:	e000      	b.n	80023e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80023e2:	2302      	movs	r3, #2
  }
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	fe00e800 	.word	0xfe00e800

080023f0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	4608      	mov	r0, r1
 80023fa:	4611      	mov	r1, r2
 80023fc:	461a      	mov	r2, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	817b      	strh	r3, [r7, #10]
 8002402:	460b      	mov	r3, r1
 8002404:	813b      	strh	r3, [r7, #8]
 8002406:	4613      	mov	r3, r2
 8002408:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b20      	cmp	r3, #32
 8002414:	f040 80fd 	bne.w	8002612 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d002      	beq.n	8002424 <HAL_I2C_Mem_Read+0x34>
 800241e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002420:	2b00      	cmp	r3, #0
 8002422:	d105      	bne.n	8002430 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f44f 7200 	mov.w	r2, #512	; 0x200
 800242a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0f1      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <HAL_I2C_Mem_Read+0x4e>
 800243a:	2302      	movs	r3, #2
 800243c:	e0ea      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002446:	f7fe fbdf 	bl	8000c08 <HAL_GetTick>
 800244a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	2319      	movs	r3, #25
 8002452:	2201      	movs	r2, #1
 8002454:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f000 fec4 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e0d5      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2222      	movs	r2, #34	; 0x22
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2240      	movs	r2, #64	; 0x40
 8002474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a3a      	ldr	r2, [r7, #32]
 8002482:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002488:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002490:	88f8      	ldrh	r0, [r7, #6]
 8002492:	893a      	ldrh	r2, [r7, #8]
 8002494:	8979      	ldrh	r1, [r7, #10]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	9301      	str	r3, [sp, #4]
 800249a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	4603      	mov	r3, r0
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f000 fad1 	bl	8002a48 <I2C_RequestMemoryRead>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e0ad      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024bc:	b29b      	uxth	r3, r3
 80024be:	2bff      	cmp	r3, #255	; 0xff
 80024c0:	d90e      	bls.n	80024e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	22ff      	movs	r2, #255	; 0xff
 80024c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	8979      	ldrh	r1, [r7, #10]
 80024d0:	4b52      	ldr	r3, [pc, #328]	; (800261c <HAL_I2C_Mem_Read+0x22c>)
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f001 f82d 	bl	8003538 <I2C_TransferConfig>
 80024de:	e00f      	b.n	8002500 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	8979      	ldrh	r1, [r7, #10]
 80024f2:	4b4a      	ldr	r3, [pc, #296]	; (800261c <HAL_I2C_Mem_Read+0x22c>)
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f001 f81c 	bl	8003538 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002506:	2200      	movs	r2, #0
 8002508:	2104      	movs	r1, #4
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f000 fe6b 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e07c      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002550:	b29b      	uxth	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d034      	beq.n	80025c0 <HAL_I2C_Mem_Read+0x1d0>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255a:	2b00      	cmp	r3, #0
 800255c:	d130      	bne.n	80025c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002564:	2200      	movs	r2, #0
 8002566:	2180      	movs	r1, #128	; 0x80
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f000 fe3c 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e04d      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257c:	b29b      	uxth	r3, r3
 800257e:	2bff      	cmp	r3, #255	; 0xff
 8002580:	d90e      	bls.n	80025a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	22ff      	movs	r2, #255	; 0xff
 8002586:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800258c:	b2da      	uxtb	r2, r3
 800258e:	8979      	ldrh	r1, [r7, #10]
 8002590:	2300      	movs	r3, #0
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f000 ffcd 	bl	8003538 <I2C_TransferConfig>
 800259e:	e00f      	b.n	80025c0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	8979      	ldrh	r1, [r7, #10]
 80025b2:	2300      	movs	r3, #0
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 ffbc 	bl	8003538 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d19a      	bne.n	8002500 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 fe89 	bl	80032e6 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e01a      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2220      	movs	r2, #32
 80025e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6859      	ldr	r1, [r3, #4]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <HAL_I2C_Mem_Read+0x230>)
 80025f2:	400b      	ands	r3, r1
 80025f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2220      	movs	r2, #32
 80025fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	e000      	b.n	8002614 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002612:	2302      	movs	r3, #2
  }
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	80002400 	.word	0x80002400
 8002620:	fe00e800 	.word	0xfe00e800

08002624 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	68f9      	ldr	r1, [r7, #12]
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4798      	blx	r3
  }
}
 8002650:	bf00      	nop
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	0a1b      	lsrs	r3, r3, #8
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d010      	beq.n	800269e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	09db      	lsrs	r3, r3, #7
 8002680:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268c:	f043 0201 	orr.w	r2, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800269c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	0a9b      	lsrs	r3, r3, #10
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d010      	beq.n	80026cc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	09db      	lsrs	r3, r3, #7
 80026ae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00a      	beq.n	80026cc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	f043 0208 	orr.w	r2, r3, #8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	0a5b      	lsrs	r3, r3, #9
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d010      	beq.n	80026fa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	09db      	lsrs	r3, r3, #7
 80026dc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00a      	beq.n	80026fa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e8:	f043 0202 	orr.w	r2, r3, #2
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026f8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f003 030b 	and.w	r3, r3, #11
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800270a:	68f9      	ldr	r1, [r7, #12]
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fc31 	bl	8002f74 <I2C_ITError>
  }
}
 8002712:	bf00      	nop
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	70fb      	strb	r3, [r7, #3]
 800274e:	4613      	mov	r3, r2
 8002750:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <I2C_Slave_ISR_IT+0x24>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e0ec      	b.n	8002998 <I2C_Slave_ISR_IT+0x1fe>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	095b      	lsrs	r3, r3, #5
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	095b      	lsrs	r3, r3, #5
 80027d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80027de:	6939      	ldr	r1, [r7, #16]
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 fa67 	bl	8002cb4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	091b      	lsrs	r3, r3, #4
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d04d      	beq.n	800288e <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d047      	beq.n	800288e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002802:	b29b      	uxth	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d128      	bne.n	800285a <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b28      	cmp	r3, #40	; 0x28
 8002812:	d108      	bne.n	8002826 <I2C_Slave_ISR_IT+0x8c>
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800281a:	d104      	bne.n	8002826 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800281c:	6939      	ldr	r1, [r7, #16]
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 fb52 	bl	8002ec8 <I2C_ITListenCplt>
 8002824:	e032      	b.n	800288c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b29      	cmp	r3, #41	; 0x29
 8002830:	d10e      	bne.n	8002850 <I2C_Slave_ISR_IT+0xb6>
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002838:	d00a      	beq.n	8002850 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2210      	movs	r2, #16
 8002840:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 fc8d 	bl	8003162 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 f9d5 	bl	8002bf8 <I2C_ITSlaveSeqCplt>
 800284e:	e01d      	b.n	800288c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2210      	movs	r2, #16
 8002856:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002858:	e096      	b.n	8002988 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2210      	movs	r2, #16
 8002860:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f043 0204 	orr.w	r2, r3, #4
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d004      	beq.n	800287e <I2C_Slave_ISR_IT+0xe4>
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800287a:	f040 8085 	bne.w	8002988 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	4619      	mov	r1, r3
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 fb75 	bl	8002f74 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800288a:	e07d      	b.n	8002988 <I2C_Slave_ISR_IT+0x1ee>
 800288c:	e07c      	b.n	8002988 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	089b      	lsrs	r3, r3, #2
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d030      	beq.n	80028fc <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d02a      	beq.n	80028fc <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d018      	beq.n	80028e2 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	b2d2      	uxtb	r2, r2
 80028bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028cc:	3b01      	subs	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d8:	b29b      	uxth	r3, r3
 80028da:	3b01      	subs	r3, #1
 80028dc:	b29a      	uxth	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d14f      	bne.n	800298c <I2C_Slave_ISR_IT+0x1f2>
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028f2:	d04b      	beq.n	800298c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f000 f97f 	bl	8002bf8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80028fa:	e047      	b.n	800298c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00a      	beq.n	800291e <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	08db      	lsrs	r3, r3, #3
 800290c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002910:	2b00      	cmp	r3, #0
 8002912:	d004      	beq.n	800291e <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002914:	6939      	ldr	r1, [r7, #16]
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f000 f8ea 	bl	8002af0 <I2C_ITAddrCplt>
 800291c:	e037      	b.n	800298e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	085b      	lsrs	r3, r3, #1
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d031      	beq.n	800298e <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	085b      	lsrs	r3, r3, #1
 800292e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002932:	2b00      	cmp	r3, #0
 8002934:	d02b      	beq.n	800298e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293a:	b29b      	uxth	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	d018      	beq.n	8002972 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295a:	b29b      	uxth	r3, r3
 800295c:	3b01      	subs	r3, #1
 800295e:	b29a      	uxth	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	851a      	strh	r2, [r3, #40]	; 0x28
 8002970:	e00d      	b.n	800298e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002978:	d002      	beq.n	8002980 <I2C_Slave_ISR_IT+0x1e6>
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d106      	bne.n	800298e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 f939 	bl	8002bf8 <I2C_ITSlaveSeqCplt>
 8002986:	e002      	b.n	800298e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8002988:	bf00      	nop
 800298a:	e000      	b.n	800298e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800298c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af02      	add	r7, sp, #8
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	4608      	mov	r0, r1
 80029aa:	4611      	mov	r1, r2
 80029ac:	461a      	mov	r2, r3
 80029ae:	4603      	mov	r3, r0
 80029b0:	817b      	strh	r3, [r7, #10]
 80029b2:	460b      	mov	r3, r1
 80029b4:	813b      	strh	r3, [r7, #8]
 80029b6:	4613      	mov	r3, r2
 80029b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	8979      	ldrh	r1, [r7, #10]
 80029c0:	4b20      	ldr	r3, [pc, #128]	; (8002a44 <I2C_RequestMemoryWrite+0xa4>)
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fdb5 	bl	8003538 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ce:	69fa      	ldr	r2, [r7, #28]
 80029d0:	69b9      	ldr	r1, [r7, #24]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 fc47 	bl	8003266 <I2C_WaitOnTXISFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e02c      	b.n	8002a3c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029e2:	88fb      	ldrh	r3, [r7, #6]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d105      	bne.n	80029f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029e8:	893b      	ldrh	r3, [r7, #8]
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28
 80029f2:	e015      	b.n	8002a20 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029f4:	893b      	ldrh	r3, [r7, #8]
 80029f6:	0a1b      	lsrs	r3, r3, #8
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a02:	69fa      	ldr	r2, [r7, #28]
 8002a04:	69b9      	ldr	r1, [r7, #24]
 8002a06:	68f8      	ldr	r0, [r7, #12]
 8002a08:	f000 fc2d 	bl	8003266 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e012      	b.n	8002a3c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a16:	893b      	ldrh	r3, [r7, #8]
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2200      	movs	r2, #0
 8002a28:	2180      	movs	r1, #128	; 0x80
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 fbdb 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	80002000 	.word	0x80002000

08002a48 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	4608      	mov	r0, r1
 8002a52:	4611      	mov	r1, r2
 8002a54:	461a      	mov	r2, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	817b      	strh	r3, [r7, #10]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	813b      	strh	r3, [r7, #8]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	4b20      	ldr	r3, [pc, #128]	; (8002aec <I2C_RequestMemoryRead+0xa4>)
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fd62 	bl	8003538 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a74:	69fa      	ldr	r2, [r7, #28]
 8002a76:	69b9      	ldr	r1, [r7, #24]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 fbf4 	bl	8003266 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e02c      	b.n	8002ae2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d105      	bne.n	8002a9a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a8e:	893b      	ldrh	r3, [r7, #8]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	629a      	str	r2, [r3, #40]	; 0x28
 8002a98:	e015      	b.n	8002ac6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a9a:	893b      	ldrh	r3, [r7, #8]
 8002a9c:	0a1b      	lsrs	r3, r3, #8
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	69b9      	ldr	r1, [r7, #24]
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 fbda 	bl	8003266 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e012      	b.n	8002ae2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002abc:	893b      	ldrh	r3, [r7, #8]
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	2200      	movs	r2, #0
 8002ace:	2140      	movs	r1, #64	; 0x40
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 fb88 	bl	80031e6 <I2C_WaitOnFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	80002000 	.word	0x80002000

08002af0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002b06:	2b28      	cmp	r3, #40	; 0x28
 8002b08:	d16a      	bne.n	8002be0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	0c1b      	lsrs	r3, r3, #16
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	0c1b      	lsrs	r3, r3, #16
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002b28:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b36:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002b44:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d138      	bne.n	8002bc0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002b4e:	897b      	ldrh	r3, [r7, #10]
 8002b50:	09db      	lsrs	r3, r3, #7
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	89bb      	ldrh	r3, [r7, #12]
 8002b56:	4053      	eors	r3, r2
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	f003 0306 	and.w	r3, r3, #6
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d11c      	bne.n	8002b9c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002b62:	897b      	ldrh	r3, [r7, #10]
 8002b64:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d13b      	bne.n	8002bf0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2208      	movs	r2, #8
 8002b84:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b8e:	89ba      	ldrh	r2, [r7, #12]
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	4619      	mov	r1, r3
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff fdd4 	bl	8002742 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002b9a:	e029      	b.n	8002bf0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002b9c:	893b      	ldrh	r3, [r7, #8]
 8002b9e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002ba0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 fcf9 	bl	800359c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002bb2:	89ba      	ldrh	r2, [r7, #12]
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff fdc2 	bl	8002742 <HAL_I2C_AddrCallback>
}
 8002bbe:	e017      	b.n	8002bf0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002bc0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f000 fce9 	bl	800359c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002bd2:	89ba      	ldrh	r2, [r7, #12]
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff fdb2 	bl	8002742 <HAL_I2C_AddrCallback>
}
 8002bde:	e007      	b.n	8002bf0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2208      	movs	r2, #8
 8002be6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002bf0:	bf00      	nop
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	0b9b      	lsrs	r3, r3, #14
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	e00d      	b.n	8002c4a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	0bdb      	lsrs	r3, r3, #15
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d007      	beq.n	8002c4a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c48:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b29      	cmp	r3, #41	; 0x29
 8002c54:	d112      	bne.n	8002c7c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2228      	movs	r2, #40	; 0x28
 8002c5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2221      	movs	r2, #33	; 0x21
 8002c62:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c64:	2101      	movs	r1, #1
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fc98 	bl	800359c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff fd50 	bl	800271a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002c7a:	e017      	b.n	8002cac <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	2b2a      	cmp	r3, #42	; 0x2a
 8002c86:	d111      	bne.n	8002cac <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2228      	movs	r2, #40	; 0x28
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2222      	movs	r2, #34	; 0x22
 8002c94:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c96:	2102      	movs	r1, #2
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fc7f 	bl	800359c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff fd41 	bl	800272e <HAL_I2C_SlaveRxCpltCallback>
}
 8002cac:	bf00      	nop
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cd0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	2b21      	cmp	r3, #33	; 0x21
 8002cde:	d002      	beq.n	8002ce6 <I2C_ITSlaveCplt+0x32>
 8002ce0:	7bfb      	ldrb	r3, [r7, #15]
 8002ce2:	2b29      	cmp	r3, #41	; 0x29
 8002ce4:	d108      	bne.n	8002cf8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002ce6:	f248 0101 	movw	r1, #32769	; 0x8001
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fc56 	bl	800359c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2221      	movs	r2, #33	; 0x21
 8002cf4:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf6:	e00d      	b.n	8002d14 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
 8002cfa:	2b22      	cmp	r3, #34	; 0x22
 8002cfc:	d002      	beq.n	8002d04 <I2C_ITSlaveCplt+0x50>
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
 8002d00:	2b2a      	cmp	r3, #42	; 0x2a
 8002d02:	d107      	bne.n	8002d14 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002d04:	f248 0102 	movw	r1, #32770	; 0x8002
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 fc47 	bl	800359c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2222      	movs	r2, #34	; 0x22
 8002d12:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d22:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4b64      	ldr	r3, [pc, #400]	; (8002ec0 <I2C_ITSlaveCplt+0x20c>)
 8002d30:	400b      	ands	r3, r1
 8002d32:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 fa14 	bl	8003162 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	0b9b      	lsrs	r3, r3, #14
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d013      	beq.n	8002d6e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d54:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d020      	beq.n	8002da0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d6c:	e018      	b.n	8002da0 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	0bdb      	lsrs	r3, r3, #15
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d012      	beq.n	8002da0 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d88:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d006      	beq.n	8002da0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	089b      	lsrs	r3, r3, #2
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d020      	beq.n	8002dee <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f023 0304 	bic.w	r3, r3, #4
 8002db2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	b2d2      	uxtb	r2, r2
 8002dc0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	1c5a      	adds	r2, r3, #1
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00c      	beq.n	8002dee <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfc:	f043 0204 	orr.w	r2, r3, #4
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d010      	beq.n	8002e3c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	4619      	mov	r1, r3
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f8a7 	bl	8002f74 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b28      	cmp	r3, #40	; 0x28
 8002e30:	d141      	bne.n	8002eb6 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002e32:	6979      	ldr	r1, [r7, #20]
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f847 	bl	8002ec8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002e3a:	e03c      	b.n	8002eb6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e44:	d014      	beq.n	8002e70 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7ff fed6 	bl	8002bf8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a1d      	ldr	r2, [pc, #116]	; (8002ec4 <I2C_ITSlaveCplt+0x210>)
 8002e50:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2220      	movs	r2, #32
 8002e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff fc78 	bl	800275e <HAL_I2C_ListenCpltCallback>
}
 8002e6e:	e022      	b.n	8002eb6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b22      	cmp	r3, #34	; 0x22
 8002e7a:	d10e      	bne.n	8002e9a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff fc4b 	bl	800272e <HAL_I2C_SlaveRxCpltCallback>
}
 8002e98:	e00d      	b.n	8002eb6 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fc32 	bl	800271a <HAL_I2C_SlaveTxCpltCallback>
}
 8002eb6:	bf00      	nop
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	fe00e800 	.word	0xfe00e800
 8002ec4:	ffff0000 	.word	0xffff0000

08002ec8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a26      	ldr	r2, [pc, #152]	; (8002f70 <I2C_ITListenCplt+0xa8>)
 8002ed6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	089b      	lsrs	r3, r3, #2
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d022      	beq.n	8002f46 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d012      	beq.n	8002f46 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3e:	f043 0204 	orr.w	r2, r3, #4
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f46:	f248 0103 	movw	r1, #32771	; 0x8003
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 fb26 	bl	800359c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2210      	movs	r2, #16
 8002f56:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7ff fbfc 	bl	800275e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	ffff0000 	.word	0xffff0000

08002f74 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a5d      	ldr	r2, [pc, #372]	; (8003108 <I2C_ITError+0x194>)
 8002f92:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	431a      	orrs	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b28      	cmp	r3, #40	; 0x28
 8002faa:	d005      	beq.n	8002fb8 <I2C_ITError+0x44>
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	2b29      	cmp	r3, #41	; 0x29
 8002fb0:	d002      	beq.n	8002fb8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8002fb6:	d10b      	bne.n	8002fd0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002fb8:	2103      	movs	r1, #3
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 faee 	bl	800359c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2228      	movs	r2, #40	; 0x28
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a50      	ldr	r2, [pc, #320]	; (800310c <I2C_ITError+0x198>)
 8002fcc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fce:	e011      	b.n	8002ff4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002fd0:	f248 0103 	movw	r1, #32771	; 0x8003
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 fae1 	bl	800359c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b60      	cmp	r3, #96	; 0x60
 8002fe4:	d003      	beq.n	8002fee <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d039      	beq.n	8003076 <I2C_ITError+0x102>
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b11      	cmp	r3, #17
 8003006:	d002      	beq.n	800300e <I2C_ITError+0x9a>
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	2b21      	cmp	r3, #33	; 0x21
 800300c:	d133      	bne.n	8003076 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003018:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800301c:	d107      	bne.n	800302e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800302c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe fc8d 	bl	8001952 <HAL_DMA_GetState>
 8003038:	4603      	mov	r3, r0
 800303a:	2b01      	cmp	r3, #1
 800303c:	d017      	beq.n	800306e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003042:	4a33      	ldr	r2, [pc, #204]	; (8003110 <I2C_ITError+0x19c>)
 8003044:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003052:	4618      	mov	r0, r3
 8003054:	f7fe fb6f 	bl	8001736 <HAL_DMA_Abort_IT>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d04d      	beq.n	80030fa <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003068:	4610      	mov	r0, r2
 800306a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800306c:	e045      	b.n	80030fa <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f850 	bl	8003114 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003074:	e041      	b.n	80030fa <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d039      	beq.n	80030f2 <I2C_ITError+0x17e>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b12      	cmp	r3, #18
 8003082:	d002      	beq.n	800308a <I2C_ITError+0x116>
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	2b22      	cmp	r3, #34	; 0x22
 8003088:	d133      	bne.n	80030f2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003098:	d107      	bne.n	80030aa <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030a8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fe fc4f 	bl	8001952 <HAL_DMA_GetState>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d017      	beq.n	80030ea <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030be:	4a14      	ldr	r2, [pc, #80]	; (8003110 <I2C_ITError+0x19c>)
 80030c0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe fb31 	bl	8001736 <HAL_DMA_Abort_IT>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d011      	beq.n	80030fe <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030e4:	4610      	mov	r0, r2
 80030e6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030e8:	e009      	b.n	80030fe <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f812 	bl	8003114 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030f0:	e005      	b.n	80030fe <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f80e 	bl	8003114 <I2C_TreatErrorCallback>
  }
}
 80030f8:	e002      	b.n	8003100 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80030fa:	bf00      	nop
 80030fc:	e000      	b.n	8003100 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030fe:	bf00      	nop
}
 8003100:	bf00      	nop
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	ffff0000 	.word	0xffff0000
 800310c:	0800279b 	.word	0x0800279b
 8003110:	080031ab 	.word	0x080031ab

08003114 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b60      	cmp	r3, #96	; 0x60
 8003126:	d10e      	bne.n	8003146 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff fb21 	bl	8002786 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003144:	e009      	b.n	800315a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f7ff fb0c 	bl	8002772 <HAL_I2C_ErrorCallback>
}
 800315a:	bf00      	nop
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b02      	cmp	r3, #2
 8003176:	d103      	bne.n	8003180 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2200      	movs	r2, #0
 800317e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b01      	cmp	r3, #1
 800318c:	d007      	beq.n	800319e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699a      	ldr	r2, [r3, #24]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0201 	orr.w	r2, r2, #1
 800319c:	619a      	str	r2, [r3, #24]
  }
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d003      	beq.n	80031c8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c4:	2200      	movs	r2, #0
 80031c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d4:	2200      	movs	r2, #0
 80031d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7ff ff9b 	bl	8003114 <I2C_TreatErrorCallback>
}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	603b      	str	r3, [r7, #0]
 80031f2:	4613      	mov	r3, r2
 80031f4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031f6:	e022      	b.n	800323e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fe:	d01e      	beq.n	800323e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003200:	f7fd fd02 	bl	8000c08 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	429a      	cmp	r2, r3
 800320e:	d302      	bcc.n	8003216 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d113      	bne.n	800323e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321a:	f043 0220 	orr.w	r2, r3, #32
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2220      	movs	r2, #32
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e00f      	b.n	800325e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699a      	ldr	r2, [r3, #24]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	4013      	ands	r3, r2
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	429a      	cmp	r2, r3
 800324c:	bf0c      	ite	eq
 800324e:	2301      	moveq	r3, #1
 8003250:	2300      	movne	r3, #0
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	429a      	cmp	r2, r3
 800325a:	d0cd      	beq.n	80031f8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b084      	sub	sp, #16
 800326a:	af00      	add	r7, sp, #0
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003272:	e02c      	b.n	80032ce <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	68b9      	ldr	r1, [r7, #8]
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f871 	bl	8003360 <I2C_IsErrorOccurred>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e02a      	b.n	80032de <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800328e:	d01e      	beq.n	80032ce <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003290:	f7fd fcba 	bl	8000c08 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	429a      	cmp	r2, r3
 800329e:	d302      	bcc.n	80032a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d113      	bne.n	80032ce <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032aa:	f043 0220 	orr.w	r2, r3, #32
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2220      	movs	r2, #32
 80032b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e007      	b.n	80032de <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d1cb      	bne.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	60f8      	str	r0, [r7, #12]
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032f2:	e028      	b.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	68b9      	ldr	r1, [r7, #8]
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f831 	bl	8003360 <I2C_IsErrorOccurred>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e026      	b.n	8003356 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003308:	f7fd fc7e 	bl	8000c08 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	68ba      	ldr	r2, [r7, #8]
 8003314:	429a      	cmp	r2, r3
 8003316:	d302      	bcc.n	800331e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d113      	bne.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e007      	b.n	8003356 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	f003 0320 	and.w	r3, r3, #32
 8003350:	2b20      	cmp	r3, #32
 8003352:	d1cf      	bne.n	80032f4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
	...

08003360 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08a      	sub	sp, #40	; 0x28
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800337a:	2300      	movs	r3, #0
 800337c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	d075      	beq.n	8003478 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2210      	movs	r2, #16
 8003392:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003394:	e056      	b.n	8003444 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339c:	d052      	beq.n	8003444 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800339e:	f7fd fc33 	bl	8000c08 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d302      	bcc.n	80033b4 <I2C_IsErrorOccurred+0x54>
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d147      	bne.n	8003444 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d6:	d12e      	bne.n	8003436 <I2C_IsErrorOccurred+0xd6>
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033de:	d02a      	beq.n	8003436 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80033e0:	7cfb      	ldrb	r3, [r7, #19]
 80033e2:	2b20      	cmp	r3, #32
 80033e4:	d027      	beq.n	8003436 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80033f6:	f7fd fc07 	bl	8000c08 <HAL_GetTick>
 80033fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033fc:	e01b      	b.n	8003436 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033fe:	f7fd fc03 	bl	8000c08 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	2b19      	cmp	r3, #25
 800340a:	d914      	bls.n	8003436 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b20      	cmp	r3, #32
 8003442:	d1dc      	bne.n	80033fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	2b20      	cmp	r3, #32
 8003450:	d003      	beq.n	800345a <I2C_IsErrorOccurred+0xfa>
 8003452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003456:	2b00      	cmp	r3, #0
 8003458:	d09d      	beq.n	8003396 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800345a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800345e:	2b00      	cmp	r3, #0
 8003460:	d103      	bne.n	800346a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2220      	movs	r2, #32
 8003468:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800346a:	6a3b      	ldr	r3, [r7, #32]
 800346c:	f043 0304 	orr.w	r3, r3, #4
 8003470:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00b      	beq.n	80034a2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f44f 7280 	mov.w	r2, #256	; 0x100
 800349a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	f043 0308 	orr.w	r3, r3, #8
 80034b2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00b      	beq.n	80034e6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	f043 0302 	orr.w	r3, r3, #2
 80034d4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80034e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d01c      	beq.n	8003528 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f7ff fe37 	bl	8003162 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6859      	ldr	r1, [r3, #4]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b0d      	ldr	r3, [pc, #52]	; (8003534 <I2C_IsErrorOccurred+0x1d4>)
 8003500:	400b      	ands	r3, r1
 8003502:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	431a      	orrs	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2220      	movs	r2, #32
 8003514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800352c:	4618      	mov	r0, r3
 800352e:	3728      	adds	r7, #40	; 0x28
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	fe00e800 	.word	0xfe00e800

08003538 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	607b      	str	r3, [r7, #4]
 8003542:	460b      	mov	r3, r1
 8003544:	817b      	strh	r3, [r7, #10]
 8003546:	4613      	mov	r3, r2
 8003548:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800354a:	897b      	ldrh	r3, [r7, #10]
 800354c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003550:	7a7b      	ldrb	r3, [r7, #9]
 8003552:	041b      	lsls	r3, r3, #16
 8003554:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003558:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	4313      	orrs	r3, r2
 8003562:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003566:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	0d5b      	lsrs	r3, r3, #21
 8003572:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003576:	4b08      	ldr	r3, [pc, #32]	; (8003598 <I2C_TransferConfig+0x60>)
 8003578:	430b      	orrs	r3, r1
 800357a:	43db      	mvns	r3, r3
 800357c:	ea02 0103 	and.w	r1, r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	430a      	orrs	r2, r1
 8003588:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800358a:	bf00      	nop
 800358c:	371c      	adds	r7, #28
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	03ff63ff 	.word	0x03ff63ff

0800359c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	460b      	mov	r3, r1
 80035a6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80035ac:	887b      	ldrh	r3, [r7, #2]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00f      	beq.n	80035d6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80035bc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80035ca:	2b28      	cmp	r3, #40	; 0x28
 80035cc:	d003      	beq.n	80035d6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80035d4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80035d6:	887b      	ldrh	r3, [r7, #2]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00f      	beq.n	8003600 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80035e6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80035f4:	2b28      	cmp	r3, #40	; 0x28
 80035f6:	d003      	beq.n	8003600 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80035fe:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003600:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003604:	2b00      	cmp	r3, #0
 8003606:	da03      	bge.n	8003610 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800360e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003610:	887b      	ldrh	r3, [r7, #2]
 8003612:	2b10      	cmp	r3, #16
 8003614:	d103      	bne.n	800361e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800361c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800361e:	887b      	ldrh	r3, [r7, #2]
 8003620:	2b20      	cmp	r3, #32
 8003622:	d103      	bne.n	800362c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f043 0320 	orr.w	r3, r3, #32
 800362a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800362c:	887b      	ldrh	r3, [r7, #2]
 800362e:	2b40      	cmp	r3, #64	; 0x40
 8003630:	d103      	bne.n	800363a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003638:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6819      	ldr	r1, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	43da      	mvns	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	400a      	ands	r2, r1
 800364a:	601a      	str	r2, [r3, #0]
}
 800364c:	bf00      	nop
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b20      	cmp	r3, #32
 800366c:	d138      	bne.n	80036e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003678:	2302      	movs	r3, #2
 800367a:	e032      	b.n	80036e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2224      	movs	r2, #36	; 0x24
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6819      	ldr	r1, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	e000      	b.n	80036e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036e0:	2302      	movs	r3, #2
  }
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b085      	sub	sp, #20
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b20      	cmp	r3, #32
 8003702:	d139      	bne.n	8003778 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800370e:	2302      	movs	r3, #2
 8003710:	e033      	b.n	800377a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2224      	movs	r2, #36	; 0x24
 800371e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 0201 	bic.w	r2, r2, #1
 8003730:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003740:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4313      	orrs	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	e000      	b.n	800377a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003778:	2302      	movs	r3, #2
  }
}
 800377a:	4618      	mov	r0, r3
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
	...

08003788 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af02      	add	r7, sp, #8
 800378e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7fd fa38 	bl	8000c08 <HAL_GetTick>
 8003798:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d102      	bne.n	80037a6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
 80037a4:	e092      	b.n	80038cc <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f040 808b 	bne.w	80038cc <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f007 fcc4 	bl	800b144 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80037bc:	f241 3188 	movw	r1, #5000	; 0x1388
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 fad0 	bl	8003d66 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	4b42      	ldr	r3, [pc, #264]	; (80038d8 <HAL_OSPI_Init+0x150>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	68d1      	ldr	r1, [r2, #12]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6912      	ldr	r2, [r2, #16]
 80037d8:	3a01      	subs	r2, #1
 80037da:	0412      	lsls	r2, r2, #16
 80037dc:	4311      	orrs	r1, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6952      	ldr	r2, [r2, #20]
 80037e2:	3a01      	subs	r2, #1
 80037e4:	0212      	lsls	r2, r2, #8
 80037e6:	4311      	orrs	r1, r2
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80037ec:	4311      	orrs	r1, r2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	69d2      	ldr	r2, [r2, #28]
 80037f2:	4311      	orrs	r1, r2
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	0412      	lsls	r2, r2, #16
 8003806:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	3b01      	subs	r3, #1
 8003818:	021a      	lsls	r2, r3, #8
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2200      	movs	r2, #0
 800382c:	2120      	movs	r1, #32
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fddc 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003838:	7bfb      	ldrb	r3, [r7, #15]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d146      	bne.n	80038cc <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	1e5a      	subs	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	60da      	str	r2, [r3, #12]
                  ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003874:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003880:	431a      	orrs	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                  (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d107      	bne.n	80038b4 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0202 	orr.w	r2, r2, #2
 80038b2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038bc:	d103      	bne.n	80038c6 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	645a      	str	r2, [r3, #68]	; 0x44
 80038c4:	e002      	b.n	80038cc <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	f8e0f8f4 	.word	0xf8e0f8f4

080038dc <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	73fb      	strb	r3, [r7, #15]
 80038f2:	e015      	b.n	8003920 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
     /* Disable OctoSPI */
     __HAL_OSPI_DISABLE(hospi);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

     /* Disable free running clock if needed : must be done after OSPI disable */
     CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0202 	bic.w	r2, r2, #2
 8003912:	609a      	str	r2, [r3, #8]

     /* DeInit the low level hardware */
     hospi->MspDeInitCallback(hospi);
#else
     /* De-initialize the low-level hardware */
     HAL_OSPI_MspDeInit(hospi);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f007 fc81 	bl	800b21c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

     /* Reset the driver state */
     hospi->State = HAL_OSPI_STATE_RESET;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return status;
 8003920:	7bfb      	ldrb	r3, [r7, #15]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b08a      	sub	sp, #40	; 0x28
 800392e:	af02      	add	r7, sp, #8
 8003930:	60f8      	str	r0, [r7, #12]
 8003932:	60b9      	str	r1, [r7, #8]
 8003934:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003936:	f7fd f967 	bl	8000c08 <HAL_GetTick>
 800393a:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE    (cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003946:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d104      	bne.n	8003958 <HAL_OSPI_Command+0x2e>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003956:	d10d      	bne.n	8003974 <HAL_OSPI_Command+0x4a>
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	2b14      	cmp	r3, #20
 800395c:	d103      	bne.n	8003966 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b02      	cmp	r3, #2
 8003964:	d006      	beq.n	8003974 <HAL_OSPI_Command+0x4a>
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2b24      	cmp	r3, #36	; 0x24
 800396a:	d153      	bne.n	8003a14 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d14f      	bne.n	8003a14 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2200      	movs	r2, #0
 800397c:	2120      	movs	r1, #32
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 fd34 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003988:	7ffb      	ldrb	r3, [r7, #31]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d148      	bne.n	8003a20 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	649a      	str	r2, [r3, #72]	; 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8003994:	68b9      	ldr	r1, [r7, #8]
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 fd60 	bl	800445c <OSPI_ConfigCmd>
 800399c:	4603      	mov	r3, r0
 800399e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80039a0:	7ffb      	ldrb	r3, [r7, #31]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d13c      	bne.n	8003a20 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10e      	bne.n	80039cc <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	2201      	movs	r2, #1
 80039b6:	2102      	movs	r1, #2
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 fd17 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2202      	movs	r2, #2
 80039c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80039ca:	e029      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d103      	bne.n	80039dc <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2204      	movs	r2, #4
 80039d8:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 80039da:	e021      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d10b      	bne.n	80039fc <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e8:	2b24      	cmp	r3, #36	; 0x24
 80039ea:	d103      	bne.n	80039f4 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2204      	movs	r2, #4
 80039f0:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 80039f2:	e015      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2214      	movs	r2, #20
 80039f8:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 80039fa:	e011      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a00:	2b14      	cmp	r3, #20
 8003a02:	d103      	bne.n	8003a0c <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2204      	movs	r2, #4
 8003a08:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003a0a:	e009      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2224      	movs	r2, #36	; 0x24
 8003a10:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003a12:	e005      	b.n	8003a20 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2210      	movs	r2, #16
 8003a1c:	649a      	str	r2, [r3, #72]	; 0x48
 8003a1e:	e000      	b.n	8003a22 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8003a20:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003a22:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3720      	adds	r7, #32
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b08a      	sub	sp, #40	; 0x28
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003a38:	f7fd f8e6 	bl	8000c08 <HAL_GetTick>
 8003a3c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3350      	adds	r3, #80	; 0x50
 8003a44:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d105      	bne.n	8003a58 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2208      	movs	r2, #8
 8003a54:	649a      	str	r2, [r3, #72]	; 0x48
 8003a56:	e057      	b.n	8003b08 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d14e      	bne.n	8003afe <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	1c5a      	adds	r2, r3, #1
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a88:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	2201      	movs	r2, #1
 8003a92:	2104      	movs	r1, #4
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 fca9 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003a9e:	7ffb      	ldrb	r3, [r7, #31]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d113      	bne.n	8003acc <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa8:	781a      	ldrb	r2, [r3, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abc:	1e5a      	subs	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1df      	bne.n	8003a8a <HAL_OSPI_Transmit+0x5e>
 8003aca:	e000      	b.n	8003ace <HAL_OSPI_Transmit+0xa2>
          break;
 8003acc:	bf00      	nop

      if (status == HAL_OK)
 8003ace:	7ffb      	ldrb	r3, [r7, #31]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d119      	bne.n	8003b08 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	2201      	movs	r2, #1
 8003adc:	2102      	movs	r1, #2
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 fc84 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003ae8:	7ffb      	ldrb	r3, [r7, #31]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10c      	bne.n	8003b08 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2202      	movs	r2, #2
 8003af4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2202      	movs	r2, #2
 8003afa:	645a      	str	r2, [r3, #68]	; 0x44
 8003afc:	e004      	b.n	8003b08 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2210      	movs	r2, #16
 8003b06:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8003b08:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3720      	adds	r7, #32
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b08c      	sub	sp, #48	; 0x30
 8003b16:	af02      	add	r7, sp, #8
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b1e:	f7fd f873 	bl	8000c08 <HAL_GetTick>
 8003b22:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3350      	adds	r3, #80	; 0x50
 8003b2a:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b32:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8003b3c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d106      	bne.n	8003b52 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2208      	movs	r2, #8
 8003b4e:	649a      	str	r2, [r3, #72]	; 0x48
 8003b50:	e07c      	b.n	8003c4c <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d172      	bne.n	8003c40 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b86:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b90:	d104      	bne.n	8003b9c <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	649a      	str	r2, [r3, #72]	; 0x48
 8003b9a:	e011      	b.n	8003bc0 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ba4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d004      	beq.n	8003bb6 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	649a      	str	r2, [r3, #72]	; 0x48
 8003bb4:	e004      	b.n	8003bc0 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	2106      	movs	r1, #6
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fc0e 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status != HAL_OK)
 8003bd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d114      	bne.n	8003c08 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be2:	69fa      	ldr	r2, [r7, #28]
 8003be4:	7812      	ldrb	r2, [r2, #0]
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf8:	1e5a      	subs	r2, r3, #1
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	63da      	str	r2, [r3, #60]	; 0x3c
      } while(hospi->XferCount > 0U);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1dc      	bne.n	8003bc0 <HAL_OSPI_Receive+0xae>
 8003c06:	e000      	b.n	8003c0a <HAL_OSPI_Receive+0xf8>
          break;
 8003c08:	bf00      	nop

      if (status == HAL_OK)
 8003c0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d11c      	bne.n	8003c4c <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fbe5 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status == HAL_OK)
 8003c28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10d      	bne.n	8003c4c <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2202      	movs	r2, #2
 8003c36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
 8003c3e:	e005      	b.n	8003c4c <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2210      	movs	r2, #16
 8003c4a:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8003c4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3728      	adds	r7, #40	; 0x28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	; 0x28
 8003c5c:	af02      	add	r7, sp, #8
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003c64:	f7fc ffd0 	bl	8000c08 <HAL_GetTick>
 8003c68:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c70:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8003c7a:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP   (cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL         (cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg+1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d164      	bne.n	8003d4e <HAL_OSPI_AutoPolling+0xf6>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c8c:	d15f      	bne.n	8003d4e <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2200      	movs	r2, #0
 8003c96:	2120      	movs	r1, #32
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 fba7 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003ca2:	7ffb      	ldrb	r3, [r7, #31]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d158      	bne.n	8003d5a <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG (hospi->Instance->PSMAR, cfg->Match);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG (hospi->Instance->PSMKR, cfg->Mask);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	6852      	ldr	r2, [r2, #4]
 8003cbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG (hospi->Instance->PIR,   cfg->Interval);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	6912      	ldr	r2, [r2, #16]
 8003cc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 5243 	bic.w	r2, r3, #817889280	; 0x30c00000
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	6899      	ldr	r1, [r3, #8]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	430b      	orrs	r3, r1
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003cea:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cf4:	d104      	bne.n	8003d00 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	649a      	str	r2, [r3, #72]	; 0x48
 8003cfe:	e011      	b.n	8003d24 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d004      	beq.n	8003d1a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	649a      	str	r2, [r3, #72]	; 0x48
 8003d18:	e004      	b.n	8003d24 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	2108      	movs	r1, #8
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 fb5c 	bl	80043ec <OSPI_WaitFlagStateUntilTimeout>
 8003d34:	4603      	mov	r3, r0
 8003d36:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003d38:	7ffb      	ldrb	r3, [r7, #31]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10d      	bne.n	8003d5a <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2208      	movs	r2, #8
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003d4c:	e005      	b.n	8003d5a <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2210      	movs	r2, #16
 8003d56:	649a      	str	r2, [r3, #72]	; 0x48
 8003d58:	e000      	b.n	8003d5c <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8003d5a:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003d5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3720      	adds	r7, #32
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b092      	sub	sp, #72	; 0x48
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a08      	ldr	r2, [pc, #32]	; (8003dc4 <HAL_OSPIM_Config+0x40>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d105      	bne.n	8003db2 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003da6:	2300      	movs	r3, #0
 8003da8:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8003daa:	2301      	movs	r3, #1
 8003dac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8003db0:	e004      	b.n	8003dbc <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8003db2:	2301      	movs	r3, #1
 8003db4:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003dc2:	e01f      	b.n	8003e04 <HAL_OSPIM_Config+0x80>
 8003dc4:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 8003dc8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dcc:	3301      	adds	r3, #1
 8003dce:	b2d8      	uxtb	r0, r3
 8003dd0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003dd4:	f107 0114 	add.w	r1, r7, #20
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	4619      	mov	r1, r3
 8003de4:	f000 fc9c 	bl	8004720 <OSPIM_GetConfig>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2208      	movs	r2, #8
 8003df8:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003dfa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dfe:	3301      	adds	r3, #1
 8003e00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003e04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d9dd      	bls.n	8003dc8 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8003e0c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f040 82de 	bne.w	80043d2 <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003e16:	4bc6      	ldr	r3, [pc, #792]	; (8004130 <HAL_OSPIM_Config+0x3ac>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00b      	beq.n	8003e3a <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003e22:	4bc3      	ldr	r3, [pc, #780]	; (8004130 <HAL_OSPIM_Config+0x3ac>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4ac2      	ldr	r2, [pc, #776]	; (8004130 <HAL_OSPIM_Config+0x3ac>)
 8003e28:	f023 0301 	bic.w	r3, r3, #1
 8003e2c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003e2e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003e32:	f043 0301 	orr.w	r3, r3, #1
 8003e36:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003e3a:	4bbe      	ldr	r3, [pc, #760]	; (8004134 <HAL_OSPIM_Config+0x3b0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00b      	beq.n	8003e5e <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003e46:	4bbb      	ldr	r3, [pc, #748]	; (8004134 <HAL_OSPIM_Config+0x3b0>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4aba      	ldr	r2, [pc, #744]	; (8004134 <HAL_OSPIM_Config+0x3b0>)
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003e52:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003e56:	f043 0302 	orr.w	r3, r3, #2
 8003e5a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8003e5e:	49b6      	ldr	r1, [pc, #728]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003e60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e62:	4613      	mov	r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4413      	add	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	3348      	adds	r3, #72	; 0x48
 8003e6c:	443b      	add	r3, r7
 8003e6e:	3b2c      	subs	r3, #44	; 0x2c
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3b01      	subs	r3, #1
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	6859      	ldr	r1, [r3, #4]
 8003e7a:	48af      	ldr	r0, [pc, #700]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003e7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e7e:	4613      	mov	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	3348      	adds	r3, #72	; 0x48
 8003e88:	443b      	add	r3, r7
 8003e8a:	3b2c      	subs	r3, #44	; 0x2c
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	4403      	add	r3, r0
 8003e98:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8003e9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	3348      	adds	r3, #72	; 0x48
 8003ea6:	443b      	add	r3, r7
 8003ea8:	3b34      	subs	r3, #52	; 0x34
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 80a1 	beq.w	8003ff4 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8003eb2:	49a1      	ldr	r1, [pc, #644]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003eb4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	3348      	adds	r3, #72	; 0x48
 8003ec0:	443b      	add	r3, r7
 8003ec2:	3b34      	subs	r3, #52	; 0x34
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	6859      	ldr	r1, [r3, #4]
 8003ece:	489a      	ldr	r0, [pc, #616]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003ed0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	3348      	adds	r3, #72	; 0x48
 8003edc:	443b      	add	r3, r7
 8003ede:	3b34      	subs	r3, #52	; 0x34
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	f021 0201 	bic.w	r2, r1, #1
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4403      	add	r3, r0
 8003eec:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8003eee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	3348      	adds	r3, #72	; 0x48
 8003efa:	443b      	add	r3, r7
 8003efc:	3b30      	subs	r3, #48	; 0x30
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01d      	beq.n	8003f40 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8003f04:	498c      	ldr	r1, [pc, #560]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003f06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	3348      	adds	r3, #72	; 0x48
 8003f12:	443b      	add	r3, r7
 8003f14:	3b30      	subs	r3, #48	; 0x30
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	6859      	ldr	r1, [r3, #4]
 8003f20:	4885      	ldr	r0, [pc, #532]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003f22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f24:	4613      	mov	r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	3348      	adds	r3, #72	; 0x48
 8003f2e:	443b      	add	r3, r7
 8003f30:	3b30      	subs	r3, #48	; 0x30
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3b01      	subs	r3, #1
 8003f36:	f021 0210 	bic.w	r2, r1, #16
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4403      	add	r3, r0
 8003f3e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003f40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f42:	4613      	mov	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	3348      	adds	r3, #72	; 0x48
 8003f4c:	443b      	add	r3, r7
 8003f4e:	3b28      	subs	r3, #40	; 0x28
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d021      	beq.n	8003f9a <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8003f56:	4978      	ldr	r1, [pc, #480]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003f58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	3348      	adds	r3, #72	; 0x48
 8003f64:	443b      	add	r3, r7
 8003f66:	3b28      	subs	r3, #40	; 0x28
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	f003 0301 	and.w	r3, r3, #1
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	6859      	ldr	r1, [r3, #4]
 8003f76:	4870      	ldr	r0, [pc, #448]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003f78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	3348      	adds	r3, #72	; 0x48
 8003f84:	443b      	add	r3, r7
 8003f86:	3b28      	subs	r3, #40	; 0x28
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4403      	add	r3, r0
 8003f98:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003f9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	3348      	adds	r3, #72	; 0x48
 8003fa6:	443b      	add	r3, r7
 8003fa8:	3b24      	subs	r3, #36	; 0x24
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d021      	beq.n	8003ff4 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8003fb0:	4961      	ldr	r1, [pc, #388]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003fb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	3348      	adds	r3, #72	; 0x48
 8003fbe:	443b      	add	r3, r7
 8003fc0:	3b24      	subs	r3, #36	; 0x24
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	6859      	ldr	r1, [r3, #4]
 8003fd0:	4859      	ldr	r0, [pc, #356]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8003fd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4413      	add	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	3348      	adds	r3, #72	; 0x48
 8003fde:	443b      	add	r3, r7
 8003fe0:	3b24      	subs	r3, #36	; 0x24
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4403      	add	r3, r0
 8003ff2:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	6819      	ldr	r1, [r3, #0]
 8003ff8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	3348      	adds	r3, #72	; 0x48
 8004006:	443b      	add	r3, r7
 8004008:	3b34      	subs	r3, #52	; 0x34
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4299      	cmp	r1, r3
 800400e:	d038      	beq.n	8004082 <HAL_OSPIM_Config+0x2fe>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	6859      	ldr	r1, [r3, #4]
 8004014:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004018:	4613      	mov	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4413      	add	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	3348      	adds	r3, #72	; 0x48
 8004022:	443b      	add	r3, r7
 8004024:	3b30      	subs	r3, #48	; 0x30
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4299      	cmp	r1, r3
 800402a:	d02a      	beq.n	8004082 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	6899      	ldr	r1, [r3, #8]
 8004030:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004034:	4613      	mov	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	3348      	adds	r3, #72	; 0x48
 800403e:	443b      	add	r3, r7
 8004040:	3b2c      	subs	r3, #44	; 0x2c
 8004042:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004044:	4299      	cmp	r1, r3
 8004046:	d01c      	beq.n	8004082 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	68d9      	ldr	r1, [r3, #12]
 800404c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004050:	4613      	mov	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	3348      	adds	r3, #72	; 0x48
 800405a:	443b      	add	r3, r7
 800405c:	3b28      	subs	r3, #40	; 0x28
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4299      	cmp	r1, r3
 8004062:	d00e      	beq.n	8004082 <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	6919      	ldr	r1, [r3, #16]
 8004068:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800406c:	4613      	mov	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	3348      	adds	r3, #72	; 0x48
 8004076:	443b      	add	r3, r7
 8004078:	3b24      	subs	r3, #36	; 0x24
 800407a:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800407c:	4299      	cmp	r1, r3
 800407e:	f040 80d3 	bne.w	8004228 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8004082:	492d      	ldr	r1, [pc, #180]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 8004084:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004088:	4613      	mov	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4413      	add	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	3348      	adds	r3, #72	; 0x48
 8004092:	443b      	add	r3, r7
 8004094:	3b34      	subs	r3, #52	; 0x34
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3b01      	subs	r3, #1
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	440b      	add	r3, r1
 800409e:	6859      	ldr	r1, [r3, #4]
 80040a0:	4825      	ldr	r0, [pc, #148]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 80040a2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	3348      	adds	r3, #72	; 0x48
 80040b0:	443b      	add	r3, r7
 80040b2:	3b34      	subs	r3, #52	; 0x34
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	f021 0201 	bic.w	r2, r1, #1
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4403      	add	r3, r0
 80040c0:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80040c2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80040c6:	4613      	mov	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4413      	add	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	3348      	adds	r3, #72	; 0x48
 80040d0:	443b      	add	r3, r7
 80040d2:	3b30      	subs	r3, #48	; 0x30
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d01f      	beq.n	800411a <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 80040da:	4917      	ldr	r1, [pc, #92]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 80040dc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	3348      	adds	r3, #72	; 0x48
 80040ea:	443b      	add	r3, r7
 80040ec:	3b30      	subs	r3, #48	; 0x30
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3b01      	subs	r3, #1
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	6859      	ldr	r1, [r3, #4]
 80040f8:	480f      	ldr	r0, [pc, #60]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 80040fa:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80040fe:	4613      	mov	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	3348      	adds	r3, #72	; 0x48
 8004108:	443b      	add	r3, r7
 800410a:	3b30      	subs	r3, #48	; 0x30
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	3b01      	subs	r3, #1
 8004110:	f021 0210 	bic.w	r2, r1, #16
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4403      	add	r3, r0
 8004118:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 800411a:	4907      	ldr	r1, [pc, #28]	; (8004138 <HAL_OSPIM_Config+0x3b4>)
 800411c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	3348      	adds	r3, #72	; 0x48
 800412a:	443b      	add	r3, r7
 800412c:	3b2c      	subs	r3, #44	; 0x2c
 800412e:	e005      	b.n	800413c <HAL_OSPIM_Config+0x3b8>
 8004130:	a0001000 	.word	0xa0001000
 8004134:	a0001400 	.word	0xa0001400
 8004138:	50061c00 	.word	0x50061c00
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3b01      	subs	r3, #1
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	440b      	add	r3, r1
 8004144:	6859      	ldr	r1, [r3, #4]
 8004146:	48a6      	ldr	r0, [pc, #664]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004148:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	3348      	adds	r3, #72	; 0x48
 8004156:	443b      	add	r3, r7
 8004158:	3b2c      	subs	r3, #44	; 0x2c
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	3b01      	subs	r3, #1
 800415e:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4403      	add	r3, r0
 8004166:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004168:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	3348      	adds	r3, #72	; 0x48
 8004176:	443b      	add	r3, r7
 8004178:	3b28      	subs	r3, #40	; 0x28
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d023      	beq.n	80041c8 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 8004180:	4997      	ldr	r1, [pc, #604]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004182:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004186:	4613      	mov	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4413      	add	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	3348      	adds	r3, #72	; 0x48
 8004190:	443b      	add	r3, r7
 8004192:	3b28      	subs	r3, #40	; 0x28
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3b01      	subs	r3, #1
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	6859      	ldr	r1, [r3, #4]
 80041a2:	488f      	ldr	r0, [pc, #572]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 80041a4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041a8:	4613      	mov	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	3348      	adds	r3, #72	; 0x48
 80041b2:	443b      	add	r3, r7
 80041b4:	3b28      	subs	r3, #40	; 0x28
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3b01      	subs	r3, #1
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4403      	add	r3, r0
 80041c6:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80041c8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041cc:	4613      	mov	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	3348      	adds	r3, #72	; 0x48
 80041d6:	443b      	add	r3, r7
 80041d8:	3b24      	subs	r3, #36	; 0x24
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d023      	beq.n	8004228 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 80041e0:	497f      	ldr	r1, [pc, #508]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 80041e2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041e6:	4613      	mov	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	3348      	adds	r3, #72	; 0x48
 80041f0:	443b      	add	r3, r7
 80041f2:	3b24      	subs	r3, #36	; 0x24
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3b01      	subs	r3, #1
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	440b      	add	r3, r1
 8004200:	6859      	ldr	r1, [r3, #4]
 8004202:	4877      	ldr	r0, [pc, #476]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004204:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	3348      	adds	r3, #72	; 0x48
 8004212:	443b      	add	r3, r7
 8004214:	3b24      	subs	r3, #36	; 0x24
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	3b01      	subs	r3, #1
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4403      	add	r3, r0
 8004226:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
        MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004228:	4a6d      	ldr	r2, [pc, #436]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	3b01      	subs	r3, #1
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800423a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800423c:	025b      	lsls	r3, r3, #9
 800423e:	431a      	orrs	r2, r3
 8004240:	4967      	ldr	r1, [pc, #412]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	3b01      	subs	r3, #1
 8004248:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	440b      	add	r3, r1
 8004250:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004252:	4a63      	ldr	r2, [pc, #396]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3b01      	subs	r3, #1
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f023 0203 	bic.w	r2, r3, #3
 8004264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	431a      	orrs	r2, r3
 800426a:	495d      	ldr	r1, [pc, #372]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	3b01      	subs	r3, #1
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	440b      	add	r3, r1
 800427a:	605a      	str	r2, [r3, #4]
                (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d014      	beq.n	80042ae <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004284:	4a56      	ldr	r2, [pc, #344]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	3b01      	subs	r3, #1
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004298:	015b      	lsls	r3, r3, #5
 800429a:	431a      	orrs	r2, r3
 800429c:	4950      	ldr	r1, [pc, #320]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	f042 0210 	orr.w	r2, r2, #16
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	605a      	str	r2, [r3, #4]
                  (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d019      	beq.n	80042ee <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 80042ba:	4a49      	ldr	r2, [pc, #292]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80042d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d2:	049b      	lsls	r3, r3, #18
 80042d4:	431a      	orrs	r2, r3
 80042d6:	4942      	ldr	r1, [pc, #264]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	3b01      	subs	r3, #1
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	605a      	str	r2, [r3, #4]
 80042ec:	e01c      	b.n	8004328 <HAL_OSPIM_Config+0x5a4>
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                  (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d018      	beq.n	8004328 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 80042f6:	4a3a      	ldr	r2, [pc, #232]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	3b01      	subs	r3, #1
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800430c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800430e:	069b      	lsls	r3, r3, #26
 8004310:	431a      	orrs	r2, r3
 8004312:	4933      	ldr	r1, [pc, #204]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	3b01      	subs	r3, #1
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	605a      	str	r2, [r3, #4]
      else
      {
         /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d019      	beq.n	8004368 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8004334:	4a2a      	ldr	r2, [pc, #168]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	3b01      	subs	r3, #1
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800434a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800434c:	049b      	lsls	r3, r3, #18
 800434e:	431a      	orrs	r2, r3
 8004350:	4923      	ldr	r1, [pc, #140]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	3b01      	subs	r3, #1
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	605a      	str	r2, [r3, #4]
 8004366:	e01c      	b.n	80043a2 <HAL_OSPIM_Config+0x61e>
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                  (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d018      	beq.n	80043a2 <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8004370:	4a1b      	ldr	r2, [pc, #108]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	3b01      	subs	r3, #1
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004388:	069b      	lsls	r3, r3, #26
 800438a:	431a      	orrs	r2, r3
 800438c:	4914      	ldr	r1, [pc, #80]	; (80043e0 <HAL_OSPIM_Config+0x65c>)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	3b01      	subs	r3, #1
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	440b      	add	r3, r1
 80043a0:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80043a2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d005      	beq.n	80043ba <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80043ae:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <HAL_OSPIM_Config+0x660>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a0c      	ldr	r2, [pc, #48]	; (80043e4 <HAL_OSPIM_Config+0x660>)
 80043b4:	f043 0301 	orr.w	r3, r3, #1
 80043b8:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80043ba:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d005      	beq.n	80043d2 <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <HAL_OSPIM_Config+0x664>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a07      	ldr	r2, [pc, #28]	; (80043e8 <HAL_OSPIM_Config+0x664>)
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 80043d2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3748      	adds	r7, #72	; 0x48
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	50061c00 	.word	0x50061c00
 80043e4:	a0001000 	.word	0xa0001000
 80043e8:	a0001400 	.word	0xa0001400

080043ec <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	4613      	mov	r3, r2
 80043fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80043fc:	e01a      	b.n	8004434 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004404:	d016      	beq.n	8004434 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004406:	f7fc fbff 	bl	8000c08 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	429a      	cmp	r2, r3
 8004414:	d302      	bcc.n	800441c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10b      	bne.n	8004434 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004422:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004428:	f043 0201 	orr.w	r2, r3, #1
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e00e      	b.n	8004452 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6a1a      	ldr	r2, [r3, #32]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4013      	ands	r3, r2
 800443e:	2b00      	cmp	r3, #0
 8004440:	bf14      	ite	ne
 8004442:	2301      	movne	r3, #1
 8004444:	2300      	moveq	r3, #0
 8004446:	b2db      	uxtb	r3, r3
 8004448:	461a      	mov	r2, r3
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	429a      	cmp	r2, r3
 800444e:	d1d6      	bne.n	80043fe <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
	...

0800445c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800445c:	b480      	push	{r7}
 800445e:	b089      	sub	sp, #36	; 0x24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004478:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10a      	bne.n	8004498 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b02      	cmp	r3, #2
 800449e:	d114      	bne.n	80044ca <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80044a8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80044b2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80044bc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	e013      	b.n	80044f2 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80044d2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80044dc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80044e6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80044f0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fa:	431a      	orrs	r2, r3
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	2b00      	cmp	r3, #0
 8004506:	d012      	beq.n	800452e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004520:	4319      	orrs	r1, r3
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004526:	430b      	orrs	r3, r1
 8004528:	431a      	orrs	r2, r3
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	601a      	str	r2, [r3, #0]
                           (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f023 021f 	bic.w	r2, r3, #31
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453a:	431a      	orrs	r2, r3
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004544:	2b00      	cmp	r3, #0
 8004546:	d009      	beq.n	800455c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d105      	bne.n	800455c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	3a01      	subs	r2, #1
 800455a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 8099 	beq.w	8004698 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d055      	beq.n	800461a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004572:	2b00      	cmp	r3, #0
 8004574:	d01e      	beq.n	80045b4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	4b68      	ldr	r3, [pc, #416]	; (800471c <OSPI_ConfigCmd+0x2c0>)
 800457c:	4013      	ands	r3, r2
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	68d1      	ldr	r1, [r2, #12]
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	6952      	ldr	r2, [r2, #20]
 8004586:	4311      	orrs	r1, r2
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	6912      	ldr	r2, [r2, #16]
 800458c:	4311      	orrs	r1, r2
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	69d2      	ldr	r2, [r2, #28]
 8004592:	4311      	orrs	r1, r2
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004598:	4311      	orrs	r1, r2
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	6a12      	ldr	r2, [r2, #32]
 800459e:	4311      	orrs	r1, r2
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045a4:	4311      	orrs	r1, r2
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80045aa:	430a      	orrs	r2, r1
 80045ac:	431a      	orrs	r2, r3
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	e028      	b.n	8004606 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80045bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	68d1      	ldr	r1, [r2, #12]
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	6952      	ldr	r2, [r2, #20]
 80045c8:	4311      	orrs	r1, r2
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	6912      	ldr	r2, [r2, #16]
 80045ce:	4311      	orrs	r1, r2
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	69d2      	ldr	r2, [r2, #28]
 80045d4:	4311      	orrs	r1, r2
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045da:	4311      	orrs	r1, r2
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	6a12      	ldr	r2, [r2, #32]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	431a      	orrs	r2, r3
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                                cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045f0:	d109      	bne.n	8004606 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d105      	bne.n	8004606 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	6992      	ldr	r2, [r2, #24]
 8004616:	649a      	str	r2, [r3, #72]	; 0x48
 8004618:	e078      	b.n	800470c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461e:	2b00      	cmp	r3, #0
 8004620:	d017      	beq.n	8004652 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800462a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	68d1      	ldr	r1, [r2, #12]
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	6952      	ldr	r2, [r2, #20]
 8004636:	4311      	orrs	r1, r2
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	6912      	ldr	r2, [r2, #16]
 800463c:	4311      	orrs	r1, r2
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004642:	4311      	orrs	r1, r2
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004648:	430a      	orrs	r2, r1
 800464a:	431a      	orrs	r2, r3
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e01d      	b.n	800468e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68d9      	ldr	r1, [r3, #12]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	4319      	orrs	r1, r3
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	430b      	orrs	r3, r1
 800466a:	431a      	orrs	r2, r3
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	601a      	str	r2, [r3, #0]
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004678:	d109      	bne.n	800468e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800467e:	2b08      	cmp	r3, #8
 8004680:	d105      	bne.n	800468e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	e039      	b.n	800470c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d030      	beq.n	8004702 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d017      	beq.n	80046d8 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80046b0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	69d1      	ldr	r1, [r2, #28]
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80046bc:	4311      	orrs	r1, r2
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	6a12      	ldr	r2, [r2, #32]
 80046c2:	4311      	orrs	r1, r2
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046c8:	4311      	orrs	r1, r2
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046ce:	430a      	orrs	r2, r1
 80046d0:	431a      	orrs	r2, r3
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	e00e      	b.n	80046f6 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	69d9      	ldr	r1, [r3, #28]
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	4319      	orrs	r1, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	430b      	orrs	r3, r1
 80046f0:	431a      	orrs	r2, r3
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	601a      	str	r2, [r3, #0]
                               (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	6992      	ldr	r2, [r2, #24]
 80046fe:	649a      	str	r2, [r3, #72]	; 0x48
 8004700:	e004      	b.n	800470c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2208      	movs	r2, #8
 800470a:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 800470c:	7ffb      	ldrb	r3, [r7, #31]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3724      	adds	r7, #36	; 0x24
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	f0ffc0c0 	.word	0xf0ffc0c0

08004720 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	6039      	str	r1, [r7, #0]
 800472a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d005      	beq.n	8004746 <OSPIM_GetConfig+0x26>
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b02      	cmp	r3, #2
 800473e:	d802      	bhi.n	8004746 <OSPIM_GetConfig+0x26>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d102      	bne.n	800474c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	75fb      	strb	r3, [r7, #23]
 800474a:	e08e      	b.n	800486a <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2200      	movs	r2, #0
 8004756:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	2200      	movs	r2, #0
 8004762:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2200      	movs	r2, #0
 8004768:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d101      	bne.n	8004774 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004770:	4b41      	ldr	r3, [pc, #260]	; (8004878 <OSPIM_GetConfig+0x158>)
 8004772:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	e074      	b.n	8004864 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 800477a:	4a40      	ldr	r2, [pc, #256]	; (800487c <OSPIM_GetConfig+0x15c>)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00a      	beq.n	80047a6 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4053      	eors	r3, r2
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d103      	bne.n	80047a6 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f003 0310 	and.w	r3, r3, #16
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4053      	eors	r3, r2
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d103      	bne.n	80047c6 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	4053      	eors	r3, r2
 80047d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d103      	bne.n	80047e6 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d018      	beq.n	8004822 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	4053      	eors	r3, r2
 80047f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d111      	bne.n	8004822 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	3301      	adds	r3, #1
 800480c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	60da      	str	r2, [r3, #12]
 8004814:	e005      	b.n	8004822 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	3301      	adds	r3, #1
 800481a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d018      	beq.n	800485e <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	4053      	eors	r3, r2
 8004832:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d111      	bne.n	800485e <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d106      	bne.n	8004852 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	3301      	adds	r3, #1
 8004848:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	611a      	str	r2, [r3, #16]
 8004850:	e005      	b.n	800485e <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	3301      	adds	r3, #1
 8004856:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	3301      	adds	r3, #1
 8004862:	60fb      	str	r3, [r7, #12]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d987      	bls.n	800477a <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800486a:	7dfb      	ldrb	r3, [r7, #23]
}
 800486c:	4618      	mov	r0, r3
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	04040222 	.word	0x04040222
 800487c:	50061c00 	.word	0x50061c00

08004880 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004884:	4b0d      	ldr	r3, [pc, #52]	; (80048bc <HAL_PWREx_GetVoltageRange+0x3c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800488c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004890:	d102      	bne.n	8004898 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004896:	e00b      	b.n	80048b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004898:	4b08      	ldr	r3, [pc, #32]	; (80048bc <HAL_PWREx_GetVoltageRange+0x3c>)
 800489a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800489e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048a6:	d102      	bne.n	80048ae <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80048a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048ac:	e000      	b.n	80048b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80048ae:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40007000 	.word	0x40007000

080048c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d141      	bne.n	8004952 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80048ce:	4b4b      	ldr	r3, [pc, #300]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048da:	d131      	bne.n	8004940 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048dc:	4b47      	ldr	r3, [pc, #284]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048e2:	4a46      	ldr	r2, [pc, #280]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048ec:	4b43      	ldr	r3, [pc, #268]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048f4:	4a41      	ldr	r2, [pc, #260]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80048fc:	4b40      	ldr	r3, [pc, #256]	; (8004a00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2232      	movs	r2, #50	; 0x32
 8004902:	fb02 f303 	mul.w	r3, r2, r3
 8004906:	4a3f      	ldr	r2, [pc, #252]	; (8004a04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004908:	fba2 2303 	umull	r2, r3, r2, r3
 800490c:	0c9b      	lsrs	r3, r3, #18
 800490e:	3301      	adds	r3, #1
 8004910:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004912:	e002      	b.n	800491a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	3b01      	subs	r3, #1
 8004918:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800491a:	4b38      	ldr	r3, [pc, #224]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004926:	d102      	bne.n	800492e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f2      	bne.n	8004914 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800492e:	4b33      	ldr	r3, [pc, #204]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800493a:	d158      	bne.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e057      	b.n	80049f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004940:	4b2e      	ldr	r3, [pc, #184]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004942:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004946:	4a2d      	ldr	r2, [pc, #180]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800494c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004950:	e04d      	b.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004958:	d141      	bne.n	80049de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800495a:	4b28      	ldr	r3, [pc, #160]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004966:	d131      	bne.n	80049cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004968:	4b24      	ldr	r3, [pc, #144]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800496a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800496e:	4a23      	ldr	r2, [pc, #140]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004974:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004978:	4b20      	ldr	r3, [pc, #128]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004980:	4a1e      	ldr	r2, [pc, #120]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004982:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004986:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004988:	4b1d      	ldr	r3, [pc, #116]	; (8004a00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2232      	movs	r2, #50	; 0x32
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	4a1c      	ldr	r2, [pc, #112]	; (8004a04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004994:	fba2 2303 	umull	r2, r3, r2, r3
 8004998:	0c9b      	lsrs	r3, r3, #18
 800499a:	3301      	adds	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800499e:	e002      	b.n	80049a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049a6:	4b15      	ldr	r3, [pc, #84]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b2:	d102      	bne.n	80049ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f2      	bne.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049ba:	4b10      	ldr	r3, [pc, #64]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049c6:	d112      	bne.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e011      	b.n	80049f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049d2:	4a0a      	ldr	r2, [pc, #40]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80049dc:	e007      	b.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049de:	4b07      	ldr	r3, [pc, #28]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049e6:	4a05      	ldr	r2, [pc, #20]	; (80049fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049ec:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	40007000 	.word	0x40007000
 8004a00:	20020528 	.word	0x20020528
 8004a04:	431bde83 	.word	0x431bde83

08004a08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b088      	sub	sp, #32
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d102      	bne.n	8004a1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	f000 bc08 	b.w	800522c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a1c:	4b96      	ldr	r3, [pc, #600]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f003 030c 	and.w	r3, r3, #12
 8004a24:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a26:	4b94      	ldr	r3, [pc, #592]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0310 	and.w	r3, r3, #16
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 80e4 	beq.w	8004c06 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d007      	beq.n	8004a54 <HAL_RCC_OscConfig+0x4c>
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b0c      	cmp	r3, #12
 8004a48:	f040 808b 	bne.w	8004b62 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	f040 8087 	bne.w	8004b62 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a54:	4b88      	ldr	r3, [pc, #544]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_OscConfig+0x64>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e3df      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1a      	ldr	r2, [r3, #32]
 8004a70:	4b81      	ldr	r3, [pc, #516]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d004      	beq.n	8004a86 <HAL_RCC_OscConfig+0x7e>
 8004a7c:	4b7e      	ldr	r3, [pc, #504]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a84:	e005      	b.n	8004a92 <HAL_RCC_OscConfig+0x8a>
 8004a86:	4b7c      	ldr	r3, [pc, #496]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a8c:	091b      	lsrs	r3, r3, #4
 8004a8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d223      	bcs.n	8004ade <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fdfe 	bl	800569c <RCC_SetFlashLatencyFromMSIRange>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e3c0      	b.n	800522c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004aaa:	4b73      	ldr	r3, [pc, #460]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a72      	ldr	r2, [pc, #456]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ab0:	f043 0308 	orr.w	r3, r3, #8
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	4b70      	ldr	r3, [pc, #448]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	496d      	ldr	r1, [pc, #436]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ac8:	4b6b      	ldr	r3, [pc, #428]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	021b      	lsls	r3, r3, #8
 8004ad6:	4968      	ldr	r1, [pc, #416]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
 8004adc:	e025      	b.n	8004b2a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ade:	4b66      	ldr	r3, [pc, #408]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a65      	ldr	r2, [pc, #404]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ae4:	f043 0308 	orr.w	r3, r3, #8
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	4b63      	ldr	r3, [pc, #396]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	4960      	ldr	r1, [pc, #384]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004afc:	4b5e      	ldr	r3, [pc, #376]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	495b      	ldr	r1, [pc, #364]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d109      	bne.n	8004b2a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fdbe 	bl	800569c <RCC_SetFlashLatencyFromMSIRange>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e380      	b.n	800522c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b2a:	f000 fcc1 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	4b51      	ldr	r3, [pc, #324]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	4950      	ldr	r1, [pc, #320]	; (8004c7c <HAL_RCC_OscConfig+0x274>)
 8004b3c:	5ccb      	ldrb	r3, [r1, r3]
 8004b3e:	f003 031f 	and.w	r3, r3, #31
 8004b42:	fa22 f303 	lsr.w	r3, r2, r3
 8004b46:	4a4e      	ldr	r2, [pc, #312]	; (8004c80 <HAL_RCC_OscConfig+0x278>)
 8004b48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b4a:	4b4e      	ldr	r3, [pc, #312]	; (8004c84 <HAL_RCC_OscConfig+0x27c>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f006 fc0a 	bl	800b368 <HAL_InitTick>
 8004b54:	4603      	mov	r3, r0
 8004b56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d052      	beq.n	8004c04 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
 8004b60:	e364      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d032      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b6a:	4b43      	ldr	r3, [pc, #268]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a42      	ldr	r2, [pc, #264]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b70:	f043 0301 	orr.w	r3, r3, #1
 8004b74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b76:	f7fc f847 	bl	8000c08 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b7c:	e008      	b.n	8004b90 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b7e:	f7fc f843 	bl	8000c08 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e34d      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b90:	4b39      	ldr	r3, [pc, #228]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0f0      	beq.n	8004b7e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b9c:	4b36      	ldr	r3, [pc, #216]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a35      	ldr	r2, [pc, #212]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004ba2:	f043 0308 	orr.w	r3, r3, #8
 8004ba6:	6013      	str	r3, [r2, #0]
 8004ba8:	4b33      	ldr	r3, [pc, #204]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	4930      	ldr	r1, [pc, #192]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bba:	4b2f      	ldr	r3, [pc, #188]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	021b      	lsls	r3, r3, #8
 8004bc8:	492b      	ldr	r1, [pc, #172]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	604b      	str	r3, [r1, #4]
 8004bce:	e01a      	b.n	8004c06 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bd0:	4b29      	ldr	r3, [pc, #164]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a28      	ldr	r2, [pc, #160]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bd6:	f023 0301 	bic.w	r3, r3, #1
 8004bda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bdc:	f7fc f814 	bl	8000c08 <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004be4:	f7fc f810 	bl	8000c08 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e31a      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bf6:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f0      	bne.n	8004be4 <HAL_RCC_OscConfig+0x1dc>
 8004c02:	e000      	b.n	8004c06 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d073      	beq.n	8004cfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d005      	beq.n	8004c24 <HAL_RCC_OscConfig+0x21c>
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	2b0c      	cmp	r3, #12
 8004c1c:	d10e      	bne.n	8004c3c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d10b      	bne.n	8004c3c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c24:	4b14      	ldr	r3, [pc, #80]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d063      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x2f0>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d15f      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e2f7      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c44:	d106      	bne.n	8004c54 <HAL_RCC_OscConfig+0x24c>
 8004c46:	4b0c      	ldr	r3, [pc, #48]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a0b      	ldr	r2, [pc, #44]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e025      	b.n	8004ca0 <HAL_RCC_OscConfig+0x298>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c5c:	d114      	bne.n	8004c88 <HAL_RCC_OscConfig+0x280>
 8004c5e:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a05      	ldr	r2, [pc, #20]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	4b03      	ldr	r3, [pc, #12]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a02      	ldr	r2, [pc, #8]	; (8004c78 <HAL_RCC_OscConfig+0x270>)
 8004c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	e013      	b.n	8004ca0 <HAL_RCC_OscConfig+0x298>
 8004c78:	40021000 	.word	0x40021000
 8004c7c:	0800c310 	.word	0x0800c310
 8004c80:	20020528 	.word	0x20020528
 8004c84:	20000000 	.word	0x20000000
 8004c88:	4ba0      	ldr	r3, [pc, #640]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a9f      	ldr	r2, [pc, #636]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c92:	6013      	str	r3, [r2, #0]
 8004c94:	4b9d      	ldr	r3, [pc, #628]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a9c      	ldr	r2, [pc, #624]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d013      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca8:	f7fb ffae 	bl	8000c08 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cb0:	f7fb ffaa 	bl	8000c08 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b64      	cmp	r3, #100	; 0x64
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e2b4      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cc2:	4b92      	ldr	r3, [pc, #584]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0f0      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x2a8>
 8004cce:	e014      	b.n	8004cfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd0:	f7fb ff9a 	bl	8000c08 <HAL_GetTick>
 8004cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cd8:	f7fb ff96 	bl	8000c08 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b64      	cmp	r3, #100	; 0x64
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e2a0      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cea:	4b88      	ldr	r3, [pc, #544]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1f0      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x2d0>
 8004cf6:	e000      	b.n	8004cfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d060      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d005      	beq.n	8004d18 <HAL_RCC_OscConfig+0x310>
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	2b0c      	cmp	r3, #12
 8004d10:	d119      	bne.n	8004d46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d116      	bne.n	8004d46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d18:	4b7c      	ldr	r3, [pc, #496]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d005      	beq.n	8004d30 <HAL_RCC_OscConfig+0x328>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e27d      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d30:	4b76      	ldr	r3, [pc, #472]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	061b      	lsls	r3, r3, #24
 8004d3e:	4973      	ldr	r1, [pc, #460]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d44:	e040      	b.n	8004dc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d023      	beq.n	8004d96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d4e:	4b6f      	ldr	r3, [pc, #444]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a6e      	ldr	r2, [pc, #440]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d5a:	f7fb ff55 	bl	8000c08 <HAL_GetTick>
 8004d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d60:	e008      	b.n	8004d74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d62:	f7fb ff51 	bl	8000c08 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e25b      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d74:	4b65      	ldr	r3, [pc, #404]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d0f0      	beq.n	8004d62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d80:	4b62      	ldr	r3, [pc, #392]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	061b      	lsls	r3, r3, #24
 8004d8e:	495f      	ldr	r1, [pc, #380]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	604b      	str	r3, [r1, #4]
 8004d94:	e018      	b.n	8004dc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d96:	4b5d      	ldr	r3, [pc, #372]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a5c      	ldr	r2, [pc, #368]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da2:	f7fb ff31 	bl	8000c08 <HAL_GetTick>
 8004da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004da8:	e008      	b.n	8004dbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004daa:	f7fb ff2d 	bl	8000c08 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e237      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dbc:	4b53      	ldr	r3, [pc, #332]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1f0      	bne.n	8004daa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0308 	and.w	r3, r3, #8
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d03c      	beq.n	8004e4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01c      	beq.n	8004e16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ddc:	4b4b      	ldr	r3, [pc, #300]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004de2:	4a4a      	ldr	r2, [pc, #296]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dec:	f7fb ff0c 	bl	8000c08 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df4:	f7fb ff08 	bl	8000c08 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e212      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e06:	4b41      	ldr	r3, [pc, #260]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0ef      	beq.n	8004df4 <HAL_RCC_OscConfig+0x3ec>
 8004e14:	e01b      	b.n	8004e4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e16:	4b3d      	ldr	r3, [pc, #244]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e1c:	4a3b      	ldr	r2, [pc, #236]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e1e:	f023 0301 	bic.w	r3, r3, #1
 8004e22:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e26:	f7fb feef 	bl	8000c08 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e2e:	f7fb feeb 	bl	8000c08 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e1f5      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e40:	4b32      	ldr	r3, [pc, #200]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1ef      	bne.n	8004e2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 80a6 	beq.w	8004fa8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e60:	4b2a      	ldr	r3, [pc, #168]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10d      	bne.n	8004e88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e6c:	4b27      	ldr	r3, [pc, #156]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e70:	4a26      	ldr	r2, [pc, #152]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e76:	6593      	str	r3, [r2, #88]	; 0x58
 8004e78:	4b24      	ldr	r3, [pc, #144]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e80:	60bb      	str	r3, [r7, #8]
 8004e82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e84:	2301      	movs	r3, #1
 8004e86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e88:	4b21      	ldr	r3, [pc, #132]	; (8004f10 <HAL_RCC_OscConfig+0x508>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d118      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e94:	4b1e      	ldr	r3, [pc, #120]	; (8004f10 <HAL_RCC_OscConfig+0x508>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1d      	ldr	r2, [pc, #116]	; (8004f10 <HAL_RCC_OscConfig+0x508>)
 8004e9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ea0:	f7fb feb2 	bl	8000c08 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ea8:	f7fb feae 	bl	8000c08 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e1b8      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eba:	4b15      	ldr	r3, [pc, #84]	; (8004f10 <HAL_RCC_OscConfig+0x508>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d108      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4d8>
 8004ece:	4b0f      	ldr	r3, [pc, #60]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ed4:	4a0d      	ldr	r2, [pc, #52]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004ed6:	f043 0301 	orr.w	r3, r3, #1
 8004eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ede:	e029      	b.n	8004f34 <HAL_RCC_OscConfig+0x52c>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	2b05      	cmp	r3, #5
 8004ee6:	d115      	bne.n	8004f14 <HAL_RCC_OscConfig+0x50c>
 8004ee8:	4b08      	ldr	r3, [pc, #32]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eee:	4a07      	ldr	r2, [pc, #28]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004ef0:	f043 0304 	orr.w	r3, r3, #4
 8004ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ef8:	4b04      	ldr	r3, [pc, #16]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004efe:	4a03      	ldr	r2, [pc, #12]	; (8004f0c <HAL_RCC_OscConfig+0x504>)
 8004f00:	f043 0301 	orr.w	r3, r3, #1
 8004f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f08:	e014      	b.n	8004f34 <HAL_RCC_OscConfig+0x52c>
 8004f0a:	bf00      	nop
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40007000 	.word	0x40007000
 8004f14:	4b9d      	ldr	r3, [pc, #628]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1a:	4a9c      	ldr	r2, [pc, #624]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f1c:	f023 0301 	bic.w	r3, r3, #1
 8004f20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f24:	4b99      	ldr	r3, [pc, #612]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f2a:	4a98      	ldr	r2, [pc, #608]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f2c:	f023 0304 	bic.w	r3, r3, #4
 8004f30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d016      	beq.n	8004f6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f3c:	f7fb fe64 	bl	8000c08 <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f42:	e00a      	b.n	8004f5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f44:	f7fb fe60 	bl	8000c08 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e168      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f5a:	4b8c      	ldr	r3, [pc, #560]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0ed      	beq.n	8004f44 <HAL_RCC_OscConfig+0x53c>
 8004f68:	e015      	b.n	8004f96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6a:	f7fb fe4d 	bl	8000c08 <HAL_GetTick>
 8004f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f70:	e00a      	b.n	8004f88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f72:	f7fb fe49 	bl	8000c08 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e151      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f88:	4b80      	ldr	r3, [pc, #512]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1ed      	bne.n	8004f72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f96:	7ffb      	ldrb	r3, [r7, #31]
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d105      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f9c:	4b7b      	ldr	r3, [pc, #492]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa0:	4a7a      	ldr	r2, [pc, #488]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fa6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d03c      	beq.n	800502e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d01c      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fbc:	4b73      	ldr	r3, [pc, #460]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fc2:	4a72      	ldr	r2, [pc, #456]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004fc4:	f043 0301 	orr.w	r3, r3, #1
 8004fc8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fcc:	f7fb fe1c 	bl	8000c08 <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fd4:	f7fb fe18 	bl	8000c08 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e122      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fe6:	4b69      	ldr	r3, [pc, #420]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0ef      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x5cc>
 8004ff4:	e01b      	b.n	800502e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ff6:	4b65      	ldr	r3, [pc, #404]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ffc:	4a63      	ldr	r2, [pc, #396]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8004ffe:	f023 0301 	bic.w	r3, r3, #1
 8005002:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005006:	f7fb fdff 	bl	8000c08 <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800500e:	f7fb fdfb 	bl	8000c08 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e105      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005020:	4b5a      	ldr	r3, [pc, #360]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8005022:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1ef      	bne.n	800500e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 80f9 	beq.w	800522a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503c:	2b02      	cmp	r3, #2
 800503e:	f040 80cf 	bne.w	80051e0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005042:	4b52      	ldr	r3, [pc, #328]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f003 0203 	and.w	r2, r3, #3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005052:	429a      	cmp	r2, r3
 8005054:	d12c      	bne.n	80050b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	3b01      	subs	r3, #1
 8005062:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005064:	429a      	cmp	r2, r3
 8005066:	d123      	bne.n	80050b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005072:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005074:	429a      	cmp	r2, r3
 8005076:	d11b      	bne.n	80050b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005082:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005084:	429a      	cmp	r2, r3
 8005086:	d113      	bne.n	80050b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005092:	085b      	lsrs	r3, r3, #1
 8005094:	3b01      	subs	r3, #1
 8005096:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005098:	429a      	cmp	r2, r3
 800509a:	d109      	bne.n	80050b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	085b      	lsrs	r3, r3, #1
 80050a8:	3b01      	subs	r3, #1
 80050aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d071      	beq.n	8005194 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b0c      	cmp	r3, #12
 80050b4:	d068      	beq.n	8005188 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80050b6:	4b35      	ldr	r3, [pc, #212]	; (800518c <HAL_RCC_OscConfig+0x784>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d105      	bne.n	80050ce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80050c2:	4b32      	ldr	r3, [pc, #200]	; (800518c <HAL_RCC_OscConfig+0x784>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e0ac      	b.n	800522c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050d2:	4b2e      	ldr	r3, [pc, #184]	; (800518c <HAL_RCC_OscConfig+0x784>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a2d      	ldr	r2, [pc, #180]	; (800518c <HAL_RCC_OscConfig+0x784>)
 80050d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050de:	f7fb fd93 	bl	8000c08 <HAL_GetTick>
 80050e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e6:	f7fb fd8f 	bl	8000c08 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e099      	b.n	800522c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050f8:	4b24      	ldr	r3, [pc, #144]	; (800518c <HAL_RCC_OscConfig+0x784>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1f0      	bne.n	80050e6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005104:	4b21      	ldr	r3, [pc, #132]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	4b21      	ldr	r3, [pc, #132]	; (8005190 <HAL_RCC_OscConfig+0x788>)
 800510a:	4013      	ands	r3, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005114:	3a01      	subs	r2, #1
 8005116:	0112      	lsls	r2, r2, #4
 8005118:	4311      	orrs	r1, r2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800511e:	0212      	lsls	r2, r2, #8
 8005120:	4311      	orrs	r1, r2
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005126:	0852      	lsrs	r2, r2, #1
 8005128:	3a01      	subs	r2, #1
 800512a:	0552      	lsls	r2, r2, #21
 800512c:	4311      	orrs	r1, r2
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005132:	0852      	lsrs	r2, r2, #1
 8005134:	3a01      	subs	r2, #1
 8005136:	0652      	lsls	r2, r2, #25
 8005138:	4311      	orrs	r1, r2
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800513e:	06d2      	lsls	r2, r2, #27
 8005140:	430a      	orrs	r2, r1
 8005142:	4912      	ldr	r1, [pc, #72]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8005144:	4313      	orrs	r3, r2
 8005146:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005148:	4b10      	ldr	r3, [pc, #64]	; (800518c <HAL_RCC_OscConfig+0x784>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a0f      	ldr	r2, [pc, #60]	; (800518c <HAL_RCC_OscConfig+0x784>)
 800514e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005152:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005154:	4b0d      	ldr	r3, [pc, #52]	; (800518c <HAL_RCC_OscConfig+0x784>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	4a0c      	ldr	r2, [pc, #48]	; (800518c <HAL_RCC_OscConfig+0x784>)
 800515a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800515e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005160:	f7fb fd52 	bl	8000c08 <HAL_GetTick>
 8005164:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005166:	e008      	b.n	800517a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005168:	f7fb fd4e 	bl	8000c08 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e058      	b.n	800522c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800517a:	4b04      	ldr	r3, [pc, #16]	; (800518c <HAL_RCC_OscConfig+0x784>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0f0      	beq.n	8005168 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005186:	e050      	b.n	800522a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e04f      	b.n	800522c <HAL_RCC_OscConfig+0x824>
 800518c:	40021000 	.word	0x40021000
 8005190:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005194:	4b27      	ldr	r3, [pc, #156]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d144      	bne.n	800522a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80051a0:	4b24      	ldr	r3, [pc, #144]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a23      	ldr	r2, [pc, #140]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051ac:	4b21      	ldr	r3, [pc, #132]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	4a20      	ldr	r2, [pc, #128]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80051b8:	f7fb fd26 	bl	8000c08 <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c0:	f7fb fd22 	bl	8000c08 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e02c      	b.n	800522c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051d2:	4b18      	ldr	r3, [pc, #96]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f0      	beq.n	80051c0 <HAL_RCC_OscConfig+0x7b8>
 80051de:	e024      	b.n	800522a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	2b0c      	cmp	r3, #12
 80051e4:	d01f      	beq.n	8005226 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e6:	4b13      	ldr	r3, [pc, #76]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a12      	ldr	r2, [pc, #72]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 80051ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fb fd09 	bl	8000c08 <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051fa:	f7fb fd05 	bl	8000c08 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e00f      	b.n	800522c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800520c:	4b09      	ldr	r3, [pc, #36]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005218:	4b06      	ldr	r3, [pc, #24]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 800521a:	68da      	ldr	r2, [r3, #12]
 800521c:	4905      	ldr	r1, [pc, #20]	; (8005234 <HAL_RCC_OscConfig+0x82c>)
 800521e:	4b06      	ldr	r3, [pc, #24]	; (8005238 <HAL_RCC_OscConfig+0x830>)
 8005220:	4013      	ands	r3, r2
 8005222:	60cb      	str	r3, [r1, #12]
 8005224:	e001      	b.n	800522a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3720      	adds	r7, #32
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40021000 	.word	0x40021000
 8005238:	feeefffc 	.word	0xfeeefffc

0800523c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005246:	2300      	movs	r3, #0
 8005248:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e11d      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005254:	4b90      	ldr	r3, [pc, #576]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d910      	bls.n	8005284 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005262:	4b8d      	ldr	r3, [pc, #564]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f023 020f 	bic.w	r2, r3, #15
 800526a:	498b      	ldr	r1, [pc, #556]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	4313      	orrs	r3, r2
 8005270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005272:	4b89      	ldr	r3, [pc, #548]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 030f 	and.w	r3, r3, #15
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	429a      	cmp	r2, r3
 800527e:	d001      	beq.n	8005284 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e105      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d010      	beq.n	80052b2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	4b81      	ldr	r3, [pc, #516]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800529c:	429a      	cmp	r2, r3
 800529e:	d908      	bls.n	80052b2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a0:	4b7e      	ldr	r3, [pc, #504]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	497b      	ldr	r1, [pc, #492]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d079      	beq.n	80053b2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b03      	cmp	r3, #3
 80052c4:	d11e      	bne.n	8005304 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052c6:	4b75      	ldr	r3, [pc, #468]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e0dc      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80052d6:	f000 fa3b 	bl	8005750 <RCC_GetSysClockFreqFromPLLSource>
 80052da:	4603      	mov	r3, r0
 80052dc:	4a70      	ldr	r2, [pc, #448]	; (80054a0 <HAL_RCC_ClockConfig+0x264>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d946      	bls.n	8005370 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80052e2:	4b6e      	ldr	r3, [pc, #440]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d140      	bne.n	8005370 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80052ee:	4b6b      	ldr	r3, [pc, #428]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052f6:	4a69      	ldr	r2, [pc, #420]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80052f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80052fe:	2380      	movs	r3, #128	; 0x80
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e035      	b.n	8005370 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	2b02      	cmp	r3, #2
 800530a:	d107      	bne.n	800531c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800530c:	4b63      	ldr	r3, [pc, #396]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d115      	bne.n	8005344 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e0b9      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d107      	bne.n	8005334 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005324:	4b5d      	ldr	r3, [pc, #372]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d109      	bne.n	8005344 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e0ad      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005334:	4b59      	ldr	r3, [pc, #356]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e0a5      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005344:	f000 f8b4 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 8005348:	4603      	mov	r3, r0
 800534a:	4a55      	ldr	r2, [pc, #340]	; (80054a0 <HAL_RCC_ClockConfig+0x264>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d90f      	bls.n	8005370 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005350:	4b52      	ldr	r3, [pc, #328]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d109      	bne.n	8005370 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800535c:	4b4f      	ldr	r3, [pc, #316]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005364:	4a4d      	ldr	r2, [pc, #308]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800536a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800536c:	2380      	movs	r3, #128	; 0x80
 800536e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005370:	4b4a      	ldr	r3, [pc, #296]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f023 0203 	bic.w	r2, r3, #3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	4947      	ldr	r1, [pc, #284]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800537e:	4313      	orrs	r3, r2
 8005380:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005382:	f7fb fc41 	bl	8000c08 <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005388:	e00a      	b.n	80053a0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800538a:	f7fb fc3d 	bl	8000c08 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	f241 3288 	movw	r2, #5000	; 0x1388
 8005398:	4293      	cmp	r3, r2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e077      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053a0:	4b3e      	ldr	r3, [pc, #248]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	f003 020c 	and.w	r2, r3, #12
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d1eb      	bne.n	800538a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b80      	cmp	r3, #128	; 0x80
 80053b6:	d105      	bne.n	80053c4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80053b8:	4b38      	ldr	r3, [pc, #224]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	4a37      	ldr	r2, [pc, #220]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053c2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d010      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	4b31      	ldr	r3, [pc, #196]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053dc:	429a      	cmp	r2, r3
 80053de:	d208      	bcs.n	80053f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053e0:	4b2e      	ldr	r3, [pc, #184]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	492b      	ldr	r1, [pc, #172]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053f2:	4b29      	ldr	r3, [pc, #164]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 030f 	and.w	r3, r3, #15
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d210      	bcs.n	8005422 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005400:	4b25      	ldr	r3, [pc, #148]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f023 020f 	bic.w	r2, r3, #15
 8005408:	4923      	ldr	r1, [pc, #140]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	4313      	orrs	r3, r2
 800540e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005410:	4b21      	ldr	r3, [pc, #132]	; (8005498 <HAL_RCC_ClockConfig+0x25c>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 030f 	and.w	r3, r3, #15
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d001      	beq.n	8005422 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e036      	b.n	8005490 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0304 	and.w	r3, r3, #4
 800542a:	2b00      	cmp	r3, #0
 800542c:	d008      	beq.n	8005440 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800542e:	4b1b      	ldr	r3, [pc, #108]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	4918      	ldr	r1, [pc, #96]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800543c:	4313      	orrs	r3, r2
 800543e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0308 	and.w	r3, r3, #8
 8005448:	2b00      	cmp	r3, #0
 800544a:	d009      	beq.n	8005460 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800544c:	4b13      	ldr	r3, [pc, #76]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	691b      	ldr	r3, [r3, #16]
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	4910      	ldr	r1, [pc, #64]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 800545c:	4313      	orrs	r3, r2
 800545e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005460:	f000 f826 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 8005464:	4602      	mov	r2, r0
 8005466:	4b0d      	ldr	r3, [pc, #52]	; (800549c <HAL_RCC_ClockConfig+0x260>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	091b      	lsrs	r3, r3, #4
 800546c:	f003 030f 	and.w	r3, r3, #15
 8005470:	490c      	ldr	r1, [pc, #48]	; (80054a4 <HAL_RCC_ClockConfig+0x268>)
 8005472:	5ccb      	ldrb	r3, [r1, r3]
 8005474:	f003 031f 	and.w	r3, r3, #31
 8005478:	fa22 f303 	lsr.w	r3, r2, r3
 800547c:	4a0a      	ldr	r2, [pc, #40]	; (80054a8 <HAL_RCC_ClockConfig+0x26c>)
 800547e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005480:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <HAL_RCC_ClockConfig+0x270>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4618      	mov	r0, r3
 8005486:	f005 ff6f 	bl	800b368 <HAL_InitTick>
 800548a:	4603      	mov	r3, r0
 800548c:	73fb      	strb	r3, [r7, #15]

  return status;
 800548e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40022000 	.word	0x40022000
 800549c:	40021000 	.word	0x40021000
 80054a0:	04c4b400 	.word	0x04c4b400
 80054a4:	0800c310 	.word	0x0800c310
 80054a8:	20020528 	.word	0x20020528
 80054ac:	20000000 	.word	0x20000000

080054b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b089      	sub	sp, #36	; 0x24
 80054b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80054b6:	2300      	movs	r3, #0
 80054b8:	61fb      	str	r3, [r7, #28]
 80054ba:	2300      	movs	r3, #0
 80054bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054be:	4b3e      	ldr	r3, [pc, #248]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
 80054c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054c8:	4b3b      	ldr	r3, [pc, #236]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f003 0303 	and.w	r3, r3, #3
 80054d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <HAL_RCC_GetSysClockFreq+0x34>
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	2b0c      	cmp	r3, #12
 80054dc:	d121      	bne.n	8005522 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d11e      	bne.n	8005522 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054e4:	4b34      	ldr	r3, [pc, #208]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d107      	bne.n	8005500 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054f0:	4b31      	ldr	r3, [pc, #196]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80054f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054f6:	0a1b      	lsrs	r3, r3, #8
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	e005      	b.n	800550c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005500:	4b2d      	ldr	r3, [pc, #180]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	091b      	lsrs	r3, r3, #4
 8005506:	f003 030f 	and.w	r3, r3, #15
 800550a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800550c:	4a2b      	ldr	r2, [pc, #172]	; (80055bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005514:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10d      	bne.n	8005538 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005520:	e00a      	b.n	8005538 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	2b04      	cmp	r3, #4
 8005526:	d102      	bne.n	800552e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005528:	4b25      	ldr	r3, [pc, #148]	; (80055c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800552a:	61bb      	str	r3, [r7, #24]
 800552c:	e004      	b.n	8005538 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	2b08      	cmp	r3, #8
 8005532:	d101      	bne.n	8005538 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005534:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005536:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	2b0c      	cmp	r3, #12
 800553c:	d134      	bne.n	80055a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800553e:	4b1e      	ldr	r3, [pc, #120]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d003      	beq.n	8005556 <HAL_RCC_GetSysClockFreq+0xa6>
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b03      	cmp	r3, #3
 8005552:	d003      	beq.n	800555c <HAL_RCC_GetSysClockFreq+0xac>
 8005554:	e005      	b.n	8005562 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005556:	4b1a      	ldr	r3, [pc, #104]	; (80055c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005558:	617b      	str	r3, [r7, #20]
      break;
 800555a:	e005      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800555c:	4b19      	ldr	r3, [pc, #100]	; (80055c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800555e:	617b      	str	r3, [r7, #20]
      break;
 8005560:	e002      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	617b      	str	r3, [r7, #20]
      break;
 8005566:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005568:	4b13      	ldr	r3, [pc, #76]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	091b      	lsrs	r3, r3, #4
 800556e:	f003 030f 	and.w	r3, r3, #15
 8005572:	3301      	adds	r3, #1
 8005574:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005576:	4b10      	ldr	r3, [pc, #64]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	0a1b      	lsrs	r3, r3, #8
 800557c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	fb03 f202 	mul.w	r2, r3, r2
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	fbb2 f3f3 	udiv	r3, r2, r3
 800558c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800558e:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	0e5b      	lsrs	r3, r3, #25
 8005594:	f003 0303 	and.w	r3, r3, #3
 8005598:	3301      	adds	r3, #1
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80055a8:	69bb      	ldr	r3, [r7, #24]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3724      	adds	r7, #36	; 0x24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	40021000 	.word	0x40021000
 80055bc:	0800c328 	.word	0x0800c328
 80055c0:	00f42400 	.word	0x00f42400
 80055c4:	007a1200 	.word	0x007a1200

080055c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055cc:	4b03      	ldr	r3, [pc, #12]	; (80055dc <HAL_RCC_GetHCLKFreq+0x14>)
 80055ce:	681b      	ldr	r3, [r3, #0]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	20020528 	.word	0x20020528

080055e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80055e4:	f7ff fff0 	bl	80055c8 <HAL_RCC_GetHCLKFreq>
 80055e8:	4602      	mov	r2, r0
 80055ea:	4b06      	ldr	r3, [pc, #24]	; (8005604 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	0a1b      	lsrs	r3, r3, #8
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	4904      	ldr	r1, [pc, #16]	; (8005608 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055f6:	5ccb      	ldrb	r3, [r1, r3]
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005600:	4618      	mov	r0, r3
 8005602:	bd80      	pop	{r7, pc}
 8005604:	40021000 	.word	0x40021000
 8005608:	0800c320 	.word	0x0800c320

0800560c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005610:	f7ff ffda 	bl	80055c8 <HAL_RCC_GetHCLKFreq>
 8005614:	4602      	mov	r2, r0
 8005616:	4b06      	ldr	r3, [pc, #24]	; (8005630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	0adb      	lsrs	r3, r3, #11
 800561c:	f003 0307 	and.w	r3, r3, #7
 8005620:	4904      	ldr	r1, [pc, #16]	; (8005634 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005622:	5ccb      	ldrb	r3, [r1, r3]
 8005624:	f003 031f 	and.w	r3, r3, #31
 8005628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800562c:	4618      	mov	r0, r3
 800562e:	bd80      	pop	{r7, pc}
 8005630:	40021000 	.word	0x40021000
 8005634:	0800c320 	.word	0x0800c320

08005638 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	220f      	movs	r2, #15
 8005646:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005648:	4b12      	ldr	r3, [pc, #72]	; (8005694 <HAL_RCC_GetClockConfig+0x5c>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 0203 	and.w	r2, r3, #3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005654:	4b0f      	ldr	r3, [pc, #60]	; (8005694 <HAL_RCC_GetClockConfig+0x5c>)
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005660:	4b0c      	ldr	r3, [pc, #48]	; (8005694 <HAL_RCC_GetClockConfig+0x5c>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800566c:	4b09      	ldr	r3, [pc, #36]	; (8005694 <HAL_RCC_GetClockConfig+0x5c>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	08db      	lsrs	r3, r3, #3
 8005672:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800567a:	4b07      	ldr	r3, [pc, #28]	; (8005698 <HAL_RCC_GetClockConfig+0x60>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 020f 	and.w	r2, r3, #15
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	601a      	str	r2, [r3, #0]
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	40021000 	.word	0x40021000
 8005698:	40022000 	.word	0x40022000

0800569c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80056a4:	2300      	movs	r3, #0
 80056a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80056a8:	4b27      	ldr	r3, [pc, #156]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80056b4:	f7ff f8e4 	bl	8004880 <HAL_PWREx_GetVoltageRange>
 80056b8:	6178      	str	r0, [r7, #20]
 80056ba:	e014      	b.n	80056e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	4b22      	ldr	r3, [pc, #136]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c0:	4a21      	ldr	r2, [pc, #132]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056c6:	6593      	str	r3, [r2, #88]	; 0x58
 80056c8:	4b1f      	ldr	r3, [pc, #124]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80056d4:	f7ff f8d4 	bl	8004880 <HAL_PWREx_GetVoltageRange>
 80056d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80056da:	4b1b      	ldr	r3, [pc, #108]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056de:	4a1a      	ldr	r2, [pc, #104]	; (8005748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056ec:	d10b      	bne.n	8005706 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2b80      	cmp	r3, #128	; 0x80
 80056f2:	d913      	bls.n	800571c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2ba0      	cmp	r3, #160	; 0xa0
 80056f8:	d902      	bls.n	8005700 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80056fa:	2302      	movs	r3, #2
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	e00d      	b.n	800571c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005700:	2301      	movs	r3, #1
 8005702:	613b      	str	r3, [r7, #16]
 8005704:	e00a      	b.n	800571c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b7f      	cmp	r3, #127	; 0x7f
 800570a:	d902      	bls.n	8005712 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800570c:	2302      	movs	r3, #2
 800570e:	613b      	str	r3, [r7, #16]
 8005710:	e004      	b.n	800571c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b70      	cmp	r3, #112	; 0x70
 8005716:	d101      	bne.n	800571c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005718:	2301      	movs	r3, #1
 800571a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800571c:	4b0b      	ldr	r3, [pc, #44]	; (800574c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f023 020f 	bic.w	r2, r3, #15
 8005724:	4909      	ldr	r1, [pc, #36]	; (800574c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800572c:	4b07      	ldr	r3, [pc, #28]	; (800574c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 030f 	and.w	r3, r3, #15
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	429a      	cmp	r2, r3
 8005738:	d001      	beq.n	800573e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	40021000 	.word	0x40021000
 800574c:	40022000 	.word	0x40022000

08005750 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005756:	4b2d      	ldr	r3, [pc, #180]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2b03      	cmp	r3, #3
 8005764:	d00b      	beq.n	800577e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2b03      	cmp	r3, #3
 800576a:	d825      	bhi.n	80057b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d008      	beq.n	8005784 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d11f      	bne.n	80057b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005778:	4b25      	ldr	r3, [pc, #148]	; (8005810 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800577a:	613b      	str	r3, [r7, #16]
    break;
 800577c:	e01f      	b.n	80057be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800577e:	4b25      	ldr	r3, [pc, #148]	; (8005814 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005780:	613b      	str	r3, [r7, #16]
    break;
 8005782:	e01c      	b.n	80057be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005784:	4b21      	ldr	r3, [pc, #132]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0308 	and.w	r3, r3, #8
 800578c:	2b00      	cmp	r3, #0
 800578e:	d107      	bne.n	80057a0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005790:	4b1e      	ldr	r3, [pc, #120]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005796:	0a1b      	lsrs	r3, r3, #8
 8005798:	f003 030f 	and.w	r3, r3, #15
 800579c:	617b      	str	r3, [r7, #20]
 800579e:	e005      	b.n	80057ac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80057a0:	4b1a      	ldr	r3, [pc, #104]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	f003 030f 	and.w	r3, r3, #15
 80057aa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80057ac:	4a1a      	ldr	r2, [pc, #104]	; (8005818 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057b4:	613b      	str	r3, [r7, #16]
    break;
 80057b6:	e002      	b.n	80057be <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80057b8:	2300      	movs	r3, #0
 80057ba:	613b      	str	r3, [r7, #16]
    break;
 80057bc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057be:	4b13      	ldr	r3, [pc, #76]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	091b      	lsrs	r3, r3, #4
 80057c4:	f003 030f 	and.w	r3, r3, #15
 80057c8:	3301      	adds	r3, #1
 80057ca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80057cc:	4b0f      	ldr	r3, [pc, #60]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	0a1b      	lsrs	r3, r3, #8
 80057d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	fb03 f202 	mul.w	r2, r3, r2
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057e4:	4b09      	ldr	r3, [pc, #36]	; (800580c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	0e5b      	lsrs	r3, r3, #25
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	3301      	adds	r3, #1
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80057fe:	683b      	ldr	r3, [r7, #0]
}
 8005800:	4618      	mov	r0, r3
 8005802:	371c      	adds	r7, #28
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	40021000 	.word	0x40021000
 8005810:	00f42400 	.word	0x00f42400
 8005814:	007a1200 	.word	0x007a1200
 8005818:	0800c328 	.word	0x0800c328

0800581c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005824:	2300      	movs	r3, #0
 8005826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005828:	2300      	movs	r3, #0
 800582a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005834:	2b00      	cmp	r3, #0
 8005836:	d040      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800583c:	2b80      	cmp	r3, #128	; 0x80
 800583e:	d02a      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005840:	2b80      	cmp	r3, #128	; 0x80
 8005842:	d825      	bhi.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005844:	2b60      	cmp	r3, #96	; 0x60
 8005846:	d026      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005848:	2b60      	cmp	r3, #96	; 0x60
 800584a:	d821      	bhi.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800584c:	2b40      	cmp	r3, #64	; 0x40
 800584e:	d006      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005850:	2b40      	cmp	r3, #64	; 0x40
 8005852:	d81d      	bhi.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005854:	2b00      	cmp	r3, #0
 8005856:	d009      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005858:	2b20      	cmp	r3, #32
 800585a:	d010      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800585c:	e018      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800585e:	4b89      	ldr	r3, [pc, #548]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	4a88      	ldr	r2, [pc, #544]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005868:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800586a:	e015      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3304      	adds	r3, #4
 8005870:	2100      	movs	r1, #0
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fb02 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005878:	4603      	mov	r3, r0
 800587a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800587c:	e00c      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3320      	adds	r3, #32
 8005882:	2100      	movs	r1, #0
 8005884:	4618      	mov	r0, r3
 8005886:	f000 fbed 	bl	8006064 <RCCEx_PLLSAI2_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800588e:	e003      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	74fb      	strb	r3, [r7, #19]
      break;
 8005894:	e000      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005896:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005898:	7cfb      	ldrb	r3, [r7, #19]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800589e:	4b79      	ldr	r3, [pc, #484]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058a4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ac:	4975      	ldr	r1, [pc, #468]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80058b4:	e001      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d047      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ce:	d030      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80058d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058d4:	d82a      	bhi.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80058d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058da:	d02a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80058dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058e0:	d824      	bhi.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80058e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058e6:	d008      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80058e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ec:	d81e      	bhi.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80058f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058f6:	d010      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80058f8:	e018      	b.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058fa:	4b62      	ldr	r3, [pc, #392]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	4a61      	ldr	r2, [pc, #388]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005904:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005906:	e015      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3304      	adds	r3, #4
 800590c:	2100      	movs	r1, #0
 800590e:	4618      	mov	r0, r3
 8005910:	f000 fab4 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005914:	4603      	mov	r3, r0
 8005916:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005918:	e00c      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	3320      	adds	r3, #32
 800591e:	2100      	movs	r1, #0
 8005920:	4618      	mov	r0, r3
 8005922:	f000 fb9f 	bl	8006064 <RCCEx_PLLSAI2_Config>
 8005926:	4603      	mov	r3, r0
 8005928:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800592a:	e003      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	74fb      	strb	r3, [r7, #19]
      break;
 8005930:	e000      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005932:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005934:	7cfb      	ldrb	r3, [r7, #19]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10b      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800593a:	4b52      	ldr	r3, [pc, #328]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800593c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005940:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005948:	494e      	ldr	r1, [pc, #312]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005950:	e001      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005952:	7cfb      	ldrb	r3, [r7, #19]
 8005954:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 809f 	beq.w	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005964:	2300      	movs	r3, #0
 8005966:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005968:	4b46      	ldr	r3, [pc, #280]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800596a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800596c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005974:	2301      	movs	r3, #1
 8005976:	e000      	b.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005978:	2300      	movs	r3, #0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00d      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800597e:	4b41      	ldr	r3, [pc, #260]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005982:	4a40      	ldr	r2, [pc, #256]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005988:	6593      	str	r3, [r2, #88]	; 0x58
 800598a:	4b3e      	ldr	r3, [pc, #248]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800598c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005992:	60bb      	str	r3, [r7, #8]
 8005994:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005996:	2301      	movs	r3, #1
 8005998:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800599a:	4b3b      	ldr	r3, [pc, #236]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a3a      	ldr	r2, [pc, #232]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80059a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059a6:	f7fb f92f 	bl	8000c08 <HAL_GetTick>
 80059aa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80059ac:	e009      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ae:	f7fb f92b 	bl	8000c08 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d902      	bls.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	74fb      	strb	r3, [r7, #19]
        break;
 80059c0:	e005      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80059c2:	4b31      	ldr	r3, [pc, #196]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0ef      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80059ce:	7cfb      	ldrb	r3, [r7, #19]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d15b      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059d4:	4b2b      	ldr	r3, [pc, #172]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059de:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d01f      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d019      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059f2:	4b24      	ldr	r3, [pc, #144]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059fe:	4b21      	ldr	r3, [pc, #132]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a04:	4a1f      	ldr	r2, [pc, #124]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a0e:	4b1d      	ldr	r3, [pc, #116]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a14:	4a1b      	ldr	r2, [pc, #108]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a1e:	4a19      	ldr	r2, [pc, #100]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d016      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a30:	f7fb f8ea 	bl	8000c08 <HAL_GetTick>
 8005a34:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a36:	e00b      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a38:	f7fb f8e6 	bl	8000c08 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d902      	bls.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	74fb      	strb	r3, [r7, #19]
            break;
 8005a4e:	e006      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a50:	4b0c      	ldr	r3, [pc, #48]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0ec      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005a5e:	7cfb      	ldrb	r3, [r7, #19]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10c      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a64:	4b07      	ldr	r3, [pc, #28]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a6a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a74:	4903      	ldr	r1, [pc, #12]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a7c:	e008      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a7e:	7cfb      	ldrb	r3, [r7, #19]
 8005a80:	74bb      	strb	r3, [r7, #18]
 8005a82:	e005      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005a84:	40021000 	.word	0x40021000
 8005a88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a8c:	7cfb      	ldrb	r3, [r7, #19]
 8005a8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a90:	7c7b      	ldrb	r3, [r7, #17]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d105      	bne.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a96:	4ba0      	ldr	r3, [pc, #640]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9a:	4a9f      	ldr	r2, [pc, #636]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aa0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aae:	4b9a      	ldr	r3, [pc, #616]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab4:	f023 0203 	bic.w	r2, r3, #3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005abc:	4996      	ldr	r1, [pc, #600]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ad0:	4b91      	ldr	r3, [pc, #580]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad6:	f023 020c 	bic.w	r2, r3, #12
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	498e      	ldr	r1, [pc, #568]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005af2:	4b89      	ldr	r3, [pc, #548]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b00:	4985      	ldr	r1, [pc, #532]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0308 	and.w	r3, r3, #8
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b14:	4b80      	ldr	r3, [pc, #512]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b22:	497d      	ldr	r1, [pc, #500]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b36:	4b78      	ldr	r3, [pc, #480]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b44:	4974      	ldr	r1, [pc, #464]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b58:	4b6f      	ldr	r3, [pc, #444]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b66:	496c      	ldr	r1, [pc, #432]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b7a:	4b67      	ldr	r3, [pc, #412]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b88:	4963      	ldr	r1, [pc, #396]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b9c:	4b5e      	ldr	r3, [pc, #376]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005baa:	495b      	ldr	r1, [pc, #364]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005bbe:	4b56      	ldr	r3, [pc, #344]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bcc:	4952      	ldr	r1, [pc, #328]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00a      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005be0:	4b4d      	ldr	r3, [pc, #308]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bee:	494a      	ldr	r1, [pc, #296]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00a      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c02:	4b45      	ldr	r3, [pc, #276]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c10:	4941      	ldr	r1, [pc, #260]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00a      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c24:	4b3c      	ldr	r3, [pc, #240]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c2a:	f023 0203 	bic.w	r2, r3, #3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c32:	4939      	ldr	r1, [pc, #228]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d028      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c46:	4b34      	ldr	r3, [pc, #208]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c4c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c54:	4930      	ldr	r1, [pc, #192]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c64:	d106      	bne.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c66:	4b2c      	ldr	r3, [pc, #176]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	4a2b      	ldr	r2, [pc, #172]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c70:	60d3      	str	r3, [r2, #12]
 8005c72:	e011      	b.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005c7c:	d10c      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	3304      	adds	r3, #4
 8005c82:	2101      	movs	r1, #1
 8005c84:	4618      	mov	r0, r3
 8005c86:	f000 f8f9 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005c8e:	7cfb      	ldrb	r3, [r7, #19]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d001      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005c94:	7cfb      	ldrb	r3, [r7, #19]
 8005c96:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d04d      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ca8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cac:	d108      	bne.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005cae:	4b1a      	ldr	r3, [pc, #104]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cb4:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cba:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005cbe:	e012      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005cc0:	4b15      	ldr	r3, [pc, #84]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cc6:	4a14      	ldr	r2, [pc, #80]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ccc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005cd0:	4b11      	ldr	r3, [pc, #68]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cde:	490e      	ldr	r1, [pc, #56]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cee:	d106      	bne.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cf0:	4b09      	ldr	r3, [pc, #36]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	4a08      	ldr	r2, [pc, #32]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cfa:	60d3      	str	r3, [r2, #12]
 8005cfc:	e020      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d06:	d109      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d08:	4b03      	ldr	r3, [pc, #12]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	4a02      	ldr	r2, [pc, #8]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d12:	60d3      	str	r3, [r2, #12]
 8005d14:	e014      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005d16:	bf00      	nop
 8005d18:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d24:	d10c      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 f8a5 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005d32:	4603      	mov	r3, r0
 8005d34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d36:	7cfb      	ldrb	r3, [r7, #19]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005d3c:	7cfb      	ldrb	r3, [r7, #19]
 8005d3e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d028      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d4c:	4b4a      	ldr	r3, [pc, #296]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d5a:	4947      	ldr	r1, [pc, #284]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d6a:	d106      	bne.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d6c:	4b42      	ldr	r3, [pc, #264]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	4a41      	ldr	r2, [pc, #260]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d76:	60d3      	str	r3, [r2, #12]
 8005d78:	e011      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d82:	d10c      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	3304      	adds	r3, #4
 8005d88:	2101      	movs	r1, #1
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 f876 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005d90:	4603      	mov	r3, r0
 8005d92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d94:	7cfb      	ldrb	r3, [r7, #19]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005d9a:	7cfb      	ldrb	r3, [r7, #19]
 8005d9c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d01e      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005daa:	4b33      	ldr	r3, [pc, #204]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dba:	492f      	ldr	r1, [pc, #188]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dcc:	d10c      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	3304      	adds	r3, #4
 8005dd2:	2102      	movs	r1, #2
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 f851 	bl	8005e7c <RCCEx_PLLSAI1_Config>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dde:	7cfb      	ldrb	r3, [r7, #19]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005de4:	7cfb      	ldrb	r3, [r7, #19]
 8005de6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00b      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005df4:	4b20      	ldr	r3, [pc, #128]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005df6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dfa:	f023 0204 	bic.w	r2, r3, #4
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e04:	491c      	ldr	r1, [pc, #112]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00b      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005e18:	4b17      	ldr	r3, [pc, #92]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e1e:	f023 0218 	bic.w	r2, r3, #24
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e28:	4913      	ldr	r1, [pc, #76]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d017      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005e3c:	4b0e      	ldr	r3, [pc, #56]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e4c:	490a      	ldr	r1, [pc, #40]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e5e:	d105      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e60:	4b05      	ldr	r3, [pc, #20]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	4a04      	ldr	r2, [pc, #16]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005e6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	40021000 	.word	0x40021000

08005e7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e86:	2300      	movs	r3, #0
 8005e88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e8a:	4b72      	ldr	r3, [pc, #456]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f003 0303 	and.w	r3, r3, #3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00e      	beq.n	8005eb4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005e96:	4b6f      	ldr	r3, [pc, #444]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f003 0203 	and.w	r2, r3, #3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d103      	bne.n	8005eae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
       ||
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d142      	bne.n	8005f34 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	73fb      	strb	r3, [r7, #15]
 8005eb2:	e03f      	b.n	8005f34 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2b03      	cmp	r3, #3
 8005eba:	d018      	beq.n	8005eee <RCCEx_PLLSAI1_Config+0x72>
 8005ebc:	2b03      	cmp	r3, #3
 8005ebe:	d825      	bhi.n	8005f0c <RCCEx_PLLSAI1_Config+0x90>
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d002      	beq.n	8005eca <RCCEx_PLLSAI1_Config+0x4e>
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d009      	beq.n	8005edc <RCCEx_PLLSAI1_Config+0x60>
 8005ec8:	e020      	b.n	8005f0c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005eca:	4b62      	ldr	r3, [pc, #392]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0302 	and.w	r3, r3, #2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d11d      	bne.n	8005f12 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005eda:	e01a      	b.n	8005f12 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005edc:	4b5d      	ldr	r3, [pc, #372]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d116      	bne.n	8005f16 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005eec:	e013      	b.n	8005f16 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005eee:	4b59      	ldr	r3, [pc, #356]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10f      	bne.n	8005f1a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005efa:	4b56      	ldr	r3, [pc, #344]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d109      	bne.n	8005f1a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f0a:	e006      	b.n	8005f1a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f10:	e004      	b.n	8005f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f12:	bf00      	nop
 8005f14:	e002      	b.n	8005f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f16:	bf00      	nop
 8005f18:	e000      	b.n	8005f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d108      	bne.n	8005f34 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005f22:	4b4c      	ldr	r3, [pc, #304]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f023 0203 	bic.w	r2, r3, #3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4949      	ldr	r1, [pc, #292]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f040 8086 	bne.w	8006048 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f3c:	4b45      	ldr	r3, [pc, #276]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a44      	ldr	r2, [pc, #272]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f48:	f7fa fe5e 	bl	8000c08 <HAL_GetTick>
 8005f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f4e:	e009      	b.n	8005f64 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f50:	f7fa fe5a 	bl	8000c08 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d902      	bls.n	8005f64 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	73fb      	strb	r3, [r7, #15]
        break;
 8005f62:	e005      	b.n	8005f70 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f64:	4b3b      	ldr	r3, [pc, #236]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1ef      	bne.n	8005f50 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d168      	bne.n	8006048 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d113      	bne.n	8005fa4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f7c:	4b35      	ldr	r3, [pc, #212]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	4b35      	ldr	r3, [pc, #212]	; (8006058 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	6892      	ldr	r2, [r2, #8]
 8005f88:	0211      	lsls	r1, r2, #8
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	68d2      	ldr	r2, [r2, #12]
 8005f8e:	06d2      	lsls	r2, r2, #27
 8005f90:	4311      	orrs	r1, r2
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	6852      	ldr	r2, [r2, #4]
 8005f96:	3a01      	subs	r2, #1
 8005f98:	0112      	lsls	r2, r2, #4
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	492d      	ldr	r1, [pc, #180]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	610b      	str	r3, [r1, #16]
 8005fa2:	e02d      	b.n	8006000 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d115      	bne.n	8005fd6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005faa:	4b2a      	ldr	r3, [pc, #168]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fac:	691a      	ldr	r2, [r3, #16]
 8005fae:	4b2b      	ldr	r3, [pc, #172]	; (800605c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6892      	ldr	r2, [r2, #8]
 8005fb6:	0211      	lsls	r1, r2, #8
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6912      	ldr	r2, [r2, #16]
 8005fbc:	0852      	lsrs	r2, r2, #1
 8005fbe:	3a01      	subs	r2, #1
 8005fc0:	0552      	lsls	r2, r2, #21
 8005fc2:	4311      	orrs	r1, r2
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	6852      	ldr	r2, [r2, #4]
 8005fc8:	3a01      	subs	r2, #1
 8005fca:	0112      	lsls	r2, r2, #4
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	4921      	ldr	r1, [pc, #132]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	610b      	str	r3, [r1, #16]
 8005fd4:	e014      	b.n	8006000 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fd6:	4b1f      	ldr	r3, [pc, #124]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fd8:	691a      	ldr	r2, [r3, #16]
 8005fda:	4b21      	ldr	r3, [pc, #132]	; (8006060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fdc:	4013      	ands	r3, r2
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6892      	ldr	r2, [r2, #8]
 8005fe2:	0211      	lsls	r1, r2, #8
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	6952      	ldr	r2, [r2, #20]
 8005fe8:	0852      	lsrs	r2, r2, #1
 8005fea:	3a01      	subs	r2, #1
 8005fec:	0652      	lsls	r2, r2, #25
 8005fee:	4311      	orrs	r1, r2
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	6852      	ldr	r2, [r2, #4]
 8005ff4:	3a01      	subs	r2, #1
 8005ff6:	0112      	lsls	r2, r2, #4
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	4916      	ldr	r1, [pc, #88]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006000:	4b14      	ldr	r3, [pc, #80]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a13      	ldr	r2, [pc, #76]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006006:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800600a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800600c:	f7fa fdfc 	bl	8000c08 <HAL_GetTick>
 8006010:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006012:	e009      	b.n	8006028 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006014:	f7fa fdf8 	bl	8000c08 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	2b02      	cmp	r3, #2
 8006020:	d902      	bls.n	8006028 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	73fb      	strb	r3, [r7, #15]
          break;
 8006026:	e005      	b.n	8006034 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006028:	4b0a      	ldr	r3, [pc, #40]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0ef      	beq.n	8006014 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006034:	7bfb      	ldrb	r3, [r7, #15]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d106      	bne.n	8006048 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800603a:	4b06      	ldr	r3, [pc, #24]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 800603c:	691a      	ldr	r2, [r3, #16]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	4904      	ldr	r1, [pc, #16]	; (8006054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006044:	4313      	orrs	r3, r2
 8006046:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006048:	7bfb      	ldrb	r3, [r7, #15]
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	40021000 	.word	0x40021000
 8006058:	07ff800f 	.word	0x07ff800f
 800605c:	ff9f800f 	.word	0xff9f800f
 8006060:	f9ff800f 	.word	0xf9ff800f

08006064 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006072:	4b72      	ldr	r3, [pc, #456]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00e      	beq.n	800609c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800607e:	4b6f      	ldr	r3, [pc, #444]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f003 0203 	and.w	r2, r3, #3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d103      	bne.n	8006096 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
       ||
 8006092:	2b00      	cmp	r3, #0
 8006094:	d142      	bne.n	800611c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	73fb      	strb	r3, [r7, #15]
 800609a:	e03f      	b.n	800611c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d018      	beq.n	80060d6 <RCCEx_PLLSAI2_Config+0x72>
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d825      	bhi.n	80060f4 <RCCEx_PLLSAI2_Config+0x90>
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d002      	beq.n	80060b2 <RCCEx_PLLSAI2_Config+0x4e>
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d009      	beq.n	80060c4 <RCCEx_PLLSAI2_Config+0x60>
 80060b0:	e020      	b.n	80060f4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060b2:	4b62      	ldr	r3, [pc, #392]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d11d      	bne.n	80060fa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060c2:	e01a      	b.n	80060fa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060c4:	4b5d      	ldr	r3, [pc, #372]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d116      	bne.n	80060fe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060d4:	e013      	b.n	80060fe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80060d6:	4b59      	ldr	r3, [pc, #356]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10f      	bne.n	8006102 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80060e2:	4b56      	ldr	r3, [pc, #344]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d109      	bne.n	8006102 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80060f2:	e006      	b.n	8006102 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
      break;
 80060f8:	e004      	b.n	8006104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80060fa:	bf00      	nop
 80060fc:	e002      	b.n	8006104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80060fe:	bf00      	nop
 8006100:	e000      	b.n	8006104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006102:	bf00      	nop
    }

    if(status == HAL_OK)
 8006104:	7bfb      	ldrb	r3, [r7, #15]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d108      	bne.n	800611c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800610a:	4b4c      	ldr	r3, [pc, #304]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f023 0203 	bic.w	r2, r3, #3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4949      	ldr	r1, [pc, #292]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006118:	4313      	orrs	r3, r2
 800611a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800611c:	7bfb      	ldrb	r3, [r7, #15]
 800611e:	2b00      	cmp	r3, #0
 8006120:	f040 8086 	bne.w	8006230 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006124:	4b45      	ldr	r3, [pc, #276]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a44      	ldr	r2, [pc, #272]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 800612a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800612e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006130:	f7fa fd6a 	bl	8000c08 <HAL_GetTick>
 8006134:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006136:	e009      	b.n	800614c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006138:	f7fa fd66 	bl	8000c08 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b02      	cmp	r3, #2
 8006144:	d902      	bls.n	800614c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	73fb      	strb	r3, [r7, #15]
        break;
 800614a:	e005      	b.n	8006158 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800614c:	4b3b      	ldr	r3, [pc, #236]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1ef      	bne.n	8006138 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d168      	bne.n	8006230 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d113      	bne.n	800618c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006164:	4b35      	ldr	r3, [pc, #212]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006166:	695a      	ldr	r2, [r3, #20]
 8006168:	4b35      	ldr	r3, [pc, #212]	; (8006240 <RCCEx_PLLSAI2_Config+0x1dc>)
 800616a:	4013      	ands	r3, r2
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6892      	ldr	r2, [r2, #8]
 8006170:	0211      	lsls	r1, r2, #8
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	68d2      	ldr	r2, [r2, #12]
 8006176:	06d2      	lsls	r2, r2, #27
 8006178:	4311      	orrs	r1, r2
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6852      	ldr	r2, [r2, #4]
 800617e:	3a01      	subs	r2, #1
 8006180:	0112      	lsls	r2, r2, #4
 8006182:	430a      	orrs	r2, r1
 8006184:	492d      	ldr	r1, [pc, #180]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006186:	4313      	orrs	r3, r2
 8006188:	614b      	str	r3, [r1, #20]
 800618a:	e02d      	b.n	80061e8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d115      	bne.n	80061be <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006192:	4b2a      	ldr	r3, [pc, #168]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006194:	695a      	ldr	r2, [r3, #20]
 8006196:	4b2b      	ldr	r3, [pc, #172]	; (8006244 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006198:	4013      	ands	r3, r2
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6892      	ldr	r2, [r2, #8]
 800619e:	0211      	lsls	r1, r2, #8
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6912      	ldr	r2, [r2, #16]
 80061a4:	0852      	lsrs	r2, r2, #1
 80061a6:	3a01      	subs	r2, #1
 80061a8:	0552      	lsls	r2, r2, #21
 80061aa:	4311      	orrs	r1, r2
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	6852      	ldr	r2, [r2, #4]
 80061b0:	3a01      	subs	r2, #1
 80061b2:	0112      	lsls	r2, r2, #4
 80061b4:	430a      	orrs	r2, r1
 80061b6:	4921      	ldr	r1, [pc, #132]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061b8:	4313      	orrs	r3, r2
 80061ba:	614b      	str	r3, [r1, #20]
 80061bc:	e014      	b.n	80061e8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061be:	4b1f      	ldr	r3, [pc, #124]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061c0:	695a      	ldr	r2, [r3, #20]
 80061c2:	4b21      	ldr	r3, [pc, #132]	; (8006248 <RCCEx_PLLSAI2_Config+0x1e4>)
 80061c4:	4013      	ands	r3, r2
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	6892      	ldr	r2, [r2, #8]
 80061ca:	0211      	lsls	r1, r2, #8
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	6952      	ldr	r2, [r2, #20]
 80061d0:	0852      	lsrs	r2, r2, #1
 80061d2:	3a01      	subs	r2, #1
 80061d4:	0652      	lsls	r2, r2, #25
 80061d6:	4311      	orrs	r1, r2
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6852      	ldr	r2, [r2, #4]
 80061dc:	3a01      	subs	r2, #1
 80061de:	0112      	lsls	r2, r2, #4
 80061e0:	430a      	orrs	r2, r1
 80061e2:	4916      	ldr	r1, [pc, #88]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80061e8:	4b14      	ldr	r3, [pc, #80]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a13      	ldr	r2, [pc, #76]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061f4:	f7fa fd08 	bl	8000c08 <HAL_GetTick>
 80061f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80061fa:	e009      	b.n	8006210 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80061fc:	f7fa fd04 	bl	8000c08 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d902      	bls.n	8006210 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	73fb      	strb	r3, [r7, #15]
          break;
 800620e:	e005      	b.n	800621c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006210:	4b0a      	ldr	r3, [pc, #40]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d0ef      	beq.n	80061fc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d106      	bne.n	8006230 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006222:	4b06      	ldr	r3, [pc, #24]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006224:	695a      	ldr	r2, [r3, #20]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	4904      	ldr	r1, [pc, #16]	; (800623c <RCCEx_PLLSAI2_Config+0x1d8>)
 800622c:	4313      	orrs	r3, r2
 800622e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006230:	7bfb      	ldrb	r3, [r7, #15]
}
 8006232:	4618      	mov	r0, r3
 8006234:	3710      	adds	r7, #16
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	40021000 	.word	0x40021000
 8006240:	07ff800f 	.word	0x07ff800f
 8006244:	ff9f800f 	.word	0xff9f800f
 8006248:	f9ff800f 	.word	0xf9ff800f

0800624c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e049      	b.n	80062f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d106      	bne.n	8006278 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f004 fff6 	bl	800b264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3304      	adds	r3, #4
 8006288:	4619      	mov	r1, r3
 800628a:	4610      	mov	r0, r2
 800628c:	f000 fab6 	bl	80067fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
	...

080062fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800630a:	b2db      	uxtb	r3, r3
 800630c:	2b01      	cmp	r3, #1
 800630e:	d001      	beq.n	8006314 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e04f      	b.n	80063b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f042 0201 	orr.w	r2, r2, #1
 800632a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a23      	ldr	r2, [pc, #140]	; (80063c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d01d      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633e:	d018      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a1f      	ldr	r2, [pc, #124]	; (80063c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d013      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a1e      	ldr	r2, [pc, #120]	; (80063c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d00e      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1c      	ldr	r2, [pc, #112]	; (80063cc <HAL_TIM_Base_Start_IT+0xd0>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d009      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1b      	ldr	r2, [pc, #108]	; (80063d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d004      	beq.n	8006372 <HAL_TIM_Base_Start_IT+0x76>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a19      	ldr	r2, [pc, #100]	; (80063d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d115      	bne.n	800639e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	4b17      	ldr	r3, [pc, #92]	; (80063d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800637a:	4013      	ands	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2b06      	cmp	r3, #6
 8006382:	d015      	beq.n	80063b0 <HAL_TIM_Base_Start_IT+0xb4>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800638a:	d011      	beq.n	80063b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0201 	orr.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800639c:	e008      	b.n	80063b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f042 0201 	orr.w	r2, r2, #1
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	e000      	b.n	80063b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40000400 	.word	0x40000400
 80063c8:	40000800 	.word	0x40000800
 80063cc:	40000c00 	.word	0x40000c00
 80063d0:	40013400 	.word	0x40013400
 80063d4:	40014000 	.word	0x40014000
 80063d8:	00010007 	.word	0x00010007

080063dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d122      	bne.n	8006438 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d11b      	bne.n	8006438 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0202 	mvn.w	r2, #2
 8006408:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	f003 0303 	and.w	r3, r3, #3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9ce 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006424:	e005      	b.n	8006432 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f9c0 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f9d1 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b04      	cmp	r3, #4
 8006444:	d122      	bne.n	800648c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b04      	cmp	r3, #4
 8006452:	d11b      	bne.n	800648c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0204 	mvn.w	r2, #4
 800645c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f9a4 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006478:	e005      	b.n	8006486 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f996 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f9a7 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	f003 0308 	and.w	r3, r3, #8
 8006496:	2b08      	cmp	r3, #8
 8006498:	d122      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d11b      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f06f 0208 	mvn.w	r2, #8
 80064b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2204      	movs	r2, #4
 80064b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f97a 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 80064cc:	e005      	b.n	80064da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f96c 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 f97d 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0310 	and.w	r3, r3, #16
 80064ea:	2b10      	cmp	r3, #16
 80064ec:	d122      	bne.n	8006534 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0310 	and.w	r3, r3, #16
 80064f8:	2b10      	cmp	r3, #16
 80064fa:	d11b      	bne.n	8006534 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0210 	mvn.w	r2, #16
 8006504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2208      	movs	r2, #8
 800650a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f950 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006520:	e005      	b.n	800652e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f942 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f953 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b01      	cmp	r3, #1
 8006540:	d10e      	bne.n	8006560 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b01      	cmp	r3, #1
 800654e:	d107      	bne.n	8006560 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0201 	mvn.w	r2, #1
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f003 fe3c 	bl	800a1d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656a:	2b80      	cmp	r3, #128	; 0x80
 800656c:	d10e      	bne.n	800658c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006578:	2b80      	cmp	r3, #128	; 0x80
 800657a:	d107      	bne.n	800658c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fafe 	bl	8006b88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800659a:	d10e      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a6:	2b80      	cmp	r3, #128	; 0x80
 80065a8:	d107      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80065b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 faf1 	bl	8006b9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c4:	2b40      	cmp	r3, #64	; 0x40
 80065c6:	d10e      	bne.n	80065e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d2:	2b40      	cmp	r3, #64	; 0x40
 80065d4:	d107      	bne.n	80065e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f901 	bl	80067e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	f003 0320 	and.w	r3, r3, #32
 80065f0:	2b20      	cmp	r3, #32
 80065f2:	d10e      	bne.n	8006612 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f003 0320 	and.w	r3, r3, #32
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d107      	bne.n	8006612 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f06f 0220 	mvn.w	r2, #32
 800660a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 fab1 	bl	8006b74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006612:	bf00      	nop
 8006614:	3708      	adds	r7, #8
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b084      	sub	sp, #16
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800662e:	2b01      	cmp	r3, #1
 8006630:	d101      	bne.n	8006636 <HAL_TIM_ConfigClockSource+0x1c>
 8006632:	2302      	movs	r3, #2
 8006634:	e0b6      	b.n	80067a4 <HAL_TIM_ConfigClockSource+0x18a>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2202      	movs	r2, #2
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006654:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006658:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006660:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006672:	d03e      	beq.n	80066f2 <HAL_TIM_ConfigClockSource+0xd8>
 8006674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006678:	f200 8087 	bhi.w	800678a <HAL_TIM_ConfigClockSource+0x170>
 800667c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006680:	f000 8086 	beq.w	8006790 <HAL_TIM_ConfigClockSource+0x176>
 8006684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006688:	d87f      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 800668a:	2b70      	cmp	r3, #112	; 0x70
 800668c:	d01a      	beq.n	80066c4 <HAL_TIM_ConfigClockSource+0xaa>
 800668e:	2b70      	cmp	r3, #112	; 0x70
 8006690:	d87b      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 8006692:	2b60      	cmp	r3, #96	; 0x60
 8006694:	d050      	beq.n	8006738 <HAL_TIM_ConfigClockSource+0x11e>
 8006696:	2b60      	cmp	r3, #96	; 0x60
 8006698:	d877      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 800669a:	2b50      	cmp	r3, #80	; 0x50
 800669c:	d03c      	beq.n	8006718 <HAL_TIM_ConfigClockSource+0xfe>
 800669e:	2b50      	cmp	r3, #80	; 0x50
 80066a0:	d873      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 80066a2:	2b40      	cmp	r3, #64	; 0x40
 80066a4:	d058      	beq.n	8006758 <HAL_TIM_ConfigClockSource+0x13e>
 80066a6:	2b40      	cmp	r3, #64	; 0x40
 80066a8:	d86f      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 80066aa:	2b30      	cmp	r3, #48	; 0x30
 80066ac:	d064      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0x15e>
 80066ae:	2b30      	cmp	r3, #48	; 0x30
 80066b0:	d86b      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	d060      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0x15e>
 80066b6:	2b20      	cmp	r3, #32
 80066b8:	d867      	bhi.n	800678a <HAL_TIM_ConfigClockSource+0x170>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d05c      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0x15e>
 80066be:	2b10      	cmp	r3, #16
 80066c0:	d05a      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0x15e>
 80066c2:	e062      	b.n	800678a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6818      	ldr	r0, [r3, #0]
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	6899      	ldr	r1, [r3, #8]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f000 f9a6 	bl	8006a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80066e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	609a      	str	r2, [r3, #8]
      break;
 80066f0:	e04f      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6818      	ldr	r0, [r3, #0]
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	6899      	ldr	r1, [r3, #8]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	f000 f98f 	bl	8006a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689a      	ldr	r2, [r3, #8]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006714:	609a      	str	r2, [r3, #8]
      break;
 8006716:	e03c      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6818      	ldr	r0, [r3, #0]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	6859      	ldr	r1, [r3, #4]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	461a      	mov	r2, r3
 8006726:	f000 f903 	bl	8006930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2150      	movs	r1, #80	; 0x50
 8006730:	4618      	mov	r0, r3
 8006732:	f000 f95c 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 8006736:	e02c      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6818      	ldr	r0, [r3, #0]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	6859      	ldr	r1, [r3, #4]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	461a      	mov	r2, r3
 8006746:	f000 f922 	bl	800698e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2160      	movs	r1, #96	; 0x60
 8006750:	4618      	mov	r0, r3
 8006752:	f000 f94c 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 8006756:	e01c      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6818      	ldr	r0, [r3, #0]
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	6859      	ldr	r1, [r3, #4]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	461a      	mov	r2, r3
 8006766:	f000 f8e3 	bl	8006930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2140      	movs	r1, #64	; 0x40
 8006770:	4618      	mov	r0, r3
 8006772:	f000 f93c 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 8006776:	e00c      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4619      	mov	r1, r3
 8006782:	4610      	mov	r0, r2
 8006784:	f000 f933 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 8006788:	e003      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	73fb      	strb	r3, [r7, #15]
      break;
 800678e:	e000      	b.n	8006792 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006790:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3710      	adds	r7, #16
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a40      	ldr	r2, [pc, #256]	; (8006910 <TIM_Base_SetConfig+0x114>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d013      	beq.n	800683c <TIM_Base_SetConfig+0x40>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800681a:	d00f      	beq.n	800683c <TIM_Base_SetConfig+0x40>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a3d      	ldr	r2, [pc, #244]	; (8006914 <TIM_Base_SetConfig+0x118>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d00b      	beq.n	800683c <TIM_Base_SetConfig+0x40>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a3c      	ldr	r2, [pc, #240]	; (8006918 <TIM_Base_SetConfig+0x11c>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d007      	beq.n	800683c <TIM_Base_SetConfig+0x40>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a3b      	ldr	r2, [pc, #236]	; (800691c <TIM_Base_SetConfig+0x120>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d003      	beq.n	800683c <TIM_Base_SetConfig+0x40>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a3a      	ldr	r2, [pc, #232]	; (8006920 <TIM_Base_SetConfig+0x124>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d108      	bne.n	800684e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	68fa      	ldr	r2, [r7, #12]
 800684a:	4313      	orrs	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a2f      	ldr	r2, [pc, #188]	; (8006910 <TIM_Base_SetConfig+0x114>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d01f      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685c:	d01b      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a2c      	ldr	r2, [pc, #176]	; (8006914 <TIM_Base_SetConfig+0x118>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d017      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a2b      	ldr	r2, [pc, #172]	; (8006918 <TIM_Base_SetConfig+0x11c>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d013      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a2a      	ldr	r2, [pc, #168]	; (800691c <TIM_Base_SetConfig+0x120>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00f      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a29      	ldr	r2, [pc, #164]	; (8006920 <TIM_Base_SetConfig+0x124>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00b      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a28      	ldr	r2, [pc, #160]	; (8006924 <TIM_Base_SetConfig+0x128>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d007      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a27      	ldr	r2, [pc, #156]	; (8006928 <TIM_Base_SetConfig+0x12c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d003      	beq.n	8006896 <TIM_Base_SetConfig+0x9a>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a26      	ldr	r2, [pc, #152]	; (800692c <TIM_Base_SetConfig+0x130>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d108      	bne.n	80068a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800689c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a10      	ldr	r2, [pc, #64]	; (8006910 <TIM_Base_SetConfig+0x114>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d00f      	beq.n	80068f4 <TIM_Base_SetConfig+0xf8>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a12      	ldr	r2, [pc, #72]	; (8006920 <TIM_Base_SetConfig+0x124>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d00b      	beq.n	80068f4 <TIM_Base_SetConfig+0xf8>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a11      	ldr	r2, [pc, #68]	; (8006924 <TIM_Base_SetConfig+0x128>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d007      	beq.n	80068f4 <TIM_Base_SetConfig+0xf8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a10      	ldr	r2, [pc, #64]	; (8006928 <TIM_Base_SetConfig+0x12c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d003      	beq.n	80068f4 <TIM_Base_SetConfig+0xf8>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a0f      	ldr	r2, [pc, #60]	; (800692c <TIM_Base_SetConfig+0x130>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d103      	bne.n	80068fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	691a      	ldr	r2, [r3, #16]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	615a      	str	r2, [r3, #20]
}
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	40012c00 	.word	0x40012c00
 8006914:	40000400 	.word	0x40000400
 8006918:	40000800 	.word	0x40000800
 800691c:	40000c00 	.word	0x40000c00
 8006920:	40013400 	.word	0x40013400
 8006924:	40014000 	.word	0x40014000
 8006928:	40014400 	.word	0x40014400
 800692c:	40014800 	.word	0x40014800

08006930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6a1b      	ldr	r3, [r3, #32]
 8006940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f023 0201 	bic.w	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800695a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	011b      	lsls	r3, r3, #4
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	4313      	orrs	r3, r2
 8006964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f023 030a 	bic.w	r3, r3, #10
 800696c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	4313      	orrs	r3, r2
 8006974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	621a      	str	r2, [r3, #32]
}
 8006982:	bf00      	nop
 8006984:	371c      	adds	r7, #28
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800698e:	b480      	push	{r7}
 8006990:	b087      	sub	sp, #28
 8006992:	af00      	add	r7, sp, #0
 8006994:	60f8      	str	r0, [r7, #12]
 8006996:	60b9      	str	r1, [r7, #8]
 8006998:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	f023 0210 	bic.w	r2, r3, #16
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	031b      	lsls	r3, r3, #12
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b085      	sub	sp, #20
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f043 0307 	orr.w	r3, r3, #7
 8006a10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	609a      	str	r2, [r3, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	3714      	adds	r7, #20
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b087      	sub	sp, #28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	021a      	lsls	r2, r3, #8
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	431a      	orrs	r2, r3
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	609a      	str	r2, [r3, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	371c      	adds	r7, #28
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d101      	bne.n	8006a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	e068      	b.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a2e      	ldr	r2, [pc, #184]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d004      	beq.n	8006ab0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a2d      	ldr	r2, [pc, #180]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d108      	bne.n	8006ac2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ab6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ac8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a1e      	ldr	r2, [pc, #120]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01d      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aee:	d018      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a1b      	ldr	r2, [pc, #108]	; (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d013      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a1a      	ldr	r2, [pc, #104]	; (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d00e      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a18      	ldr	r2, [pc, #96]	; (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d009      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a13      	ldr	r2, [pc, #76]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d004      	beq.n	8006b22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a14      	ldr	r2, [pc, #80]	; (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d10c      	bne.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68ba      	ldr	r2, [r7, #8]
 8006b3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3714      	adds	r7, #20
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	40012c00 	.word	0x40012c00
 8006b60:	40013400 	.word	0x40013400
 8006b64:	40000400 	.word	0x40000400
 8006b68:	40000800 	.word	0x40000800
 8006b6c:	40000c00 	.word	0x40000c00
 8006b70:	40014000 	.word	0x40014000

08006b74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d101      	bne.n	8006bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e042      	b.n	8006c48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d106      	bne.n	8006bda <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f004 fb69 	bl	800b2ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2224      	movs	r2, #36	; 0x24
 8006bde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f022 0201 	bic.w	r2, r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f8c4 	bl	8006d80 <UART_SetConfig>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e022      	b.n	8006c48 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d002      	beq.n	8006c10 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fbb4 	bl	8007378 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f042 0201 	orr.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fc3b 	bl	80074bc <UART_CheckIdleState>
 8006c46:	4603      	mov	r3, r0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3708      	adds	r7, #8
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b08a      	sub	sp, #40	; 0x28
 8006c54:	af02      	add	r7, sp, #8
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c66:	2b20      	cmp	r3, #32
 8006c68:	f040 8084 	bne.w	8006d74 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d002      	beq.n	8006c78 <HAL_UART_Transmit+0x28>
 8006c72:	88fb      	ldrh	r3, [r7, #6]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d101      	bne.n	8006c7c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e07c      	b.n	8006d76 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d101      	bne.n	8006c8a <HAL_UART_Transmit+0x3a>
 8006c86:	2302      	movs	r3, #2
 8006c88:	e075      	b.n	8006d76 <HAL_UART_Transmit+0x126>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2221      	movs	r2, #33	; 0x21
 8006c9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ca2:	f7f9 ffb1 	bl	8000c08 <HAL_GetTick>
 8006ca6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	88fa      	ldrh	r2, [r7, #6]
 8006cac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	88fa      	ldrh	r2, [r7, #6]
 8006cb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cc0:	d108      	bne.n	8006cd4 <HAL_UART_Transmit+0x84>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d104      	bne.n	8006cd4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	e003      	b.n	8006cdc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006ce4:	e02d      	b.n	8006d42 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2200      	movs	r2, #0
 8006cee:	2180      	movs	r1, #128	; 0x80
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f000 fc2e 	bl	8007552 <UART_WaitOnFlagUntilTimeout>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d001      	beq.n	8006d00 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e03a      	b.n	8006d76 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10b      	bne.n	8006d1e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	881a      	ldrh	r2, [r3, #0]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d12:	b292      	uxth	r2, r2
 8006d14:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	3302      	adds	r3, #2
 8006d1a:	61bb      	str	r3, [r7, #24]
 8006d1c:	e008      	b.n	8006d30 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	781a      	ldrb	r2, [r3, #0]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	b292      	uxth	r2, r2
 8006d28:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1cb      	bne.n	8006ce6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2140      	movs	r1, #64	; 0x40
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 fbfa 	bl	8007552 <UART_WaitOnFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e006      	b.n	8006d76 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006d70:	2300      	movs	r3, #0
 8006d72:	e000      	b.n	8006d76 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006d74:	2302      	movs	r3, #2
  }
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3720      	adds	r7, #32
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
	...

08006d80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d84:	b08c      	sub	sp, #48	; 0x30
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	689a      	ldr	r2, [r3, #8]
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	431a      	orrs	r2, r3
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	4baa      	ldr	r3, [pc, #680]	; (8007058 <UART_SetConfig+0x2d8>)
 8006db0:	4013      	ands	r3, r2
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	6812      	ldr	r2, [r2, #0]
 8006db6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006db8:	430b      	orrs	r3, r1
 8006dba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	68da      	ldr	r2, [r3, #12]
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a9f      	ldr	r2, [pc, #636]	; (800705c <UART_SetConfig+0x2dc>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d004      	beq.n	8006dec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006de8:	4313      	orrs	r3, r2
 8006dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006df6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	6812      	ldr	r2, [r2, #0]
 8006dfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e00:	430b      	orrs	r3, r1
 8006e02:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0a:	f023 010f 	bic.w	r1, r3, #15
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a90      	ldr	r2, [pc, #576]	; (8007060 <UART_SetConfig+0x2e0>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d125      	bne.n	8006e70 <UART_SetConfig+0xf0>
 8006e24:	4b8f      	ldr	r3, [pc, #572]	; (8007064 <UART_SetConfig+0x2e4>)
 8006e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e2a:	f003 0303 	and.w	r3, r3, #3
 8006e2e:	2b03      	cmp	r3, #3
 8006e30:	d81a      	bhi.n	8006e68 <UART_SetConfig+0xe8>
 8006e32:	a201      	add	r2, pc, #4	; (adr r2, 8006e38 <UART_SetConfig+0xb8>)
 8006e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e38:	08006e49 	.word	0x08006e49
 8006e3c:	08006e59 	.word	0x08006e59
 8006e40:	08006e51 	.word	0x08006e51
 8006e44:	08006e61 	.word	0x08006e61
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e4e:	e116      	b.n	800707e <UART_SetConfig+0x2fe>
 8006e50:	2302      	movs	r3, #2
 8006e52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e56:	e112      	b.n	800707e <UART_SetConfig+0x2fe>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e5e:	e10e      	b.n	800707e <UART_SetConfig+0x2fe>
 8006e60:	2308      	movs	r3, #8
 8006e62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e66:	e10a      	b.n	800707e <UART_SetConfig+0x2fe>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e6e:	e106      	b.n	800707e <UART_SetConfig+0x2fe>
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a7c      	ldr	r2, [pc, #496]	; (8007068 <UART_SetConfig+0x2e8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d138      	bne.n	8006eec <UART_SetConfig+0x16c>
 8006e7a:	4b7a      	ldr	r3, [pc, #488]	; (8007064 <UART_SetConfig+0x2e4>)
 8006e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e80:	f003 030c 	and.w	r3, r3, #12
 8006e84:	2b0c      	cmp	r3, #12
 8006e86:	d82d      	bhi.n	8006ee4 <UART_SetConfig+0x164>
 8006e88:	a201      	add	r2, pc, #4	; (adr r2, 8006e90 <UART_SetConfig+0x110>)
 8006e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e8e:	bf00      	nop
 8006e90:	08006ec5 	.word	0x08006ec5
 8006e94:	08006ee5 	.word	0x08006ee5
 8006e98:	08006ee5 	.word	0x08006ee5
 8006e9c:	08006ee5 	.word	0x08006ee5
 8006ea0:	08006ed5 	.word	0x08006ed5
 8006ea4:	08006ee5 	.word	0x08006ee5
 8006ea8:	08006ee5 	.word	0x08006ee5
 8006eac:	08006ee5 	.word	0x08006ee5
 8006eb0:	08006ecd 	.word	0x08006ecd
 8006eb4:	08006ee5 	.word	0x08006ee5
 8006eb8:	08006ee5 	.word	0x08006ee5
 8006ebc:	08006ee5 	.word	0x08006ee5
 8006ec0:	08006edd 	.word	0x08006edd
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eca:	e0d8      	b.n	800707e <UART_SetConfig+0x2fe>
 8006ecc:	2302      	movs	r3, #2
 8006ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ed2:	e0d4      	b.n	800707e <UART_SetConfig+0x2fe>
 8006ed4:	2304      	movs	r3, #4
 8006ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eda:	e0d0      	b.n	800707e <UART_SetConfig+0x2fe>
 8006edc:	2308      	movs	r3, #8
 8006ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ee2:	e0cc      	b.n	800707e <UART_SetConfig+0x2fe>
 8006ee4:	2310      	movs	r3, #16
 8006ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eea:	e0c8      	b.n	800707e <UART_SetConfig+0x2fe>
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a5e      	ldr	r2, [pc, #376]	; (800706c <UART_SetConfig+0x2ec>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d125      	bne.n	8006f42 <UART_SetConfig+0x1c2>
 8006ef6:	4b5b      	ldr	r3, [pc, #364]	; (8007064 <UART_SetConfig+0x2e4>)
 8006ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f00:	2b30      	cmp	r3, #48	; 0x30
 8006f02:	d016      	beq.n	8006f32 <UART_SetConfig+0x1b2>
 8006f04:	2b30      	cmp	r3, #48	; 0x30
 8006f06:	d818      	bhi.n	8006f3a <UART_SetConfig+0x1ba>
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d00a      	beq.n	8006f22 <UART_SetConfig+0x1a2>
 8006f0c:	2b20      	cmp	r3, #32
 8006f0e:	d814      	bhi.n	8006f3a <UART_SetConfig+0x1ba>
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d002      	beq.n	8006f1a <UART_SetConfig+0x19a>
 8006f14:	2b10      	cmp	r3, #16
 8006f16:	d008      	beq.n	8006f2a <UART_SetConfig+0x1aa>
 8006f18:	e00f      	b.n	8006f3a <UART_SetConfig+0x1ba>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f20:	e0ad      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f22:	2302      	movs	r3, #2
 8006f24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f28:	e0a9      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f2a:	2304      	movs	r3, #4
 8006f2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f30:	e0a5      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f32:	2308      	movs	r3, #8
 8006f34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f38:	e0a1      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f3a:	2310      	movs	r3, #16
 8006f3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f40:	e09d      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a4a      	ldr	r2, [pc, #296]	; (8007070 <UART_SetConfig+0x2f0>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d125      	bne.n	8006f98 <UART_SetConfig+0x218>
 8006f4c:	4b45      	ldr	r3, [pc, #276]	; (8007064 <UART_SetConfig+0x2e4>)
 8006f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f52:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006f56:	2bc0      	cmp	r3, #192	; 0xc0
 8006f58:	d016      	beq.n	8006f88 <UART_SetConfig+0x208>
 8006f5a:	2bc0      	cmp	r3, #192	; 0xc0
 8006f5c:	d818      	bhi.n	8006f90 <UART_SetConfig+0x210>
 8006f5e:	2b80      	cmp	r3, #128	; 0x80
 8006f60:	d00a      	beq.n	8006f78 <UART_SetConfig+0x1f8>
 8006f62:	2b80      	cmp	r3, #128	; 0x80
 8006f64:	d814      	bhi.n	8006f90 <UART_SetConfig+0x210>
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <UART_SetConfig+0x1f0>
 8006f6a:	2b40      	cmp	r3, #64	; 0x40
 8006f6c:	d008      	beq.n	8006f80 <UART_SetConfig+0x200>
 8006f6e:	e00f      	b.n	8006f90 <UART_SetConfig+0x210>
 8006f70:	2300      	movs	r3, #0
 8006f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f76:	e082      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f78:	2302      	movs	r3, #2
 8006f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f7e:	e07e      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f80:	2304      	movs	r3, #4
 8006f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f86:	e07a      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f88:	2308      	movs	r3, #8
 8006f8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f8e:	e076      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f90:	2310      	movs	r3, #16
 8006f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f96:	e072      	b.n	800707e <UART_SetConfig+0x2fe>
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a35      	ldr	r2, [pc, #212]	; (8007074 <UART_SetConfig+0x2f4>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d12a      	bne.n	8006ff8 <UART_SetConfig+0x278>
 8006fa2:	4b30      	ldr	r3, [pc, #192]	; (8007064 <UART_SetConfig+0x2e4>)
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fb0:	d01a      	beq.n	8006fe8 <UART_SetConfig+0x268>
 8006fb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fb6:	d81b      	bhi.n	8006ff0 <UART_SetConfig+0x270>
 8006fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fbc:	d00c      	beq.n	8006fd8 <UART_SetConfig+0x258>
 8006fbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fc2:	d815      	bhi.n	8006ff0 <UART_SetConfig+0x270>
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <UART_SetConfig+0x250>
 8006fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fcc:	d008      	beq.n	8006fe0 <UART_SetConfig+0x260>
 8006fce:	e00f      	b.n	8006ff0 <UART_SetConfig+0x270>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fd6:	e052      	b.n	800707e <UART_SetConfig+0x2fe>
 8006fd8:	2302      	movs	r3, #2
 8006fda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fde:	e04e      	b.n	800707e <UART_SetConfig+0x2fe>
 8006fe0:	2304      	movs	r3, #4
 8006fe2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fe6:	e04a      	b.n	800707e <UART_SetConfig+0x2fe>
 8006fe8:	2308      	movs	r3, #8
 8006fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fee:	e046      	b.n	800707e <UART_SetConfig+0x2fe>
 8006ff0:	2310      	movs	r3, #16
 8006ff2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ff6:	e042      	b.n	800707e <UART_SetConfig+0x2fe>
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a17      	ldr	r2, [pc, #92]	; (800705c <UART_SetConfig+0x2dc>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d13a      	bne.n	8007078 <UART_SetConfig+0x2f8>
 8007002:	4b18      	ldr	r3, [pc, #96]	; (8007064 <UART_SetConfig+0x2e4>)
 8007004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007008:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800700c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007010:	d01a      	beq.n	8007048 <UART_SetConfig+0x2c8>
 8007012:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007016:	d81b      	bhi.n	8007050 <UART_SetConfig+0x2d0>
 8007018:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800701c:	d00c      	beq.n	8007038 <UART_SetConfig+0x2b8>
 800701e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007022:	d815      	bhi.n	8007050 <UART_SetConfig+0x2d0>
 8007024:	2b00      	cmp	r3, #0
 8007026:	d003      	beq.n	8007030 <UART_SetConfig+0x2b0>
 8007028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800702c:	d008      	beq.n	8007040 <UART_SetConfig+0x2c0>
 800702e:	e00f      	b.n	8007050 <UART_SetConfig+0x2d0>
 8007030:	2300      	movs	r3, #0
 8007032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007036:	e022      	b.n	800707e <UART_SetConfig+0x2fe>
 8007038:	2302      	movs	r3, #2
 800703a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800703e:	e01e      	b.n	800707e <UART_SetConfig+0x2fe>
 8007040:	2304      	movs	r3, #4
 8007042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007046:	e01a      	b.n	800707e <UART_SetConfig+0x2fe>
 8007048:	2308      	movs	r3, #8
 800704a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800704e:	e016      	b.n	800707e <UART_SetConfig+0x2fe>
 8007050:	2310      	movs	r3, #16
 8007052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007056:	e012      	b.n	800707e <UART_SetConfig+0x2fe>
 8007058:	cfff69f3 	.word	0xcfff69f3
 800705c:	40008000 	.word	0x40008000
 8007060:	40013800 	.word	0x40013800
 8007064:	40021000 	.word	0x40021000
 8007068:	40004400 	.word	0x40004400
 800706c:	40004800 	.word	0x40004800
 8007070:	40004c00 	.word	0x40004c00
 8007074:	40005000 	.word	0x40005000
 8007078:	2310      	movs	r3, #16
 800707a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4aae      	ldr	r2, [pc, #696]	; (800733c <UART_SetConfig+0x5bc>)
 8007084:	4293      	cmp	r3, r2
 8007086:	f040 8097 	bne.w	80071b8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800708a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800708e:	2b08      	cmp	r3, #8
 8007090:	d823      	bhi.n	80070da <UART_SetConfig+0x35a>
 8007092:	a201      	add	r2, pc, #4	; (adr r2, 8007098 <UART_SetConfig+0x318>)
 8007094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007098:	080070bd 	.word	0x080070bd
 800709c:	080070db 	.word	0x080070db
 80070a0:	080070c5 	.word	0x080070c5
 80070a4:	080070db 	.word	0x080070db
 80070a8:	080070cb 	.word	0x080070cb
 80070ac:	080070db 	.word	0x080070db
 80070b0:	080070db 	.word	0x080070db
 80070b4:	080070db 	.word	0x080070db
 80070b8:	080070d3 	.word	0x080070d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070bc:	f7fe fa90 	bl	80055e0 <HAL_RCC_GetPCLK1Freq>
 80070c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80070c2:	e010      	b.n	80070e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c4:	4b9e      	ldr	r3, [pc, #632]	; (8007340 <UART_SetConfig+0x5c0>)
 80070c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80070c8:	e00d      	b.n	80070e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070ca:	f7fe f9f1 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 80070ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80070d0:	e009      	b.n	80070e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80070d8:	e005      	b.n	80070e6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80070da:	2300      	movs	r3, #0
 80070dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80070e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 8130 	beq.w	800734e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	4a94      	ldr	r2, [pc, #592]	; (8007344 <UART_SetConfig+0x5c4>)
 80070f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070f8:	461a      	mov	r2, r3
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007100:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	685a      	ldr	r2, [r3, #4]
 8007106:	4613      	mov	r3, r2
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	4413      	add	r3, r2
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	429a      	cmp	r2, r3
 8007110:	d305      	bcc.n	800711e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007118:	69ba      	ldr	r2, [r7, #24]
 800711a:	429a      	cmp	r2, r3
 800711c:	d903      	bls.n	8007126 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007124:	e113      	b.n	800734e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	2200      	movs	r2, #0
 800712a:	60bb      	str	r3, [r7, #8]
 800712c:	60fa      	str	r2, [r7, #12]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007132:	4a84      	ldr	r2, [pc, #528]	; (8007344 <UART_SetConfig+0x5c4>)
 8007134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007138:	b29b      	uxth	r3, r3
 800713a:	2200      	movs	r2, #0
 800713c:	603b      	str	r3, [r7, #0]
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007144:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007148:	f7f9 fbb0 	bl	80008ac <__aeabi_uldivmod>
 800714c:	4602      	mov	r2, r0
 800714e:	460b      	mov	r3, r1
 8007150:	4610      	mov	r0, r2
 8007152:	4619      	mov	r1, r3
 8007154:	f04f 0200 	mov.w	r2, #0
 8007158:	f04f 0300 	mov.w	r3, #0
 800715c:	020b      	lsls	r3, r1, #8
 800715e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007162:	0202      	lsls	r2, r0, #8
 8007164:	6979      	ldr	r1, [r7, #20]
 8007166:	6849      	ldr	r1, [r1, #4]
 8007168:	0849      	lsrs	r1, r1, #1
 800716a:	2000      	movs	r0, #0
 800716c:	460c      	mov	r4, r1
 800716e:	4605      	mov	r5, r0
 8007170:	eb12 0804 	adds.w	r8, r2, r4
 8007174:	eb43 0905 	adc.w	r9, r3, r5
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	469a      	mov	sl, r3
 8007180:	4693      	mov	fp, r2
 8007182:	4652      	mov	r2, sl
 8007184:	465b      	mov	r3, fp
 8007186:	4640      	mov	r0, r8
 8007188:	4649      	mov	r1, r9
 800718a:	f7f9 fb8f 	bl	80008ac <__aeabi_uldivmod>
 800718e:	4602      	mov	r2, r0
 8007190:	460b      	mov	r3, r1
 8007192:	4613      	mov	r3, r2
 8007194:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007196:	6a3b      	ldr	r3, [r7, #32]
 8007198:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800719c:	d308      	bcc.n	80071b0 <UART_SetConfig+0x430>
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071a4:	d204      	bcs.n	80071b0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	6a3a      	ldr	r2, [r7, #32]
 80071ac:	60da      	str	r2, [r3, #12]
 80071ae:	e0ce      	b.n	800734e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80071b6:	e0ca      	b.n	800734e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071c0:	d166      	bne.n	8007290 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80071c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80071c6:	2b08      	cmp	r3, #8
 80071c8:	d827      	bhi.n	800721a <UART_SetConfig+0x49a>
 80071ca:	a201      	add	r2, pc, #4	; (adr r2, 80071d0 <UART_SetConfig+0x450>)
 80071cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d0:	080071f5 	.word	0x080071f5
 80071d4:	080071fd 	.word	0x080071fd
 80071d8:	08007205 	.word	0x08007205
 80071dc:	0800721b 	.word	0x0800721b
 80071e0:	0800720b 	.word	0x0800720b
 80071e4:	0800721b 	.word	0x0800721b
 80071e8:	0800721b 	.word	0x0800721b
 80071ec:	0800721b 	.word	0x0800721b
 80071f0:	08007213 	.word	0x08007213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071f4:	f7fe f9f4 	bl	80055e0 <HAL_RCC_GetPCLK1Freq>
 80071f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80071fa:	e014      	b.n	8007226 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071fc:	f7fe fa06 	bl	800560c <HAL_RCC_GetPCLK2Freq>
 8007200:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007202:	e010      	b.n	8007226 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007204:	4b4e      	ldr	r3, [pc, #312]	; (8007340 <UART_SetConfig+0x5c0>)
 8007206:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007208:	e00d      	b.n	8007226 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800720a:	f7fe f951 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 800720e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007210:	e009      	b.n	8007226 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007218:	e005      	b.n	8007226 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007224:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 8090 	beq.w	800734e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007232:	4a44      	ldr	r2, [pc, #272]	; (8007344 <UART_SetConfig+0x5c4>)
 8007234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007238:	461a      	mov	r2, r3
 800723a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007240:	005a      	lsls	r2, r3, #1
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	085b      	lsrs	r3, r3, #1
 8007248:	441a      	add	r2, r3
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007252:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	2b0f      	cmp	r3, #15
 8007258:	d916      	bls.n	8007288 <UART_SetConfig+0x508>
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007260:	d212      	bcs.n	8007288 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	b29b      	uxth	r3, r3
 8007266:	f023 030f 	bic.w	r3, r3, #15
 800726a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	085b      	lsrs	r3, r3, #1
 8007270:	b29b      	uxth	r3, r3
 8007272:	f003 0307 	and.w	r3, r3, #7
 8007276:	b29a      	uxth	r2, r3
 8007278:	8bfb      	ldrh	r3, [r7, #30]
 800727a:	4313      	orrs	r3, r2
 800727c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	8bfa      	ldrh	r2, [r7, #30]
 8007284:	60da      	str	r2, [r3, #12]
 8007286:	e062      	b.n	800734e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800728e:	e05e      	b.n	800734e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007290:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007294:	2b08      	cmp	r3, #8
 8007296:	d828      	bhi.n	80072ea <UART_SetConfig+0x56a>
 8007298:	a201      	add	r2, pc, #4	; (adr r2, 80072a0 <UART_SetConfig+0x520>)
 800729a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800729e:	bf00      	nop
 80072a0:	080072c5 	.word	0x080072c5
 80072a4:	080072cd 	.word	0x080072cd
 80072a8:	080072d5 	.word	0x080072d5
 80072ac:	080072eb 	.word	0x080072eb
 80072b0:	080072db 	.word	0x080072db
 80072b4:	080072eb 	.word	0x080072eb
 80072b8:	080072eb 	.word	0x080072eb
 80072bc:	080072eb 	.word	0x080072eb
 80072c0:	080072e3 	.word	0x080072e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c4:	f7fe f98c 	bl	80055e0 <HAL_RCC_GetPCLK1Freq>
 80072c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80072ca:	e014      	b.n	80072f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072cc:	f7fe f99e 	bl	800560c <HAL_RCC_GetPCLK2Freq>
 80072d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80072d2:	e010      	b.n	80072f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072d4:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <UART_SetConfig+0x5c0>)
 80072d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80072d8:	e00d      	b.n	80072f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072da:	f7fe f8e9 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 80072de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80072e0:	e009      	b.n	80072f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80072e8:	e005      	b.n	80072f6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80072f4:	bf00      	nop
    }

    if (pclk != 0U)
 80072f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d028      	beq.n	800734e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007300:	4a10      	ldr	r2, [pc, #64]	; (8007344 <UART_SetConfig+0x5c4>)
 8007302:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007306:	461a      	mov	r2, r3
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	fbb3 f2f2 	udiv	r2, r3, r2
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	085b      	lsrs	r3, r3, #1
 8007314:	441a      	add	r2, r3
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	fbb2 f3f3 	udiv	r3, r2, r3
 800731e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	2b0f      	cmp	r3, #15
 8007324:	d910      	bls.n	8007348 <UART_SetConfig+0x5c8>
 8007326:	6a3b      	ldr	r3, [r7, #32]
 8007328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800732c:	d20c      	bcs.n	8007348 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800732e:	6a3b      	ldr	r3, [r7, #32]
 8007330:	b29a      	uxth	r2, r3
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	60da      	str	r2, [r3, #12]
 8007338:	e009      	b.n	800734e <UART_SetConfig+0x5ce>
 800733a:	bf00      	nop
 800733c:	40008000 	.word	0x40008000
 8007340:	00f42400 	.word	0x00f42400
 8007344:	0800c2e8 	.word	0x0800c2e8
      }
      else
      {
        ret = HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	2201      	movs	r2, #1
 8007352:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	2201      	movs	r2, #1
 800735a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2200      	movs	r2, #0
 8007362:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	2200      	movs	r2, #0
 8007368:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800736a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800736e:	4618      	mov	r0, r3
 8007370:	3730      	adds	r7, #48	; 0x30
 8007372:	46bd      	mov	sp, r7
 8007374:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00a      	beq.n	80073a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	430a      	orrs	r2, r1
 80073c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ea:	f003 0308 	and.w	r3, r3, #8
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	430a      	orrs	r2, r1
 8007406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800742e:	f003 0320 	and.w	r3, r3, #32
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00a      	beq.n	800744c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	430a      	orrs	r2, r1
 800744a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d01a      	beq.n	800748e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	430a      	orrs	r2, r1
 800746c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007472:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007476:	d10a      	bne.n	800748e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00a      	beq.n	80074b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	430a      	orrs	r2, r1
 80074ae:	605a      	str	r2, [r3, #4]
  }
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074cc:	f7f9 fb9c 	bl	8000c08 <HAL_GetTick>
 80074d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0308 	and.w	r3, r3, #8
 80074dc:	2b08      	cmp	r3, #8
 80074de:	d10e      	bne.n	80074fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f82f 	bl	8007552 <UART_WaitOnFlagUntilTimeout>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d001      	beq.n	80074fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e025      	b.n	800754a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b04      	cmp	r3, #4
 800750a:	d10e      	bne.n	800752a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800750c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f819 	bl	8007552 <UART_WaitOnFlagUntilTimeout>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e00f      	b.n	800754a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2220      	movs	r2, #32
 800752e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2220      	movs	r2, #32
 8007536:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3710      	adds	r7, #16
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b09c      	sub	sp, #112	; 0x70
 8007556:	af00      	add	r7, sp, #0
 8007558:	60f8      	str	r0, [r7, #12]
 800755a:	60b9      	str	r1, [r7, #8]
 800755c:	603b      	str	r3, [r7, #0]
 800755e:	4613      	mov	r3, r2
 8007560:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007562:	e0a9      	b.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007564:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756a:	f000 80a5 	beq.w	80076b8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800756e:	f7f9 fb4b 	bl	8000c08 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800757a:	429a      	cmp	r2, r3
 800757c:	d302      	bcc.n	8007584 <UART_WaitOnFlagUntilTimeout+0x32>
 800757e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007580:	2b00      	cmp	r3, #0
 8007582:	d140      	bne.n	8007606 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800758c:	e853 3f00 	ldrex	r3, [r3]
 8007590:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007592:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007594:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007598:	667b      	str	r3, [r7, #100]	; 0x64
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075a4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80075b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1e6      	bne.n	8007584 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3308      	adds	r3, #8
 80075bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80075c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c8:	f023 0301 	bic.w	r3, r3, #1
 80075cc:	663b      	str	r3, [r7, #96]	; 0x60
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3308      	adds	r3, #8
 80075d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80075d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80075d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80075dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80075e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e5      	bne.n	80075b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2220      	movs	r2, #32
 80075f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e069      	b.n	80076da <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0304 	and.w	r3, r3, #4
 8007610:	2b00      	cmp	r3, #0
 8007612:	d051      	beq.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	69db      	ldr	r3, [r3, #28]
 800761a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800761e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007622:	d149      	bne.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800762c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007636:	e853 3f00 	ldrex	r3, [r3]
 800763a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800763c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007642:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	461a      	mov	r2, r3
 800764a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800764c:	637b      	str	r3, [r7, #52]	; 0x34
 800764e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007652:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007654:	e841 2300 	strex	r3, r2, [r1]
 8007658:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800765a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e6      	bne.n	800762e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3308      	adds	r3, #8
 8007666:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	613b      	str	r3, [r7, #16]
   return(result);
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	f023 0301 	bic.w	r3, r3, #1
 8007676:	66bb      	str	r3, [r7, #104]	; 0x68
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3308      	adds	r3, #8
 800767e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007680:	623a      	str	r2, [r7, #32]
 8007682:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	69f9      	ldr	r1, [r7, #28]
 8007686:	6a3a      	ldr	r2, [r7, #32]
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	61bb      	str	r3, [r7, #24]
   return(result);
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e5      	bne.n	8007660 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2220      	movs	r2, #32
 8007698:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2220      	movs	r2, #32
 80076a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2220      	movs	r2, #32
 80076a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e010      	b.n	80076da <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	69da      	ldr	r2, [r3, #28]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	4013      	ands	r3, r2
 80076c2:	68ba      	ldr	r2, [r7, #8]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	bf0c      	ite	eq
 80076c8:	2301      	moveq	r3, #1
 80076ca:	2300      	movne	r3, #0
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	461a      	mov	r2, r3
 80076d0:	79fb      	ldrb	r3, [r7, #7]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	f43f af46 	beq.w	8007564 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3770      	adds	r7, #112	; 0x70
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80076e2:	b480      	push	{r7}
 80076e4:	b085      	sub	sp, #20
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d101      	bne.n	80076f8 <HAL_UARTEx_DisableFifoMode+0x16>
 80076f4:	2302      	movs	r3, #2
 80076f6:	e027      	b.n	8007748 <HAL_UARTEx_DisableFifoMode+0x66>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2224      	movs	r2, #36	; 0x24
 8007704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0201 	bic.w	r2, r2, #1
 800771e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007726:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2220      	movs	r2, #32
 800773a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007764:	2b01      	cmp	r3, #1
 8007766:	d101      	bne.n	800776c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007768:	2302      	movs	r3, #2
 800776a:	e02d      	b.n	80077c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2224      	movs	r2, #36	; 0x24
 8007778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f022 0201 	bic.w	r2, r2, #1
 8007792:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	683a      	ldr	r2, [r7, #0]
 80077a4:	430a      	orrs	r2, r1
 80077a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f84f 	bl	800784c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2220      	movs	r2, #32
 80077ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d101      	bne.n	80077e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80077e4:	2302      	movs	r3, #2
 80077e6:	e02d      	b.n	8007844 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2224      	movs	r2, #36	; 0x24
 80077f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f022 0201 	bic.w	r2, r2, #1
 800780e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	683a      	ldr	r2, [r7, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 f811 	bl	800784c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2220      	movs	r2, #32
 8007836:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800784c:	b480      	push	{r7}
 800784e:	b085      	sub	sp, #20
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007858:	2b00      	cmp	r3, #0
 800785a:	d108      	bne.n	800786e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800786c:	e031      	b.n	80078d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800786e:	2308      	movs	r3, #8
 8007870:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007872:	2308      	movs	r3, #8
 8007874:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	0e5b      	lsrs	r3, r3, #25
 800787e:	b2db      	uxtb	r3, r3
 8007880:	f003 0307 	and.w	r3, r3, #7
 8007884:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	0f5b      	lsrs	r3, r3, #29
 800788e:	b2db      	uxtb	r3, r3
 8007890:	f003 0307 	and.w	r3, r3, #7
 8007894:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007896:	7bbb      	ldrb	r3, [r7, #14]
 8007898:	7b3a      	ldrb	r2, [r7, #12]
 800789a:	4911      	ldr	r1, [pc, #68]	; (80078e0 <UARTEx_SetNbDataToProcess+0x94>)
 800789c:	5c8a      	ldrb	r2, [r1, r2]
 800789e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80078a2:	7b3a      	ldrb	r2, [r7, #12]
 80078a4:	490f      	ldr	r1, [pc, #60]	; (80078e4 <UARTEx_SetNbDataToProcess+0x98>)
 80078a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80078a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078b4:	7bfb      	ldrb	r3, [r7, #15]
 80078b6:	7b7a      	ldrb	r2, [r7, #13]
 80078b8:	4909      	ldr	r1, [pc, #36]	; (80078e0 <UARTEx_SetNbDataToProcess+0x94>)
 80078ba:	5c8a      	ldrb	r2, [r1, r2]
 80078bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80078c0:	7b7a      	ldrb	r2, [r7, #13]
 80078c2:	4908      	ldr	r1, [pc, #32]	; (80078e4 <UARTEx_SetNbDataToProcess+0x98>)
 80078c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80078ca:	b29a      	uxth	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80078d2:	bf00      	nop
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	0800c300 	.word	0x0800c300
 80078e4:	0800c308 	.word	0x0800c308

080078e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	4603      	mov	r3, r0
 80078f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80078f2:	2300      	movs	r3, #0
 80078f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80078f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078fa:	2b84      	cmp	r3, #132	; 0x84
 80078fc:	d005      	beq.n	800790a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80078fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	4413      	add	r3, r2
 8007906:	3303      	adds	r3, #3
 8007908:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800790a:	68fb      	ldr	r3, [r7, #12]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3714      	adds	r7, #20
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800791c:	f000 fade 	bl	8007edc <vTaskStartScheduler>
  
  return osOK;
 8007920:	2300      	movs	r3, #0
}
 8007922:	4618      	mov	r0, r3
 8007924:	bd80      	pop	{r7, pc}

08007926 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007926:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007928:	b089      	sub	sp, #36	; 0x24
 800792a:	af04      	add	r7, sp, #16
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d020      	beq.n	800797a <osThreadCreate+0x54>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d01c      	beq.n	800797a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685c      	ldr	r4, [r3, #4]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681d      	ldr	r5, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	691e      	ldr	r6, [r3, #16]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff ffc8 	bl	80078e8 <makeFreeRtosPriority>
 8007958:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007962:	9202      	str	r2, [sp, #8]
 8007964:	9301      	str	r3, [sp, #4]
 8007966:	9100      	str	r1, [sp, #0]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	4632      	mov	r2, r6
 800796c:	4629      	mov	r1, r5
 800796e:	4620      	mov	r0, r4
 8007970:	f000 f8ed 	bl	8007b4e <xTaskCreateStatic>
 8007974:	4603      	mov	r3, r0
 8007976:	60fb      	str	r3, [r7, #12]
 8007978:	e01c      	b.n	80079b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685c      	ldr	r4, [r3, #4]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007986:	b29e      	uxth	r6, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff ffaa 	bl	80078e8 <makeFreeRtosPriority>
 8007994:	4602      	mov	r2, r0
 8007996:	f107 030c 	add.w	r3, r7, #12
 800799a:	9301      	str	r3, [sp, #4]
 800799c:	9200      	str	r2, [sp, #0]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	4632      	mov	r2, r6
 80079a2:	4629      	mov	r1, r5
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 f92f 	bl	8007c08 <xTaskCreate>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d001      	beq.n	80079b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80079b0:	2300      	movs	r3, #0
 80079b2:	e000      	b.n	80079b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80079b4:	68fb      	ldr	r3, [r7, #12]
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3714      	adds	r7, #20
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080079be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b084      	sub	sp, #16
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d001      	beq.n	80079d4 <osDelay+0x16>
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	e000      	b.n	80079d6 <osDelay+0x18>
 80079d4:	2301      	movs	r3, #1
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fa4c 	bl	8007e74 <vTaskDelay>
  
  return osOK;
 80079dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079e6:	b480      	push	{r7}
 80079e8:	b083      	sub	sp, #12
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f103 0208 	add.w	r2, r3, #8
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f04f 32ff 	mov.w	r2, #4294967295
 80079fe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f103 0208 	add.w	r2, r3, #8
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f103 0208 	add.w	r2, r3, #8
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a1a:	bf00      	nop
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a26:	b480      	push	{r7}
 8007a28:	b083      	sub	sp, #12
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	689a      	ldr	r2, [r3, #8]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	689b      	ldr	r3, [r3, #8]
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	683a      	ldr	r2, [r7, #0]
 8007a6a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	1c5a      	adds	r2, r3, #1
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	601a      	str	r2, [r3, #0]
}
 8007a7c:	bf00      	nop
 8007a7e:	3714      	adds	r7, #20
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9e:	d103      	bne.n	8007aa8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	e00c      	b.n	8007ac2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	3308      	adds	r3, #8
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	e002      	b.n	8007ab6 <vListInsert+0x2e>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	60fb      	str	r3, [r7, #12]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d2f6      	bcs.n	8007ab0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	1c5a      	adds	r2, r3, #1
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	601a      	str	r2, [r3, #0]
}
 8007aee:	bf00      	nop
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007afa:	b480      	push	{r7}
 8007afc:	b085      	sub	sp, #20
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	6892      	ldr	r2, [r2, #8]
 8007b10:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6852      	ldr	r2, [r2, #4]
 8007b1a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d103      	bne.n	8007b2e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689a      	ldr	r2, [r3, #8]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	1e5a      	subs	r2, r3, #1
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr

08007b4e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b08e      	sub	sp, #56	; 0x38
 8007b52:	af04      	add	r7, sp, #16
 8007b54:	60f8      	str	r0, [r7, #12]
 8007b56:	60b9      	str	r1, [r7, #8]
 8007b58:	607a      	str	r2, [r7, #4]
 8007b5a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10a      	bne.n	8007b78 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b66:	f383 8811 	msr	BASEPRI, r3
 8007b6a:	f3bf 8f6f 	isb	sy
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007b74:	bf00      	nop
 8007b76:	e7fe      	b.n	8007b76 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10a      	bne.n	8007b94 <xTaskCreateStatic+0x46>
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	61fb      	str	r3, [r7, #28]
}
 8007b90:	bf00      	nop
 8007b92:	e7fe      	b.n	8007b92 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b94:	2354      	movs	r3, #84	; 0x54
 8007b96:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	2b54      	cmp	r3, #84	; 0x54
 8007b9c:	d00a      	beq.n	8007bb4 <xTaskCreateStatic+0x66>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	61bb      	str	r3, [r7, #24]
}
 8007bb0:	bf00      	nop
 8007bb2:	e7fe      	b.n	8007bb2 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d01e      	beq.n	8007bfa <xTaskCreateStatic+0xac>
 8007bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d01b      	beq.n	8007bfa <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bca:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bce:	2202      	movs	r2, #2
 8007bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	9303      	str	r3, [sp, #12]
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bda:	9302      	str	r3, [sp, #8]
 8007bdc:	f107 0314 	add.w	r3, r7, #20
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	68b9      	ldr	r1, [r7, #8]
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 f850 	bl	8007c92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bf4:	f000 f8d4 	bl	8007da0 <prvAddNewTaskToReadyList>
 8007bf8:	e001      	b.n	8007bfe <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007bfe:	697b      	ldr	r3, [r7, #20]
	}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3728      	adds	r7, #40	; 0x28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b08c      	sub	sp, #48	; 0x30
 8007c0c:	af04      	add	r7, sp, #16
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	603b      	str	r3, [r7, #0]
 8007c14:	4613      	mov	r3, r2
 8007c16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c18:	88fb      	ldrh	r3, [r7, #6]
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f000 fec3 	bl	80089a8 <pvPortMalloc>
 8007c22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00e      	beq.n	8007c48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c2a:	2054      	movs	r0, #84	; 0x54
 8007c2c:	f000 febc 	bl	80089a8 <pvPortMalloc>
 8007c30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c32:	69fb      	ldr	r3, [r7, #28]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d003      	beq.n	8007c40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	631a      	str	r2, [r3, #48]	; 0x30
 8007c3e:	e005      	b.n	8007c4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c40:	6978      	ldr	r0, [r7, #20]
 8007c42:	f000 ff7d 	bl	8008b40 <vPortFree>
 8007c46:	e001      	b.n	8007c4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d017      	beq.n	8007c82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c5a:	88fa      	ldrh	r2, [r7, #6]
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	9303      	str	r3, [sp, #12]
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	9302      	str	r3, [sp, #8]
 8007c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c66:	9301      	str	r3, [sp, #4]
 8007c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	68b9      	ldr	r1, [r7, #8]
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f000 f80e 	bl	8007c92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c76:	69f8      	ldr	r0, [r7, #28]
 8007c78:	f000 f892 	bl	8007da0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	61bb      	str	r3, [r7, #24]
 8007c80:	e002      	b.n	8007c88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c82:	f04f 33ff 	mov.w	r3, #4294967295
 8007c86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c88:	69bb      	ldr	r3, [r7, #24]
	}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3720      	adds	r7, #32
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b088      	sub	sp, #32
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	60f8      	str	r0, [r7, #12]
 8007c9a:	60b9      	str	r1, [r7, #8]
 8007c9c:	607a      	str	r2, [r7, #4]
 8007c9e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007caa:	3b01      	subs	r3, #1
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	f023 0307 	bic.w	r3, r3, #7
 8007cb8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	f003 0307 	and.w	r3, r3, #7
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <prvInitialiseNewTask+0x48>
	__asm volatile
 8007cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc8:	f383 8811 	msr	BASEPRI, r3
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	f3bf 8f4f 	dsb	sy
 8007cd4:	617b      	str	r3, [r7, #20]
}
 8007cd6:	bf00      	nop
 8007cd8:	e7fe      	b.n	8007cd8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01f      	beq.n	8007d20 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	61fb      	str	r3, [r7, #28]
 8007ce4:	e012      	b.n	8007d0c <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	4413      	add	r3, r2
 8007cec:	7819      	ldrb	r1, [r3, #0]
 8007cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	3334      	adds	r3, #52	; 0x34
 8007cf6:	460a      	mov	r2, r1
 8007cf8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	4413      	add	r3, r2
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d006      	beq.n	8007d14 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	61fb      	str	r3, [r7, #28]
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	2b0f      	cmp	r3, #15
 8007d10:	d9e9      	bls.n	8007ce6 <prvInitialiseNewTask+0x54>
 8007d12:	e000      	b.n	8007d16 <prvInitialiseNewTask+0x84>
			{
				break;
 8007d14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d1e:	e003      	b.n	8007d28 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d2a:	2b06      	cmp	r3, #6
 8007d2c:	d901      	bls.n	8007d32 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d2e:	2306      	movs	r3, #6
 8007d30:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d36:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d3c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d40:	2200      	movs	r2, #0
 8007d42:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d46:	3304      	adds	r3, #4
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7ff fe6c 	bl	8007a26 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	3318      	adds	r3, #24
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fe67 	bl	8007a26 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d60:	f1c3 0207 	rsb	r2, r3, #7
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d6c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d70:	2200      	movs	r2, #0
 8007d72:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	68f9      	ldr	r1, [r7, #12]
 8007d80:	69b8      	ldr	r0, [r7, #24]
 8007d82:	f000 fc05 	bl	8008590 <pxPortInitialiseStack>
 8007d86:	4602      	mov	r2, r0
 8007d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d002      	beq.n	8007d98 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d98:	bf00      	nop
 8007d9a:	3720      	adds	r7, #32
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007da8:	f000 fd1c 	bl	80087e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007dac:	4b2a      	ldr	r3, [pc, #168]	; (8007e58 <prvAddNewTaskToReadyList+0xb8>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	3301      	adds	r3, #1
 8007db2:	4a29      	ldr	r2, [pc, #164]	; (8007e58 <prvAddNewTaskToReadyList+0xb8>)
 8007db4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007db6:	4b29      	ldr	r3, [pc, #164]	; (8007e5c <prvAddNewTaskToReadyList+0xbc>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d109      	bne.n	8007dd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dbe:	4a27      	ldr	r2, [pc, #156]	; (8007e5c <prvAddNewTaskToReadyList+0xbc>)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007dc4:	4b24      	ldr	r3, [pc, #144]	; (8007e58 <prvAddNewTaskToReadyList+0xb8>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d110      	bne.n	8007dee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007dcc:	f000 fabc 	bl	8008348 <prvInitialiseTaskLists>
 8007dd0:	e00d      	b.n	8007dee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dd2:	4b23      	ldr	r3, [pc, #140]	; (8007e60 <prvAddNewTaskToReadyList+0xc0>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dda:	4b20      	ldr	r3, [pc, #128]	; (8007e5c <prvAddNewTaskToReadyList+0xbc>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d802      	bhi.n	8007dee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007de8:	4a1c      	ldr	r2, [pc, #112]	; (8007e5c <prvAddNewTaskToReadyList+0xbc>)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dee:	4b1d      	ldr	r3, [pc, #116]	; (8007e64 <prvAddNewTaskToReadyList+0xc4>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	3301      	adds	r3, #1
 8007df4:	4a1b      	ldr	r2, [pc, #108]	; (8007e64 <prvAddNewTaskToReadyList+0xc4>)
 8007df6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	409a      	lsls	r2, r3
 8007e00:	4b19      	ldr	r3, [pc, #100]	; (8007e68 <prvAddNewTaskToReadyList+0xc8>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	4a18      	ldr	r2, [pc, #96]	; (8007e68 <prvAddNewTaskToReadyList+0xc8>)
 8007e08:	6013      	str	r3, [r2, #0]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e0e:	4613      	mov	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4a15      	ldr	r2, [pc, #84]	; (8007e6c <prvAddNewTaskToReadyList+0xcc>)
 8007e18:	441a      	add	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	3304      	adds	r3, #4
 8007e1e:	4619      	mov	r1, r3
 8007e20:	4610      	mov	r0, r2
 8007e22:	f7ff fe0d 	bl	8007a40 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e26:	f000 fd0d 	bl	8008844 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e2a:	4b0d      	ldr	r3, [pc, #52]	; (8007e60 <prvAddNewTaskToReadyList+0xc0>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00e      	beq.n	8007e50 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e32:	4b0a      	ldr	r3, [pc, #40]	; (8007e5c <prvAddNewTaskToReadyList+0xbc>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d207      	bcs.n	8007e50 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e40:	4b0b      	ldr	r3, [pc, #44]	; (8007e70 <prvAddNewTaskToReadyList+0xd0>)
 8007e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e50:	bf00      	nop
 8007e52:	3708      	adds	r7, #8
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	200206b0 	.word	0x200206b0
 8007e5c:	200205b0 	.word	0x200205b0
 8007e60:	200206bc 	.word	0x200206bc
 8007e64:	200206cc 	.word	0x200206cc
 8007e68:	200206b8 	.word	0x200206b8
 8007e6c:	200205b4 	.word	0x200205b4
 8007e70:	e000ed04 	.word	0xe000ed04

08007e74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d017      	beq.n	8007eb6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e86:	4b13      	ldr	r3, [pc, #76]	; (8007ed4 <vTaskDelay+0x60>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00a      	beq.n	8007ea4 <vTaskDelay+0x30>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	60bb      	str	r3, [r7, #8]
}
 8007ea0:	bf00      	nop
 8007ea2:	e7fe      	b.n	8007ea2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ea4:	f000 f87a 	bl	8007f9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fb0a 	bl	80084c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007eb0:	f000 f882 	bl	8007fb8 <xTaskResumeAll>
 8007eb4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d107      	bne.n	8007ecc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007ebc:	4b06      	ldr	r3, [pc, #24]	; (8007ed8 <vTaskDelay+0x64>)
 8007ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ecc:	bf00      	nop
 8007ece:	3710      	adds	r7, #16
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	200206d8 	.word	0x200206d8
 8007ed8:	e000ed04 	.word	0xe000ed04

08007edc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08a      	sub	sp, #40	; 0x28
 8007ee0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007eea:	463a      	mov	r2, r7
 8007eec:	1d39      	adds	r1, r7, #4
 8007eee:	f107 0308 	add.w	r3, r7, #8
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 ff42 	bl	8008d7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	9202      	str	r2, [sp, #8]
 8007f00:	9301      	str	r3, [sp, #4]
 8007f02:	2300      	movs	r3, #0
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	2300      	movs	r3, #0
 8007f08:	460a      	mov	r2, r1
 8007f0a:	491e      	ldr	r1, [pc, #120]	; (8007f84 <vTaskStartScheduler+0xa8>)
 8007f0c:	481e      	ldr	r0, [pc, #120]	; (8007f88 <vTaskStartScheduler+0xac>)
 8007f0e:	f7ff fe1e 	bl	8007b4e <xTaskCreateStatic>
 8007f12:	4603      	mov	r3, r0
 8007f14:	4a1d      	ldr	r2, [pc, #116]	; (8007f8c <vTaskStartScheduler+0xb0>)
 8007f16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f18:	4b1c      	ldr	r3, [pc, #112]	; (8007f8c <vTaskStartScheduler+0xb0>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d002      	beq.n	8007f26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f20:	2301      	movs	r3, #1
 8007f22:	617b      	str	r3, [r7, #20]
 8007f24:	e001      	b.n	8007f2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f26:	2300      	movs	r3, #0
 8007f28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d116      	bne.n	8007f5e <vTaskStartScheduler+0x82>
	__asm volatile
 8007f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f34:	f383 8811 	msr	BASEPRI, r3
 8007f38:	f3bf 8f6f 	isb	sy
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	613b      	str	r3, [r7, #16]
}
 8007f42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f44:	4b12      	ldr	r3, [pc, #72]	; (8007f90 <vTaskStartScheduler+0xb4>)
 8007f46:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f4c:	4b11      	ldr	r3, [pc, #68]	; (8007f94 <vTaskStartScheduler+0xb8>)
 8007f4e:	2201      	movs	r2, #1
 8007f50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f52:	4b11      	ldr	r3, [pc, #68]	; (8007f98 <vTaskStartScheduler+0xbc>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f58:	f000 fba2 	bl	80086a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f5c:	e00e      	b.n	8007f7c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f64:	d10a      	bne.n	8007f7c <vTaskStartScheduler+0xa0>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	60fb      	str	r3, [r7, #12]
}
 8007f78:	bf00      	nop
 8007f7a:	e7fe      	b.n	8007f7a <vTaskStartScheduler+0x9e>
}
 8007f7c:	bf00      	nop
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	0800c138 	.word	0x0800c138
 8007f88:	08008319 	.word	0x08008319
 8007f8c:	200206d4 	.word	0x200206d4
 8007f90:	200206d0 	.word	0x200206d0
 8007f94:	200206bc 	.word	0x200206bc
 8007f98:	200206b4 	.word	0x200206b4

08007f9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fa0:	4b04      	ldr	r3, [pc, #16]	; (8007fb4 <vTaskSuspendAll+0x18>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	4a03      	ldr	r2, [pc, #12]	; (8007fb4 <vTaskSuspendAll+0x18>)
 8007fa8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007faa:	bf00      	nop
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	200206d8 	.word	0x200206d8

08007fb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007fc6:	4b41      	ldr	r3, [pc, #260]	; (80080cc <xTaskResumeAll+0x114>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10a      	bne.n	8007fe4 <xTaskResumeAll+0x2c>
	__asm volatile
 8007fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	603b      	str	r3, [r7, #0]
}
 8007fe0:	bf00      	nop
 8007fe2:	e7fe      	b.n	8007fe2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007fe4:	f000 fbfe 	bl	80087e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007fe8:	4b38      	ldr	r3, [pc, #224]	; (80080cc <xTaskResumeAll+0x114>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	4a37      	ldr	r2, [pc, #220]	; (80080cc <xTaskResumeAll+0x114>)
 8007ff0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ff2:	4b36      	ldr	r3, [pc, #216]	; (80080cc <xTaskResumeAll+0x114>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d161      	bne.n	80080be <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007ffa:	4b35      	ldr	r3, [pc, #212]	; (80080d0 <xTaskResumeAll+0x118>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d05d      	beq.n	80080be <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008002:	e02e      	b.n	8008062 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008004:	4b33      	ldr	r3, [pc, #204]	; (80080d4 <xTaskResumeAll+0x11c>)
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3318      	adds	r3, #24
 8008010:	4618      	mov	r0, r3
 8008012:	f7ff fd72 	bl	8007afa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3304      	adds	r3, #4
 800801a:	4618      	mov	r0, r3
 800801c:	f7ff fd6d 	bl	8007afa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008024:	2201      	movs	r2, #1
 8008026:	409a      	lsls	r2, r3
 8008028:	4b2b      	ldr	r3, [pc, #172]	; (80080d8 <xTaskResumeAll+0x120>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4313      	orrs	r3, r2
 800802e:	4a2a      	ldr	r2, [pc, #168]	; (80080d8 <xTaskResumeAll+0x120>)
 8008030:	6013      	str	r3, [r2, #0]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008036:	4613      	mov	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4a27      	ldr	r2, [pc, #156]	; (80080dc <xTaskResumeAll+0x124>)
 8008040:	441a      	add	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3304      	adds	r3, #4
 8008046:	4619      	mov	r1, r3
 8008048:	4610      	mov	r0, r2
 800804a:	f7ff fcf9 	bl	8007a40 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008052:	4b23      	ldr	r3, [pc, #140]	; (80080e0 <xTaskResumeAll+0x128>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008058:	429a      	cmp	r2, r3
 800805a:	d302      	bcc.n	8008062 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800805c:	4b21      	ldr	r3, [pc, #132]	; (80080e4 <xTaskResumeAll+0x12c>)
 800805e:	2201      	movs	r2, #1
 8008060:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008062:	4b1c      	ldr	r3, [pc, #112]	; (80080d4 <xTaskResumeAll+0x11c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1cc      	bne.n	8008004 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d001      	beq.n	8008074 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008070:	f000 fa08 	bl	8008484 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008074:	4b1c      	ldr	r3, [pc, #112]	; (80080e8 <xTaskResumeAll+0x130>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d010      	beq.n	80080a2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008080:	f000 f836 	bl	80080f0 <xTaskIncrementTick>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800808a:	4b16      	ldr	r3, [pc, #88]	; (80080e4 <xTaskResumeAll+0x12c>)
 800808c:	2201      	movs	r2, #1
 800808e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	3b01      	subs	r3, #1
 8008094:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1f1      	bne.n	8008080 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800809c:	4b12      	ldr	r3, [pc, #72]	; (80080e8 <xTaskResumeAll+0x130>)
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080a2:	4b10      	ldr	r3, [pc, #64]	; (80080e4 <xTaskResumeAll+0x12c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d009      	beq.n	80080be <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080aa:	2301      	movs	r3, #1
 80080ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080ae:	4b0f      	ldr	r3, [pc, #60]	; (80080ec <xTaskResumeAll+0x134>)
 80080b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080be:	f000 fbc1 	bl	8008844 <vPortExitCritical>

	return xAlreadyYielded;
 80080c2:	68bb      	ldr	r3, [r7, #8]
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	200206d8 	.word	0x200206d8
 80080d0:	200206b0 	.word	0x200206b0
 80080d4:	20020670 	.word	0x20020670
 80080d8:	200206b8 	.word	0x200206b8
 80080dc:	200205b4 	.word	0x200205b4
 80080e0:	200205b0 	.word	0x200205b0
 80080e4:	200206c4 	.word	0x200206c4
 80080e8:	200206c0 	.word	0x200206c0
 80080ec:	e000ed04 	.word	0xe000ed04

080080f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080fa:	4b4e      	ldr	r3, [pc, #312]	; (8008234 <xTaskIncrementTick+0x144>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f040 808e 	bne.w	8008220 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008104:	4b4c      	ldr	r3, [pc, #304]	; (8008238 <xTaskIncrementTick+0x148>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	3301      	adds	r3, #1
 800810a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800810c:	4a4a      	ldr	r2, [pc, #296]	; (8008238 <xTaskIncrementTick+0x148>)
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d120      	bne.n	800815a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008118:	4b48      	ldr	r3, [pc, #288]	; (800823c <xTaskIncrementTick+0x14c>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <xTaskIncrementTick+0x48>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	603b      	str	r3, [r7, #0]
}
 8008134:	bf00      	nop
 8008136:	e7fe      	b.n	8008136 <xTaskIncrementTick+0x46>
 8008138:	4b40      	ldr	r3, [pc, #256]	; (800823c <xTaskIncrementTick+0x14c>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	60fb      	str	r3, [r7, #12]
 800813e:	4b40      	ldr	r3, [pc, #256]	; (8008240 <xTaskIncrementTick+0x150>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a3e      	ldr	r2, [pc, #248]	; (800823c <xTaskIncrementTick+0x14c>)
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	4a3e      	ldr	r2, [pc, #248]	; (8008240 <xTaskIncrementTick+0x150>)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	4b3d      	ldr	r3, [pc, #244]	; (8008244 <xTaskIncrementTick+0x154>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3301      	adds	r3, #1
 8008152:	4a3c      	ldr	r2, [pc, #240]	; (8008244 <xTaskIncrementTick+0x154>)
 8008154:	6013      	str	r3, [r2, #0]
 8008156:	f000 f995 	bl	8008484 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800815a:	4b3b      	ldr	r3, [pc, #236]	; (8008248 <xTaskIncrementTick+0x158>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	429a      	cmp	r2, r3
 8008162:	d348      	bcc.n	80081f6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008164:	4b35      	ldr	r3, [pc, #212]	; (800823c <xTaskIncrementTick+0x14c>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d104      	bne.n	8008178 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800816e:	4b36      	ldr	r3, [pc, #216]	; (8008248 <xTaskIncrementTick+0x158>)
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	601a      	str	r2, [r3, #0]
					break;
 8008176:	e03e      	b.n	80081f6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008178:	4b30      	ldr	r3, [pc, #192]	; (800823c <xTaskIncrementTick+0x14c>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	68db      	ldr	r3, [r3, #12]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008188:	693a      	ldr	r2, [r7, #16]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	429a      	cmp	r2, r3
 800818e:	d203      	bcs.n	8008198 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008190:	4a2d      	ldr	r2, [pc, #180]	; (8008248 <xTaskIncrementTick+0x158>)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008196:	e02e      	b.n	80081f6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	3304      	adds	r3, #4
 800819c:	4618      	mov	r0, r3
 800819e:	f7ff fcac 	bl	8007afa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d004      	beq.n	80081b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	3318      	adds	r3, #24
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7ff fca3 	bl	8007afa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b8:	2201      	movs	r2, #1
 80081ba:	409a      	lsls	r2, r3
 80081bc:	4b23      	ldr	r3, [pc, #140]	; (800824c <xTaskIncrementTick+0x15c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	4a22      	ldr	r2, [pc, #136]	; (800824c <xTaskIncrementTick+0x15c>)
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ca:	4613      	mov	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	4a1f      	ldr	r2, [pc, #124]	; (8008250 <xTaskIncrementTick+0x160>)
 80081d4:	441a      	add	r2, r3
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	3304      	adds	r3, #4
 80081da:	4619      	mov	r1, r3
 80081dc:	4610      	mov	r0, r2
 80081de:	f7ff fc2f 	bl	8007a40 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e6:	4b1b      	ldr	r3, [pc, #108]	; (8008254 <xTaskIncrementTick+0x164>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d3b9      	bcc.n	8008164 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80081f0:	2301      	movs	r3, #1
 80081f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081f4:	e7b6      	b.n	8008164 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081f6:	4b17      	ldr	r3, [pc, #92]	; (8008254 <xTaskIncrementTick+0x164>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081fc:	4914      	ldr	r1, [pc, #80]	; (8008250 <xTaskIncrementTick+0x160>)
 80081fe:	4613      	mov	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	440b      	add	r3, r1
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d901      	bls.n	8008212 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800820e:	2301      	movs	r3, #1
 8008210:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008212:	4b11      	ldr	r3, [pc, #68]	; (8008258 <xTaskIncrementTick+0x168>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d007      	beq.n	800822a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800821a:	2301      	movs	r3, #1
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	e004      	b.n	800822a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008220:	4b0e      	ldr	r3, [pc, #56]	; (800825c <xTaskIncrementTick+0x16c>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3301      	adds	r3, #1
 8008226:	4a0d      	ldr	r2, [pc, #52]	; (800825c <xTaskIncrementTick+0x16c>)
 8008228:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800822a:	697b      	ldr	r3, [r7, #20]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	200206d8 	.word	0x200206d8
 8008238:	200206b4 	.word	0x200206b4
 800823c:	20020668 	.word	0x20020668
 8008240:	2002066c 	.word	0x2002066c
 8008244:	200206c8 	.word	0x200206c8
 8008248:	200206d0 	.word	0x200206d0
 800824c:	200206b8 	.word	0x200206b8
 8008250:	200205b4 	.word	0x200205b4
 8008254:	200205b0 	.word	0x200205b0
 8008258:	200206c4 	.word	0x200206c4
 800825c:	200206c0 	.word	0x200206c0

08008260 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008260:	b480      	push	{r7}
 8008262:	b087      	sub	sp, #28
 8008264:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008266:	4b27      	ldr	r3, [pc, #156]	; (8008304 <vTaskSwitchContext+0xa4>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800826e:	4b26      	ldr	r3, [pc, #152]	; (8008308 <vTaskSwitchContext+0xa8>)
 8008270:	2201      	movs	r2, #1
 8008272:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008274:	e03f      	b.n	80082f6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8008276:	4b24      	ldr	r3, [pc, #144]	; (8008308 <vTaskSwitchContext+0xa8>)
 8008278:	2200      	movs	r2, #0
 800827a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800827c:	4b23      	ldr	r3, [pc, #140]	; (800830c <vTaskSwitchContext+0xac>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	fab3 f383 	clz	r3, r3
 8008288:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800828a:	7afb      	ldrb	r3, [r7, #11]
 800828c:	f1c3 031f 	rsb	r3, r3, #31
 8008290:	617b      	str	r3, [r7, #20]
 8008292:	491f      	ldr	r1, [pc, #124]	; (8008310 <vTaskSwitchContext+0xb0>)
 8008294:	697a      	ldr	r2, [r7, #20]
 8008296:	4613      	mov	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	440b      	add	r3, r1
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10a      	bne.n	80082bc <vTaskSwitchContext+0x5c>
	__asm volatile
 80082a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	607b      	str	r3, [r7, #4]
}
 80082b8:	bf00      	nop
 80082ba:	e7fe      	b.n	80082ba <vTaskSwitchContext+0x5a>
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	4613      	mov	r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	4a12      	ldr	r2, [pc, #72]	; (8008310 <vTaskSwitchContext+0xb0>)
 80082c8:	4413      	add	r3, r2
 80082ca:	613b      	str	r3, [r7, #16]
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	605a      	str	r2, [r3, #4]
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	685a      	ldr	r2, [r3, #4]
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	3308      	adds	r3, #8
 80082de:	429a      	cmp	r2, r3
 80082e0:	d104      	bne.n	80082ec <vTaskSwitchContext+0x8c>
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	605a      	str	r2, [r3, #4]
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	4a08      	ldr	r2, [pc, #32]	; (8008314 <vTaskSwitchContext+0xb4>)
 80082f4:	6013      	str	r3, [r2, #0]
}
 80082f6:	bf00      	nop
 80082f8:	371c      	adds	r7, #28
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	200206d8 	.word	0x200206d8
 8008308:	200206c4 	.word	0x200206c4
 800830c:	200206b8 	.word	0x200206b8
 8008310:	200205b4 	.word	0x200205b4
 8008314:	200205b0 	.word	0x200205b0

08008318 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008320:	f000 f852 	bl	80083c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008324:	4b06      	ldr	r3, [pc, #24]	; (8008340 <prvIdleTask+0x28>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b01      	cmp	r3, #1
 800832a:	d9f9      	bls.n	8008320 <prvIdleTask+0x8>
			{
				taskYIELD();
 800832c:	4b05      	ldr	r3, [pc, #20]	; (8008344 <prvIdleTask+0x2c>)
 800832e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008332:	601a      	str	r2, [r3, #0]
 8008334:	f3bf 8f4f 	dsb	sy
 8008338:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800833c:	e7f0      	b.n	8008320 <prvIdleTask+0x8>
 800833e:	bf00      	nop
 8008340:	200205b4 	.word	0x200205b4
 8008344:	e000ed04 	.word	0xe000ed04

08008348 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800834e:	2300      	movs	r3, #0
 8008350:	607b      	str	r3, [r7, #4]
 8008352:	e00c      	b.n	800836e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	4613      	mov	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	4413      	add	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4a12      	ldr	r2, [pc, #72]	; (80083a8 <prvInitialiseTaskLists+0x60>)
 8008360:	4413      	add	r3, r2
 8008362:	4618      	mov	r0, r3
 8008364:	f7ff fb3f 	bl	80079e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	3301      	adds	r3, #1
 800836c:	607b      	str	r3, [r7, #4]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2b06      	cmp	r3, #6
 8008372:	d9ef      	bls.n	8008354 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008374:	480d      	ldr	r0, [pc, #52]	; (80083ac <prvInitialiseTaskLists+0x64>)
 8008376:	f7ff fb36 	bl	80079e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800837a:	480d      	ldr	r0, [pc, #52]	; (80083b0 <prvInitialiseTaskLists+0x68>)
 800837c:	f7ff fb33 	bl	80079e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008380:	480c      	ldr	r0, [pc, #48]	; (80083b4 <prvInitialiseTaskLists+0x6c>)
 8008382:	f7ff fb30 	bl	80079e6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008386:	480c      	ldr	r0, [pc, #48]	; (80083b8 <prvInitialiseTaskLists+0x70>)
 8008388:	f7ff fb2d 	bl	80079e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800838c:	480b      	ldr	r0, [pc, #44]	; (80083bc <prvInitialiseTaskLists+0x74>)
 800838e:	f7ff fb2a 	bl	80079e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008392:	4b0b      	ldr	r3, [pc, #44]	; (80083c0 <prvInitialiseTaskLists+0x78>)
 8008394:	4a05      	ldr	r2, [pc, #20]	; (80083ac <prvInitialiseTaskLists+0x64>)
 8008396:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008398:	4b0a      	ldr	r3, [pc, #40]	; (80083c4 <prvInitialiseTaskLists+0x7c>)
 800839a:	4a05      	ldr	r2, [pc, #20]	; (80083b0 <prvInitialiseTaskLists+0x68>)
 800839c:	601a      	str	r2, [r3, #0]
}
 800839e:	bf00      	nop
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	200205b4 	.word	0x200205b4
 80083ac:	20020640 	.word	0x20020640
 80083b0:	20020654 	.word	0x20020654
 80083b4:	20020670 	.word	0x20020670
 80083b8:	20020684 	.word	0x20020684
 80083bc:	2002069c 	.word	0x2002069c
 80083c0:	20020668 	.word	0x20020668
 80083c4:	2002066c 	.word	0x2002066c

080083c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083ce:	e019      	b.n	8008404 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80083d0:	f000 fa08 	bl	80087e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083d4:	4b10      	ldr	r3, [pc, #64]	; (8008418 <prvCheckTasksWaitingTermination+0x50>)
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	3304      	adds	r3, #4
 80083e0:	4618      	mov	r0, r3
 80083e2:	f7ff fb8a 	bl	8007afa <uxListRemove>
				--uxCurrentNumberOfTasks;
 80083e6:	4b0d      	ldr	r3, [pc, #52]	; (800841c <prvCheckTasksWaitingTermination+0x54>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3b01      	subs	r3, #1
 80083ec:	4a0b      	ldr	r2, [pc, #44]	; (800841c <prvCheckTasksWaitingTermination+0x54>)
 80083ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083f0:	4b0b      	ldr	r3, [pc, #44]	; (8008420 <prvCheckTasksWaitingTermination+0x58>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	3b01      	subs	r3, #1
 80083f6:	4a0a      	ldr	r2, [pc, #40]	; (8008420 <prvCheckTasksWaitingTermination+0x58>)
 80083f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083fa:	f000 fa23 	bl	8008844 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f810 	bl	8008424 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008404:	4b06      	ldr	r3, [pc, #24]	; (8008420 <prvCheckTasksWaitingTermination+0x58>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e1      	bne.n	80083d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800840c:	bf00      	nop
 800840e:	bf00      	nop
 8008410:	3708      	adds	r7, #8
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	20020684 	.word	0x20020684
 800841c:	200206b0 	.word	0x200206b0
 8008420:	20020698 	.word	0x20020698

08008424 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008432:	2b00      	cmp	r3, #0
 8008434:	d108      	bne.n	8008448 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fb80 	bl	8008b40 <vPortFree>
				vPortFree( pxTCB );
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fb7d 	bl	8008b40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008446:	e018      	b.n	800847a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800844e:	2b01      	cmp	r3, #1
 8008450:	d103      	bne.n	800845a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fb74 	bl	8008b40 <vPortFree>
	}
 8008458:	e00f      	b.n	800847a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008460:	2b02      	cmp	r3, #2
 8008462:	d00a      	beq.n	800847a <prvDeleteTCB+0x56>
	__asm volatile
 8008464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008468:	f383 8811 	msr	BASEPRI, r3
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	60fb      	str	r3, [r7, #12]
}
 8008476:	bf00      	nop
 8008478:	e7fe      	b.n	8008478 <prvDeleteTCB+0x54>
	}
 800847a:	bf00      	nop
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
	...

08008484 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800848a:	4b0c      	ldr	r3, [pc, #48]	; (80084bc <prvResetNextTaskUnblockTime+0x38>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d104      	bne.n	800849e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008494:	4b0a      	ldr	r3, [pc, #40]	; (80084c0 <prvResetNextTaskUnblockTime+0x3c>)
 8008496:	f04f 32ff 	mov.w	r2, #4294967295
 800849a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800849c:	e008      	b.n	80084b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800849e:	4b07      	ldr	r3, [pc, #28]	; (80084bc <prvResetNextTaskUnblockTime+0x38>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	4a04      	ldr	r2, [pc, #16]	; (80084c0 <prvResetNextTaskUnblockTime+0x3c>)
 80084ae:	6013      	str	r3, [r2, #0]
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr
 80084bc:	20020668 	.word	0x20020668
 80084c0:	200206d0 	.word	0x200206d0

080084c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084ce:	4b29      	ldr	r3, [pc, #164]	; (8008574 <prvAddCurrentTaskToDelayedList+0xb0>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d4:	4b28      	ldr	r3, [pc, #160]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3304      	adds	r3, #4
 80084da:	4618      	mov	r0, r3
 80084dc:	f7ff fb0d 	bl	8007afa <uxListRemove>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10b      	bne.n	80084fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80084e6:	4b24      	ldr	r3, [pc, #144]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ec:	2201      	movs	r2, #1
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	43da      	mvns	r2, r3
 80084f4:	4b21      	ldr	r3, [pc, #132]	; (800857c <prvAddCurrentTaskToDelayedList+0xb8>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4013      	ands	r3, r2
 80084fa:	4a20      	ldr	r2, [pc, #128]	; (800857c <prvAddCurrentTaskToDelayedList+0xb8>)
 80084fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008504:	d10a      	bne.n	800851c <prvAddCurrentTaskToDelayedList+0x58>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d007      	beq.n	800851c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800850c:	4b1a      	ldr	r3, [pc, #104]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3304      	adds	r3, #4
 8008512:	4619      	mov	r1, r3
 8008514:	481a      	ldr	r0, [pc, #104]	; (8008580 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008516:	f7ff fa93 	bl	8007a40 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800851a:	e026      	b.n	800856a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4413      	add	r3, r2
 8008522:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008524:	4b14      	ldr	r3, [pc, #80]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68ba      	ldr	r2, [r7, #8]
 800852a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	429a      	cmp	r2, r3
 8008532:	d209      	bcs.n	8008548 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008534:	4b13      	ldr	r3, [pc, #76]	; (8008584 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	4b0f      	ldr	r3, [pc, #60]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	3304      	adds	r3, #4
 800853e:	4619      	mov	r1, r3
 8008540:	4610      	mov	r0, r2
 8008542:	f7ff faa1 	bl	8007a88 <vListInsert>
}
 8008546:	e010      	b.n	800856a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008548:	4b0f      	ldr	r3, [pc, #60]	; (8008588 <prvAddCurrentTaskToDelayedList+0xc4>)
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <prvAddCurrentTaskToDelayedList+0xb4>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3304      	adds	r3, #4
 8008552:	4619      	mov	r1, r3
 8008554:	4610      	mov	r0, r2
 8008556:	f7ff fa97 	bl	8007a88 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800855a:	4b0c      	ldr	r3, [pc, #48]	; (800858c <prvAddCurrentTaskToDelayedList+0xc8>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68ba      	ldr	r2, [r7, #8]
 8008560:	429a      	cmp	r2, r3
 8008562:	d202      	bcs.n	800856a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008564:	4a09      	ldr	r2, [pc, #36]	; (800858c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	6013      	str	r3, [r2, #0]
}
 800856a:	bf00      	nop
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	200206b4 	.word	0x200206b4
 8008578:	200205b0 	.word	0x200205b0
 800857c:	200206b8 	.word	0x200206b8
 8008580:	2002069c 	.word	0x2002069c
 8008584:	2002066c 	.word	0x2002066c
 8008588:	20020668 	.word	0x20020668
 800858c:	200206d0 	.word	0x200206d0

08008590 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	3b04      	subs	r3, #4
 80085a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80085a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3b04      	subs	r3, #4
 80085ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f023 0201 	bic.w	r2, r3, #1
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3b04      	subs	r3, #4
 80085be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80085c0:	4a0c      	ldr	r2, [pc, #48]	; (80085f4 <pxPortInitialiseStack+0x64>)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	3b14      	subs	r3, #20
 80085ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	3b04      	subs	r3, #4
 80085d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f06f 0202 	mvn.w	r2, #2
 80085de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	3b20      	subs	r3, #32
 80085e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80085e6:	68fb      	ldr	r3, [r7, #12]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3714      	adds	r7, #20
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr
 80085f4:	080085f9 	.word	0x080085f9

080085f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80085fe:	2300      	movs	r3, #0
 8008600:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008602:	4b12      	ldr	r3, [pc, #72]	; (800864c <prvTaskExitError+0x54>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860a:	d00a      	beq.n	8008622 <prvTaskExitError+0x2a>
	__asm volatile
 800860c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008610:	f383 8811 	msr	BASEPRI, r3
 8008614:	f3bf 8f6f 	isb	sy
 8008618:	f3bf 8f4f 	dsb	sy
 800861c:	60fb      	str	r3, [r7, #12]
}
 800861e:	bf00      	nop
 8008620:	e7fe      	b.n	8008620 <prvTaskExitError+0x28>
	__asm volatile
 8008622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008626:	f383 8811 	msr	BASEPRI, r3
 800862a:	f3bf 8f6f 	isb	sy
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	60bb      	str	r3, [r7, #8]
}
 8008634:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008636:	bf00      	nop
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0fc      	beq.n	8008638 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800863e:	bf00      	nop
 8008640:	bf00      	nop
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	20000008 	.word	0x20000008

08008650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008650:	4b07      	ldr	r3, [pc, #28]	; (8008670 <pxCurrentTCBConst2>)
 8008652:	6819      	ldr	r1, [r3, #0]
 8008654:	6808      	ldr	r0, [r1, #0]
 8008656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800865a:	f380 8809 	msr	PSP, r0
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f04f 0000 	mov.w	r0, #0
 8008666:	f380 8811 	msr	BASEPRI, r0
 800866a:	4770      	bx	lr
 800866c:	f3af 8000 	nop.w

08008670 <pxCurrentTCBConst2>:
 8008670:	200205b0 	.word	0x200205b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008674:	bf00      	nop
 8008676:	bf00      	nop

08008678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008678:	4808      	ldr	r0, [pc, #32]	; (800869c <prvPortStartFirstTask+0x24>)
 800867a:	6800      	ldr	r0, [r0, #0]
 800867c:	6800      	ldr	r0, [r0, #0]
 800867e:	f380 8808 	msr	MSP, r0
 8008682:	f04f 0000 	mov.w	r0, #0
 8008686:	f380 8814 	msr	CONTROL, r0
 800868a:	b662      	cpsie	i
 800868c:	b661      	cpsie	f
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	f3bf 8f6f 	isb	sy
 8008696:	df00      	svc	0
 8008698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800869a:	bf00      	nop
 800869c:	e000ed08 	.word	0xe000ed08

080086a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b086      	sub	sp, #24
 80086a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80086a6:	4b46      	ldr	r3, [pc, #280]	; (80087c0 <xPortStartScheduler+0x120>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a46      	ldr	r2, [pc, #280]	; (80087c4 <xPortStartScheduler+0x124>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d10a      	bne.n	80086c6 <xPortStartScheduler+0x26>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	613b      	str	r3, [r7, #16]
}
 80086c2:	bf00      	nop
 80086c4:	e7fe      	b.n	80086c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80086c6:	4b3e      	ldr	r3, [pc, #248]	; (80087c0 <xPortStartScheduler+0x120>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a3f      	ldr	r2, [pc, #252]	; (80087c8 <xPortStartScheduler+0x128>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d10a      	bne.n	80086e6 <xPortStartScheduler+0x46>
	__asm volatile
 80086d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d4:	f383 8811 	msr	BASEPRI, r3
 80086d8:	f3bf 8f6f 	isb	sy
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	60fb      	str	r3, [r7, #12]
}
 80086e2:	bf00      	nop
 80086e4:	e7fe      	b.n	80086e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80086e6:	4b39      	ldr	r3, [pc, #228]	; (80087cc <xPortStartScheduler+0x12c>)
 80086e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	22ff      	movs	r2, #255	; 0xff
 80086f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008700:	78fb      	ldrb	r3, [r7, #3]
 8008702:	b2db      	uxtb	r3, r3
 8008704:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008708:	b2da      	uxtb	r2, r3
 800870a:	4b31      	ldr	r3, [pc, #196]	; (80087d0 <xPortStartScheduler+0x130>)
 800870c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800870e:	4b31      	ldr	r3, [pc, #196]	; (80087d4 <xPortStartScheduler+0x134>)
 8008710:	2207      	movs	r2, #7
 8008712:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008714:	e009      	b.n	800872a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008716:	4b2f      	ldr	r3, [pc, #188]	; (80087d4 <xPortStartScheduler+0x134>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3b01      	subs	r3, #1
 800871c:	4a2d      	ldr	r2, [pc, #180]	; (80087d4 <xPortStartScheduler+0x134>)
 800871e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008720:	78fb      	ldrb	r3, [r7, #3]
 8008722:	b2db      	uxtb	r3, r3
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	b2db      	uxtb	r3, r3
 8008728:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800872a:	78fb      	ldrb	r3, [r7, #3]
 800872c:	b2db      	uxtb	r3, r3
 800872e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008732:	2b80      	cmp	r3, #128	; 0x80
 8008734:	d0ef      	beq.n	8008716 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008736:	4b27      	ldr	r3, [pc, #156]	; (80087d4 <xPortStartScheduler+0x134>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f1c3 0307 	rsb	r3, r3, #7
 800873e:	2b04      	cmp	r3, #4
 8008740:	d00a      	beq.n	8008758 <xPortStartScheduler+0xb8>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008746:	f383 8811 	msr	BASEPRI, r3
 800874a:	f3bf 8f6f 	isb	sy
 800874e:	f3bf 8f4f 	dsb	sy
 8008752:	60bb      	str	r3, [r7, #8]
}
 8008754:	bf00      	nop
 8008756:	e7fe      	b.n	8008756 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008758:	4b1e      	ldr	r3, [pc, #120]	; (80087d4 <xPortStartScheduler+0x134>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	021b      	lsls	r3, r3, #8
 800875e:	4a1d      	ldr	r2, [pc, #116]	; (80087d4 <xPortStartScheduler+0x134>)
 8008760:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008762:	4b1c      	ldr	r3, [pc, #112]	; (80087d4 <xPortStartScheduler+0x134>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800876a:	4a1a      	ldr	r2, [pc, #104]	; (80087d4 <xPortStartScheduler+0x134>)
 800876c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	b2da      	uxtb	r2, r3
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008776:	4b18      	ldr	r3, [pc, #96]	; (80087d8 <xPortStartScheduler+0x138>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a17      	ldr	r2, [pc, #92]	; (80087d8 <xPortStartScheduler+0x138>)
 800877c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008780:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008782:	4b15      	ldr	r3, [pc, #84]	; (80087d8 <xPortStartScheduler+0x138>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a14      	ldr	r2, [pc, #80]	; (80087d8 <xPortStartScheduler+0x138>)
 8008788:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800878c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800878e:	f000 f8dd 	bl	800894c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008792:	4b12      	ldr	r3, [pc, #72]	; (80087dc <xPortStartScheduler+0x13c>)
 8008794:	2200      	movs	r2, #0
 8008796:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008798:	f000 f8fc 	bl	8008994 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800879c:	4b10      	ldr	r3, [pc, #64]	; (80087e0 <xPortStartScheduler+0x140>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a0f      	ldr	r2, [pc, #60]	; (80087e0 <xPortStartScheduler+0x140>)
 80087a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80087a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80087a8:	f7ff ff66 	bl	8008678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80087ac:	f7ff fd58 	bl	8008260 <vTaskSwitchContext>
	prvTaskExitError();
 80087b0:	f7ff ff22 	bl	80085f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	e000ed00 	.word	0xe000ed00
 80087c4:	410fc271 	.word	0x410fc271
 80087c8:	410fc270 	.word	0x410fc270
 80087cc:	e000e400 	.word	0xe000e400
 80087d0:	200206dc 	.word	0x200206dc
 80087d4:	200206e0 	.word	0x200206e0
 80087d8:	e000ed20 	.word	0xe000ed20
 80087dc:	20000008 	.word	0x20000008
 80087e0:	e000ef34 	.word	0xe000ef34

080087e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
	__asm volatile
 80087ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ee:	f383 8811 	msr	BASEPRI, r3
 80087f2:	f3bf 8f6f 	isb	sy
 80087f6:	f3bf 8f4f 	dsb	sy
 80087fa:	607b      	str	r3, [r7, #4]
}
 80087fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80087fe:	4b0f      	ldr	r3, [pc, #60]	; (800883c <vPortEnterCritical+0x58>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	3301      	adds	r3, #1
 8008804:	4a0d      	ldr	r2, [pc, #52]	; (800883c <vPortEnterCritical+0x58>)
 8008806:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008808:	4b0c      	ldr	r3, [pc, #48]	; (800883c <vPortEnterCritical+0x58>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b01      	cmp	r3, #1
 800880e:	d10f      	bne.n	8008830 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008810:	4b0b      	ldr	r3, [pc, #44]	; (8008840 <vPortEnterCritical+0x5c>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	b2db      	uxtb	r3, r3
 8008816:	2b00      	cmp	r3, #0
 8008818:	d00a      	beq.n	8008830 <vPortEnterCritical+0x4c>
	__asm volatile
 800881a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800881e:	f383 8811 	msr	BASEPRI, r3
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	603b      	str	r3, [r7, #0]
}
 800882c:	bf00      	nop
 800882e:	e7fe      	b.n	800882e <vPortEnterCritical+0x4a>
	}
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	20000008 	.word	0x20000008
 8008840:	e000ed04 	.word	0xe000ed04

08008844 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800884a:	4b12      	ldr	r3, [pc, #72]	; (8008894 <vPortExitCritical+0x50>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10a      	bne.n	8008868 <vPortExitCritical+0x24>
	__asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008856:	f383 8811 	msr	BASEPRI, r3
 800885a:	f3bf 8f6f 	isb	sy
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	607b      	str	r3, [r7, #4]
}
 8008864:	bf00      	nop
 8008866:	e7fe      	b.n	8008866 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008868:	4b0a      	ldr	r3, [pc, #40]	; (8008894 <vPortExitCritical+0x50>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3b01      	subs	r3, #1
 800886e:	4a09      	ldr	r2, [pc, #36]	; (8008894 <vPortExitCritical+0x50>)
 8008870:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008872:	4b08      	ldr	r3, [pc, #32]	; (8008894 <vPortExitCritical+0x50>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d105      	bne.n	8008886 <vPortExitCritical+0x42>
 800887a:	2300      	movs	r3, #0
 800887c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008884:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008886:	bf00      	nop
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	20000008 	.word	0x20000008
	...

080088a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80088a0:	f3ef 8009 	mrs	r0, PSP
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	4b15      	ldr	r3, [pc, #84]	; (8008900 <pxCurrentTCBConst>)
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	f01e 0f10 	tst.w	lr, #16
 80088b0:	bf08      	it	eq
 80088b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80088b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ba:	6010      	str	r0, [r2, #0]
 80088bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80088c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80088c4:	f380 8811 	msr	BASEPRI, r0
 80088c8:	f3bf 8f4f 	dsb	sy
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f7ff fcc6 	bl	8008260 <vTaskSwitchContext>
 80088d4:	f04f 0000 	mov.w	r0, #0
 80088d8:	f380 8811 	msr	BASEPRI, r0
 80088dc:	bc09      	pop	{r0, r3}
 80088de:	6819      	ldr	r1, [r3, #0]
 80088e0:	6808      	ldr	r0, [r1, #0]
 80088e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e6:	f01e 0f10 	tst.w	lr, #16
 80088ea:	bf08      	it	eq
 80088ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80088f0:	f380 8809 	msr	PSP, r0
 80088f4:	f3bf 8f6f 	isb	sy
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop
 80088fc:	f3af 8000 	nop.w

08008900 <pxCurrentTCBConst>:
 8008900:	200205b0 	.word	0x200205b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008904:	bf00      	nop
 8008906:	bf00      	nop

08008908 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
	__asm volatile
 800890e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008912:	f383 8811 	msr	BASEPRI, r3
 8008916:	f3bf 8f6f 	isb	sy
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	607b      	str	r3, [r7, #4]
}
 8008920:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008922:	f7ff fbe5 	bl	80080f0 <xTaskIncrementTick>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800892c:	4b06      	ldr	r3, [pc, #24]	; (8008948 <SysTick_Handler+0x40>)
 800892e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	2300      	movs	r3, #0
 8008936:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	f383 8811 	msr	BASEPRI, r3
}
 800893e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008940:	bf00      	nop
 8008942:	3708      	adds	r7, #8
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	e000ed04 	.word	0xe000ed04

0800894c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008950:	4b0b      	ldr	r3, [pc, #44]	; (8008980 <vPortSetupTimerInterrupt+0x34>)
 8008952:	2200      	movs	r2, #0
 8008954:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008956:	4b0b      	ldr	r3, [pc, #44]	; (8008984 <vPortSetupTimerInterrupt+0x38>)
 8008958:	2200      	movs	r2, #0
 800895a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800895c:	4b0a      	ldr	r3, [pc, #40]	; (8008988 <vPortSetupTimerInterrupt+0x3c>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a0a      	ldr	r2, [pc, #40]	; (800898c <vPortSetupTimerInterrupt+0x40>)
 8008962:	fba2 2303 	umull	r2, r3, r2, r3
 8008966:	099b      	lsrs	r3, r3, #6
 8008968:	4a09      	ldr	r2, [pc, #36]	; (8008990 <vPortSetupTimerInterrupt+0x44>)
 800896a:	3b01      	subs	r3, #1
 800896c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800896e:	4b04      	ldr	r3, [pc, #16]	; (8008980 <vPortSetupTimerInterrupt+0x34>)
 8008970:	2207      	movs	r2, #7
 8008972:	601a      	str	r2, [r3, #0]
}
 8008974:	bf00      	nop
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	e000e010 	.word	0xe000e010
 8008984:	e000e018 	.word	0xe000e018
 8008988:	20020528 	.word	0x20020528
 800898c:	10624dd3 	.word	0x10624dd3
 8008990:	e000e014 	.word	0xe000e014

08008994 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008994:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80089a4 <vPortEnableVFP+0x10>
 8008998:	6801      	ldr	r1, [r0, #0]
 800899a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800899e:	6001      	str	r1, [r0, #0]
 80089a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80089a2:	bf00      	nop
 80089a4:	e000ed88 	.word	0xe000ed88

080089a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b08a      	sub	sp, #40	; 0x28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80089b0:	2300      	movs	r3, #0
 80089b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80089b4:	f7ff faf2 	bl	8007f9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80089b8:	4b5b      	ldr	r3, [pc, #364]	; (8008b28 <pvPortMalloc+0x180>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d101      	bne.n	80089c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089c0:	f000 f920 	bl	8008c04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089c4:	4b59      	ldr	r3, [pc, #356]	; (8008b2c <pvPortMalloc+0x184>)
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4013      	ands	r3, r2
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f040 8093 	bne.w	8008af8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d01d      	beq.n	8008a14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80089d8:	2208      	movs	r2, #8
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4413      	add	r3, r2
 80089de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f003 0307 	and.w	r3, r3, #7
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d014      	beq.n	8008a14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f023 0307 	bic.w	r3, r3, #7
 80089f0:	3308      	adds	r3, #8
 80089f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f003 0307 	and.w	r3, r3, #7
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00a      	beq.n	8008a14 <pvPortMalloc+0x6c>
	__asm volatile
 80089fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a02:	f383 8811 	msr	BASEPRI, r3
 8008a06:	f3bf 8f6f 	isb	sy
 8008a0a:	f3bf 8f4f 	dsb	sy
 8008a0e:	617b      	str	r3, [r7, #20]
}
 8008a10:	bf00      	nop
 8008a12:	e7fe      	b.n	8008a12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d06e      	beq.n	8008af8 <pvPortMalloc+0x150>
 8008a1a:	4b45      	ldr	r3, [pc, #276]	; (8008b30 <pvPortMalloc+0x188>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d869      	bhi.n	8008af8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a24:	4b43      	ldr	r3, [pc, #268]	; (8008b34 <pvPortMalloc+0x18c>)
 8008a26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a28:	4b42      	ldr	r3, [pc, #264]	; (8008b34 <pvPortMalloc+0x18c>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a2e:	e004      	b.n	8008a3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d903      	bls.n	8008a4c <pvPortMalloc+0xa4>
 8008a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1f1      	bne.n	8008a30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a4c:	4b36      	ldr	r3, [pc, #216]	; (8008b28 <pvPortMalloc+0x180>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d050      	beq.n	8008af8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a56:	6a3b      	ldr	r3, [r7, #32]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2208      	movs	r2, #8
 8008a5c:	4413      	add	r3, r2
 8008a5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6a:	685a      	ldr	r2, [r3, #4]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	1ad2      	subs	r2, r2, r3
 8008a70:	2308      	movs	r3, #8
 8008a72:	005b      	lsls	r3, r3, #1
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d91f      	bls.n	8008ab8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	f003 0307 	and.w	r3, r3, #7
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00a      	beq.n	8008aa0 <pvPortMalloc+0xf8>
	__asm volatile
 8008a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8e:	f383 8811 	msr	BASEPRI, r3
 8008a92:	f3bf 8f6f 	isb	sy
 8008a96:	f3bf 8f4f 	dsb	sy
 8008a9a:	613b      	str	r3, [r7, #16]
}
 8008a9c:	bf00      	nop
 8008a9e:	e7fe      	b.n	8008a9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa2:	685a      	ldr	r2, [r3, #4]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	1ad2      	subs	r2, r2, r3
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ab2:	69b8      	ldr	r0, [r7, #24]
 8008ab4:	f000 f908 	bl	8008cc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ab8:	4b1d      	ldr	r3, [pc, #116]	; (8008b30 <pvPortMalloc+0x188>)
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	4a1b      	ldr	r2, [pc, #108]	; (8008b30 <pvPortMalloc+0x188>)
 8008ac4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ac6:	4b1a      	ldr	r3, [pc, #104]	; (8008b30 <pvPortMalloc+0x188>)
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	4b1b      	ldr	r3, [pc, #108]	; (8008b38 <pvPortMalloc+0x190>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d203      	bcs.n	8008ada <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ad2:	4b17      	ldr	r3, [pc, #92]	; (8008b30 <pvPortMalloc+0x188>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a18      	ldr	r2, [pc, #96]	; (8008b38 <pvPortMalloc+0x190>)
 8008ad8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008adc:	685a      	ldr	r2, [r3, #4]
 8008ade:	4b13      	ldr	r3, [pc, #76]	; (8008b2c <pvPortMalloc+0x184>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aea:	2200      	movs	r2, #0
 8008aec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008aee:	4b13      	ldr	r3, [pc, #76]	; (8008b3c <pvPortMalloc+0x194>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3301      	adds	r3, #1
 8008af4:	4a11      	ldr	r2, [pc, #68]	; (8008b3c <pvPortMalloc+0x194>)
 8008af6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008af8:	f7ff fa5e 	bl	8007fb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	f003 0307 	and.w	r3, r3, #7
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00a      	beq.n	8008b1c <pvPortMalloc+0x174>
	__asm volatile
 8008b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0a:	f383 8811 	msr	BASEPRI, r3
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	f3bf 8f4f 	dsb	sy
 8008b16:	60fb      	str	r3, [r7, #12]
}
 8008b18:	bf00      	nop
 8008b1a:	e7fe      	b.n	8008b1a <pvPortMalloc+0x172>
	return pvReturn;
 8008b1c:	69fb      	ldr	r3, [r7, #28]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3728      	adds	r7, #40	; 0x28
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	200212a4 	.word	0x200212a4
 8008b2c:	200212b8 	.word	0x200212b8
 8008b30:	200212a8 	.word	0x200212a8
 8008b34:	2002129c 	.word	0x2002129c
 8008b38:	200212ac 	.word	0x200212ac
 8008b3c:	200212b0 	.word	0x200212b0

08008b40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d04d      	beq.n	8008bee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b52:	2308      	movs	r3, #8
 8008b54:	425b      	negs	r3, r3
 8008b56:	697a      	ldr	r2, [r7, #20]
 8008b58:	4413      	add	r3, r2
 8008b5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	685a      	ldr	r2, [r3, #4]
 8008b64:	4b24      	ldr	r3, [pc, #144]	; (8008bf8 <vPortFree+0xb8>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4013      	ands	r3, r2
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d10a      	bne.n	8008b84 <vPortFree+0x44>
	__asm volatile
 8008b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b72:	f383 8811 	msr	BASEPRI, r3
 8008b76:	f3bf 8f6f 	isb	sy
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	60fb      	str	r3, [r7, #12]
}
 8008b80:	bf00      	nop
 8008b82:	e7fe      	b.n	8008b82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d00a      	beq.n	8008ba2 <vPortFree+0x62>
	__asm volatile
 8008b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	60bb      	str	r3, [r7, #8]
}
 8008b9e:	bf00      	nop
 8008ba0:	e7fe      	b.n	8008ba0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	685a      	ldr	r2, [r3, #4]
 8008ba6:	4b14      	ldr	r3, [pc, #80]	; (8008bf8 <vPortFree+0xb8>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4013      	ands	r3, r2
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d01e      	beq.n	8008bee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d11a      	bne.n	8008bee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	685a      	ldr	r2, [r3, #4]
 8008bbc:	4b0e      	ldr	r3, [pc, #56]	; (8008bf8 <vPortFree+0xb8>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	43db      	mvns	r3, r3
 8008bc2:	401a      	ands	r2, r3
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008bc8:	f7ff f9e8 	bl	8007f9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	685a      	ldr	r2, [r3, #4]
 8008bd0:	4b0a      	ldr	r3, [pc, #40]	; (8008bfc <vPortFree+0xbc>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4413      	add	r3, r2
 8008bd6:	4a09      	ldr	r2, [pc, #36]	; (8008bfc <vPortFree+0xbc>)
 8008bd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bda:	6938      	ldr	r0, [r7, #16]
 8008bdc:	f000 f874 	bl	8008cc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008be0:	4b07      	ldr	r3, [pc, #28]	; (8008c00 <vPortFree+0xc0>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3301      	adds	r3, #1
 8008be6:	4a06      	ldr	r2, [pc, #24]	; (8008c00 <vPortFree+0xc0>)
 8008be8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bea:	f7ff f9e5 	bl	8007fb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bee:	bf00      	nop
 8008bf0:	3718      	adds	r7, #24
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	200212b8 	.word	0x200212b8
 8008bfc:	200212a8 	.word	0x200212a8
 8008c00:	200212b4 	.word	0x200212b4

08008c04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c0a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008c0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008c10:	4b27      	ldr	r3, [pc, #156]	; (8008cb0 <prvHeapInit+0xac>)
 8008c12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f003 0307 	and.w	r3, r3, #7
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d00c      	beq.n	8008c38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	3307      	adds	r3, #7
 8008c22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f023 0307 	bic.w	r3, r3, #7
 8008c2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	4a1f      	ldr	r2, [pc, #124]	; (8008cb0 <prvHeapInit+0xac>)
 8008c34:	4413      	add	r3, r2
 8008c36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c3c:	4a1d      	ldr	r2, [pc, #116]	; (8008cb4 <prvHeapInit+0xb0>)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c42:	4b1c      	ldr	r3, [pc, #112]	; (8008cb4 <prvHeapInit+0xb0>)
 8008c44:	2200      	movs	r2, #0
 8008c46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c50:	2208      	movs	r2, #8
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f023 0307 	bic.w	r3, r3, #7
 8008c5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4a15      	ldr	r2, [pc, #84]	; (8008cb8 <prvHeapInit+0xb4>)
 8008c64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c66:	4b14      	ldr	r3, [pc, #80]	; (8008cb8 <prvHeapInit+0xb4>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c6e:	4b12      	ldr	r3, [pc, #72]	; (8008cb8 <prvHeapInit+0xb4>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	1ad2      	subs	r2, r2, r3
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c84:	4b0c      	ldr	r3, [pc, #48]	; (8008cb8 <prvHeapInit+0xb4>)
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	4a0a      	ldr	r2, [pc, #40]	; (8008cbc <prvHeapInit+0xb8>)
 8008c92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	4a09      	ldr	r2, [pc, #36]	; (8008cc0 <prvHeapInit+0xbc>)
 8008c9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c9c:	4b09      	ldr	r3, [pc, #36]	; (8008cc4 <prvHeapInit+0xc0>)
 8008c9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008ca2:	601a      	str	r2, [r3, #0]
}
 8008ca4:	bf00      	nop
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	200206e4 	.word	0x200206e4
 8008cb4:	2002129c 	.word	0x2002129c
 8008cb8:	200212a4 	.word	0x200212a4
 8008cbc:	200212ac 	.word	0x200212ac
 8008cc0:	200212a8 	.word	0x200212a8
 8008cc4:	200212b8 	.word	0x200212b8

08008cc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b085      	sub	sp, #20
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008cd0:	4b28      	ldr	r3, [pc, #160]	; (8008d74 <prvInsertBlockIntoFreeList+0xac>)
 8008cd2:	60fb      	str	r3, [r7, #12]
 8008cd4:	e002      	b.n	8008cdc <prvInsertBlockIntoFreeList+0x14>
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	60fb      	str	r3, [r7, #12]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d8f7      	bhi.n	8008cd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d108      	bne.n	8008d0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	441a      	add	r2, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	68ba      	ldr	r2, [r7, #8]
 8008d14:	441a      	add	r2, r3
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d118      	bne.n	8008d50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	4b15      	ldr	r3, [pc, #84]	; (8008d78 <prvInsertBlockIntoFreeList+0xb0>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d00d      	beq.n	8008d46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	685a      	ldr	r2, [r3, #4]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	441a      	add	r2, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	601a      	str	r2, [r3, #0]
 8008d44:	e008      	b.n	8008d58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d46:	4b0c      	ldr	r3, [pc, #48]	; (8008d78 <prvInsertBlockIntoFreeList+0xb0>)
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	601a      	str	r2, [r3, #0]
 8008d4e:	e003      	b.n	8008d58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d002      	beq.n	8008d66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d66:	bf00      	nop
 8008d68:	3714      	adds	r7, #20
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	2002129c 	.word	0x2002129c
 8008d78:	200212a4 	.word	0x200212a4

08008d7c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	4a07      	ldr	r2, [pc, #28]	; (8008da8 <vApplicationGetIdleTaskMemory+0x2c>)
 8008d8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	4a06      	ldr	r2, [pc, #24]	; (8008dac <vApplicationGetIdleTaskMemory+0x30>)
 8008d92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2280      	movs	r2, #128	; 0x80
 8008d98:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8008d9a:	bf00      	nop
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	200212bc 	.word	0x200212bc
 8008dac:	20021310 	.word	0x20021310

08008db0 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	4603      	mov	r3, r0
 8008db8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8008dbe:	2111      	movs	r1, #17
 8008dc0:	20d4      	movs	r0, #212	; 0xd4
 8008dc2:	f001 fb35 	bl	800a430 <SENSOR_IO_Read>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8008dca:	88fb      	ldrh	r3, [r7, #6]
 8008dcc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8008dce:	7bbb      	ldrb	r3, [r7, #14]
 8008dd0:	f003 0303 	and.w	r3, r3, #3
 8008dd4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8008dd6:	7bba      	ldrb	r2, [r7, #14]
 8008dd8:	7bfb      	ldrb	r3, [r7, #15]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8008dde:	7bbb      	ldrb	r3, [r7, #14]
 8008de0:	461a      	mov	r2, r3
 8008de2:	2111      	movs	r1, #17
 8008de4:	20d4      	movs	r0, #212	; 0xd4
 8008de6:	f001 fb09 	bl	800a3fc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8008dea:	2112      	movs	r1, #18
 8008dec:	20d4      	movs	r0, #212	; 0xd4
 8008dee:	f001 fb1f 	bl	800a430 <SENSOR_IO_Read>
 8008df2:	4603      	mov	r3, r0
 8008df4:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8008df6:	88fb      	ldrh	r3, [r7, #6]
 8008df8:	0a1b      	lsrs	r3, r3, #8
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8008dfe:	7bbb      	ldrb	r3, [r7, #14]
 8008e00:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8008e04:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8008e06:	7bba      	ldrb	r2, [r7, #14]
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	461a      	mov	r2, r3
 8008e12:	2112      	movs	r1, #18
 8008e14:	20d4      	movs	r0, #212	; 0xd4
 8008e16:	f001 faf1 	bl	800a3fc <SENSOR_IO_Write>
}
 8008e1a:	bf00      	nop
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}

08008e22 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8008e22:	b580      	push	{r7, lr}
 8008e24:	b082      	sub	sp, #8
 8008e26:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8008e2c:	2111      	movs	r1, #17
 8008e2e:	20d4      	movs	r0, #212	; 0xd4
 8008e30:	f001 fafe 	bl	800a430 <SENSOR_IO_Read>
 8008e34:	4603      	mov	r3, r0
 8008e36:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	f003 030f 	and.w	r3, r3, #15
 8008e3e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8008e40:	79fb      	ldrb	r3, [r7, #7]
 8008e42:	461a      	mov	r2, r3
 8008e44:	2111      	movs	r1, #17
 8008e46:	20d4      	movs	r0, #212	; 0xd4
 8008e48:	f001 fad8 	bl	800a3fc <SENSOR_IO_Write>
}
 8008e4c:	bf00      	nop
 8008e4e:	3708      	adds	r7, #8
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8008e58:	f001 fac6 	bl	800a3e8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8008e5c:	210f      	movs	r1, #15
 8008e5e:	20d4      	movs	r0, #212	; 0xd4
 8008e60:	f001 fae6 	bl	800a430 <SENSOR_IO_Read>
 8008e64:	4603      	mov	r3, r0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b084      	sub	sp, #16
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	4603      	mov	r3, r0
 8008e72:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8008e74:	2300      	movs	r3, #0
 8008e76:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8008e78:	2116      	movs	r1, #22
 8008e7a:	20d4      	movs	r0, #212	; 0xd4
 8008e7c:	f001 fad8 	bl	800a430 <SENSOR_IO_Read>
 8008e80:	4603      	mov	r3, r0
 8008e82:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e8a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8008e8c:	88fb      	ldrh	r3, [r7, #6]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d003      	beq.n	8008e9a <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008e98:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	2116      	movs	r1, #22
 8008ea0:	20d4      	movs	r0, #212	; 0xd4
 8008ea2:	f001 faab 	bl	800a3fc <SENSOR_IO_Write>
}
 8008ea6:	bf00      	nop
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
	...

08008eb0 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b088      	sub	sp, #32
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8008ec0:	f04f 0300 	mov.w	r3, #0
 8008ec4:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8008ec6:	2111      	movs	r1, #17
 8008ec8:	20d4      	movs	r0, #212	; 0xd4
 8008eca:	f001 fab1 	bl	800a430 <SENSOR_IO_Read>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8008ed2:	f107 0208 	add.w	r2, r7, #8
 8008ed6:	2306      	movs	r3, #6
 8008ed8:	2122      	movs	r1, #34	; 0x22
 8008eda:	20d4      	movs	r0, #212	; 0xd4
 8008edc:	f001 fac6 	bl	800a46c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	77fb      	strb	r3, [r7, #31]
 8008ee4:	e01c      	b.n	8008f20 <LSM6DSL_GyroReadXYZAngRate+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8008ee6:	7ffb      	ldrb	r3, [r7, #31]
 8008ee8:	005b      	lsls	r3, r3, #1
 8008eea:	3301      	adds	r3, #1
 8008eec:	3320      	adds	r3, #32
 8008eee:	443b      	add	r3, r7
 8008ef0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	021b      	lsls	r3, r3, #8
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	7ffb      	ldrb	r3, [r7, #31]
 8008efc:	005b      	lsls	r3, r3, #1
 8008efe:	3320      	adds	r3, #32
 8008f00:	443b      	add	r3, r7
 8008f02:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	4413      	add	r3, r2
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	7ffb      	ldrb	r3, [r7, #31]
 8008f0e:	b212      	sxth	r2, r2
 8008f10:	005b      	lsls	r3, r3, #1
 8008f12:	3320      	adds	r3, #32
 8008f14:	443b      	add	r3, r7
 8008f16:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8008f1a:	7ffb      	ldrb	r3, [r7, #31]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	77fb      	strb	r3, [r7, #31]
 8008f20:	7ffb      	ldrb	r3, [r7, #31]
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d9df      	bls.n	8008ee6 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
 8008f28:	f003 030c 	and.w	r3, r3, #12
 8008f2c:	2b0c      	cmp	r3, #12
 8008f2e:	d829      	bhi.n	8008f84 <LSM6DSL_GyroReadXYZAngRate+0xd4>
 8008f30:	a201      	add	r2, pc, #4	; (adr r2, 8008f38 <LSM6DSL_GyroReadXYZAngRate+0x88>)
 8008f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f36:	bf00      	nop
 8008f38:	08008f6d 	.word	0x08008f6d
 8008f3c:	08008f85 	.word	0x08008f85
 8008f40:	08008f85 	.word	0x08008f85
 8008f44:	08008f85 	.word	0x08008f85
 8008f48:	08008f73 	.word	0x08008f73
 8008f4c:	08008f85 	.word	0x08008f85
 8008f50:	08008f85 	.word	0x08008f85
 8008f54:	08008f85 	.word	0x08008f85
 8008f58:	08008f79 	.word	0x08008f79
 8008f5c:	08008f85 	.word	0x08008f85
 8008f60:	08008f85 	.word	0x08008f85
 8008f64:	08008f85 	.word	0x08008f85
 8008f68:	08008f7f 	.word	0x08008f7f
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8008f6c:	4b16      	ldr	r3, [pc, #88]	; (8008fc8 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8008f6e:	61bb      	str	r3, [r7, #24]
    break;
 8008f70:	e008      	b.n	8008f84 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8008f72:	4b16      	ldr	r3, [pc, #88]	; (8008fcc <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8008f74:	61bb      	str	r3, [r7, #24]
    break;
 8008f76:	e005      	b.n	8008f84 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8008f78:	4b15      	ldr	r3, [pc, #84]	; (8008fd0 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8008f7a:	61bb      	str	r3, [r7, #24]
    break;
 8008f7c:	e002      	b.n	8008f84 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8008f7e:	4b15      	ldr	r3, [pc, #84]	; (8008fd4 <LSM6DSL_GyroReadXYZAngRate+0x124>)
 8008f80:	61bb      	str	r3, [r7, #24]
    break;    
 8008f82:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8008f84:	2300      	movs	r3, #0
 8008f86:	77fb      	strb	r3, [r7, #31]
 8008f88:	e016      	b.n	8008fb8 <LSM6DSL_GyroReadXYZAngRate+0x108>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8008f8a:	7ffb      	ldrb	r3, [r7, #31]
 8008f8c:	005b      	lsls	r3, r3, #1
 8008f8e:	3320      	adds	r3, #32
 8008f90:	443b      	add	r3, r7
 8008f92:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8008f96:	ee07 3a90 	vmov	s15, r3
 8008f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f9e:	7ffb      	ldrb	r3, [r7, #31]
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	4413      	add	r3, r2
 8008fa6:	edd7 7a06 	vldr	s15, [r7, #24]
 8008faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fae:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8008fb2:	7ffb      	ldrb	r3, [r7, #31]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	77fb      	strb	r3, [r7, #31]
 8008fb8:	7ffb      	ldrb	r3, [r7, #31]
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	d9e5      	bls.n	8008f8a <LSM6DSL_GyroReadXYZAngRate+0xda>
  }
}
 8008fbe:	bf00      	nop
 8008fc0:	bf00      	nop
 8008fc2:	3720      	adds	r7, #32
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	410c0000 	.word	0x410c0000
 8008fcc:	418c0000 	.word	0x418c0000
 8008fd0:	420c0000 	.word	0x420c0000
 8008fd4:	428c0000 	.word	0x428c0000

08008fd8 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	4603      	mov	r3, r0
 8008fe0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8008fe2:	88fb      	ldrh	r3, [r7, #6]
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2120      	movs	r1, #32
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f001 fa21 	bl	800a430 <SENSOR_IO_Read>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8008ff2:	7bfb      	ldrb	r3, [r7, #15]
 8008ff4:	f023 0304 	bic.w	r3, r3, #4
 8008ff8:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
 8008ffc:	f043 0304 	orr.w	r3, r3, #4
 8009000:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8009002:	7bfb      	ldrb	r3, [r7, #15]
 8009004:	f023 0303 	bic.w	r3, r3, #3
 8009008:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800900a:	7bfb      	ldrb	r3, [r7, #15]
 800900c:	f043 0301 	orr.w	r3, r3, #1
 8009010:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8009012:	7bfb      	ldrb	r3, [r7, #15]
 8009014:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009018:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800901a:	88fb      	ldrh	r3, [r7, #6]
 800901c:	b2db      	uxtb	r3, r3
 800901e:	7bfa      	ldrb	r2, [r7, #15]
 8009020:	2120      	movs	r1, #32
 8009022:	4618      	mov	r0, r3
 8009024:	f001 f9ea 	bl	800a3fc <SENSOR_IO_Write>
}
 8009028:	bf00      	nop
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	4603      	mov	r3, r0
 8009038:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800903a:	2300      	movs	r3, #0
 800903c:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800903e:	f001 f9d3 	bl	800a3e8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8009042:	88fb      	ldrh	r3, [r7, #6]
 8009044:	b2db      	uxtb	r3, r3
 8009046:	210f      	movs	r1, #15
 8009048:	4618      	mov	r0, r3
 800904a:	f001 f9f1 	bl	800a430 <SENSOR_IO_Read>
 800904e:	4603      	mov	r3, r0
 8009050:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8009052:	7bfb      	ldrb	r3, [r7, #15]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b088      	sub	sp, #32
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8009066:	88fb      	ldrh	r3, [r7, #6]
 8009068:	b2d8      	uxtb	r0, r3
 800906a:	f107 020c 	add.w	r2, r7, #12
 800906e:	2302      	movs	r3, #2
 8009070:	21b0      	movs	r1, #176	; 0xb0
 8009072:	f001 f9fb 	bl	800a46c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8009076:	7b3b      	ldrb	r3, [r7, #12]
 8009078:	085b      	lsrs	r3, r3, #1
 800907a:	b2db      	uxtb	r3, r3
 800907c:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800907e:	7b7b      	ldrb	r3, [r7, #13]
 8009080:	085b      	lsrs	r3, r3, #1
 8009082:	b2db      	uxtb	r3, r3
 8009084:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8009086:	88fb      	ldrh	r3, [r7, #6]
 8009088:	b2d8      	uxtb	r0, r3
 800908a:	f107 020c 	add.w	r2, r7, #12
 800908e:	2302      	movs	r3, #2
 8009090:	21b6      	movs	r1, #182	; 0xb6
 8009092:	f001 f9eb 	bl	800a46c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009096:	7b7b      	ldrb	r3, [r7, #13]
 8009098:	021b      	lsls	r3, r3, #8
 800909a:	b21a      	sxth	r2, r3
 800909c:	7b3b      	ldrb	r3, [r7, #12]
 800909e:	b21b      	sxth	r3, r3
 80090a0:	4313      	orrs	r3, r2
 80090a2:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80090a4:	88fb      	ldrh	r3, [r7, #6]
 80090a6:	b2d8      	uxtb	r0, r3
 80090a8:	f107 020c 	add.w	r2, r7, #12
 80090ac:	2302      	movs	r3, #2
 80090ae:	21ba      	movs	r1, #186	; 0xba
 80090b0:	f001 f9dc 	bl	800a46c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80090b4:	7b7b      	ldrb	r3, [r7, #13]
 80090b6:	021b      	lsls	r3, r3, #8
 80090b8:	b21a      	sxth	r2, r3
 80090ba:	7b3b      	ldrb	r3, [r7, #12]
 80090bc:	b21b      	sxth	r3, r3
 80090be:	4313      	orrs	r3, r2
 80090c0:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80090c2:	88fb      	ldrh	r3, [r7, #6]
 80090c4:	b2d8      	uxtb	r0, r3
 80090c6:	f107 020c 	add.w	r2, r7, #12
 80090ca:	2302      	movs	r3, #2
 80090cc:	21a8      	movs	r1, #168	; 0xa8
 80090ce:	f001 f9cd 	bl	800a46c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80090d2:	7b7b      	ldrb	r3, [r7, #13]
 80090d4:	021b      	lsls	r3, r3, #8
 80090d6:	b21a      	sxth	r2, r3
 80090d8:	7b3b      	ldrb	r3, [r7, #12]
 80090da:	b21b      	sxth	r3, r3
 80090dc:	4313      	orrs	r3, r2
 80090de:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80090e0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80090e4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	ee07 3a90 	vmov	s15, r3
 80090ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80090f2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80090f6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	ee07 3a90 	vmov	s15, r3
 8009100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009104:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009108:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800910c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	ee07 3a90 	vmov	s15, r3
 8009116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800911a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800911e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009122:	ee07 3a90 	vmov	s15, r3
 8009126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800912a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800912e:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8009132:	edd7 7a04 	vldr	s15, [r7, #16]
 8009136:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800913a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800913e:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8009142:	edd7 7a04 	vldr	s15, [r7, #16]
 8009146:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800918c <HTS221_H_ReadHumidity+0x130>
 800914a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800914e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009152:	dd01      	ble.n	8009158 <HTS221_H_ReadHumidity+0xfc>
 8009154:	4b0e      	ldr	r3, [pc, #56]	; (8009190 <HTS221_H_ReadHumidity+0x134>)
 8009156:	e00a      	b.n	800916e <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8009158:	edd7 7a04 	vldr	s15, [r7, #16]
 800915c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009164:	d502      	bpl.n	800916c <HTS221_H_ReadHumidity+0x110>
 8009166:	f04f 0300 	mov.w	r3, #0
 800916a:	e000      	b.n	800916e <HTS221_H_ReadHumidity+0x112>
 800916c:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800916e:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8009170:	edd7 7a04 	vldr	s15, [r7, #16]
 8009174:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009178:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800917c:	eef0 7a66 	vmov.f32	s15, s13
}
 8009180:	eeb0 0a67 	vmov.f32	s0, s15
 8009184:	3720      	adds	r7, #32
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	447a0000 	.word	0x447a0000
 8009190:	447a0000 	.word	0x447a0000

08009194 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	4603      	mov	r3, r0
 800919c:	6039      	str	r1, [r7, #0]
 800919e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80091a0:	88fb      	ldrh	r3, [r7, #6]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	2120      	movs	r1, #32
 80091a6:	4618      	mov	r0, r3
 80091a8:	f001 f942 	bl	800a430 <SENSOR_IO_Read>
 80091ac:	4603      	mov	r3, r0
 80091ae:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80091b0:	7bfb      	ldrb	r3, [r7, #15]
 80091b2:	f023 0304 	bic.w	r3, r3, #4
 80091b6:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80091b8:	7bfb      	ldrb	r3, [r7, #15]
 80091ba:	f043 0304 	orr.w	r3, r3, #4
 80091be:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
 80091c2:	f023 0303 	bic.w	r3, r3, #3
 80091c6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	f043 0301 	orr.w	r3, r3, #1
 80091ce:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
 80091d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80091d6:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80091d8:	88fb      	ldrh	r3, [r7, #6]
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	7bfa      	ldrb	r2, [r7, #15]
 80091de:	2120      	movs	r1, #32
 80091e0:	4618      	mov	r0, r3
 80091e2:	f001 f90b 	bl	800a3fc <SENSOR_IO_Write>
}
 80091e6:	bf00      	nop
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b088      	sub	sp, #32
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	4603      	mov	r3, r0
 80091f6:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80091f8:	88fb      	ldrh	r3, [r7, #6]
 80091fa:	b2d8      	uxtb	r0, r3
 80091fc:	f107 0208 	add.w	r2, r7, #8
 8009200:	2302      	movs	r3, #2
 8009202:	21b2      	movs	r1, #178	; 0xb2
 8009204:	f001 f932 	bl	800a46c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8009208:	88fb      	ldrh	r3, [r7, #6]
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2135      	movs	r1, #53	; 0x35
 800920e:	4618      	mov	r0, r3
 8009210:	f001 f90e 	bl	800a430 <SENSOR_IO_Read>
 8009214:	4603      	mov	r3, r0
 8009216:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8009218:	7ffb      	ldrb	r3, [r7, #31]
 800921a:	021b      	lsls	r3, r3, #8
 800921c:	b21b      	sxth	r3, r3
 800921e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009222:	b21a      	sxth	r2, r3
 8009224:	7a3b      	ldrb	r3, [r7, #8]
 8009226:	b21b      	sxth	r3, r3
 8009228:	4313      	orrs	r3, r2
 800922a:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 800922c:	7ffb      	ldrb	r3, [r7, #31]
 800922e:	019b      	lsls	r3, r3, #6
 8009230:	b21b      	sxth	r3, r3
 8009232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009236:	b21a      	sxth	r2, r3
 8009238:	7a7b      	ldrb	r3, [r7, #9]
 800923a:	b21b      	sxth	r3, r3
 800923c:	4313      	orrs	r3, r2
 800923e:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8009240:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8009244:	10db      	asrs	r3, r3, #3
 8009246:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8009248:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800924c:	10db      	asrs	r3, r3, #3
 800924e:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8009250:	88fb      	ldrh	r3, [r7, #6]
 8009252:	b2d8      	uxtb	r0, r3
 8009254:	f107 0208 	add.w	r2, r7, #8
 8009258:	2304      	movs	r3, #4
 800925a:	21bc      	movs	r1, #188	; 0xbc
 800925c:	f001 f906 	bl	800a46c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009260:	7a7b      	ldrb	r3, [r7, #9]
 8009262:	021b      	lsls	r3, r3, #8
 8009264:	b21a      	sxth	r2, r3
 8009266:	7a3b      	ldrb	r3, [r7, #8]
 8009268:	b21b      	sxth	r3, r3
 800926a:	4313      	orrs	r3, r2
 800926c:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800926e:	7afb      	ldrb	r3, [r7, #11]
 8009270:	021b      	lsls	r3, r3, #8
 8009272:	b21a      	sxth	r2, r3
 8009274:	7abb      	ldrb	r3, [r7, #10]
 8009276:	b21b      	sxth	r3, r3
 8009278:	4313      	orrs	r3, r2
 800927a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800927c:	88fb      	ldrh	r3, [r7, #6]
 800927e:	b2d8      	uxtb	r0, r3
 8009280:	f107 0208 	add.w	r2, r7, #8
 8009284:	2302      	movs	r3, #2
 8009286:	21aa      	movs	r1, #170	; 0xaa
 8009288:	f001 f8f0 	bl	800a46c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800928c:	7a7b      	ldrb	r3, [r7, #9]
 800928e:	021b      	lsls	r3, r3, #8
 8009290:	b21a      	sxth	r2, r3
 8009292:	7a3b      	ldrb	r3, [r7, #8]
 8009294:	b21b      	sxth	r3, r3
 8009296:	4313      	orrs	r3, r2
 8009298:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800929a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800929e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80092a2:	1ad3      	subs	r3, r2, r3
 80092a4:	ee07 3a90 	vmov	s15, r3
 80092a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80092b0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	ee07 3a90 	vmov	s15, r3
 80092ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80092be:	ee67 6a27 	vmul.f32	s13, s14, s15
 80092c2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80092c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	ee07 3a90 	vmov	s15, r3
 80092d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80092d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092d8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80092dc:	ee07 3a90 	vmov	s15, r3
 80092e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80092e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092e8:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	ee07 3a90 	vmov	s15, r3
}
 80092f2:	eeb0 0a67 	vmov.f32	s0, s15
 80092f6:	3720      	adds	r7, #32
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */

uint32_t play[wave_size]={1};//33075

//each time the blue button is pressed, modify the counter to change the detected sensor.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	4603      	mov	r3, r0
 8009304:	80fb      	strh	r3, [r7, #6]
	if (GPIO_PIN == GPIO_PIN_13) {
 8009306:	88fb      	ldrh	r3, [r7, #6]
 8009308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800930c:	d112      	bne.n	8009334 <HAL_GPIO_EXTI_Callback+0x38>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800930e:	2120      	movs	r1, #32
 8009310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009314:	f7f8 fe68 	bl	8001fe8 <HAL_GPIO_TogglePin>
		mode=(mode+1)%3;
 8009318:	4b08      	ldr	r3, [pc, #32]	; (800933c <HAL_GPIO_EXTI_Callback+0x40>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	1c59      	adds	r1, r3, #1
 800931e:	4b08      	ldr	r3, [pc, #32]	; (8009340 <HAL_GPIO_EXTI_Callback+0x44>)
 8009320:	fb83 3201 	smull	r3, r2, r3, r1
 8009324:	17cb      	asrs	r3, r1, #31
 8009326:	1ad2      	subs	r2, r2, r3
 8009328:	4613      	mov	r3, r2
 800932a:	005b      	lsls	r3, r3, #1
 800932c:	4413      	add	r3, r2
 800932e:	1aca      	subs	r2, r1, r3
 8009330:	4b02      	ldr	r3, [pc, #8]	; (800933c <HAL_GPIO_EXTI_Callback+0x40>)
 8009332:	601a      	str	r2, [r3, #0]
	}
}
 8009334:	bf00      	nop
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20021918 	.word	0x20021918
 8009340:	55555556 	.word	0x55555556
 8009344:	00000000 	.word	0x00000000

08009348 <init_sound_wave>:
 * Initialize the warning sound wave.
 * Level1: with frequency: xxx
 * Level2: with frequency: xxx
 * Level3: with frequency: xxx
 */
void init_sound_wave(){
 8009348:	b580      	push	{r7, lr}
 800934a:	b084      	sub	sp, #16
 800934c:	af00      	add	r7, sp, #0
	//Tone 1
	//G6 1567.98 Hz
	//sample n = 44.1k/1567.98 = 28
	for(int i = 0; i < 28; i++){
 800934e:	2300      	movs	r3, #0
 8009350:	60fb      	str	r3, [r7, #12]
 8009352:	e038      	b.n	80093c6 <init_sound_wave+0x7e>
		G6[i] =  0.33*(1 + arm_sin_f32(2*PI*i/28))*256;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	ee07 3a90 	vmov	s15, r3
 800935a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800935e:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80094e0 <init_sound_wave+0x198>
 8009362:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009366:	eef3 6a0c 	vmov.f32	s13, #60	; 0x41e00000  28.0
 800936a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800936e:	eeb0 0a47 	vmov.f32	s0, s14
 8009372:	f002 f9cd 	bl	800b710 <arm_sin_f32>
 8009376:	eef0 7a40 	vmov.f32	s15, s0
 800937a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800937e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009382:	ee17 0a90 	vmov	r0, s15
 8009386:	f7f7 fa19 	bl	80007bc <__aeabi_f2d>
 800938a:	a353      	add	r3, pc, #332	; (adr r3, 80094d8 <init_sound_wave+0x190>)
 800938c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009390:	f7f6 ff86 	bl	80002a0 <__aeabi_dmul>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	4610      	mov	r0, r2
 800939a:	4619      	mov	r1, r3
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	4b50      	ldr	r3, [pc, #320]	; (80094e4 <init_sound_wave+0x19c>)
 80093a2:	f7f6 ff7d 	bl	80002a0 <__aeabi_dmul>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4610      	mov	r0, r2
 80093ac:	4619      	mov	r1, r3
 80093ae:	f7f7 fa5d 	bl	800086c <__aeabi_d2uiz>
 80093b2:	4603      	mov	r3, r0
 80093b4:	b2d9      	uxtb	r1, r3
 80093b6:	4a4c      	ldr	r2, [pc, #304]	; (80094e8 <init_sound_wave+0x1a0>)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	4413      	add	r3, r2
 80093bc:	460a      	mov	r2, r1
 80093be:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 28; i++){
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	3301      	adds	r3, #1
 80093c4:	60fb      	str	r3, [r7, #12]
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2b1b      	cmp	r3, #27
 80093ca:	ddc3      	ble.n	8009354 <init_sound_wave+0xc>
	}

	//Tone 2
	//E7 2637.02 Hz
	//sample n = 44.1k/1318.5 = 16
	for(int i = 0; i < 16; i++){
 80093cc:	2300      	movs	r3, #0
 80093ce:	60bb      	str	r3, [r7, #8]
 80093d0:	e038      	b.n	8009444 <init_sound_wave+0xfc>
		E7[i] =  0.33*(1 + arm_sin_f32(2*PI*i/16))*256;
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	ee07 3a90 	vmov	s15, r3
 80093d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093dc:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80094e0 <init_sound_wave+0x198>
 80093e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80093e4:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80093e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80093ec:	eeb0 0a47 	vmov.f32	s0, s14
 80093f0:	f002 f98e 	bl	800b710 <arm_sin_f32>
 80093f4:	eef0 7a40 	vmov.f32	s15, s0
 80093f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009400:	ee17 0a90 	vmov	r0, s15
 8009404:	f7f7 f9da 	bl	80007bc <__aeabi_f2d>
 8009408:	a333      	add	r3, pc, #204	; (adr r3, 80094d8 <init_sound_wave+0x190>)
 800940a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940e:	f7f6 ff47 	bl	80002a0 <__aeabi_dmul>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4610      	mov	r0, r2
 8009418:	4619      	mov	r1, r3
 800941a:	f04f 0200 	mov.w	r2, #0
 800941e:	4b31      	ldr	r3, [pc, #196]	; (80094e4 <init_sound_wave+0x19c>)
 8009420:	f7f6 ff3e 	bl	80002a0 <__aeabi_dmul>
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	4610      	mov	r0, r2
 800942a:	4619      	mov	r1, r3
 800942c:	f7f7 fa1e 	bl	800086c <__aeabi_d2uiz>
 8009430:	4603      	mov	r3, r0
 8009432:	b2d9      	uxtb	r1, r3
 8009434:	4a2d      	ldr	r2, [pc, #180]	; (80094ec <init_sound_wave+0x1a4>)
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	4413      	add	r3, r2
 800943a:	460a      	mov	r2, r1
 800943c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 16; i++){
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3301      	adds	r3, #1
 8009442:	60bb      	str	r3, [r7, #8]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	2b0f      	cmp	r3, #15
 8009448:	ddc3      	ble.n	80093d2 <init_sound_wave+0x8a>
	}

	//Tone 3
	//A6 3520.0 Hz
	//sample n = 44.1k/3520 = 12
	for(int i = 0; i < 12; i++){
 800944a:	2300      	movs	r3, #0
 800944c:	607b      	str	r3, [r7, #4]
 800944e:	e038      	b.n	80094c2 <init_sound_wave+0x17a>
		A6[i] =  0.33*(1 + arm_sin_f32(2*PI*i/12))*256;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	ee07 3a90 	vmov	s15, r3
 8009456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800945a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80094e0 <init_sound_wave+0x198>
 800945e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009462:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8009466:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800946a:	eeb0 0a47 	vmov.f32	s0, s14
 800946e:	f002 f94f 	bl	800b710 <arm_sin_f32>
 8009472:	eef0 7a40 	vmov.f32	s15, s0
 8009476:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800947a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800947e:	ee17 0a90 	vmov	r0, s15
 8009482:	f7f7 f99b 	bl	80007bc <__aeabi_f2d>
 8009486:	a314      	add	r3, pc, #80	; (adr r3, 80094d8 <init_sound_wave+0x190>)
 8009488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948c:	f7f6 ff08 	bl	80002a0 <__aeabi_dmul>
 8009490:	4602      	mov	r2, r0
 8009492:	460b      	mov	r3, r1
 8009494:	4610      	mov	r0, r2
 8009496:	4619      	mov	r1, r3
 8009498:	f04f 0200 	mov.w	r2, #0
 800949c:	4b11      	ldr	r3, [pc, #68]	; (80094e4 <init_sound_wave+0x19c>)
 800949e:	f7f6 feff 	bl	80002a0 <__aeabi_dmul>
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	4610      	mov	r0, r2
 80094a8:	4619      	mov	r1, r3
 80094aa:	f7f7 f9df 	bl	800086c <__aeabi_d2uiz>
 80094ae:	4603      	mov	r3, r0
 80094b0:	b2d9      	uxtb	r1, r3
 80094b2:	4a0f      	ldr	r2, [pc, #60]	; (80094f0 <init_sound_wave+0x1a8>)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4413      	add	r3, r2
 80094b8:	460a      	mov	r2, r1
 80094ba:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 12; i++){
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	3301      	adds	r3, #1
 80094c0:	607b      	str	r3, [r7, #4]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2b0b      	cmp	r3, #11
 80094c6:	ddc3      	ble.n	8009450 <init_sound_wave+0x108>
	}
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	f3af 8000 	nop.w
 80094d8:	51eb851f 	.word	0x51eb851f
 80094dc:	3fd51eb8 	.word	0x3fd51eb8
 80094e0:	40c90fdb 	.word	0x40c90fdb
 80094e4:	40700000 	.word	0x40700000
 80094e8:	200218d4 	.word	0x200218d4
 80094ec:	200218f0 	.word	0x200218f0
 80094f0:	20021900 	.word	0x20021900

080094f4 <write_sound_wave_into_mem>:

/**
 * Write the sound waves into the flash.
 */
void write_sound_wave_into_mem(){
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
	uint32_t tone_addr = 0x000000;
 80094fa:	2300      	movs	r3, #0
 80094fc:	60fb      	str	r3, [r7, #12]

	//Write in tone1 C6, start at 0
	for(int i = 0; i < 1181; i++){
 80094fe:	2300      	movs	r3, #0
 8009500:	60bb      	str	r3, [r7, #8]
 8009502:	e00f      	b.n	8009524 <write_sound_wave_into_mem+0x30>
	  if(BSP_QSPI_Write((uint8_t *)G6, tone_addr, 28) != QSPI_OK){
 8009504:	221c      	movs	r2, #28
 8009506:	68f9      	ldr	r1, [r7, #12]
 8009508:	4826      	ldr	r0, [pc, #152]	; (80095a4 <write_sound_wave_into_mem+0xb0>)
 800950a:	f001 f917 	bl	800a73c <BSP_QSPI_Write>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d001      	beq.n	8009518 <write_sound_wave_into_mem+0x24>
		  Error_Handler();
 8009514:	f000 fe72 	bl	800a1fc <Error_Handler>
	  }
	  tone_addr += 28;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	331c      	adds	r3, #28
 800951c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < 1181; i++){
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	3301      	adds	r3, #1
 8009522:	60bb      	str	r3, [r7, #8]
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	f240 429c 	movw	r2, #1180	; 0x49c
 800952a:	4293      	cmp	r3, r2
 800952c:	ddea      	ble.n	8009504 <write_sound_wave_into_mem+0x10>
	}
	tone_addr = 0x008133;//33075
 800952e:	f248 1333 	movw	r3, #33075	; 0x8133
 8009532:	60fb      	str	r3, [r7, #12]


  //Write in tone2 E6, start at 33075
  for(int i = 0; i < 2067; i++){
 8009534:	2300      	movs	r3, #0
 8009536:	607b      	str	r3, [r7, #4]
 8009538:	e00f      	b.n	800955a <write_sound_wave_into_mem+0x66>
	  if(BSP_QSPI_Write((uint8_t *)E7, tone_addr, 16) != QSPI_OK){
 800953a:	2210      	movs	r2, #16
 800953c:	68f9      	ldr	r1, [r7, #12]
 800953e:	481a      	ldr	r0, [pc, #104]	; (80095a8 <write_sound_wave_into_mem+0xb4>)
 8009540:	f001 f8fc 	bl	800a73c <BSP_QSPI_Write>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d001      	beq.n	800954e <write_sound_wave_into_mem+0x5a>
		  Error_Handler();
 800954a:	f000 fe57 	bl	800a1fc <Error_Handler>
	  }
	  tone_addr += 16;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	3310      	adds	r3, #16
 8009552:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < 2067; i++){
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	3301      	adds	r3, #1
 8009558:	607b      	str	r3, [r7, #4]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f640 0212 	movw	r2, #2066	; 0x812
 8009560:	4293      	cmp	r3, r2
 8009562:	ddea      	ble.n	800953a <write_sound_wave_into_mem+0x46>
  }
  tone_addr = 0x010266;//66150
 8009564:	4b11      	ldr	r3, [pc, #68]	; (80095ac <write_sound_wave_into_mem+0xb8>)
 8009566:	60fb      	str	r3, [r7, #12]

  //Write in tone3 G6, start at 66150
  for(int i = 0; i < 2756; i++){
 8009568:	2300      	movs	r3, #0
 800956a:	603b      	str	r3, [r7, #0]
 800956c:	e00f      	b.n	800958e <write_sound_wave_into_mem+0x9a>
	  if(BSP_QSPI_Write((uint8_t *)A6, tone_addr, 12) != QSPI_OK){
 800956e:	220c      	movs	r2, #12
 8009570:	68f9      	ldr	r1, [r7, #12]
 8009572:	480f      	ldr	r0, [pc, #60]	; (80095b0 <write_sound_wave_into_mem+0xbc>)
 8009574:	f001 f8e2 	bl	800a73c <BSP_QSPI_Write>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <write_sound_wave_into_mem+0x8e>
		  Error_Handler();
 800957e:	f000 fe3d 	bl	800a1fc <Error_Handler>
	  }
	  tone_addr += 12;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	330c      	adds	r3, #12
 8009586:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < 2756; i++){
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	3301      	adds	r3, #1
 800958c:	603b      	str	r3, [r7, #0]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	f640 22c3 	movw	r2, #2755	; 0xac3
 8009594:	4293      	cmp	r3, r2
 8009596:	ddea      	ble.n	800956e <write_sound_wave_into_mem+0x7a>
  }
}
 8009598:	bf00      	nop
 800959a:	bf00      	nop
 800959c:	3710      	adds	r7, #16
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	200218d4 	.word	0x200218d4
 80095a8:	200218f0 	.word	0x200218f0
 80095ac:	00010266 	.word	0x00010266
 80095b0:	20021900 	.word	0x20021900

080095b4 <init_gyro_record>:

/**
 * Initialize the gyro sensor data array.
 */
void init_gyro_record(){
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
	BSP_GYRO_GetXYZ(gyro);
 80095ba:	4813      	ldr	r0, [pc, #76]	; (8009608 <init_gyro_record+0x54>)
 80095bc:	f000 ffb6 	bl	800a52c <BSP_GYRO_GetXYZ>
	for(int i=0;i<data_array_size;i++){
 80095c0:	2300      	movs	r3, #0
 80095c2:	607b      	str	r3, [r7, #4]
 80095c4:	e017      	b.n	80095f6 <init_gyro_record+0x42>
		gyro_x[i]=gyro[0];
 80095c6:	4b10      	ldr	r3, [pc, #64]	; (8009608 <init_gyro_record+0x54>)
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	4910      	ldr	r1, [pc, #64]	; (800960c <init_gyro_record+0x58>)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	440b      	add	r3, r1
 80095d2:	601a      	str	r2, [r3, #0]
		gyro_y[i]=gyro[1];
 80095d4:	4b0c      	ldr	r3, [pc, #48]	; (8009608 <init_gyro_record+0x54>)
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	490d      	ldr	r1, [pc, #52]	; (8009610 <init_gyro_record+0x5c>)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	440b      	add	r3, r1
 80095e0:	601a      	str	r2, [r3, #0]
		gyro_z[i]=gyro[2];
 80095e2:	4b09      	ldr	r3, [pc, #36]	; (8009608 <init_gyro_record+0x54>)
 80095e4:	689a      	ldr	r2, [r3, #8]
 80095e6:	490b      	ldr	r1, [pc, #44]	; (8009614 <init_gyro_record+0x60>)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	440b      	add	r3, r1
 80095ee:	601a      	str	r2, [r3, #0]
	for(int i=0;i<data_array_size;i++){
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	3301      	adds	r3, #1
 80095f4:	607b      	str	r3, [r7, #4]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2b13      	cmp	r3, #19
 80095fa:	dde4      	ble.n	80095c6 <init_gyro_record+0x12>
	}
}
 80095fc:	bf00      	nop
 80095fe:	bf00      	nop
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	200217d8 	.word	0x200217d8
 800960c:	200217e4 	.word	0x200217e4
 8009610:	20021834 	.word	0x20021834
 8009614:	20021884 	.word	0x20021884

08009618 <push_data_into_gyro_record>:

/**
 * Update the gyro record.
 */
void push_data_into_gyro_record(){
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
	for(int i=0;i<data_array_size-1;i++){
 800961e:	2300      	movs	r3, #0
 8009620:	607b      	str	r3, [r7, #4]
 8009622:	e023      	b.n	800966c <push_data_into_gyro_record+0x54>
		gyro_x[i]=gyro_x[i+1];
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3301      	adds	r3, #1
 8009628:	4a1b      	ldr	r2, [pc, #108]	; (8009698 <push_data_into_gyro_record+0x80>)
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4413      	add	r3, r2
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	4919      	ldr	r1, [pc, #100]	; (8009698 <push_data_into_gyro_record+0x80>)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	440b      	add	r3, r1
 8009638:	601a      	str	r2, [r3, #0]
		gyro_y[i]=gyro_y[i+1];
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	3301      	adds	r3, #1
 800963e:	4a17      	ldr	r2, [pc, #92]	; (800969c <push_data_into_gyro_record+0x84>)
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	4413      	add	r3, r2
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	4915      	ldr	r1, [pc, #84]	; (800969c <push_data_into_gyro_record+0x84>)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	440b      	add	r3, r1
 800964e:	601a      	str	r2, [r3, #0]
		gyro_z[i]=gyro_z[i+1];
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	3301      	adds	r3, #1
 8009654:	4a12      	ldr	r2, [pc, #72]	; (80096a0 <push_data_into_gyro_record+0x88>)
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4413      	add	r3, r2
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	4910      	ldr	r1, [pc, #64]	; (80096a0 <push_data_into_gyro_record+0x88>)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	440b      	add	r3, r1
 8009664:	601a      	str	r2, [r3, #0]
	for(int i=0;i<data_array_size-1;i++){
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	3301      	adds	r3, #1
 800966a:	607b      	str	r3, [r7, #4]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2b12      	cmp	r3, #18
 8009670:	ddd8      	ble.n	8009624 <push_data_into_gyro_record+0xc>
	}
	gyro_x[data_array_size-1]=gyro[0];
 8009672:	4b0c      	ldr	r3, [pc, #48]	; (80096a4 <push_data_into_gyro_record+0x8c>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4a08      	ldr	r2, [pc, #32]	; (8009698 <push_data_into_gyro_record+0x80>)
 8009678:	64d3      	str	r3, [r2, #76]	; 0x4c
	gyro_y[data_array_size-1]=gyro[1];
 800967a:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <push_data_into_gyro_record+0x8c>)
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	4a07      	ldr	r2, [pc, #28]	; (800969c <push_data_into_gyro_record+0x84>)
 8009680:	64d3      	str	r3, [r2, #76]	; 0x4c
	gyro_z[data_array_size-1]=gyro[2];
 8009682:	4b08      	ldr	r3, [pc, #32]	; (80096a4 <push_data_into_gyro_record+0x8c>)
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	4a06      	ldr	r2, [pc, #24]	; (80096a0 <push_data_into_gyro_record+0x88>)
 8009688:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800968a:	bf00      	nop
 800968c:	370c      	adds	r7, #12
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
 8009696:	bf00      	nop
 8009698:	200217e4 	.word	0x200217e4
 800969c:	20021834 	.word	0x20021834
 80096a0:	20021884 	.word	0x20021884
 80096a4:	200217d8 	.word	0x200217d8

080096a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80096a8:	b5b0      	push	{r4, r5, r7, lr}
 80096aa:	b09c      	sub	sp, #112	; 0x70
 80096ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80096ae:	f7f7 fa7f 	bl	8000bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80096b2:	f000 f899 	bl	80097e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80096b6:	f000 fa8b 	bl	8009bd0 <MX_GPIO_Init>
  MX_DMA_Init();
 80096ba:	f000 fa57 	bl	8009b6c <MX_DMA_Init>
  MX_I2C2_Init();
 80096be:	f000 f925 	bl	800990c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80096c2:	f000 fa07 	bl	8009ad4 <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 80096c6:	f000 f961 	bl	800998c <MX_OCTOSPI1_Init>
  MX_TIM2_Init();
 80096ca:	f000 f9b5 	bl	8009a38 <MX_TIM2_Init>
  MX_DAC1_Init();
 80096ce:	f000 f8dd 	bl	800988c <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  //component init
  BSP_QSPI_Init();
 80096d2:	f000 ff63 	bl	800a59c <BSP_QSPI_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80096d6:	483b      	ldr	r0, [pc, #236]	; (80097c4 <main+0x11c>)
 80096d8:	f7fc fe10 	bl	80062fc <HAL_TIM_Base_Start_IT>
  BSP_HSENSOR_Init();
 80096dc:	f000 ff3e 	bl	800a55c <BSP_HSENSOR_Init>
  BSP_GYRO_Init();
 80096e0:	f000 fee2 	bl	800a4a8 <BSP_GYRO_Init>
  BSP_TSENSOR_Init();
 80096e4:	f001 fba4 	bl	800ae30 <BSP_TSENSOR_Init>
  //private function init
  init_sound_wave();
 80096e8:	f7ff fe2e 	bl	8009348 <init_sound_wave>
  init_gyro_record();
 80096ec:	f7ff ff62 	bl	80095b4 <init_gyro_record>
  

  //Erase 3 blocks prior to write in
  if(BSP_QSPI_Erase_Block(0) != QSPI_OK){
 80096f0:	2000      	movs	r0, #0
 80096f2:	f001 f8a9 	bl	800a848 <BSP_QSPI_Erase_Block>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d001      	beq.n	8009700 <main+0x58>
	  Error_Handler();
 80096fc:	f000 fd7e 	bl	800a1fc <Error_Handler>
  }
  if(BSP_QSPI_Erase_Block(65536) != QSPI_OK){
 8009700:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8009704:	f001 f8a0 	bl	800a848 <BSP_QSPI_Erase_Block>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <main+0x6a>
	  Error_Handler();
 800970e:	f000 fd75 	bl	800a1fc <Error_Handler>
  }
  if(BSP_QSPI_Erase_Block(131072) != QSPI_OK){
 8009712:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009716:	f001 f897 	bl	800a848 <BSP_QSPI_Erase_Block>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d001      	beq.n	8009724 <main+0x7c>
	  Error_Handler();
 8009720:	f000 fd6c 	bl	800a1fc <Error_Handler>
  }

  //After erased the blocks, we can write in the samples of tones
  write_sound_wave_into_mem();
 8009724:	f7ff fee6 	bl	80094f4 <write_sound_wave_into_mem>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of handle_quake */
  osThreadDef(handle_quake, earthquakeHandler, osPriorityHigh, 0, 128);
 8009728:	4b27      	ldr	r3, [pc, #156]	; (80097c8 <main+0x120>)
 800972a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800972e:	461d      	mov	r5, r3
 8009730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009734:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009738:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  handle_quakeHandle = osThreadCreate(osThread(handle_quake), NULL);
 800973c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8009740:	2100      	movs	r1, #0
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe f8ef 	bl	8007926 <osThreadCreate>
 8009748:	4603      	mov	r3, r0
 800974a:	4a20      	ldr	r2, [pc, #128]	; (80097cc <main+0x124>)
 800974c:	6013      	str	r3, [r2, #0]

  /* definition and creation of handle_temp */
  osThreadDef(handle_temp, temperatureHandler, osPriorityAboveNormal, 0, 128);
 800974e:	4b20      	ldr	r3, [pc, #128]	; (80097d0 <main+0x128>)
 8009750:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8009754:	461d      	mov	r5, r3
 8009756:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009758:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800975a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800975e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  handle_tempHandle = osThreadCreate(osThread(handle_temp), NULL);
 8009762:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009766:	2100      	movs	r1, #0
 8009768:	4618      	mov	r0, r3
 800976a:	f7fe f8dc 	bl	8007926 <osThreadCreate>
 800976e:	4603      	mov	r3, r0
 8009770:	4a18      	ldr	r2, [pc, #96]	; (80097d4 <main+0x12c>)
 8009772:	6013      	str	r3, [r2, #0]

  /* definition and creation of handle_speaker */
  osThreadDef(handle_speaker, speakerHandler, osPriorityNormal, 0, 128);
 8009774:	4b18      	ldr	r3, [pc, #96]	; (80097d8 <main+0x130>)
 8009776:	f107 041c 	add.w	r4, r7, #28
 800977a:	461d      	mov	r5, r3
 800977c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800977e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009780:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009784:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  handle_speakerHandle = osThreadCreate(osThread(handle_speaker), NULL);
 8009788:	f107 031c 	add.w	r3, r7, #28
 800978c:	2100      	movs	r1, #0
 800978e:	4618      	mov	r0, r3
 8009790:	f7fe f8c9 	bl	8007926 <osThreadCreate>
 8009794:	4603      	mov	r3, r0
 8009796:	4a11      	ldr	r2, [pc, #68]	; (80097dc <main+0x134>)
 8009798:	6013      	str	r3, [r2, #0]

  /* definition and creation of send_terminal */
  osThreadDef(send_terminal, sendTerminal, osPriorityNormal, 0, 128);
 800979a:	4b11      	ldr	r3, [pc, #68]	; (80097e0 <main+0x138>)
 800979c:	463c      	mov	r4, r7
 800979e:	461d      	mov	r5, r3
 80097a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80097a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80097a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80097a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  send_terminalHandle = osThreadCreate(osThread(send_terminal), NULL);
 80097ac:	463b      	mov	r3, r7
 80097ae:	2100      	movs	r1, #0
 80097b0:	4618      	mov	r0, r3
 80097b2:	f7fe f8b8 	bl	8007926 <osThreadCreate>
 80097b6:	4603      	mov	r3, r0
 80097b8:	4a0a      	ldr	r2, [pc, #40]	; (80097e4 <main+0x13c>)
 80097ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80097bc:	f7fe f8ac 	bl	8007918 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80097c0:	e7fe      	b.n	80097c0 <main+0x118>
 80097c2:	bf00      	nop
 80097c4:	20021688 	.word	0x20021688
 80097c8:	0800c17c 	.word	0x0800c17c
 80097cc:	20021764 	.word	0x20021764
 80097d0:	0800c198 	.word	0x0800c198
 80097d4:	20021768 	.word	0x20021768
 80097d8:	0800c1b4 	.word	0x0800c1b4
 80097dc:	2002176c 	.word	0x2002176c
 80097e0:	0800c1d0 	.word	0x0800c1d0
 80097e4:	20021770 	.word	0x20021770

080097e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b096      	sub	sp, #88	; 0x58
 80097ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80097ee:	f107 0314 	add.w	r3, r7, #20
 80097f2:	2244      	movs	r2, #68	; 0x44
 80097f4:	2100      	movs	r1, #0
 80097f6:	4618      	mov	r0, r3
 80097f8:	f002 f808 	bl	800b80c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80097fc:	463b      	mov	r3, r7
 80097fe:	2200      	movs	r2, #0
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	605a      	str	r2, [r3, #4]
 8009804:	609a      	str	r2, [r3, #8]
 8009806:	60da      	str	r2, [r3, #12]
 8009808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800980a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800980e:	f7fb f857 	bl	80048c0 <HAL_PWREx_ControlVoltageScaling>
 8009812:	4603      	mov	r3, r0
 8009814:	2b00      	cmp	r3, #0
 8009816:	d001      	beq.n	800981c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8009818:	f000 fcf0 	bl	800a1fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800981c:	2310      	movs	r3, #16
 800981e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8009820:	2301      	movs	r3, #1
 8009822:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8009824:	2300      	movs	r3, #0
 8009826:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8009828:	2360      	movs	r3, #96	; 0x60
 800982a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800982c:	2302      	movs	r3, #2
 800982e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8009830:	2301      	movs	r3, #1
 8009832:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8009834:	2301      	movs	r3, #1
 8009836:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8009838:	2328      	movs	r3, #40	; 0x28
 800983a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800983c:	2302      	movs	r3, #2
 800983e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009840:	2302      	movs	r3, #2
 8009842:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009844:	2302      	movs	r3, #2
 8009846:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009848:	f107 0314 	add.w	r3, r7, #20
 800984c:	4618      	mov	r0, r3
 800984e:	f7fb f8db 	bl	8004a08 <HAL_RCC_OscConfig>
 8009852:	4603      	mov	r3, r0
 8009854:	2b00      	cmp	r3, #0
 8009856:	d001      	beq.n	800985c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8009858:	f000 fcd0 	bl	800a1fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800985c:	230f      	movs	r3, #15
 800985e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009860:	2303      	movs	r3, #3
 8009862:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009864:	2300      	movs	r3, #0
 8009866:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009868:	2300      	movs	r3, #0
 800986a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800986c:	2300      	movs	r3, #0
 800986e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8009870:	463b      	mov	r3, r7
 8009872:	2103      	movs	r1, #3
 8009874:	4618      	mov	r0, r3
 8009876:	f7fb fce1 	bl	800523c <HAL_RCC_ClockConfig>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8009880:	f000 fcbc 	bl	800a1fc <Error_Handler>
  }
}
 8009884:	bf00      	nop
 8009886:	3758      	adds	r7, #88	; 0x58
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b08a      	sub	sp, #40	; 0x28
 8009890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8009892:	463b      	mov	r3, r7
 8009894:	2228      	movs	r2, #40	; 0x28
 8009896:	2100      	movs	r1, #0
 8009898:	4618      	mov	r0, r3
 800989a:	f001 ffb7 	bl	800b80c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800989e:	4b19      	ldr	r3, [pc, #100]	; (8009904 <MX_DAC1_Init+0x78>)
 80098a0:	4a19      	ldr	r2, [pc, #100]	; (8009908 <MX_DAC1_Init+0x7c>)
 80098a2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80098a4:	4817      	ldr	r0, [pc, #92]	; (8009904 <MX_DAC1_Init+0x78>)
 80098a6:	f7f7 faf3 	bl	8000e90 <HAL_DAC_Init>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d001      	beq.n	80098b4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80098b0:	f000 fca4 	bl	800a1fc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80098b4:	2300      	movs	r3, #0
 80098b6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80098b8:	230a      	movs	r3, #10
 80098ba:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80098bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098c0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80098c2:	2300      	movs	r3, #0
 80098c4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80098c6:	2300      	movs	r3, #0
 80098c8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80098ca:	2300      	movs	r3, #0
 80098cc:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80098ce:	463b      	mov	r3, r7
 80098d0:	2200      	movs	r2, #0
 80098d2:	4619      	mov	r1, r3
 80098d4:	480b      	ldr	r0, [pc, #44]	; (8009904 <MX_DAC1_Init+0x78>)
 80098d6:	f7f7 fc37 	bl	8001148 <HAL_DAC_ConfigChannel>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d001      	beq.n	80098e4 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80098e0:	f000 fc8c 	bl	800a1fc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80098e4:	463b      	mov	r3, r7
 80098e6:	2210      	movs	r2, #16
 80098e8:	4619      	mov	r1, r3
 80098ea:	4806      	ldr	r0, [pc, #24]	; (8009904 <MX_DAC1_Init+0x78>)
 80098ec:	f7f7 fc2c 	bl	8001148 <HAL_DAC_ConfigChannel>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d001      	beq.n	80098fa <MX_DAC1_Init+0x6e>
  {
    Error_Handler();
 80098f6:	f000 fc81 	bl	800a1fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80098fa:	bf00      	nop
 80098fc:	3728      	adds	r7, #40	; 0x28
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
 8009902:	bf00      	nop
 8009904:	20021510 	.word	0x20021510
 8009908:	40007400 	.word	0x40007400

0800990c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8009910:	4b1b      	ldr	r3, [pc, #108]	; (8009980 <MX_I2C2_Init+0x74>)
 8009912:	4a1c      	ldr	r2, [pc, #112]	; (8009984 <MX_I2C2_Init+0x78>)
 8009914:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8009916:	4b1a      	ldr	r3, [pc, #104]	; (8009980 <MX_I2C2_Init+0x74>)
 8009918:	4a1b      	ldr	r2, [pc, #108]	; (8009988 <MX_I2C2_Init+0x7c>)
 800991a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800991c:	4b18      	ldr	r3, [pc, #96]	; (8009980 <MX_I2C2_Init+0x74>)
 800991e:	2200      	movs	r2, #0
 8009920:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009922:	4b17      	ldr	r3, [pc, #92]	; (8009980 <MX_I2C2_Init+0x74>)
 8009924:	2201      	movs	r2, #1
 8009926:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009928:	4b15      	ldr	r3, [pc, #84]	; (8009980 <MX_I2C2_Init+0x74>)
 800992a:	2200      	movs	r2, #0
 800992c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800992e:	4b14      	ldr	r3, [pc, #80]	; (8009980 <MX_I2C2_Init+0x74>)
 8009930:	2200      	movs	r2, #0
 8009932:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009934:	4b12      	ldr	r3, [pc, #72]	; (8009980 <MX_I2C2_Init+0x74>)
 8009936:	2200      	movs	r2, #0
 8009938:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800993a:	4b11      	ldr	r3, [pc, #68]	; (8009980 <MX_I2C2_Init+0x74>)
 800993c:	2200      	movs	r2, #0
 800993e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009940:	4b0f      	ldr	r3, [pc, #60]	; (8009980 <MX_I2C2_Init+0x74>)
 8009942:	2200      	movs	r2, #0
 8009944:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009946:	480e      	ldr	r0, [pc, #56]	; (8009980 <MX_I2C2_Init+0x74>)
 8009948:	f7f8 fb80 	bl	800204c <HAL_I2C_Init>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d001      	beq.n	8009956 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8009952:	f000 fc53 	bl	800a1fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009956:	2100      	movs	r1, #0
 8009958:	4809      	ldr	r0, [pc, #36]	; (8009980 <MX_I2C2_Init+0x74>)
 800995a:	f7f9 fe7d 	bl	8003658 <HAL_I2CEx_ConfigAnalogFilter>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d001      	beq.n	8009968 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8009964:	f000 fc4a 	bl	800a1fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8009968:	2100      	movs	r1, #0
 800996a:	4805      	ldr	r0, [pc, #20]	; (8009980 <MX_I2C2_Init+0x74>)
 800996c:	f7f9 febf 	bl	80036ee <HAL_I2CEx_ConfigDigitalFilter>
 8009970:	4603      	mov	r3, r0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d001      	beq.n	800997a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8009976:	f000 fc41 	bl	800a1fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800997a:	bf00      	nop
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	200215e4 	.word	0x200215e4
 8009984:	40005800 	.word	0x40005800
 8009988:	10909cec 	.word	0x10909cec

0800998c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b086      	sub	sp, #24
 8009990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8009992:	1d3b      	adds	r3, r7, #4
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	605a      	str	r2, [r3, #4]
 800999a:	609a      	str	r2, [r3, #8]
 800999c:	60da      	str	r2, [r3, #12]
 800999e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80099a0:	4b23      	ldr	r3, [pc, #140]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099a2:	4a24      	ldr	r2, [pc, #144]	; (8009a34 <MX_OCTOSPI1_Init+0xa8>)
 80099a4:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80099a6:	4b22      	ldr	r3, [pc, #136]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099a8:	2201      	movs	r2, #1
 80099aa:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80099ac:	4b20      	ldr	r3, [pc, #128]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099ae:	2200      	movs	r2, #0
 80099b0:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80099b2:	4b1f      	ldr	r3, [pc, #124]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80099b8:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80099ba:	4b1d      	ldr	r3, [pc, #116]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099bc:	2220      	movs	r2, #32
 80099be:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80099c0:	4b1b      	ldr	r3, [pc, #108]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099c2:	2201      	movs	r2, #1
 80099c4:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80099c6:	4b1a      	ldr	r3, [pc, #104]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099c8:	2200      	movs	r2, #0
 80099ca:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80099cc:	4b18      	ldr	r3, [pc, #96]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80099d2:	4b17      	ldr	r3, [pc, #92]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099d4:	2201      	movs	r2, #1
 80099d6:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80099d8:	4b15      	ldr	r3, [pc, #84]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099da:	2200      	movs	r2, #0
 80099dc:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80099de:	4b14      	ldr	r3, [pc, #80]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099e0:	2200      	movs	r2, #0
 80099e2:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80099e4:	4b12      	ldr	r3, [pc, #72]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099e6:	2200      	movs	r2, #0
 80099e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80099ea:	4b11      	ldr	r3, [pc, #68]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099ec:	2208      	movs	r2, #8
 80099ee:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80099f0:	480f      	ldr	r0, [pc, #60]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 80099f2:	f7f9 fec9 	bl	8003788 <HAL_OSPI_Init>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d001      	beq.n	8009a00 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80099fc:	f000 fbfe 	bl	800a1fc <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8009a00:	2301      	movs	r3, #1
 8009a02:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8009a04:	2301      	movs	r3, #1
 8009a06:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8009a08:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8009a0c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a0e:	1d3b      	adds	r3, r7, #4
 8009a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a14:	4619      	mov	r1, r3
 8009a16:	4806      	ldr	r0, [pc, #24]	; (8009a30 <MX_OCTOSPI1_Init+0xa4>)
 8009a18:	f7fa f9b4 	bl	8003d84 <HAL_OSPIM_Config>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8009a22:	f000 fbeb 	bl	800a1fc <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8009a26:	bf00      	nop
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	20021638 	.word	0x20021638
 8009a34:	a0001000 	.word	0xa0001000

08009a38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b088      	sub	sp, #32
 8009a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009a3e:	f107 0310 	add.w	r3, r7, #16
 8009a42:	2200      	movs	r2, #0
 8009a44:	601a      	str	r2, [r3, #0]
 8009a46:	605a      	str	r2, [r3, #4]
 8009a48:	609a      	str	r2, [r3, #8]
 8009a4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a4c:	1d3b      	adds	r3, r7, #4
 8009a4e:	2200      	movs	r2, #0
 8009a50:	601a      	str	r2, [r3, #0]
 8009a52:	605a      	str	r2, [r3, #4]
 8009a54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009a56:	4b1e      	ldr	r3, [pc, #120]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009a5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8009a5e:	4b1c      	ldr	r3, [pc, #112]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a60:	2201      	movs	r2, #1
 8009a62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a64:	4b1a      	ldr	r3, [pc, #104]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a66:	2200      	movs	r2, #0
 8009a68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 8009a6a:	4b19      	ldr	r3, [pc, #100]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a6c:	f240 7216 	movw	r2, #1814	; 0x716
 8009a70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a72:	4b17      	ldr	r3, [pc, #92]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a74:	2200      	movs	r2, #0
 8009a76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a78:	4b15      	ldr	r3, [pc, #84]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009a7e:	4814      	ldr	r0, [pc, #80]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a80:	f7fc fbe4 	bl	800624c <HAL_TIM_Base_Init>
 8009a84:	4603      	mov	r3, r0
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009a8a:	f000 fbb7 	bl	800a1fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009a8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009a94:	f107 0310 	add.w	r3, r7, #16
 8009a98:	4619      	mov	r1, r3
 8009a9a:	480d      	ldr	r0, [pc, #52]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009a9c:	f7fc fdbd 	bl	800661a <HAL_TIM_ConfigClockSource>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d001      	beq.n	8009aaa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8009aa6:	f000 fba9 	bl	800a1fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8009aaa:	2320      	movs	r3, #32
 8009aac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009ab2:	1d3b      	adds	r3, r7, #4
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	4806      	ldr	r0, [pc, #24]	; (8009ad0 <MX_TIM2_Init+0x98>)
 8009ab8:	f7fc ffd4 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 8009abc:	4603      	mov	r3, r0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d001      	beq.n	8009ac6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8009ac2:	f000 fb9b 	bl	800a1fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009ac6:	bf00      	nop
 8009ac8:	3720      	adds	r7, #32
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	20021688 	.word	0x20021688

08009ad4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009ad8:	4b22      	ldr	r3, [pc, #136]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009ada:	4a23      	ldr	r2, [pc, #140]	; (8009b68 <MX_USART1_UART_Init+0x94>)
 8009adc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009ade:	4b21      	ldr	r3, [pc, #132]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009ae0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009ae4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009ae6:	4b1f      	ldr	r3, [pc, #124]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009ae8:	2200      	movs	r2, #0
 8009aea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009aec:	4b1d      	ldr	r3, [pc, #116]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009aee:	2200      	movs	r2, #0
 8009af0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009af2:	4b1c      	ldr	r3, [pc, #112]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009af8:	4b1a      	ldr	r3, [pc, #104]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009afa:	220c      	movs	r2, #12
 8009afc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009afe:	4b19      	ldr	r3, [pc, #100]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b00:	2200      	movs	r2, #0
 8009b02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009b04:	4b17      	ldr	r3, [pc, #92]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b06:	2200      	movs	r2, #0
 8009b08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009b0a:	4b16      	ldr	r3, [pc, #88]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009b10:	4b14      	ldr	r3, [pc, #80]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009b16:	4b13      	ldr	r3, [pc, #76]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009b1c:	4811      	ldr	r0, [pc, #68]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b1e:	f7fd f847 	bl	8006bb0 <HAL_UART_Init>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d001      	beq.n	8009b2c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8009b28:	f000 fb68 	bl	800a1fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	480d      	ldr	r0, [pc, #52]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b30:	f7fd fe10 	bl	8007754 <HAL_UARTEx_SetTxFifoThreshold>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d001      	beq.n	8009b3e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8009b3a:	f000 fb5f 	bl	800a1fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009b3e:	2100      	movs	r1, #0
 8009b40:	4808      	ldr	r0, [pc, #32]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b42:	f7fd fe45 	bl	80077d0 <HAL_UARTEx_SetRxFifoThreshold>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d001      	beq.n	8009b50 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8009b4c:	f000 fb56 	bl	800a1fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8009b50:	4804      	ldr	r0, [pc, #16]	; (8009b64 <MX_USART1_UART_Init+0x90>)
 8009b52:	f7fd fdc6 	bl	80076e2 <HAL_UARTEx_DisableFifoMode>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d001      	beq.n	8009b60 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8009b5c:	f000 fb4e 	bl	800a1fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009b60:	bf00      	nop
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	200216d4 	.word	0x200216d4
 8009b68:	40013800 	.word	0x40013800

08009b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8009b72:	4b16      	ldr	r3, [pc, #88]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b76:	4a15      	ldr	r2, [pc, #84]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b78:	f043 0304 	orr.w	r3, r3, #4
 8009b7c:	6493      	str	r3, [r2, #72]	; 0x48
 8009b7e:	4b13      	ldr	r3, [pc, #76]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b82:	f003 0304 	and.w	r3, r3, #4
 8009b86:	607b      	str	r3, [r7, #4]
 8009b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009b8a:	4b10      	ldr	r3, [pc, #64]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b8e:	4a0f      	ldr	r2, [pc, #60]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b90:	f043 0301 	orr.w	r3, r3, #1
 8009b94:	6493      	str	r3, [r2, #72]	; 0x48
 8009b96:	4b0d      	ldr	r3, [pc, #52]	; (8009bcc <MX_DMA_Init+0x60>)
 8009b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	603b      	str	r3, [r7, #0]
 8009ba0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	2105      	movs	r1, #5
 8009ba6:	200b      	movs	r0, #11
 8009ba8:	f7f7 f93a 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8009bac:	200b      	movs	r0, #11
 8009bae:	f7f7 f953 	bl	8000e58 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	2105      	movs	r1, #5
 8009bb6:	200c      	movs	r0, #12
 8009bb8:	f7f7 f932 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8009bbc:	200c      	movs	r0, #12
 8009bbe:	f7f7 f94b 	bl	8000e58 <HAL_NVIC_EnableIRQ>

}
 8009bc2:	bf00      	nop
 8009bc4:	3708      	adds	r7, #8
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	40021000 	.word	0x40021000

08009bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08a      	sub	sp, #40	; 0x28
 8009bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009bd6:	f107 0314 	add.w	r3, r7, #20
 8009bda:	2200      	movs	r2, #0
 8009bdc:	601a      	str	r2, [r3, #0]
 8009bde:	605a      	str	r2, [r3, #4]
 8009be0:	609a      	str	r2, [r3, #8]
 8009be2:	60da      	str	r2, [r3, #12]
 8009be4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009be6:	4b43      	ldr	r3, [pc, #268]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bea:	4a42      	ldr	r2, [pc, #264]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009bec:	f043 0310 	orr.w	r3, r3, #16
 8009bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009bf2:	4b40      	ldr	r3, [pc, #256]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bf6:	f003 0310 	and.w	r3, r3, #16
 8009bfa:	613b      	str	r3, [r7, #16]
 8009bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009bfe:	4b3d      	ldr	r3, [pc, #244]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c02:	4a3c      	ldr	r2, [pc, #240]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c04:	f043 0304 	orr.w	r3, r3, #4
 8009c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009c0a:	4b3a      	ldr	r3, [pc, #232]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c0e:	f003 0304 	and.w	r3, r3, #4
 8009c12:	60fb      	str	r3, [r7, #12]
 8009c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c16:	4b37      	ldr	r3, [pc, #220]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c1a:	4a36      	ldr	r2, [pc, #216]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c1c:	f043 0301 	orr.w	r3, r3, #1
 8009c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009c22:	4b34      	ldr	r3, [pc, #208]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c26:	f003 0301 	and.w	r3, r3, #1
 8009c2a:	60bb      	str	r3, [r7, #8]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c2e:	4b31      	ldr	r3, [pc, #196]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c32:	4a30      	ldr	r2, [pc, #192]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c34:	f043 0302 	orr.w	r3, r3, #2
 8009c38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009c3a:	4b2e      	ldr	r3, [pc, #184]	; (8009cf4 <MX_GPIO_Init+0x124>)
 8009c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c3e:	f003 0302 	and.w	r3, r3, #2
 8009c42:	607b      	str	r3, [r7, #4]
 8009c44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8009c46:	2200      	movs	r2, #0
 8009c48:	2108      	movs	r1, #8
 8009c4a:	482b      	ldr	r0, [pc, #172]	; (8009cf8 <MX_GPIO_Init+0x128>)
 8009c4c:	f7f8 f9b4 	bl	8001fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8009c50:	2200      	movs	r2, #0
 8009c52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009c56:	4829      	ldr	r0, [pc, #164]	; (8009cfc <MX_GPIO_Init+0x12c>)
 8009c58:	f7f8 f9ae 	bl	8001fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009c62:	4827      	ldr	r0, [pc, #156]	; (8009d00 <MX_GPIO_Init+0x130>)
 8009c64:	f7f8 f9a8 	bl	8001fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8009c68:	2308      	movs	r3, #8
 8009c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c70:	2300      	movs	r3, #0
 8009c72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c74:	2300      	movs	r3, #0
 8009c76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8009c78:	f107 0314 	add.w	r3, r7, #20
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	481e      	ldr	r0, [pc, #120]	; (8009cf8 <MX_GPIO_Init+0x128>)
 8009c80:	f7f7 ff16 	bl	8001ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : blue_button_Pin */
  GPIO_InitStruct.Pin = blue_button_Pin;
 8009c84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009c8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8009c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c90:	2300      	movs	r3, #0
 8009c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(blue_button_GPIO_Port, &GPIO_InitStruct);
 8009c94:	f107 0314 	add.w	r3, r7, #20
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4819      	ldr	r0, [pc, #100]	; (8009d00 <MX_GPIO_Init+0x130>)
 8009c9c:	f7f7 ff08 	bl	8001ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8009ca0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009caa:	2300      	movs	r3, #0
 8009cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8009cb2:	f107 0314 	add.w	r3, r7, #20
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	4810      	ldr	r0, [pc, #64]	; (8009cfc <MX_GPIO_Init+0x12c>)
 8009cba:	f7f7 fef9 	bl	8001ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8009cbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8009cd0:	f107 0314 	add.w	r3, r7, #20
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	480a      	ldr	r0, [pc, #40]	; (8009d00 <MX_GPIO_Init+0x130>)
 8009cd8:	f7f7 feea 	bl	8001ab0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2105      	movs	r1, #5
 8009ce0:	2028      	movs	r0, #40	; 0x28
 8009ce2:	f7f7 f89d 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8009ce6:	2028      	movs	r0, #40	; 0x28
 8009ce8:	f7f7 f8b6 	bl	8000e58 <HAL_NVIC_EnableIRQ>

}
 8009cec:	bf00      	nop
 8009cee:	3728      	adds	r7, #40	; 0x28
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	40021000 	.word	0x40021000
 8009cf8:	48001000 	.word	0x48001000
 8009cfc:	48000400 	.word	0x48000400
 8009d00:	48000800 	.word	0x48000800

08009d04 <HAL_DAC_ConvHalfCpltCallbackCh1>:

/* USER CODE BEGIN 4 */
void HAL_DAC_ConvHalfCpltCallbackCh1 (DAC_HandleTypeDef * hdac){
 8009d04:	b480      	push	{r7}
 8009d06:	b083      	sub	sp, #12
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_TogglePin(RED_LED_GPIO_Port,RED_LED_Pin);
//	HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);

//	sound_counter = (sound_counter+1) %3;

}
 8009d0c:	bf00      	nop
 8009d0e:	370c      	adds	r7, #12
 8009d10:	46bd      	mov	sp, r7
 8009d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d16:	4770      	bx	lr

08009d18 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac){
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
//	    case 2  :
//	    	if(BSP_QSPI_Read((uint8_t *)play, 0x010266, size) != QSPI_OK) Error_Handler();
//	    	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, size, DAC_ALIGN_8B_R);
//	       break;
//	}
}
 8009d20:	bf00      	nop
 8009d22:	370c      	adds	r7, #12
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr

08009d2c <earthquakeHandler>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_earthquakeHandler */
void earthquakeHandler(void const * argument)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b086      	sub	sp, #24
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

	for(;;)
	{
		osDelay(100);
 8009d34:	2064      	movs	r0, #100	; 0x64
 8009d36:	f7fd fe42 	bl	80079be <osDelay>
		BSP_GYRO_GetXYZ(gyro);
 8009d3a:	4836      	ldr	r0, [pc, #216]	; (8009e14 <earthquakeHandler+0xe8>)
 8009d3c:	f000 fbf6 	bl	800a52c <BSP_GYRO_GetXYZ>
		push_data_into_gyro_record();
 8009d40:	f7ff fc6a 	bl	8009618 <push_data_into_gyro_record>

		float std_x=0;
 8009d44:	f04f 0300 	mov.w	r3, #0
 8009d48:	613b      	str	r3, [r7, #16]
		float std_y=0;
 8009d4a:	f04f 0300 	mov.w	r3, #0
 8009d4e:	60fb      	str	r3, [r7, #12]
		float std_z=0;
 8009d50:	f04f 0300 	mov.w	r3, #0
 8009d54:	60bb      	str	r3, [r7, #8]
		arm_std_f32(&gyro_x,10,&std_x);
 8009d56:	f107 0310 	add.w	r3, r7, #16
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	210a      	movs	r1, #10
 8009d5e:	482e      	ldr	r0, [pc, #184]	; (8009e18 <earthquakeHandler+0xec>)
 8009d60:	f001 fc4c 	bl	800b5fc <arm_std_f32>
		arm_std_f32(&gyro_y,10,&std_y);
 8009d64:	f107 030c 	add.w	r3, r7, #12
 8009d68:	461a      	mov	r2, r3
 8009d6a:	210a      	movs	r1, #10
 8009d6c:	482b      	ldr	r0, [pc, #172]	; (8009e1c <earthquakeHandler+0xf0>)
 8009d6e:	f001 fc45 	bl	800b5fc <arm_std_f32>
		arm_std_f32(&gyro_z,10,&std_z);
 8009d72:	f107 0308 	add.w	r3, r7, #8
 8009d76:	461a      	mov	r2, r3
 8009d78:	210a      	movs	r1, #10
 8009d7a:	4829      	ldr	r0, [pc, #164]	; (8009e20 <earthquakeHandler+0xf4>)
 8009d7c:	f001 fc3e 	bl	800b5fc <arm_std_f32>
		float shake = std_x + std_y + std_z;
 8009d80:	ed97 7a04 	vldr	s14, [r7, #16]
 8009d84:	edd7 7a03 	vldr	s15, [r7, #12]
 8009d88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8009d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d94:	edc7 7a05 	vstr	s15, [r7, #20]
		if(shake < 50000){
 8009d98:	edd7 7a05 	vldr	s15, [r7, #20]
 8009d9c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8009e24 <earthquakeHandler+0xf8>
 8009da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009da8:	d503      	bpl.n	8009db2 <earthquakeHandler+0x86>
			quake_warningLevel=0;
 8009daa:	4b1f      	ldr	r3, [pc, #124]	; (8009e28 <earthquakeHandler+0xfc>)
 8009dac:	2200      	movs	r2, #0
 8009dae:	601a      	str	r2, [r3, #0]
 8009db0:	e7c0      	b.n	8009d34 <earthquakeHandler+0x8>
		}else if(shake > 50000 && shake < 100000){
 8009db2:	edd7 7a05 	vldr	s15, [r7, #20]
 8009db6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009e24 <earthquakeHandler+0xf8>
 8009dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dc2:	dd0c      	ble.n	8009dde <earthquakeHandler+0xb2>
 8009dc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8009dc8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8009e2c <earthquakeHandler+0x100>
 8009dcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dd4:	d503      	bpl.n	8009dde <earthquakeHandler+0xb2>
			quake_warningLevel=1;
 8009dd6:	4b14      	ldr	r3, [pc, #80]	; (8009e28 <earthquakeHandler+0xfc>)
 8009dd8:	2201      	movs	r2, #1
 8009dda:	601a      	str	r2, [r3, #0]
 8009ddc:	e018      	b.n	8009e10 <earthquakeHandler+0xe4>
		}else if(shake > 100000 && shake < 150000){
 8009dde:	edd7 7a05 	vldr	s15, [r7, #20]
 8009de2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009e2c <earthquakeHandler+0x100>
 8009de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dee:	dd0c      	ble.n	8009e0a <earthquakeHandler+0xde>
 8009df0:	edd7 7a05 	vldr	s15, [r7, #20]
 8009df4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8009e30 <earthquakeHandler+0x104>
 8009df8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e00:	d503      	bpl.n	8009e0a <earthquakeHandler+0xde>
			quake_warningLevel=2;
 8009e02:	4b09      	ldr	r3, [pc, #36]	; (8009e28 <earthquakeHandler+0xfc>)
 8009e04:	2202      	movs	r2, #2
 8009e06:	601a      	str	r2, [r3, #0]
 8009e08:	e002      	b.n	8009e10 <earthquakeHandler+0xe4>
		}else{
			quake_warningLevel=3;
 8009e0a:	4b07      	ldr	r3, [pc, #28]	; (8009e28 <earthquakeHandler+0xfc>)
 8009e0c:	2203      	movs	r2, #3
 8009e0e:	601a      	str	r2, [r3, #0]
	{
 8009e10:	e790      	b.n	8009d34 <earthquakeHandler+0x8>
 8009e12:	bf00      	nop
 8009e14:	200217d8 	.word	0x200217d8
 8009e18:	200217e4 	.word	0x200217e4
 8009e1c:	20021834 	.word	0x20021834
 8009e20:	20021884 	.word	0x20021884
 8009e24:	47435000 	.word	0x47435000
 8009e28:	20021914 	.word	0x20021914
 8009e2c:	47c35000 	.word	0x47c35000
 8009e30:	48127c00 	.word	0x48127c00

08009e34 <temperatureHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_temperatureHandler */
void temperatureHandler(void const * argument)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b082      	sub	sp, #8
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN temperatureHandler */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(100);
 8009e3c:	2064      	movs	r0, #100	; 0x64
 8009e3e:	f7fd fdbe 	bl	80079be <osDelay>
	  temp=BSP_TSENSOR_ReadTemp();
 8009e42:	f001 f811 	bl	800ae68 <BSP_TSENSOR_ReadTemp>
 8009e46:	eef0 7a40 	vmov.f32	s15, s0
 8009e4a:	4b22      	ldr	r3, [pc, #136]	; (8009ed4 <temperatureHandler+0xa0>)
 8009e4c:	edc3 7a00 	vstr	s15, [r3]

	  if(temp<38){
 8009e50:	4b20      	ldr	r3, [pc, #128]	; (8009ed4 <temperatureHandler+0xa0>)
 8009e52:	edd3 7a00 	vldr	s15, [r3]
 8009e56:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009ed8 <temperatureHandler+0xa4>
 8009e5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e62:	d503      	bpl.n	8009e6c <temperatureHandler+0x38>
		  temp_warningLevel=0;
 8009e64:	4b1d      	ldr	r3, [pc, #116]	; (8009edc <temperatureHandler+0xa8>)
 8009e66:	2200      	movs	r2, #0
 8009e68:	601a      	str	r2, [r3, #0]
 8009e6a:	e7e7      	b.n	8009e3c <temperatureHandler+0x8>
	  }else if(temp>=38&&temp<40){
 8009e6c:	4b19      	ldr	r3, [pc, #100]	; (8009ed4 <temperatureHandler+0xa0>)
 8009e6e:	edd3 7a00 	vldr	s15, [r3]
 8009e72:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8009ed8 <temperatureHandler+0xa4>
 8009e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e7e:	db0d      	blt.n	8009e9c <temperatureHandler+0x68>
 8009e80:	4b14      	ldr	r3, [pc, #80]	; (8009ed4 <temperatureHandler+0xa0>)
 8009e82:	edd3 7a00 	vldr	s15, [r3]
 8009e86:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8009ee0 <temperatureHandler+0xac>
 8009e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e92:	d503      	bpl.n	8009e9c <temperatureHandler+0x68>
		  temp_warningLevel=1;
 8009e94:	4b11      	ldr	r3, [pc, #68]	; (8009edc <temperatureHandler+0xa8>)
 8009e96:	2201      	movs	r2, #1
 8009e98:	601a      	str	r2, [r3, #0]
 8009e9a:	e01a      	b.n	8009ed2 <temperatureHandler+0x9e>
	  }else if(temp>=40&&temp<45){
 8009e9c:	4b0d      	ldr	r3, [pc, #52]	; (8009ed4 <temperatureHandler+0xa0>)
 8009e9e:	edd3 7a00 	vldr	s15, [r3]
 8009ea2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8009ee0 <temperatureHandler+0xac>
 8009ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eae:	db0d      	blt.n	8009ecc <temperatureHandler+0x98>
 8009eb0:	4b08      	ldr	r3, [pc, #32]	; (8009ed4 <temperatureHandler+0xa0>)
 8009eb2:	edd3 7a00 	vldr	s15, [r3]
 8009eb6:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8009ee4 <temperatureHandler+0xb0>
 8009eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ec2:	d503      	bpl.n	8009ecc <temperatureHandler+0x98>
		  temp_warningLevel=2;
 8009ec4:	4b05      	ldr	r3, [pc, #20]	; (8009edc <temperatureHandler+0xa8>)
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	601a      	str	r2, [r3, #0]
 8009eca:	e002      	b.n	8009ed2 <temperatureHandler+0x9e>
	  }else{
		  temp_warningLevel=3;
 8009ecc:	4b03      	ldr	r3, [pc, #12]	; (8009edc <temperatureHandler+0xa8>)
 8009ece:	2203      	movs	r2, #3
 8009ed0:	601a      	str	r2, [r3, #0]
	  osDelay(100);
 8009ed2:	e7b3      	b.n	8009e3c <temperatureHandler+0x8>
 8009ed4:	2002190c 	.word	0x2002190c
 8009ed8:	42180000 	.word	0x42180000
 8009edc:	20021910 	.word	0x20021910
 8009ee0:	42200000 	.word	0x42200000
 8009ee4:	42340000 	.word	0x42340000

08009ee8 <speakerHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_speakerHandler */
void speakerHandler(void const * argument)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b086      	sub	sp, #24
 8009eec:	af02      	add	r7, sp, #8
 8009eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN speakerHandler */
  /* Infinite loop */
  for(;;)
  {
	osDelay(100);
 8009ef0:	2064      	movs	r0, #100	; 0x64
 8009ef2:	f7fd fd64 	bl	80079be <osDelay>
	int warningLevel = (temp_warningLevel > quake_warningLevel) ? temp_warningLevel : quake_warningLevel;
 8009ef6:	4b3d      	ldr	r3, [pc, #244]	; (8009fec <speakerHandler+0x104>)
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	4b3d      	ldr	r3, [pc, #244]	; (8009ff0 <speakerHandler+0x108>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4293      	cmp	r3, r2
 8009f00:	bfb8      	it	lt
 8009f02:	4613      	movlt	r3, r2
 8009f04:	60bb      	str	r3, [r7, #8]

  	for (int i = 0; i < 100; i++){
 8009f06:	2300      	movs	r3, #0
 8009f08:	60fb      	str	r3, [r7, #12]
 8009f0a:	e007      	b.n	8009f1c <speakerHandler+0x34>
  		buffer[i] = '\0';
 8009f0c:	4a39      	ldr	r2, [pc, #228]	; (8009ff4 <speakerHandler+0x10c>)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	4413      	add	r3, r2
 8009f12:	2200      	movs	r2, #0
 8009f14:	701a      	strb	r2, [r3, #0]
  	for (int i = 0; i < 100; i++){
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	3301      	adds	r3, #1
 8009f1a:	60fb      	str	r3, [r7, #12]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b63      	cmp	r3, #99	; 0x63
 8009f20:	ddf4      	ble.n	8009f0c <speakerHandler+0x24>
  	}
	sprintf(buffer, "Warning level is %d \r\n", (int) warningLevel);
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	4934      	ldr	r1, [pc, #208]	; (8009ff8 <speakerHandler+0x110>)
 8009f26:	4833      	ldr	r0, [pc, #204]	; (8009ff4 <speakerHandler+0x10c>)
 8009f28:	f001 fc78 	bl	800b81c <siprintf>
	HAL_Delay(120);
 8009f2c:	2078      	movs	r0, #120	; 0x78
 8009f2e:	f7f6 fe77 	bl	8000c20 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, sizeof(buffer), 10000);
 8009f32:	f242 7310 	movw	r3, #10000	; 0x2710
 8009f36:	2264      	movs	r2, #100	; 0x64
 8009f38:	492e      	ldr	r1, [pc, #184]	; (8009ff4 <speakerHandler+0x10c>)
 8009f3a:	4830      	ldr	r0, [pc, #192]	; (8009ffc <speakerHandler+0x114>)
 8009f3c:	f7fc fe88 	bl	8006c50 <HAL_UART_Transmit>

	if(warningLevel != 0){
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d0d4      	beq.n	8009ef0 <speakerHandler+0x8>
		switch(warningLevel){
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	2b03      	cmp	r3, #3
 8009f4a:	d034      	beq.n	8009fb6 <speakerHandler+0xce>
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	2b03      	cmp	r3, #3
 8009f50:	dc46      	bgt.n	8009fe0 <speakerHandler+0xf8>
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d003      	beq.n	8009f60 <speakerHandler+0x78>
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	d015      	beq.n	8009f8a <speakerHandler+0xa2>
 8009f5e:	e03f      	b.n	8009fe0 <speakerHandler+0xf8>
			case 1  :
				if(BSP_QSPI_Read((uint8_t *)play, 0x000000, wave_size) != QSPI_OK) Error_Handler();
 8009f60:	f248 1233 	movw	r2, #33075	; 0x8133
 8009f64:	2100      	movs	r1, #0
 8009f66:	4826      	ldr	r0, [pc, #152]	; (800a000 <speakerHandler+0x118>)
 8009f68:	f000 fb96 	bl	800a698 <BSP_QSPI_Read>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d001      	beq.n	8009f76 <speakerHandler+0x8e>
 8009f72:	f000 f943 	bl	800a1fc <Error_Handler>
				HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, wave_size, DAC_ALIGN_8B_R);
 8009f76:	2308      	movs	r3, #8
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	f248 1333 	movw	r3, #33075	; 0x8133
 8009f7e:	4a20      	ldr	r2, [pc, #128]	; (800a000 <speakerHandler+0x118>)
 8009f80:	2100      	movs	r1, #0
 8009f82:	4820      	ldr	r0, [pc, #128]	; (800a004 <speakerHandler+0x11c>)
 8009f84:	f7f6 ffa6 	bl	8000ed4 <HAL_DAC_Start_DMA>
			   break;
 8009f88:	e02a      	b.n	8009fe0 <speakerHandler+0xf8>
			case 2  :
				if(BSP_QSPI_Read((uint8_t *)play, 0x008133, wave_size) != QSPI_OK) Error_Handler();
 8009f8a:	f248 1233 	movw	r2, #33075	; 0x8133
 8009f8e:	f248 1133 	movw	r1, #33075	; 0x8133
 8009f92:	481b      	ldr	r0, [pc, #108]	; (800a000 <speakerHandler+0x118>)
 8009f94:	f000 fb80 	bl	800a698 <BSP_QSPI_Read>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d001      	beq.n	8009fa2 <speakerHandler+0xba>
 8009f9e:	f000 f92d 	bl	800a1fc <Error_Handler>
				HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, wave_size, DAC_ALIGN_8B_R);
 8009fa2:	2308      	movs	r3, #8
 8009fa4:	9300      	str	r3, [sp, #0]
 8009fa6:	f248 1333 	movw	r3, #33075	; 0x8133
 8009faa:	4a15      	ldr	r2, [pc, #84]	; (800a000 <speakerHandler+0x118>)
 8009fac:	2100      	movs	r1, #0
 8009fae:	4815      	ldr	r0, [pc, #84]	; (800a004 <speakerHandler+0x11c>)
 8009fb0:	f7f6 ff90 	bl	8000ed4 <HAL_DAC_Start_DMA>
			   break;
 8009fb4:	e014      	b.n	8009fe0 <speakerHandler+0xf8>
			case 3  :
				if(BSP_QSPI_Read((uint8_t *)play, 0x010266, wave_size) != QSPI_OK) Error_Handler();
 8009fb6:	f248 1233 	movw	r2, #33075	; 0x8133
 8009fba:	4913      	ldr	r1, [pc, #76]	; (800a008 <speakerHandler+0x120>)
 8009fbc:	4810      	ldr	r0, [pc, #64]	; (800a000 <speakerHandler+0x118>)
 8009fbe:	f000 fb6b 	bl	800a698 <BSP_QSPI_Read>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <speakerHandler+0xe4>
 8009fc8:	f000 f918 	bl	800a1fc <Error_Handler>
				HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, wave_size, DAC_ALIGN_8B_R);
 8009fcc:	2308      	movs	r3, #8
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	f248 1333 	movw	r3, #33075	; 0x8133
 8009fd4:	4a0a      	ldr	r2, [pc, #40]	; (800a000 <speakerHandler+0x118>)
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	480a      	ldr	r0, [pc, #40]	; (800a004 <speakerHandler+0x11c>)
 8009fda:	f7f6 ff7b 	bl	8000ed4 <HAL_DAC_Start_DMA>
			   break;
 8009fde:	bf00      	nop
		}
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	2108      	movs	r1, #8
 8009fe4:	4809      	ldr	r0, [pc, #36]	; (800a00c <speakerHandler+0x124>)
 8009fe6:	f7f7 ffe7 	bl	8001fb8 <HAL_GPIO_WritePin>
  {
 8009fea:	e781      	b.n	8009ef0 <speakerHandler+0x8>
 8009fec:	20021914 	.word	0x20021914
 8009ff0:	20021910 	.word	0x20021910
 8009ff4:	20021774 	.word	0x20021774
 8009ff8:	0800c1ec 	.word	0x0800c1ec
 8009ffc:	200216d4 	.word	0x200216d4
 800a000:	2000005c 	.word	0x2000005c
 800a004:	20021510 	.word	0x20021510
 800a008:	00010266 	.word	0x00010266
 800a00c:	48001000 	.word	0x48001000

0800a010 <sendTerminal>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sendTerminal */
void sendTerminal(void const * argument)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b088      	sub	sp, #32
 800a014:	af02      	add	r7, sp, #8
 800a016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sendTerminal */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(100);
 800a018:	2064      	movs	r0, #100	; 0x64
 800a01a:	f7fd fcd0 	bl	80079be <osDelay>

	  	for (int i = 0; i < 100; i++){
 800a01e:	2300      	movs	r3, #0
 800a020:	617b      	str	r3, [r7, #20]
 800a022:	e007      	b.n	800a034 <sendTerminal+0x24>
	  		buffer[i] = '\0';
 800a024:	4a5c      	ldr	r2, [pc, #368]	; (800a198 <sendTerminal+0x188>)
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	4413      	add	r3, r2
 800a02a:	2200      	movs	r2, #0
 800a02c:	701a      	strb	r2, [r3, #0]
	  	for (int i = 0; i < 100; i++){
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	3301      	adds	r3, #1
 800a032:	617b      	str	r3, [r7, #20]
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	2b63      	cmp	r3, #99	; 0x63
 800a038:	ddf4      	ble.n	800a024 <sendTerminal+0x14>
	  	}

	  	if(mode==1){
 800a03a:	4b58      	ldr	r3, [pc, #352]	; (800a19c <sendTerminal+0x18c>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d161      	bne.n	800a106 <sendTerminal+0xf6>
	  		if(temp<38){
 800a042:	4b57      	ldr	r3, [pc, #348]	; (800a1a0 <sendTerminal+0x190>)
 800a044:	edd3 7a00 	vldr	s15, [r3]
 800a048:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800a1a4 <sendTerminal+0x194>
 800a04c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a054:	d50b      	bpl.n	800a06e <sendTerminal+0x5e>
	  			sprintf(buffer, "OK, temperature is %d \r\n", (int) temp);
 800a056:	4b52      	ldr	r3, [pc, #328]	; (800a1a0 <sendTerminal+0x190>)
 800a058:	edd3 7a00 	vldr	s15, [r3]
 800a05c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a060:	ee17 2a90 	vmov	r2, s15
 800a064:	4950      	ldr	r1, [pc, #320]	; (800a1a8 <sendTerminal+0x198>)
 800a066:	484c      	ldr	r0, [pc, #304]	; (800a198 <sendTerminal+0x188>)
 800a068:	f001 fbd8 	bl	800b81c <siprintf>
 800a06c:	e089      	b.n	800a182 <sendTerminal+0x172>
	  		}else if(temp>=38&&temp<40){
 800a06e:	4b4c      	ldr	r3, [pc, #304]	; (800a1a0 <sendTerminal+0x190>)
 800a070:	edd3 7a00 	vldr	s15, [r3]
 800a074:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800a1a4 <sendTerminal+0x194>
 800a078:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a080:	db15      	blt.n	800a0ae <sendTerminal+0x9e>
 800a082:	4b47      	ldr	r3, [pc, #284]	; (800a1a0 <sendTerminal+0x190>)
 800a084:	edd3 7a00 	vldr	s15, [r3]
 800a088:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800a1ac <sendTerminal+0x19c>
 800a08c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a094:	d50b      	bpl.n	800a0ae <sendTerminal+0x9e>
	  			sprintf(buffer, "Warning, temperature is %d !!\r\n", (int) temp);
 800a096:	4b42      	ldr	r3, [pc, #264]	; (800a1a0 <sendTerminal+0x190>)
 800a098:	edd3 7a00 	vldr	s15, [r3]
 800a09c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0a0:	ee17 2a90 	vmov	r2, s15
 800a0a4:	4942      	ldr	r1, [pc, #264]	; (800a1b0 <sendTerminal+0x1a0>)
 800a0a6:	483c      	ldr	r0, [pc, #240]	; (800a198 <sendTerminal+0x188>)
 800a0a8:	f001 fbb8 	bl	800b81c <siprintf>
 800a0ac:	e069      	b.n	800a182 <sendTerminal+0x172>
	  		}else if(temp>=40&&temp<45){
 800a0ae:	4b3c      	ldr	r3, [pc, #240]	; (800a1a0 <sendTerminal+0x190>)
 800a0b0:	edd3 7a00 	vldr	s15, [r3]
 800a0b4:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800a1ac <sendTerminal+0x19c>
 800a0b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c0:	db15      	blt.n	800a0ee <sendTerminal+0xde>
 800a0c2:	4b37      	ldr	r3, [pc, #220]	; (800a1a0 <sendTerminal+0x190>)
 800a0c4:	edd3 7a00 	vldr	s15, [r3]
 800a0c8:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800a1b4 <sendTerminal+0x1a4>
 800a0cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d4:	d50b      	bpl.n	800a0ee <sendTerminal+0xde>
	  			sprintf(buffer, "Danger, temperature is %d !!!!!!\r\n", (int) temp);
 800a0d6:	4b32      	ldr	r3, [pc, #200]	; (800a1a0 <sendTerminal+0x190>)
 800a0d8:	edd3 7a00 	vldr	s15, [r3]
 800a0dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0e0:	ee17 2a90 	vmov	r2, s15
 800a0e4:	4934      	ldr	r1, [pc, #208]	; (800a1b8 <sendTerminal+0x1a8>)
 800a0e6:	482c      	ldr	r0, [pc, #176]	; (800a198 <sendTerminal+0x188>)
 800a0e8:	f001 fb98 	bl	800b81c <siprintf>
 800a0ec:	e049      	b.n	800a182 <sendTerminal+0x172>
	  		}else{
	  			sprintf(buffer, "Extremely danger, temperature is %d !!!!!!!!!!!!!Please leave the house!!!!!!!!!!\r\n", (int) temp);
 800a0ee:	4b2c      	ldr	r3, [pc, #176]	; (800a1a0 <sendTerminal+0x190>)
 800a0f0:	edd3 7a00 	vldr	s15, [r3]
 800a0f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0f8:	ee17 2a90 	vmov	r2, s15
 800a0fc:	492f      	ldr	r1, [pc, #188]	; (800a1bc <sendTerminal+0x1ac>)
 800a0fe:	4826      	ldr	r0, [pc, #152]	; (800a198 <sendTerminal+0x188>)
 800a100:	f001 fb8c 	bl	800b81c <siprintf>
 800a104:	e03d      	b.n	800a182 <sendTerminal+0x172>
	  		}
	  	}else if(mode==2){
 800a106:	4b25      	ldr	r3, [pc, #148]	; (800a19c <sendTerminal+0x18c>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d135      	bne.n	800a17a <sendTerminal+0x16a>
	  		float std_x=0;
 800a10e:	f04f 0300 	mov.w	r3, #0
 800a112:	613b      	str	r3, [r7, #16]
	  		float std_y=0;
 800a114:	f04f 0300 	mov.w	r3, #0
 800a118:	60fb      	str	r3, [r7, #12]
	  		float std_z=0;
 800a11a:	f04f 0300 	mov.w	r3, #0
 800a11e:	60bb      	str	r3, [r7, #8]
	  		arm_std_f32(&gyro_x,10,&std_x);
 800a120:	f107 0310 	add.w	r3, r7, #16
 800a124:	461a      	mov	r2, r3
 800a126:	210a      	movs	r1, #10
 800a128:	4825      	ldr	r0, [pc, #148]	; (800a1c0 <sendTerminal+0x1b0>)
 800a12a:	f001 fa67 	bl	800b5fc <arm_std_f32>
	  		arm_std_f32(&gyro_y,10,&std_y);
 800a12e:	f107 030c 	add.w	r3, r7, #12
 800a132:	461a      	mov	r2, r3
 800a134:	210a      	movs	r1, #10
 800a136:	4823      	ldr	r0, [pc, #140]	; (800a1c4 <sendTerminal+0x1b4>)
 800a138:	f001 fa60 	bl	800b5fc <arm_std_f32>
	  		arm_std_f32(&gyro_z,10,&std_z);
 800a13c:	f107 0308 	add.w	r3, r7, #8
 800a140:	461a      	mov	r2, r3
 800a142:	210a      	movs	r1, #10
 800a144:	4820      	ldr	r0, [pc, #128]	; (800a1c8 <sendTerminal+0x1b8>)
 800a146:	f001 fa59 	bl	800b5fc <arm_std_f32>
	  		sprintf(buffer, "Gyro: %d, %d, %d \r\n", (int) std_x, (int) std_y, (int) std_z);
 800a14a:	edd7 7a04 	vldr	s15, [r7, #16]
 800a14e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a152:	edd7 7a03 	vldr	s15, [r7, #12]
 800a156:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800a15a:	edd7 7a02 	vldr	s15, [r7, #8]
 800a15e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a162:	ee17 3a90 	vmov	r3, s15
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	ee16 3a90 	vmov	r3, s13
 800a16c:	ee17 2a10 	vmov	r2, s14
 800a170:	4916      	ldr	r1, [pc, #88]	; (800a1cc <sendTerminal+0x1bc>)
 800a172:	4809      	ldr	r0, [pc, #36]	; (800a198 <sendTerminal+0x188>)
 800a174:	f001 fb52 	bl	800b81c <siprintf>
 800a178:	e003      	b.n	800a182 <sendTerminal+0x172>
	  	}else{
	  		sprintf(buffer, "Detection disabled now. \r\n");
 800a17a:	4915      	ldr	r1, [pc, #84]	; (800a1d0 <sendTerminal+0x1c0>)
 800a17c:	4806      	ldr	r0, [pc, #24]	; (800a198 <sendTerminal+0x188>)
 800a17e:	f001 fb4d 	bl	800b81c <siprintf>
	  	}

	  	HAL_Delay(100);
 800a182:	2064      	movs	r0, #100	; 0x64
 800a184:	f7f6 fd4c 	bl	8000c20 <HAL_Delay>
	      HAL_UART_Transmit(&huart1, (uint8_t*) buffer, sizeof(buffer), 10000);
 800a188:	f242 7310 	movw	r3, #10000	; 0x2710
 800a18c:	2264      	movs	r2, #100	; 0x64
 800a18e:	4902      	ldr	r1, [pc, #8]	; (800a198 <sendTerminal+0x188>)
 800a190:	4810      	ldr	r0, [pc, #64]	; (800a1d4 <sendTerminal+0x1c4>)
 800a192:	f7fc fd5d 	bl	8006c50 <HAL_UART_Transmit>
	  osDelay(100);
 800a196:	e73f      	b.n	800a018 <sendTerminal+0x8>
 800a198:	20021774 	.word	0x20021774
 800a19c:	20021918 	.word	0x20021918
 800a1a0:	2002190c 	.word	0x2002190c
 800a1a4:	42180000 	.word	0x42180000
 800a1a8:	0800c204 	.word	0x0800c204
 800a1ac:	42200000 	.word	0x42200000
 800a1b0:	0800c220 	.word	0x0800c220
 800a1b4:	42340000 	.word	0x42340000
 800a1b8:	0800c240 	.word	0x0800c240
 800a1bc:	0800c264 	.word	0x0800c264
 800a1c0:	200217e4 	.word	0x200217e4
 800a1c4:	20021834 	.word	0x20021834
 800a1c8:	20021884 	.word	0x20021884
 800a1cc:	0800c2b8 	.word	0x0800c2b8
 800a1d0:	0800c2cc 	.word	0x0800c2cc
 800a1d4:	200216d4 	.word	0x200216d4

0800a1d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a04      	ldr	r2, [pc, #16]	; (800a1f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d101      	bne.n	800a1ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800a1ea:	f7f6 fcf9 	bl	8000be0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800a1ee:	bf00      	nop
 800a1f0:	3708      	adds	r7, #8
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	40001000 	.word	0x40001000

0800a1fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a200:	b672      	cpsid	i
}
 800a202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a204:	e7fe      	b.n	800a204 <Error_Handler+0x8>
	...

0800a208 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b08a      	sub	sp, #40	; 0x28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800a210:	4b27      	ldr	r3, [pc, #156]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a214:	4a26      	ldr	r2, [pc, #152]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a216:	f043 0302 	orr.w	r3, r3, #2
 800a21a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a21c:	4b24      	ldr	r3, [pc, #144]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a21e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a220:	f003 0302 	and.w	r3, r3, #2
 800a224:	613b      	str	r3, [r7, #16]
 800a226:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800a228:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a22c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800a22e:	2312      	movs	r3, #18
 800a230:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800a232:	2301      	movs	r3, #1
 800a234:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a236:	2303      	movs	r3, #3
 800a238:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800a23a:	2304      	movs	r3, #4
 800a23c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800a23e:	f107 0314 	add.w	r3, r7, #20
 800a242:	4619      	mov	r1, r3
 800a244:	481b      	ldr	r0, [pc, #108]	; (800a2b4 <I2Cx_MspInit+0xac>)
 800a246:	f7f7 fc33 	bl	8001ab0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800a24a:	f107 0314 	add.w	r3, r7, #20
 800a24e:	4619      	mov	r1, r3
 800a250:	4818      	ldr	r0, [pc, #96]	; (800a2b4 <I2Cx_MspInit+0xac>)
 800a252:	f7f7 fc2d 	bl	8001ab0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800a256:	4b16      	ldr	r3, [pc, #88]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a25a:	4a15      	ldr	r2, [pc, #84]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a25c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a260:	6593      	str	r3, [r2, #88]	; 0x58
 800a262:	4b13      	ldr	r3, [pc, #76]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a26a:	60fb      	str	r3, [r7, #12]
 800a26c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800a26e:	4b10      	ldr	r3, [pc, #64]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a272:	4a0f      	ldr	r2, [pc, #60]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a274:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a278:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800a27a:	4b0d      	ldr	r3, [pc, #52]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a27c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27e:	4a0c      	ldr	r2, [pc, #48]	; (800a2b0 <I2Cx_MspInit+0xa8>)
 800a280:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800a284:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800a286:	2200      	movs	r2, #0
 800a288:	210f      	movs	r1, #15
 800a28a:	2021      	movs	r0, #33	; 0x21
 800a28c:	f7f6 fdc8 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800a290:	2021      	movs	r0, #33	; 0x21
 800a292:	f7f6 fde1 	bl	8000e58 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800a296:	2200      	movs	r2, #0
 800a298:	210f      	movs	r1, #15
 800a29a:	2022      	movs	r0, #34	; 0x22
 800a29c:	f7f6 fdc0 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800a2a0:	2022      	movs	r0, #34	; 0x22
 800a2a2:	f7f6 fdd9 	bl	8000e58 <HAL_NVIC_EnableIRQ>
}
 800a2a6:	bf00      	nop
 800a2a8:	3728      	adds	r7, #40	; 0x28
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	40021000 	.word	0x40021000
 800a2b4:	48000400 	.word	0x48000400

0800a2b8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4a12      	ldr	r2, [pc, #72]	; (800a30c <I2Cx_Init+0x54>)
 800a2c4:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a11      	ldr	r2, [pc, #68]	; (800a310 <I2Cx_Init+0x58>)
 800a2ca:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f7ff ff89 	bl	800a208 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f7f7 fea8 	bl	800204c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f7f9 f9aa 	bl	8003658 <HAL_I2CEx_ConfigAnalogFilter>
}
 800a304:	bf00      	nop
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	40005800 	.word	0x40005800
 800a310:	00702681 	.word	0x00702681

0800a314 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b08a      	sub	sp, #40	; 0x28
 800a318:	af04      	add	r7, sp, #16
 800a31a:	60f8      	str	r0, [r7, #12]
 800a31c:	4608      	mov	r0, r1
 800a31e:	4611      	mov	r1, r2
 800a320:	461a      	mov	r2, r3
 800a322:	4603      	mov	r3, r0
 800a324:	72fb      	strb	r3, [r7, #11]
 800a326:	460b      	mov	r3, r1
 800a328:	813b      	strh	r3, [r7, #8]
 800a32a:	4613      	mov	r3, r2
 800a32c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a32e:	2300      	movs	r3, #0
 800a330:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800a332:	7afb      	ldrb	r3, [r7, #11]
 800a334:	b299      	uxth	r1, r3
 800a336:	88f8      	ldrh	r0, [r7, #6]
 800a338:	893a      	ldrh	r2, [r7, #8]
 800a33a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a33e:	9302      	str	r3, [sp, #8]
 800a340:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a342:	9301      	str	r3, [sp, #4]
 800a344:	6a3b      	ldr	r3, [r7, #32]
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	4603      	mov	r3, r0
 800a34a:	68f8      	ldr	r0, [r7, #12]
 800a34c:	f7f8 f850 	bl	80023f0 <HAL_I2C_Mem_Read>
 800a350:	4603      	mov	r3, r0
 800a352:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800a354:	7dfb      	ldrb	r3, [r7, #23]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d004      	beq.n	800a364 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800a35a:	7afb      	ldrb	r3, [r7, #11]
 800a35c:	4619      	mov	r1, r3
 800a35e:	68f8      	ldr	r0, [r7, #12]
 800a360:	f000 f832 	bl	800a3c8 <I2Cx_Error>
  }
  return status;
 800a364:	7dfb      	ldrb	r3, [r7, #23]
}
 800a366:	4618      	mov	r0, r3
 800a368:	3718      	adds	r7, #24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b08a      	sub	sp, #40	; 0x28
 800a372:	af04      	add	r7, sp, #16
 800a374:	60f8      	str	r0, [r7, #12]
 800a376:	4608      	mov	r0, r1
 800a378:	4611      	mov	r1, r2
 800a37a:	461a      	mov	r2, r3
 800a37c:	4603      	mov	r3, r0
 800a37e:	72fb      	strb	r3, [r7, #11]
 800a380:	460b      	mov	r3, r1
 800a382:	813b      	strh	r3, [r7, #8]
 800a384:	4613      	mov	r3, r2
 800a386:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a388:	2300      	movs	r3, #0
 800a38a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800a38c:	7afb      	ldrb	r3, [r7, #11]
 800a38e:	b299      	uxth	r1, r3
 800a390:	88f8      	ldrh	r0, [r7, #6]
 800a392:	893a      	ldrh	r2, [r7, #8]
 800a394:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a398:	9302      	str	r3, [sp, #8]
 800a39a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a39c:	9301      	str	r3, [sp, #4]
 800a39e:	6a3b      	ldr	r3, [r7, #32]
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	68f8      	ldr	r0, [r7, #12]
 800a3a6:	f7f7 ff0f 	bl	80021c8 <HAL_I2C_Mem_Write>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800a3ae:	7dfb      	ldrb	r3, [r7, #23]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d004      	beq.n	800a3be <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800a3b4:	7afb      	ldrb	r3, [r7, #11]
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 f805 	bl	800a3c8 <I2Cx_Error>
  }
  return status;
 800a3be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3718      	adds	r7, #24
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f7f7 fec8 	bl	800216a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f7ff ff6c 	bl	800a2b8 <I2Cx_Init>
}
 800a3e0:	bf00      	nop
 800a3e2:	3708      	adds	r7, #8
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 800a3ec:	4802      	ldr	r0, [pc, #8]	; (800a3f8 <SENSOR_IO_Init+0x10>)
 800a3ee:	f7ff ff63 	bl	800a2b8 <I2Cx_Init>
}
 800a3f2:	bf00      	nop
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	2002191c 	.word	0x2002191c

0800a3fc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af02      	add	r7, sp, #8
 800a402:	4603      	mov	r3, r0
 800a404:	71fb      	strb	r3, [r7, #7]
 800a406:	460b      	mov	r3, r1
 800a408:	71bb      	strb	r3, [r7, #6]
 800a40a:	4613      	mov	r3, r2
 800a40c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800a40e:	79bb      	ldrb	r3, [r7, #6]
 800a410:	b29a      	uxth	r2, r3
 800a412:	79f9      	ldrb	r1, [r7, #7]
 800a414:	2301      	movs	r3, #1
 800a416:	9301      	str	r3, [sp, #4]
 800a418:	1d7b      	adds	r3, r7, #5
 800a41a:	9300      	str	r3, [sp, #0]
 800a41c:	2301      	movs	r3, #1
 800a41e:	4803      	ldr	r0, [pc, #12]	; (800a42c <SENSOR_IO_Write+0x30>)
 800a420:	f7ff ffa5 	bl	800a36e <I2Cx_WriteMultiple>
}
 800a424:	bf00      	nop
 800a426:	3708      	adds	r7, #8
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	2002191c 	.word	0x2002191c

0800a430 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b086      	sub	sp, #24
 800a434:	af02      	add	r7, sp, #8
 800a436:	4603      	mov	r3, r0
 800a438:	460a      	mov	r2, r1
 800a43a:	71fb      	strb	r3, [r7, #7]
 800a43c:	4613      	mov	r3, r2
 800a43e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800a440:	2300      	movs	r3, #0
 800a442:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800a444:	79bb      	ldrb	r3, [r7, #6]
 800a446:	b29a      	uxth	r2, r3
 800a448:	79f9      	ldrb	r1, [r7, #7]
 800a44a:	2301      	movs	r3, #1
 800a44c:	9301      	str	r3, [sp, #4]
 800a44e:	f107 030f 	add.w	r3, r7, #15
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	2301      	movs	r3, #1
 800a456:	4804      	ldr	r0, [pc, #16]	; (800a468 <SENSOR_IO_Read+0x38>)
 800a458:	f7ff ff5c 	bl	800a314 <I2Cx_ReadMultiple>

  return read_value;
 800a45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3710      	adds	r7, #16
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	2002191c 	.word	0x2002191c

0800a46c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af02      	add	r7, sp, #8
 800a472:	603a      	str	r2, [r7, #0]
 800a474:	461a      	mov	r2, r3
 800a476:	4603      	mov	r3, r0
 800a478:	71fb      	strb	r3, [r7, #7]
 800a47a:	460b      	mov	r3, r1
 800a47c:	71bb      	strb	r3, [r7, #6]
 800a47e:	4613      	mov	r3, r2
 800a480:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800a482:	79bb      	ldrb	r3, [r7, #6]
 800a484:	b29a      	uxth	r2, r3
 800a486:	79f9      	ldrb	r1, [r7, #7]
 800a488:	88bb      	ldrh	r3, [r7, #4]
 800a48a:	9301      	str	r3, [sp, #4]
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	9300      	str	r3, [sp, #0]
 800a490:	2301      	movs	r3, #1
 800a492:	4804      	ldr	r0, [pc, #16]	; (800a4a4 <SENSOR_IO_ReadMultiple+0x38>)
 800a494:	f7ff ff3e 	bl	800a314 <I2Cx_ReadMultiple>
 800a498:	4603      	mov	r3, r0
 800a49a:	b29b      	uxth	r3, r3
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	2002191c 	.word	0x2002191c

0800a4a8 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800a4b6:	4b1b      	ldr	r3, [pc, #108]	; (800a524 <BSP_GYRO_Init+0x7c>)
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	4798      	blx	r3
 800a4bc:	4603      	mov	r3, r0
 800a4be:	2b6a      	cmp	r3, #106	; 0x6a
 800a4c0:	d002      	beq.n	800a4c8 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	73fb      	strb	r3, [r7, #15]
 800a4c6:	e028      	b.n	800a51a <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 800a4c8:	4b17      	ldr	r3, [pc, #92]	; (800a528 <BSP_GYRO_Init+0x80>)
 800a4ca:	4a16      	ldr	r2, [pc, #88]	; (800a524 <BSP_GYRO_Init+0x7c>)
 800a4cc:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 800a4d2:	2330      	movs	r3, #48	; 0x30
 800a4d4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800a4de:	2340      	movs	r3, #64	; 0x40
 800a4e0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 800a4e6:	230c      	movs	r3, #12
 800a4e8:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 800a4ea:	7aba      	ldrb	r2, [r7, #10]
 800a4ec:	797b      	ldrb	r3, [r7, #5]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800a4f4:	7a3b      	ldrb	r3, [r7, #8]
 800a4f6:	f043 0304 	orr.w	r3, r3, #4
 800a4fa:	b2db      	uxtb	r3, r3
 800a4fc:	021b      	lsls	r3, r3, #8
 800a4fe:	b21a      	sxth	r2, r3
 800a500:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a504:	4313      	orrs	r3, r2
 800a506:	b21b      	sxth	r3, r3
 800a508:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 800a50a:	4b07      	ldr	r3, [pc, #28]	; (800a528 <BSP_GYRO_Init+0x80>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	89ba      	ldrh	r2, [r7, #12]
 800a512:	4610      	mov	r0, r2
 800a514:	4798      	blx	r3
    
    ret = GYRO_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 800a51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3710      	adds	r7, #16
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	2000000c 	.word	0x2000000c
 800a528:	20021970 	.word	0x20021970

0800a52c <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 800a534:	4b08      	ldr	r3, [pc, #32]	; (800a558 <BSP_GYRO_GetXYZ+0x2c>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d009      	beq.n	800a550 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 800a53c:	4b06      	ldr	r3, [pc, #24]	; (800a558 <BSP_GYRO_GetXYZ+0x2c>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a542:	2b00      	cmp	r3, #0
 800a544:	d004      	beq.n	800a550 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 800a546:	4b04      	ldr	r3, [pc, #16]	; (800a558 <BSP_GYRO_GetXYZ+0x2c>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	4798      	blx	r3
    }
  }
}
 800a550:	bf00      	nop
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	20021970 	.word	0x20021970

0800a55c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800a562:	4b0c      	ldr	r3, [pc, #48]	; (800a594 <BSP_HSENSOR_Init+0x38>)
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	20be      	movs	r0, #190	; 0xbe
 800a568:	4798      	blx	r3
 800a56a:	4603      	mov	r3, r0
 800a56c:	2bbc      	cmp	r3, #188	; 0xbc
 800a56e:	d002      	beq.n	800a576 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 800a570:	2301      	movs	r3, #1
 800a572:	607b      	str	r3, [r7, #4]
 800a574:	e009      	b.n	800a58a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800a576:	4b08      	ldr	r3, [pc, #32]	; (800a598 <BSP_HSENSOR_Init+0x3c>)
 800a578:	4a06      	ldr	r2, [pc, #24]	; (800a594 <BSP_HSENSOR_Init+0x38>)
 800a57a:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 800a57c:	4b06      	ldr	r3, [pc, #24]	; (800a598 <BSP_HSENSOR_Init+0x3c>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	20be      	movs	r0, #190	; 0xbe
 800a584:	4798      	blx	r3
    ret = HSENSOR_OK;
 800a586:	2300      	movs	r3, #0
 800a588:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800a58a:	687b      	ldr	r3, [r7, #4]
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3708      	adds	r7, #8
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}
 800a594:	20000040 	.word	0x20000040
 800a598:	20021974 	.word	0x20021974

0800a59c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800a5a2:	4b3b      	ldr	r3, [pc, #236]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5a4:	4a3b      	ldr	r2, [pc, #236]	; (800a694 <BSP_QSPI_Init+0xf8>)
 800a5a6:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 800a5a8:	4839      	ldr	r0, [pc, #228]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5aa:	f7f9 f997 	bl	80038dc <HAL_OSPI_DeInit>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d001      	beq.n	800a5b8 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e067      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 800a5b8:	f000 f990 	bl	800a8dc <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 800a5bc:	4b34      	ldr	r3, [pc, #208]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5be:	2204      	movs	r2, #4
 800a5c0:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800a5c2:	4b33      	ldr	r3, [pc, #204]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 800a5c8:	4b31      	ldr	r3, [pc, #196]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a5ce:	60da      	str	r2, [r3, #12]
 800a5d0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a5d4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	fa93 f3a3 	rbit	r3, r3
 800a5dc:	607b      	str	r3, [r7, #4]
  return result;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <BSP_QSPI_Init+0x50>
    return 32U;
 800a5e8:	2320      	movs	r3, #32
 800a5ea:	e003      	b.n	800a5f4 <BSP_QSPI_Init+0x58>
  return __builtin_clz(value);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	fab3 f383 	clz	r3, r3
 800a5f2:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	4b26      	ldr	r3, [pc, #152]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5f8:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 800a5fa:	4b25      	ldr	r3, [pc, #148]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 800a600:	4b23      	ldr	r3, [pc, #140]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a602:	2200      	movs	r2, #0
 800a604:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 800a606:	4b22      	ldr	r3, [pc, #136]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a608:	2200      	movs	r2, #0
 800a60a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 800a60c:	4b20      	ldr	r3, [pc, #128]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a60e:	2204      	movs	r2, #4
 800a610:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800a612:	4b1f      	ldr	r3, [pc, #124]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a614:	2200      	movs	r2, #0
 800a616:	625a      	str	r2, [r3, #36]	; 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800a618:	4b1d      	ldr	r3, [pc, #116]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a61a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a61e:	629a      	str	r2, [r3, #40]	; 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 800a620:	4b1b      	ldr	r3, [pc, #108]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a622:	2200      	movs	r2, #0
 800a624:	62da      	str	r2, [r3, #44]	; 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 800a626:	4b1a      	ldr	r3, [pc, #104]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a628:	2200      	movs	r2, #0
 800a62a:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800a62c:	4818      	ldr	r0, [pc, #96]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a62e:	f7f9 f8ab 	bl	8003788 <HAL_OSPI_Init>
 800a632:	4603      	mov	r3, r0
 800a634:	2b00      	cmp	r3, #0
 800a636:	d001      	beq.n	800a63c <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 800a638:	2301      	movs	r3, #1
 800a63a:	e025      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 800a63c:	4814      	ldr	r0, [pc, #80]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a63e:	f000 f98d 	bl	800a95c <QSPI_ResetMemory>
 800a642:	4603      	mov	r3, r0
 800a644:	2b00      	cmp	r3, #0
 800a646:	d001      	beq.n	800a64c <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 800a648:	2304      	movs	r3, #4
 800a64a:	e01d      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 800a64c:	2101      	movs	r1, #1
 800a64e:	4810      	ldr	r0, [pc, #64]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a650:	f000 fa72 	bl	800ab38 <QSPI_QuadMode>
 800a654:	4603      	mov	r3, r0
 800a656:	2b00      	cmp	r3, #0
 800a658:	d001      	beq.n	800a65e <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 800a65a:	2301      	movs	r3, #1
 800a65c:	e014      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 800a65e:	2101      	movs	r1, #1
 800a660:	480b      	ldr	r0, [pc, #44]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a662:	f000 fb15 	bl	800ac90 <QSPI_HighPerfMode>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	e00b      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 800a670:	4b07      	ldr	r3, [pc, #28]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a672:	2202      	movs	r2, #2
 800a674:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800a676:	4806      	ldr	r0, [pc, #24]	; (800a690 <BSP_QSPI_Init+0xf4>)
 800a678:	f7f9 f886 	bl	8003788 <HAL_OSPI_Init>
 800a67c:	4603      	mov	r3, r0
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d001      	beq.n	800a686 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e000      	b.n	800a688 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3710      	adds	r7, #16
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}
 800a690:	20021978 	.word	0x20021978
 800a694:	a0001000 	.word	0xa0001000

0800a698 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b098      	sub	sp, #96	; 0x60
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 800a6ac:	23eb      	movs	r3, #235	; 0xeb
 800a6ae:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Address               = ReadAddr;
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 800a6c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a6c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 800a6c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a6ca:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800a6d0:	23aa      	movs	r3, #170	; 0xaa
 800a6d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 800a6d4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800a6d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 800a6e2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800a6e6:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.NbData                = Size;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 800a6f0:	2304      	movs	r3, #4
 800a6f2:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a6fc:	f107 0310 	add.w	r3, r7, #16
 800a700:	f241 3288 	movw	r2, #5000	; 0x1388
 800a704:	4619      	mov	r1, r3
 800a706:	480c      	ldr	r0, [pc, #48]	; (800a738 <BSP_QSPI_Read+0xa0>)
 800a708:	f7f9 f90f 	bl	800392a <HAL_OSPI_Command>
 800a70c:	4603      	mov	r3, r0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d001      	beq.n	800a716 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800a712:	2301      	movs	r3, #1
 800a714:	e00b      	b.n	800a72e <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a716:	f241 3288 	movw	r2, #5000	; 0x1388
 800a71a:	68f9      	ldr	r1, [r7, #12]
 800a71c:	4806      	ldr	r0, [pc, #24]	; (800a738 <BSP_QSPI_Read+0xa0>)
 800a71e:	f7f9 f9f8 	bl	8003b12 <HAL_OSPI_Receive>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d001      	beq.n	800a72c <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 800a728:	2301      	movs	r3, #1
 800a72a:	e000      	b.n	800a72e <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 800a72c:	2300      	movs	r3, #0
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3760      	adds	r7, #96	; 0x60
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	20021978 	.word	0x20021978

0800a73c <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b09c      	sub	sp, #112	; 0x70
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800a750:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800a752:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	429a      	cmp	r2, r3
 800a758:	d901      	bls.n	800a75e <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	66bb      	str	r3, [r7, #104]	; 0x68
  end_addr = WriteAddr + Size;
 800a762:	68ba      	ldr	r2, [r7, #8]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4413      	add	r3, r2
 800a768:	667b      	str	r3, [r7, #100]	; 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800a76a:	2300      	movs	r3, #0
 800a76c:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800a76e:	2300      	movs	r3, #0
 800a770:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800a772:	2338      	movs	r3, #56	; 0x38
 800a774:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800a776:	2301      	movs	r3, #1
 800a778:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800a77a:	2300      	movs	r3, #0
 800a77c:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800a77e:	2300      	movs	r3, #0
 800a780:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800a782:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a786:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800a788:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a78c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800a78e:	2300      	movs	r3, #0
 800a790:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800a792:	2300      	movs	r3, #0
 800a794:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 800a796:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800a79a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800a79c:	2300      	movs	r3, #0
 800a79e:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DummyCycles        = 0;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	663b      	str	r3, [r7, #96]	; 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800a7ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a7ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData  = current_size;
 800a7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7b2:	653b      	str	r3, [r7, #80]	; 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800a7b4:	4823      	ldr	r0, [pc, #140]	; (800a844 <BSP_QSPI_Write+0x108>)
 800a7b6:	f000 f918 	bl	800a9ea <QSPI_WriteEnable>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d001      	beq.n	800a7c4 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e03b      	b.n	800a83c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a7c4:	f107 0314 	add.w	r3, r7, #20
 800a7c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	481d      	ldr	r0, [pc, #116]	; (800a844 <BSP_QSPI_Write+0x108>)
 800a7d0:	f7f9 f8ab 	bl	800392a <HAL_OSPI_Command>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d001      	beq.n	800a7de <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e02e      	b.n	800a83c <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a7de:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7e2:	68f9      	ldr	r1, [r7, #12]
 800a7e4:	4817      	ldr	r0, [pc, #92]	; (800a844 <BSP_QSPI_Write+0x108>)
 800a7e6:	f7f9 f921 	bl	8003a2c <HAL_OSPI_Transmit>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d001      	beq.n	800a7f4 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	e023      	b.n	800a83c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800a7f4:	f241 3188 	movw	r1, #5000	; 0x1388
 800a7f8:	4812      	ldr	r0, [pc, #72]	; (800a844 <BSP_QSPI_Write+0x108>)
 800a7fa:	f000 f952 	bl	800aaa2 <QSPI_AutoPollingMemReady>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d001      	beq.n	800a808 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 800a804:	2301      	movs	r3, #1
 800a806:	e019      	b.n	800a83c <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800a808:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a80a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a80c:	4413      	add	r3, r2
 800a80e:	66bb      	str	r3, [r7, #104]	; 0x68
    pData += current_size;
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a814:	4413      	add	r3, r2
 800a816:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 800a818:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a81a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a81e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a820:	429a      	cmp	r2, r3
 800a822:	d203      	bcs.n	800a82c <BSP_QSPI_Write+0xf0>
 800a824:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a826:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	e001      	b.n	800a830 <BSP_QSPI_Write+0xf4>
 800a82c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a830:	66fb      	str	r3, [r7, #108]	; 0x6c
  } while (current_addr < end_addr);
 800a832:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a834:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a836:	429a      	cmp	r2, r3
 800a838:	d3b8      	bcc.n	800a7ac <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3770      	adds	r7, #112	; 0x70
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	20021978 	.word	0x20021978

0800a848 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b096      	sub	sp, #88	; 0x58
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800a850:	2300      	movs	r3, #0
 800a852:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800a854:	2300      	movs	r3, #0
 800a856:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 800a858:	23d8      	movs	r3, #216	; 0xd8
 800a85a:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800a85c:	2301      	movs	r3, #1
 800a85e:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800a860:	2300      	movs	r3, #0
 800a862:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800a864:	2300      	movs	r3, #0
 800a866:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 800a86c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a870:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800a872:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a876:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800a878:	2300      	movs	r3, #0
 800a87a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800a87c:	2300      	movs	r3, #0
 800a87e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800a880:	2300      	movs	r3, #0
 800a882:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 800a884:	2300      	movs	r3, #0
 800a886:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800a888:	2300      	movs	r3, #0
 800a88a:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800a88c:	2300      	movs	r3, #0
 800a88e:	657b      	str	r3, [r7, #84]	; 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800a890:	4811      	ldr	r0, [pc, #68]	; (800a8d8 <BSP_QSPI_Erase_Block+0x90>)
 800a892:	f000 f8aa 	bl	800a9ea <QSPI_WriteEnable>
 800a896:	4603      	mov	r3, r0
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d001      	beq.n	800a8a0 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	e017      	b.n	800a8d0 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a8a0:	f107 0308 	add.w	r3, r7, #8
 800a8a4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	480b      	ldr	r0, [pc, #44]	; (800a8d8 <BSP_QSPI_Erase_Block+0x90>)
 800a8ac:	f7f9 f83d 	bl	800392a <HAL_OSPI_Command>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	e00a      	b.n	800a8d0 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 800a8ba:	f640 51ac 	movw	r1, #3500	; 0xdac
 800a8be:	4806      	ldr	r0, [pc, #24]	; (800a8d8 <BSP_QSPI_Erase_Block+0x90>)
 800a8c0:	f000 f8ef 	bl	800aaa2 <QSPI_AutoPollingMemReady>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d001      	beq.n	800a8ce <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	e000      	b.n	800a8d0 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 800a8ce:	2300      	movs	r3, #0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3758      	adds	r7, #88	; 0x58
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	20021978 	.word	0x20021978

0800a8dc <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b088      	sub	sp, #32
 800a8e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 800a8e2:	4b1c      	ldr	r3, [pc, #112]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a8e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8e6:	4a1b      	ldr	r2, [pc, #108]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a8e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8ec:	6513      	str	r3, [r2, #80]	; 0x50
 800a8ee:	4b19      	ldr	r3, [pc, #100]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a8f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8f6:	60bb      	str	r3, [r7, #8]
 800a8f8:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 800a8fa:	4b16      	ldr	r3, [pc, #88]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fe:	4a15      	ldr	r2, [pc, #84]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a904:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 800a906:	4b13      	ldr	r3, [pc, #76]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90a:	4a12      	ldr	r2, [pc, #72]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a90c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a910:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a912:	4b10      	ldr	r3, [pc, #64]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a916:	4a0f      	ldr	r2, [pc, #60]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a918:	f043 0310 	orr.w	r3, r3, #16
 800a91c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a91e:	4b0d      	ldr	r3, [pc, #52]	; (800a954 <BSP_QSPI_MspInit+0x78>)
 800a920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a922:	f003 0310 	and.w	r3, r3, #16
 800a926:	607b      	str	r3, [r7, #4]
 800a928:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 800a92a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800a92e:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800a930:	2302      	movs	r3, #2
 800a932:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a934:	2300      	movs	r3, #0
 800a936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800a938:	2303      	movs	r3, #3
 800a93a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800a93c:	230a      	movs	r3, #10
 800a93e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a940:	f107 030c 	add.w	r3, r7, #12
 800a944:	4619      	mov	r1, r3
 800a946:	4804      	ldr	r0, [pc, #16]	; (800a958 <BSP_QSPI_MspInit+0x7c>)
 800a948:	f7f7 f8b2 	bl	8001ab0 <HAL_GPIO_Init>
}
 800a94c:	bf00      	nop
 800a94e:	3720      	adds	r7, #32
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	40021000 	.word	0x40021000
 800a958:	48001000 	.word	0x48001000

0800a95c <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b096      	sub	sp, #88	; 0x58
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800a964:	2300      	movs	r3, #0
 800a966:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800a968:	2300      	movs	r3, #0
 800a96a:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 800a96c:	2366      	movs	r3, #102	; 0x66
 800a96e:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800a970:	2301      	movs	r3, #1
 800a972:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800a974:	2300      	movs	r3, #0
 800a976:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800a978:	2300      	movs	r3, #0
 800a97a:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800a97c:	2300      	movs	r3, #0
 800a97e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800a980:	2300      	movs	r3, #0
 800a982:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800a984:	2300      	movs	r3, #0
 800a986:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 800a988:	2300      	movs	r3, #0
 800a98a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800a98c:	2300      	movs	r3, #0
 800a98e:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800a990:	2300      	movs	r3, #0
 800a992:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a994:	f107 0308 	add.w	r3, r7, #8
 800a998:	f241 3288 	movw	r2, #5000	; 0x1388
 800a99c:	4619      	mov	r1, r3
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7f8 ffc3 	bl	800392a <HAL_OSPI_Command>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d001      	beq.n	800a9ae <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e019      	b.n	800a9e2 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800a9ae:	2399      	movs	r3, #153	; 0x99
 800a9b0:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800a9b2:	f107 0308 	add.w	r3, r7, #8
 800a9b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f7f8 ffb4 	bl	800392a <HAL_OSPI_Command>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d001      	beq.n	800a9cc <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e00a      	b.n	800a9e2 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800a9cc:	f241 3188 	movw	r1, #5000	; 0x1388
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 f866 	bl	800aaa2 <QSPI_AutoPollingMemReady>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d001      	beq.n	800a9e0 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e000      	b.n	800a9e2 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3758      	adds	r7, #88	; 0x58
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b09c      	sub	sp, #112	; 0x70
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 800a9fa:	2306      	movs	r3, #6
 800a9fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800aa02:	2300      	movs	r3, #0
 800aa04:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800aa06:	2300      	movs	r3, #0
 800aa08:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800aa12:	2300      	movs	r3, #0
 800aa14:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DummyCycles        = 0;
 800aa16:	2300      	movs	r3, #0
 800aa18:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800aa22:	f107 0320 	add.w	r3, r7, #32
 800aa26:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f7f8 ff7c 	bl	800392a <HAL_OSPI_Command>
 800aa32:	4603      	mov	r3, r0
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e02e      	b.n	800aa9a <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 800aa40:	2302      	movs	r3, #2
 800aa42:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800aa44:	2300      	movs	r3, #0
 800aa46:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800aa48:	2310      	movs	r3, #16
 800aa4a:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 800aa4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800aa50:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 800aa52:	2305      	movs	r3, #5
 800aa54:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 800aa56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aa5a:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData       = 1;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 800aa60:	2300      	movs	r3, #0
 800aa62:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800aa64:	f107 0320 	add.w	r3, r7, #32
 800aa68:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7f8 ff5b 	bl	800392a <HAL_OSPI_Command>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d001      	beq.n	800aa7e <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e00d      	b.n	800aa9a <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800aa7e:	f107 030c 	add.w	r3, r7, #12
 800aa82:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa86:	4619      	mov	r1, r3
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7f9 f8e5 	bl	8003c58 <HAL_OSPI_AutoPolling>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d001      	beq.n	800aa98 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 800aa94:	2301      	movs	r3, #1
 800aa96:	e000      	b.n	800aa9a <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 800aa98:	2300      	movs	r3, #0
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3770      	adds	r7, #112	; 0x70
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b09c      	sub	sp, #112	; 0x70
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
 800aaaa:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800aaac:	2300      	movs	r3, #0
 800aaae:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800aab0:	2300      	movs	r3, #0
 800aab2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800aab4:	2305      	movs	r3, #5
 800aab6:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800aab8:	2301      	movs	r3, #1
 800aaba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800aabc:	2300      	movs	r3, #0
 800aabe:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800aac0:	2300      	movs	r3, #0
 800aac2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800aac4:	2300      	movs	r3, #0
 800aac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800aac8:	2300      	movs	r3, #0
 800aaca:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800aacc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aad0:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData             = 1;
 800aad2:	2301      	movs	r3, #1
 800aad4:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800aad6:	2300      	movs	r3, #0
 800aad8:	663b      	str	r3, [r7, #96]	; 0x60
  sCommand.DummyCycles        = 0;
 800aada:	2300      	movs	r3, #0
 800aadc:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800aade:	2300      	movs	r3, #0
 800aae0:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800aae2:	2300      	movs	r3, #0
 800aae4:	66fb      	str	r3, [r7, #108]	; 0x6c

  sConfig.Match         = 0;
 800aae6:	2300      	movs	r3, #0
 800aae8:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 800aaea:	2301      	movs	r3, #1
 800aaec:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800aaf2:	2310      	movs	r3, #16
 800aaf4:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 800aaf6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800aafa:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800aafc:	f107 0320 	add.w	r3, r7, #32
 800ab00:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab04:	4619      	mov	r1, r3
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f7f8 ff0f 	bl	800392a <HAL_OSPI_Command>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	e00c      	b.n	800ab30 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 800ab16:	f107 030c 	add.w	r3, r7, #12
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	4619      	mov	r1, r3
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f7f9 f89a 	bl	8003c58 <HAL_OSPI_AutoPolling>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d001      	beq.n	800ab2e <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e000      	b.n	800ab30 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3770      	adds	r7, #112	; 0x70
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b098      	sub	sp, #96	; 0x60
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	460b      	mov	r3, r1
 800ab42:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800ab44:	2300      	movs	r3, #0
 800ab46:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800ab4c:	2305      	movs	r3, #5
 800ab4e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800ab50:	2301      	movs	r3, #1
 800ab52:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800ab54:	2300      	movs	r3, #0
 800ab56:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800ab60:	2300      	movs	r3, #0
 800ab62:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800ab64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ab68:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 800ab72:	2301      	movs	r3, #1
 800ab74:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800ab76:	2300      	movs	r3, #0
 800ab78:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ab7e:	f107 0310 	add.w	r3, r7, #16
 800ab82:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f7f8 fece 	bl	800392a <HAL_OSPI_Command>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 800ab94:	2301      	movs	r3, #1
 800ab96:	e077      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ab98:	f107 030f 	add.w	r3, r7, #15
 800ab9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800aba0:	4619      	mov	r1, r3
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f7f8 ffb5 	bl	8003b12 <HAL_OSPI_Receive>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d001      	beq.n	800abb2 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	e06a      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f7ff ff19 	bl	800a9ea <QSPI_WriteEnable>
 800abb8:	4603      	mov	r3, r0
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d001      	beq.n	800abc2 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 800abbe:	2301      	movs	r3, #1
 800abc0:	e062      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 800abc2:	78fb      	ldrb	r3, [r7, #3]
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d105      	bne.n	800abd4 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 800abc8:	7bfb      	ldrb	r3, [r7, #15]
 800abca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	73fb      	strb	r3, [r7, #15]
 800abd2:	e004      	b.n	800abde <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 800abd4:	7bfb      	ldrb	r3, [r7, #15]
 800abd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abda:	b2db      	uxtb	r3, r3
 800abdc:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800abde:	2301      	movs	r3, #1
 800abe0:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800abe2:	f107 0310 	add.w	r3, r7, #16
 800abe6:	f241 3288 	movw	r2, #5000	; 0x1388
 800abea:	4619      	mov	r1, r3
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f7f8 fe9c 	bl	800392a <HAL_OSPI_Command>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 800abf8:	2301      	movs	r3, #1
 800abfa:	e045      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800abfc:	f107 030f 	add.w	r3, r7, #15
 800ac00:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac04:	4619      	mov	r1, r3
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f7f8 ff10 	bl	8003a2c <HAL_OSPI_Transmit>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d001      	beq.n	800ac16 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 800ac12:	2301      	movs	r3, #1
 800ac14:	e038      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800ac16:	f241 3188 	movw	r1, #5000	; 0x1388
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f7ff ff41 	bl	800aaa2 <QSPI_AutoPollingMemReady>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d001      	beq.n	800ac2a <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	e02e      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 800ac2a:	2305      	movs	r3, #5
 800ac2c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ac2e:	f107 0310 	add.w	r3, r7, #16
 800ac32:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac36:	4619      	mov	r1, r3
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f7f8 fe76 	bl	800392a <HAL_OSPI_Command>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d001      	beq.n	800ac48 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 800ac44:	2301      	movs	r3, #1
 800ac46:	e01f      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ac48:	f107 030f 	add.w	r3, r7, #15
 800ac4c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac50:	4619      	mov	r1, r3
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7f8 ff5d 	bl	8003b12 <HAL_OSPI_Receive>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d001      	beq.n	800ac62 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e012      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800ac62:	7bfb      	ldrb	r3, [r7, #15]
 800ac64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d102      	bne.n	800ac72 <QSPI_QuadMode+0x13a>
 800ac6c:	78fb      	ldrb	r3, [r7, #3]
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d007      	beq.n	800ac82 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
 800ac74:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d004      	beq.n	800ac86 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 800ac7c:	78fb      	ldrb	r3, [r7, #3]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d101      	bne.n	800ac86 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 800ac82:	2301      	movs	r3, #1
 800ac84:	e000      	b.n	800ac88 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3760      	adds	r7, #96	; 0x60
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b098      	sub	sp, #96	; 0x60
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	460b      	mov	r3, r1
 800ac9a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800aca0:	2300      	movs	r3, #0
 800aca2:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800aca4:	2305      	movs	r3, #5
 800aca6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800aca8:	2301      	movs	r3, #1
 800acaa:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800acac:	2300      	movs	r3, #0
 800acae:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800acb0:	2300      	movs	r3, #0
 800acb2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800acb4:	2300      	movs	r3, #0
 800acb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800acb8:	2300      	movs	r3, #0
 800acba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800acbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800acc0:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800acc2:	2300      	movs	r3, #0
 800acc4:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 800acc6:	2300      	movs	r3, #0
 800acc8:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 800acca:	2301      	movs	r3, #1
 800accc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800acce:	2300      	movs	r3, #0
 800acd0:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800acd2:	2300      	movs	r3, #0
 800acd4:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800acd6:	f107 0310 	add.w	r3, r7, #16
 800acda:	f241 3288 	movw	r2, #5000	; 0x1388
 800acde:	4619      	mov	r1, r3
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f7f8 fe22 	bl	800392a <HAL_OSPI_Command>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d001      	beq.n	800acf0 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 800acec:	2301      	movs	r3, #1
 800acee:	e09a      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800acf0:	f107 030c 	add.w	r3, r7, #12
 800acf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800acf8:	4619      	mov	r1, r3
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f7f8 ff09 	bl	8003b12 <HAL_OSPI_Receive>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d001      	beq.n	800ad0a <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e08d      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800ad0a:	2315      	movs	r3, #21
 800ad0c:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800ad0e:	2302      	movs	r3, #2
 800ad10:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ad12:	f107 0310 	add.w	r3, r7, #16
 800ad16:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f7f8 fe04 	bl	800392a <HAL_OSPI_Command>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d001      	beq.n	800ad2c <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e07c      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ad2c:	f107 030c 	add.w	r3, r7, #12
 800ad30:	3301      	adds	r3, #1
 800ad32:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad36:	4619      	mov	r1, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f7f8 feea 	bl	8003b12 <HAL_OSPI_Receive>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d001      	beq.n	800ad48 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	e06e      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f7ff fe4e 	bl	800a9ea <QSPI_WriteEnable>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d001      	beq.n	800ad58 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e066      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 800ad58:	78fb      	ldrb	r3, [r7, #3]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d105      	bne.n	800ad6a <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 800ad5e:	7bbb      	ldrb	r3, [r7, #14]
 800ad60:	f043 0302 	orr.w	r3, r3, #2
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	73bb      	strb	r3, [r7, #14]
 800ad68:	e004      	b.n	800ad74 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 800ad6a:	7bbb      	ldrb	r3, [r7, #14]
 800ad6c:	f023 0302 	bic.w	r3, r3, #2
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800ad74:	2301      	movs	r3, #1
 800ad76:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 800ad78:	2303      	movs	r3, #3
 800ad7a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ad7c:	f107 0310 	add.w	r3, r7, #16
 800ad80:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad84:	4619      	mov	r1, r3
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f7f8 fdcf 	bl	800392a <HAL_OSPI_Command>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d001      	beq.n	800ad96 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	e047      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ad96:	f107 030c 	add.w	r3, r7, #12
 800ad9a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad9e:	4619      	mov	r1, r3
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f7f8 fe43 	bl	8003a2c <HAL_OSPI_Transmit>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d001      	beq.n	800adb0 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	e03a      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800adb0:	f241 3188 	movw	r1, #5000	; 0x1388
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f7ff fe74 	bl	800aaa2 <QSPI_AutoPollingMemReady>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d001      	beq.n	800adc4 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 800adc0:	2301      	movs	r3, #1
 800adc2:	e030      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800adc4:	2315      	movs	r3, #21
 800adc6:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800adc8:	2302      	movs	r3, #2
 800adca:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800adcc:	f107 0310 	add.w	r3, r7, #16
 800add0:	f241 3288 	movw	r2, #5000	; 0x1388
 800add4:	4619      	mov	r1, r3
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7f8 fda7 	bl	800392a <HAL_OSPI_Command>
 800addc:	4603      	mov	r3, r0
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d001      	beq.n	800ade6 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e01f      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800ade6:	f107 030c 	add.w	r3, r7, #12
 800adea:	f241 3288 	movw	r2, #5000	; 0x1388
 800adee:	4619      	mov	r1, r3
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f7f8 fe8e 	bl	8003b12 <HAL_OSPI_Receive>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d001      	beq.n	800ae00 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	e012      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800ae00:	7b7b      	ldrb	r3, [r7, #13]
 800ae02:	f003 0302 	and.w	r3, r3, #2
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d102      	bne.n	800ae10 <QSPI_HighPerfMode+0x180>
 800ae0a:	78fb      	ldrb	r3, [r7, #3]
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d007      	beq.n	800ae20 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800ae10:	7b7b      	ldrb	r3, [r7, #13]
 800ae12:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d004      	beq.n	800ae24 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800ae1a:	78fb      	ldrb	r3, [r7, #3]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d101      	bne.n	800ae24 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 800ae20:	2301      	movs	r3, #1
 800ae22:	e000      	b.n	800ae26 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3760      	adds	r7, #96	; 0x60
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
	...

0800ae30 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800ae3a:	4b09      	ldr	r3, [pc, #36]	; (800ae60 <BSP_TSENSOR_Init+0x30>)
 800ae3c:	4a09      	ldr	r2, [pc, #36]	; (800ae64 <BSP_TSENSOR_Init+0x34>)
 800ae3e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800ae40:	f7ff fad2 	bl	800a3e8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 800ae44:	4b06      	ldr	r3, [pc, #24]	; (800ae60 <BSP_TSENSOR_Init+0x30>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2100      	movs	r1, #0
 800ae4c:	20be      	movs	r0, #190	; 0xbe
 800ae4e:	4798      	blx	r3

  ret = TSENSOR_OK;
 800ae50:	2300      	movs	r3, #0
 800ae52:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 800ae54:	79fb      	ldrb	r3, [r7, #7]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	200219c8 	.word	0x200219c8
 800ae64:	2000004c 	.word	0x2000004c

0800ae68 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 800ae6c:	4b04      	ldr	r3, [pc, #16]	; (800ae80 <BSP_TSENSOR_ReadTemp+0x18>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	20be      	movs	r0, #190	; 0xbe
 800ae74:	4798      	blx	r3
 800ae76:	eef0 7a40 	vmov.f32	s15, s0
}
 800ae7a:	eeb0 0a67 	vmov.f32	s0, s15
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	200219c8 	.word	0x200219c8

0800ae84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ae8a:	4b11      	ldr	r3, [pc, #68]	; (800aed0 <HAL_MspInit+0x4c>)
 800ae8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae8e:	4a10      	ldr	r2, [pc, #64]	; (800aed0 <HAL_MspInit+0x4c>)
 800ae90:	f043 0301 	orr.w	r3, r3, #1
 800ae94:	6613      	str	r3, [r2, #96]	; 0x60
 800ae96:	4b0e      	ldr	r3, [pc, #56]	; (800aed0 <HAL_MspInit+0x4c>)
 800ae98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	607b      	str	r3, [r7, #4]
 800aea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800aea2:	4b0b      	ldr	r3, [pc, #44]	; (800aed0 <HAL_MspInit+0x4c>)
 800aea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aea6:	4a0a      	ldr	r2, [pc, #40]	; (800aed0 <HAL_MspInit+0x4c>)
 800aea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aeac:	6593      	str	r3, [r2, #88]	; 0x58
 800aeae:	4b08      	ldr	r3, [pc, #32]	; (800aed0 <HAL_MspInit+0x4c>)
 800aeb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aeb6:	603b      	str	r3, [r7, #0]
 800aeb8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800aeba:	2200      	movs	r2, #0
 800aebc:	210f      	movs	r1, #15
 800aebe:	f06f 0001 	mvn.w	r0, #1
 800aec2:	f7f5 ffad 	bl	8000e20 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800aec6:	bf00      	nop
 800aec8:	3708      	adds	r7, #8
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	40021000 	.word	0x40021000

0800aed4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b08a      	sub	sp, #40	; 0x28
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aedc:	f107 0314 	add.w	r3, r7, #20
 800aee0:	2200      	movs	r2, #0
 800aee2:	601a      	str	r2, [r3, #0]
 800aee4:	605a      	str	r2, [r3, #4]
 800aee6:	609a      	str	r2, [r3, #8]
 800aee8:	60da      	str	r2, [r3, #12]
 800aeea:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a42      	ldr	r2, [pc, #264]	; (800affc <HAL_DAC_MspInit+0x128>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d17e      	bne.n	800aff4 <HAL_DAC_MspInit+0x120>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800aef6:	4b42      	ldr	r3, [pc, #264]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800aef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aefa:	4a41      	ldr	r2, [pc, #260]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800aefc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af00:	6593      	str	r3, [r2, #88]	; 0x58
 800af02:	4b3f      	ldr	r3, [pc, #252]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800af04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800af0a:	613b      	str	r3, [r7, #16]
 800af0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af0e:	4b3c      	ldr	r3, [pc, #240]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800af10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af12:	4a3b      	ldr	r2, [pc, #236]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800af14:	f043 0301 	orr.w	r3, r3, #1
 800af18:	64d3      	str	r3, [r2, #76]	; 0x4c
 800af1a:	4b39      	ldr	r3, [pc, #228]	; (800b000 <HAL_DAC_MspInit+0x12c>)
 800af1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af1e:	f003 0301 	and.w	r3, r3, #1
 800af22:	60fb      	str	r3, [r7, #12]
 800af24:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800af26:	2330      	movs	r3, #48	; 0x30
 800af28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800af2a:	2303      	movs	r3, #3
 800af2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af2e:	2300      	movs	r3, #0
 800af30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af32:	f107 0314 	add.w	r3, r7, #20
 800af36:	4619      	mov	r1, r3
 800af38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800af3c:	f7f6 fdb8 	bl	8001ab0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 800af40:	4b30      	ldr	r3, [pc, #192]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af42:	4a31      	ldr	r2, [pc, #196]	; (800b008 <HAL_DAC_MspInit+0x134>)
 800af44:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800af46:	4b2f      	ldr	r3, [pc, #188]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af48:	2206      	movs	r2, #6
 800af4a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800af4c:	4b2d      	ldr	r3, [pc, #180]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af4e:	2210      	movs	r2, #16
 800af50:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800af52:	4b2c      	ldr	r3, [pc, #176]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af54:	2200      	movs	r2, #0
 800af56:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800af58:	4b2a      	ldr	r3, [pc, #168]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af5a:	2280      	movs	r2, #128	; 0x80
 800af5c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800af5e:	4b29      	ldr	r3, [pc, #164]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af60:	2200      	movs	r2, #0
 800af62:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800af64:	4b27      	ldr	r3, [pc, #156]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af66:	2200      	movs	r2, #0
 800af68:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800af6a:	4b26      	ldr	r3, [pc, #152]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af6c:	2220      	movs	r2, #32
 800af6e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800af70:	4b24      	ldr	r3, [pc, #144]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af72:	2200      	movs	r2, #0
 800af74:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800af76:	4823      	ldr	r0, [pc, #140]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af78:	f7f6 faba 	bl	80014f0 <HAL_DMA_Init>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d001      	beq.n	800af86 <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 800af82:	f7ff f93b 	bl	800a1fc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a1e      	ldr	r2, [pc, #120]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af8a:	609a      	str	r2, [r3, #8]
 800af8c:	4a1d      	ldr	r2, [pc, #116]	; (800b004 <HAL_DAC_MspInit+0x130>)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Channel2;
 800af92:	4b1e      	ldr	r3, [pc, #120]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800af94:	4a1e      	ldr	r2, [pc, #120]	; (800b010 <HAL_DAC_MspInit+0x13c>)
 800af96:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CH2;
 800af98:	4b1c      	ldr	r3, [pc, #112]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800af9a:	2207      	movs	r2, #7
 800af9c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800af9e:	4b1b      	ldr	r3, [pc, #108]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afa0:	2210      	movs	r2, #16
 800afa2:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800afa4:	4b19      	ldr	r3, [pc, #100]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afa6:	2200      	movs	r2, #0
 800afa8:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800afaa:	4b18      	ldr	r3, [pc, #96]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afac:	2280      	movs	r2, #128	; 0x80
 800afae:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800afb0:	4b16      	ldr	r3, [pc, #88]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800afb6:	4b15      	ldr	r3, [pc, #84]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afb8:	2200      	movs	r2, #0
 800afba:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 800afbc:	4b13      	ldr	r3, [pc, #76]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afbe:	2220      	movs	r2, #32
 800afc0:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800afc2:	4b12      	ldr	r3, [pc, #72]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 800afc8:	4810      	ldr	r0, [pc, #64]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afca:	f7f6 fa91 	bl	80014f0 <HAL_DMA_Init>
 800afce:	4603      	mov	r3, r0
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d001      	beq.n	800afd8 <HAL_DAC_MspInit+0x104>
    {
      Error_Handler();
 800afd4:	f7ff f912 	bl	800a1fc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	4a0c      	ldr	r2, [pc, #48]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afdc:	60da      	str	r2, [r3, #12]
 800afde:	4a0b      	ldr	r2, [pc, #44]	; (800b00c <HAL_DAC_MspInit+0x138>)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800afe4:	2200      	movs	r2, #0
 800afe6:	2105      	movs	r1, #5
 800afe8:	2036      	movs	r0, #54	; 0x36
 800afea:	f7f5 ff19 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800afee:	2036      	movs	r0, #54	; 0x36
 800aff0:	f7f5 ff32 	bl	8000e58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800aff4:	bf00      	nop
 800aff6:	3728      	adds	r7, #40	; 0x28
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	40007400 	.word	0x40007400
 800b000:	40021000 	.word	0x40021000
 800b004:	20021524 	.word	0x20021524
 800b008:	40020008 	.word	0x40020008
 800b00c:	20021584 	.word	0x20021584
 800b010:	4002001c 	.word	0x4002001c

0800b014 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b0ae      	sub	sp, #184	; 0xb8
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b01c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800b020:	2200      	movs	r2, #0
 800b022:	601a      	str	r2, [r3, #0]
 800b024:	605a      	str	r2, [r3, #4]
 800b026:	609a      	str	r2, [r3, #8]
 800b028:	60da      	str	r2, [r3, #12]
 800b02a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b02c:	f107 0310 	add.w	r3, r7, #16
 800b030:	2294      	movs	r2, #148	; 0x94
 800b032:	2100      	movs	r1, #0
 800b034:	4618      	mov	r0, r3
 800b036:	f000 fbe9 	bl	800b80c <memset>
  if(hi2c->Instance==I2C2)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a29      	ldr	r2, [pc, #164]	; (800b0e4 <HAL_I2C_MspInit+0xd0>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d14b      	bne.n	800b0dc <HAL_I2C_MspInit+0xc8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800b044:	2380      	movs	r3, #128	; 0x80
 800b046:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800b048:	2300      	movs	r3, #0
 800b04a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b04c:	f107 0310 	add.w	r3, r7, #16
 800b050:	4618      	mov	r0, r3
 800b052:	f7fa fbe3 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 800b056:	4603      	mov	r3, r0
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d001      	beq.n	800b060 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800b05c:	f7ff f8ce 	bl	800a1fc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b060:	4b21      	ldr	r3, [pc, #132]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b064:	4a20      	ldr	r2, [pc, #128]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b066:	f043 0302 	orr.w	r3, r3, #2
 800b06a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b06c:	4b1e      	ldr	r3, [pc, #120]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b06e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b070:	f003 0302 	and.w	r3, r3, #2
 800b074:	60fb      	str	r3, [r7, #12]
 800b076:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800b078:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b07c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b080:	2312      	movs	r3, #18
 800b082:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b086:	2300      	movs	r3, #0
 800b088:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b08c:	2303      	movs	r3, #3
 800b08e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800b092:	2304      	movs	r3, #4
 800b094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b098:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800b09c:	4619      	mov	r1, r3
 800b09e:	4813      	ldr	r0, [pc, #76]	; (800b0ec <HAL_I2C_MspInit+0xd8>)
 800b0a0:	f7f6 fd06 	bl	8001ab0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800b0a4:	4b10      	ldr	r3, [pc, #64]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b0a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0a8:	4a0f      	ldr	r2, [pc, #60]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b0aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b0ae:	6593      	str	r3, [r2, #88]	; 0x58
 800b0b0:	4b0d      	ldr	r3, [pc, #52]	; (800b0e8 <HAL_I2C_MspInit+0xd4>)
 800b0b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0b8:	60bb      	str	r3, [r7, #8]
 800b0ba:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 800b0bc:	2200      	movs	r2, #0
 800b0be:	2105      	movs	r1, #5
 800b0c0:	2021      	movs	r0, #33	; 0x21
 800b0c2:	f7f5 fead 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800b0c6:	2021      	movs	r0, #33	; 0x21
 800b0c8:	f7f5 fec6 	bl	8000e58 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2105      	movs	r1, #5
 800b0d0:	2022      	movs	r0, #34	; 0x22
 800b0d2:	f7f5 fea5 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800b0d6:	2022      	movs	r0, #34	; 0x22
 800b0d8:	f7f5 febe 	bl	8000e58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800b0dc:	bf00      	nop
 800b0de:	37b8      	adds	r7, #184	; 0xb8
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	40005800 	.word	0x40005800
 800b0e8:	40021000 	.word	0x40021000
 800b0ec:	48000400 	.word	0x48000400

0800b0f0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b082      	sub	sp, #8
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a0e      	ldr	r2, [pc, #56]	; (800b138 <HAL_I2C_MspDeInit+0x48>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d115      	bne.n	800b12e <HAL_I2C_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800b102:	4b0e      	ldr	r3, [pc, #56]	; (800b13c <HAL_I2C_MspDeInit+0x4c>)
 800b104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b106:	4a0d      	ldr	r2, [pc, #52]	; (800b13c <HAL_I2C_MspDeInit+0x4c>)
 800b108:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800b10c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800b10e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b112:	480b      	ldr	r0, [pc, #44]	; (800b140 <HAL_I2C_MspDeInit+0x50>)
 800b114:	f7f6 fe5e 	bl	8001dd4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 800b118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b11c:	4808      	ldr	r0, [pc, #32]	; (800b140 <HAL_I2C_MspDeInit+0x50>)
 800b11e:	f7f6 fe59 	bl	8001dd4 <HAL_GPIO_DeInit>

    /* I2C2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800b122:	2021      	movs	r0, #33	; 0x21
 800b124:	f7f5 fea6 	bl	8000e74 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800b128:	2022      	movs	r0, #34	; 0x22
 800b12a:	f7f5 fea3 	bl	8000e74 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800b12e:	bf00      	nop
 800b130:	3708      	adds	r7, #8
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	40005800 	.word	0x40005800
 800b13c:	40021000 	.word	0x40021000
 800b140:	48000400 	.word	0x48000400

0800b144 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b0b0      	sub	sp, #192	; 0xc0
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b14c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800b150:	2200      	movs	r2, #0
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	605a      	str	r2, [r3, #4]
 800b156:	609a      	str	r2, [r3, #8]
 800b158:	60da      	str	r2, [r3, #12]
 800b15a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b15c:	f107 0318 	add.w	r3, r7, #24
 800b160:	2294      	movs	r2, #148	; 0x94
 800b162:	2100      	movs	r1, #0
 800b164:	4618      	mov	r0, r3
 800b166:	f000 fb51 	bl	800b80c <memset>
  if(hospi->Instance==OCTOSPI1)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	4a28      	ldr	r2, [pc, #160]	; (800b210 <HAL_OSPI_MspInit+0xcc>)
 800b170:	4293      	cmp	r3, r2
 800b172:	d149      	bne.n	800b208 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800b174:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b178:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800b17a:	2300      	movs	r3, #0
 800b17c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b180:	f107 0318 	add.w	r3, r7, #24
 800b184:	4618      	mov	r0, r3
 800b186:	f7fa fb49 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 800b18a:	4603      	mov	r3, r0
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d001      	beq.n	800b194 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 800b190:	f7ff f834 	bl	800a1fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 800b194:	4b1f      	ldr	r3, [pc, #124]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b198:	4a1e      	ldr	r2, [pc, #120]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b19a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b19e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b1a0:	4b1c      	ldr	r3, [pc, #112]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b1a8:	617b      	str	r3, [r7, #20]
 800b1aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800b1ac:	4b19      	ldr	r3, [pc, #100]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1b0:	4a18      	ldr	r2, [pc, #96]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1b6:	6513      	str	r3, [r2, #80]	; 0x50
 800b1b8:	4b16      	ldr	r3, [pc, #88]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1c0:	613b      	str	r3, [r7, #16]
 800b1c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b1c4:	4b13      	ldr	r3, [pc, #76]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1c8:	4a12      	ldr	r2, [pc, #72]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1ca:	f043 0310 	orr.w	r3, r3, #16
 800b1ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b1d0:	4b10      	ldr	r3, [pc, #64]	; (800b214 <HAL_OSPI_MspInit+0xd0>)
 800b1d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1d4:	f003 0310 	and.w	r3, r3, #16
 800b1d8:	60fb      	str	r3, [r7, #12]
 800b1da:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800b1dc:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800b1e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1e4:	2302      	movs	r3, #2
 800b1e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b1f0:	2303      	movs	r3, #3
 800b1f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800b1f6:	230a      	movs	r3, #10
 800b1f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b1fc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800b200:	4619      	mov	r1, r3
 800b202:	4805      	ldr	r0, [pc, #20]	; (800b218 <HAL_OSPI_MspInit+0xd4>)
 800b204:	f7f6 fc54 	bl	8001ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 800b208:	bf00      	nop
 800b20a:	37c0      	adds	r7, #192	; 0xc0
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	a0001000 	.word	0xa0001000
 800b214:	40021000 	.word	0x40021000
 800b218:	48001000 	.word	0x48001000

0800b21c <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b082      	sub	sp, #8
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	4a0b      	ldr	r2, [pc, #44]	; (800b258 <HAL_OSPI_MspDeInit+0x3c>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d110      	bne.n	800b250 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800b22e:	4b0b      	ldr	r3, [pc, #44]	; (800b25c <HAL_OSPI_MspDeInit+0x40>)
 800b230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b232:	4a0a      	ldr	r2, [pc, #40]	; (800b25c <HAL_OSPI_MspDeInit+0x40>)
 800b234:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b238:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800b23a:	4b08      	ldr	r3, [pc, #32]	; (800b25c <HAL_OSPI_MspDeInit+0x40>)
 800b23c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b23e:	4a07      	ldr	r2, [pc, #28]	; (800b25c <HAL_OSPI_MspDeInit+0x40>)
 800b240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b244:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800b246:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800b24a:	4805      	ldr	r0, [pc, #20]	; (800b260 <HAL_OSPI_MspDeInit+0x44>)
 800b24c:	f7f6 fdc2 	bl	8001dd4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 800b250:	bf00      	nop
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	a0001000 	.word	0xa0001000
 800b25c:	40021000 	.word	0x40021000
 800b260:	48001000 	.word	0x48001000

0800b264 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b274:	d113      	bne.n	800b29e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b276:	4b0c      	ldr	r3, [pc, #48]	; (800b2a8 <HAL_TIM_Base_MspInit+0x44>)
 800b278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b27a:	4a0b      	ldr	r2, [pc, #44]	; (800b2a8 <HAL_TIM_Base_MspInit+0x44>)
 800b27c:	f043 0301 	orr.w	r3, r3, #1
 800b280:	6593      	str	r3, [r2, #88]	; 0x58
 800b282:	4b09      	ldr	r3, [pc, #36]	; (800b2a8 <HAL_TIM_Base_MspInit+0x44>)
 800b284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b286:	f003 0301 	and.w	r3, r3, #1
 800b28a:	60fb      	str	r3, [r7, #12]
 800b28c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800b28e:	2200      	movs	r2, #0
 800b290:	2105      	movs	r1, #5
 800b292:	201c      	movs	r0, #28
 800b294:	f7f5 fdc4 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800b298:	201c      	movs	r0, #28
 800b29a:	f7f5 fddd 	bl	8000e58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800b29e:	bf00      	nop
 800b2a0:	3710      	adds	r7, #16
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	40021000 	.word	0x40021000

0800b2ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b0ae      	sub	sp, #184	; 0xb8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b2b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	601a      	str	r2, [r3, #0]
 800b2bc:	605a      	str	r2, [r3, #4]
 800b2be:	609a      	str	r2, [r3, #8]
 800b2c0:	60da      	str	r2, [r3, #12]
 800b2c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b2c4:	f107 0310 	add.w	r3, r7, #16
 800b2c8:	2294      	movs	r2, #148	; 0x94
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f000 fa9d 	bl	800b80c <memset>
  if(huart->Instance==USART1)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	4a21      	ldr	r2, [pc, #132]	; (800b35c <HAL_UART_MspInit+0xb0>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d13a      	bne.n	800b352 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b2e4:	f107 0310 	add.w	r3, r7, #16
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7fa fa97 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d001      	beq.n	800b2f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800b2f4:	f7fe ff82 	bl	800a1fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800b2f8:	4b19      	ldr	r3, [pc, #100]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b2fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2fc:	4a18      	ldr	r2, [pc, #96]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b2fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b302:	6613      	str	r3, [r2, #96]	; 0x60
 800b304:	4b16      	ldr	r3, [pc, #88]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b30c:	60fb      	str	r3, [r7, #12]
 800b30e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b310:	4b13      	ldr	r3, [pc, #76]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b314:	4a12      	ldr	r2, [pc, #72]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b316:	f043 0302 	orr.w	r3, r3, #2
 800b31a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b31c:	4b10      	ldr	r3, [pc, #64]	; (800b360 <HAL_UART_MspInit+0xb4>)
 800b31e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b320:	f003 0302 	and.w	r3, r3, #2
 800b324:	60bb      	str	r3, [r7, #8]
 800b326:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800b328:	23c0      	movs	r3, #192	; 0xc0
 800b32a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b32e:	2302      	movs	r3, #2
 800b330:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b334:	2300      	movs	r3, #0
 800b336:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b33a:	2303      	movs	r3, #3
 800b33c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800b340:	2307      	movs	r3, #7
 800b342:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b346:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800b34a:	4619      	mov	r1, r3
 800b34c:	4805      	ldr	r0, [pc, #20]	; (800b364 <HAL_UART_MspInit+0xb8>)
 800b34e:	f7f6 fbaf 	bl	8001ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800b352:	bf00      	nop
 800b354:	37b8      	adds	r7, #184	; 0xb8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}
 800b35a:	bf00      	nop
 800b35c:	40013800 	.word	0x40013800
 800b360:	40021000 	.word	0x40021000
 800b364:	48000400 	.word	0x48000400

0800b368 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b08e      	sub	sp, #56	; 0x38
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800b370:	2300      	movs	r3, #0
 800b372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800b376:	4b34      	ldr	r3, [pc, #208]	; (800b448 <HAL_InitTick+0xe0>)
 800b378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b37a:	4a33      	ldr	r2, [pc, #204]	; (800b448 <HAL_InitTick+0xe0>)
 800b37c:	f043 0310 	orr.w	r3, r3, #16
 800b380:	6593      	str	r3, [r2, #88]	; 0x58
 800b382:	4b31      	ldr	r3, [pc, #196]	; (800b448 <HAL_InitTick+0xe0>)
 800b384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b386:	f003 0310 	and.w	r3, r3, #16
 800b38a:	60fb      	str	r3, [r7, #12]
 800b38c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800b38e:	f107 0210 	add.w	r2, r7, #16
 800b392:	f107 0314 	add.w	r3, r7, #20
 800b396:	4611      	mov	r1, r2
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fa f94d 	bl	8005638 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800b39e:	6a3b      	ldr	r3, [r7, #32]
 800b3a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800b3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d103      	bne.n	800b3b0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800b3a8:	f7fa f91a 	bl	80055e0 <HAL_RCC_GetPCLK1Freq>
 800b3ac:	6378      	str	r0, [r7, #52]	; 0x34
 800b3ae:	e004      	b.n	800b3ba <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800b3b0:	f7fa f916 	bl	80055e0 <HAL_RCC_GetPCLK1Freq>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	005b      	lsls	r3, r3, #1
 800b3b8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800b3ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3bc:	4a23      	ldr	r2, [pc, #140]	; (800b44c <HAL_InitTick+0xe4>)
 800b3be:	fba2 2303 	umull	r2, r3, r2, r3
 800b3c2:	0c9b      	lsrs	r3, r3, #18
 800b3c4:	3b01      	subs	r3, #1
 800b3c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800b3c8:	4b21      	ldr	r3, [pc, #132]	; (800b450 <HAL_InitTick+0xe8>)
 800b3ca:	4a22      	ldr	r2, [pc, #136]	; (800b454 <HAL_InitTick+0xec>)
 800b3cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800b3ce:	4b20      	ldr	r3, [pc, #128]	; (800b450 <HAL_InitTick+0xe8>)
 800b3d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b3d4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800b3d6:	4a1e      	ldr	r2, [pc, #120]	; (800b450 <HAL_InitTick+0xe8>)
 800b3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3da:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800b3dc:	4b1c      	ldr	r3, [pc, #112]	; (800b450 <HAL_InitTick+0xe8>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b3e2:	4b1b      	ldr	r3, [pc, #108]	; (800b450 <HAL_InitTick+0xe8>)
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b3e8:	4b19      	ldr	r3, [pc, #100]	; (800b450 <HAL_InitTick+0xe8>)
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800b3ee:	4818      	ldr	r0, [pc, #96]	; (800b450 <HAL_InitTick+0xe8>)
 800b3f0:	f7fa ff2c 	bl	800624c <HAL_TIM_Base_Init>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800b3fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d11b      	bne.n	800b43a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800b402:	4813      	ldr	r0, [pc, #76]	; (800b450 <HAL_InitTick+0xe8>)
 800b404:	f7fa ff7a 	bl	80062fc <HAL_TIM_Base_Start_IT>
 800b408:	4603      	mov	r3, r0
 800b40a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800b40e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b412:	2b00      	cmp	r3, #0
 800b414:	d111      	bne.n	800b43a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800b416:	2036      	movs	r0, #54	; 0x36
 800b418:	f7f5 fd1e 	bl	8000e58 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2b0f      	cmp	r3, #15
 800b420:	d808      	bhi.n	800b434 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800b422:	2200      	movs	r2, #0
 800b424:	6879      	ldr	r1, [r7, #4]
 800b426:	2036      	movs	r0, #54	; 0x36
 800b428:	f7f5 fcfa 	bl	8000e20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800b42c:	4a0a      	ldr	r2, [pc, #40]	; (800b458 <HAL_InitTick+0xf0>)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	e002      	b.n	800b43a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800b434:	2301      	movs	r3, #1
 800b436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800b43a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3738      	adds	r7, #56	; 0x38
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	40021000 	.word	0x40021000
 800b44c:	431bde83 	.word	0x431bde83
 800b450:	200219cc 	.word	0x200219cc
 800b454:	40001000 	.word	0x40001000
 800b458:	20000000 	.word	0x20000000

0800b45c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b45c:	b480      	push	{r7}
 800b45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800b460:	e7fe      	b.n	800b460 <NMI_Handler+0x4>

0800b462 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b462:	b480      	push	{r7}
 800b464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b466:	e7fe      	b.n	800b466 <HardFault_Handler+0x4>

0800b468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b468:	b480      	push	{r7}
 800b46a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b46c:	e7fe      	b.n	800b46c <MemManage_Handler+0x4>

0800b46e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b46e:	b480      	push	{r7}
 800b470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b472:	e7fe      	b.n	800b472 <BusFault_Handler+0x4>

0800b474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b474:	b480      	push	{r7}
 800b476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b478:	e7fe      	b.n	800b478 <UsageFault_Handler+0x4>

0800b47a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b47a:	b480      	push	{r7}
 800b47c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b47e:	bf00      	nop
 800b480:	46bd      	mov	sp, r7
 800b482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b486:	4770      	bx	lr

0800b488 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800b48c:	4802      	ldr	r0, [pc, #8]	; (800b498 <DMA1_Channel1_IRQHandler+0x10>)
 800b48e:	f7f6 f9b1 	bl	80017f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800b492:	bf00      	nop
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop
 800b498:	20021524 	.word	0x20021524

0800b49c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 800b4a0:	4802      	ldr	r0, [pc, #8]	; (800b4ac <DMA1_Channel2_IRQHandler+0x10>)
 800b4a2:	f7f6 f9a7 	bl	80017f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800b4a6:	bf00      	nop
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop
 800b4ac:	20021584 	.word	0x20021584

0800b4b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800b4b4:	4802      	ldr	r0, [pc, #8]	; (800b4c0 <TIM2_IRQHandler+0x10>)
 800b4b6:	f7fa ff91 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800b4ba:	bf00      	nop
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	20021688 	.word	0x20021688

0800b4c4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800b4c8:	4802      	ldr	r0, [pc, #8]	; (800b4d4 <I2C2_EV_IRQHandler+0x10>)
 800b4ca:	f7f7 f8ab 	bl	8002624 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800b4ce:	bf00      	nop
 800b4d0:	bd80      	pop	{r7, pc}
 800b4d2:	bf00      	nop
 800b4d4:	200215e4 	.word	0x200215e4

0800b4d8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800b4dc:	4802      	ldr	r0, [pc, #8]	; (800b4e8 <I2C2_ER_IRQHandler+0x10>)
 800b4de:	f7f7 f8bb 	bl	8002658 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800b4e2:	bf00      	nop
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	200215e4 	.word	0x200215e4

0800b4ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(blue_button_Pin);
 800b4f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800b4f4:	f7f6 fd92 	bl	800201c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800b4f8:	bf00      	nop
 800b4fa:	bd80      	pop	{r7, pc}

0800b4fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800b500:	4803      	ldr	r0, [pc, #12]	; (800b510 <TIM6_DAC_IRQHandler+0x14>)
 800b502:	f7fa ff6b 	bl	80063dc <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800b506:	4803      	ldr	r0, [pc, #12]	; (800b514 <TIM6_DAC_IRQHandler+0x18>)
 800b508:	f7f5 fdb0 	bl	800106c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800b50c:	bf00      	nop
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	200219cc 	.word	0x200219cc
 800b514:	20021510 	.word	0x20021510

0800b518 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b086      	sub	sp, #24
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b520:	4a14      	ldr	r2, [pc, #80]	; (800b574 <_sbrk+0x5c>)
 800b522:	4b15      	ldr	r3, [pc, #84]	; (800b578 <_sbrk+0x60>)
 800b524:	1ad3      	subs	r3, r2, r3
 800b526:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b52c:	4b13      	ldr	r3, [pc, #76]	; (800b57c <_sbrk+0x64>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d102      	bne.n	800b53a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b534:	4b11      	ldr	r3, [pc, #68]	; (800b57c <_sbrk+0x64>)
 800b536:	4a12      	ldr	r2, [pc, #72]	; (800b580 <_sbrk+0x68>)
 800b538:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b53a:	4b10      	ldr	r3, [pc, #64]	; (800b57c <_sbrk+0x64>)
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4413      	add	r3, r2
 800b542:	693a      	ldr	r2, [r7, #16]
 800b544:	429a      	cmp	r2, r3
 800b546:	d207      	bcs.n	800b558 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b548:	f000 f928 	bl	800b79c <__errno>
 800b54c:	4603      	mov	r3, r0
 800b54e:	220c      	movs	r2, #12
 800b550:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b552:	f04f 33ff 	mov.w	r3, #4294967295
 800b556:	e009      	b.n	800b56c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b558:	4b08      	ldr	r3, [pc, #32]	; (800b57c <_sbrk+0x64>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b55e:	4b07      	ldr	r3, [pc, #28]	; (800b57c <_sbrk+0x64>)
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4413      	add	r3, r2
 800b566:	4a05      	ldr	r2, [pc, #20]	; (800b57c <_sbrk+0x64>)
 800b568:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b56a:	68fb      	ldr	r3, [r7, #12]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3718      	adds	r7, #24
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}
 800b574:	200a0000 	.word	0x200a0000
 800b578:	00000400 	.word	0x00000400
 800b57c:	20021a18 	.word	0x20021a18
 800b580:	20021a30 	.word	0x20021a30

0800b584 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800b584:	b480      	push	{r7}
 800b586:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800b588:	4b06      	ldr	r3, [pc, #24]	; (800b5a4 <SystemInit+0x20>)
 800b58a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b58e:	4a05      	ldr	r2, [pc, #20]	; (800b5a4 <SystemInit+0x20>)
 800b590:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b594:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800b598:	bf00      	nop
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	e000ed00 	.word	0xe000ed00

0800b5a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800b5a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b5e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800b5ac:	f7ff ffea 	bl	800b584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b5b0:	480c      	ldr	r0, [pc, #48]	; (800b5e4 <LoopForever+0x6>)
  ldr r1, =_edata
 800b5b2:	490d      	ldr	r1, [pc, #52]	; (800b5e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b5b4:	4a0d      	ldr	r2, [pc, #52]	; (800b5ec <LoopForever+0xe>)
  movs r3, #0
 800b5b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b5b8:	e002      	b.n	800b5c0 <LoopCopyDataInit>

0800b5ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b5ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b5bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b5be:	3304      	adds	r3, #4

0800b5c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b5c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b5c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b5c4:	d3f9      	bcc.n	800b5ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b5c6:	4a0a      	ldr	r2, [pc, #40]	; (800b5f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 800b5c8:	4c0a      	ldr	r4, [pc, #40]	; (800b5f4 <LoopForever+0x16>)
  movs r3, #0
 800b5ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b5cc:	e001      	b.n	800b5d2 <LoopFillZerobss>

0800b5ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b5ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b5d0:	3204      	adds	r2, #4

0800b5d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b5d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b5d4:	d3fb      	bcc.n	800b5ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b5d6:	f000 f8e7 	bl	800b7a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800b5da:	f7fe f865 	bl	80096a8 <main>

0800b5de <LoopForever>:

LoopForever:
    b LoopForever
 800b5de:	e7fe      	b.n	800b5de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800b5e0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800b5e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b5e8:	20020590 	.word	0x20020590
  ldr r2, =_sidata
 800b5ec:	0800cba0 	.word	0x0800cba0
  ldr r2, =_sbss
 800b5f0:	20020590 	.word	0x20020590
  ldr r4, =_ebss
 800b5f4:	20021a2c 	.word	0x20021a2c

0800b5f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b5f8:	e7fe      	b.n	800b5f8 <ADC1_IRQHandler>
	...

0800b5fc <arm_std_f32>:
 800b5fc:	2901      	cmp	r1, #1
 800b5fe:	d97d      	bls.n	800b6fc <arm_std_f32+0x100>
 800b600:	b530      	push	{r4, r5, lr}
 800b602:	ed2d 8b02 	vpush	{d8}
 800b606:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800b70c <arm_std_f32+0x110>
 800b60a:	088d      	lsrs	r5, r1, #2
 800b60c:	b083      	sub	sp, #12
 800b60e:	eef0 4a47 	vmov.f32	s9, s14
 800b612:	d028      	beq.n	800b666 <arm_std_f32+0x6a>
 800b614:	f100 0310 	add.w	r3, r0, #16
 800b618:	462c      	mov	r4, r5
 800b61a:	ed53 7a04 	vldr	s15, [r3, #-16]
 800b61e:	ed13 5a03 	vldr	s10, [r3, #-12]
 800b622:	ed53 5a02 	vldr	s11, [r3, #-8]
 800b626:	ed13 6a01 	vldr	s12, [r3, #-4]
 800b62a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800b62e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800b632:	ee36 7a87 	vadd.f32	s14, s13, s14
 800b636:	ee65 6a05 	vmul.f32	s13, s10, s10
 800b63a:	ee77 7a85 	vadd.f32	s15, s15, s10
 800b63e:	ee76 6a87 	vadd.f32	s13, s13, s14
 800b642:	ee25 7aa5 	vmul.f32	s14, s11, s11
 800b646:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b64a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800b64e:	ee26 7a06 	vmul.f32	s14, s12, s12
 800b652:	3c01      	subs	r4, #1
 800b654:	ee77 4a86 	vadd.f32	s9, s15, s12
 800b658:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b65c:	f103 0310 	add.w	r3, r3, #16
 800b660:	d1db      	bne.n	800b61a <arm_std_f32+0x1e>
 800b662:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800b666:	f011 0303 	ands.w	r3, r1, #3
 800b66a:	d01b      	beq.n	800b6a4 <arm_std_f32+0xa8>
 800b66c:	edd0 7a00 	vldr	s15, [r0]
 800b670:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800b674:	3b01      	subs	r3, #1
 800b676:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800b67a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b67e:	d011      	beq.n	800b6a4 <arm_std_f32+0xa8>
 800b680:	edd0 7a01 	vldr	s15, [r0, #4]
 800b684:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800b688:	2b01      	cmp	r3, #1
 800b68a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800b68e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b692:	d007      	beq.n	800b6a4 <arm_std_f32+0xa8>
 800b694:	edd0 7a02 	vldr	s15, [r0, #8]
 800b698:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800b69c:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800b6a0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b6a4:	ee07 1a90 	vmov	s15, r1
 800b6a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b6b0:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800b6b4:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 800b6b8:	eec7 5a86 	vdiv.f32	s11, s15, s12
 800b6bc:	ee87 0a06 	vdiv.f32	s0, s14, s12
 800b6c0:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800b6c4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800b6c8:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b6cc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6d4:	db0c      	blt.n	800b6f0 <arm_std_f32+0xf4>
 800b6d6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6de:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b6e2:	d40e      	bmi.n	800b702 <arm_std_f32+0x106>
 800b6e4:	ed82 8a00 	vstr	s16, [r2]
 800b6e8:	b003      	add	sp, #12
 800b6ea:	ecbd 8b02 	vpop	{d8}
 800b6ee:	bd30      	pop	{r4, r5, pc}
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	6013      	str	r3, [r2, #0]
 800b6f4:	b003      	add	sp, #12
 800b6f6:	ecbd 8b02 	vpop	{d8}
 800b6fa:	bd30      	pop	{r4, r5, pc}
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	6013      	str	r3, [r2, #0]
 800b700:	4770      	bx	lr
 800b702:	9201      	str	r2, [sp, #4]
 800b704:	f000 fcea 	bl	800c0dc <sqrtf>
 800b708:	9a01      	ldr	r2, [sp, #4]
 800b70a:	e7eb      	b.n	800b6e4 <arm_std_f32+0xe8>
 800b70c:	00000000 	.word	0x00000000

0800b710 <arm_sin_f32>:
 800b710:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b790 <arm_sin_f32+0x80>
 800b714:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b718:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b720:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b724:	d504      	bpl.n	800b730 <arm_sin_f32+0x20>
 800b726:	ee17 3a90 	vmov	r3, s15
 800b72a:	3b01      	subs	r3, #1
 800b72c:	ee07 3a90 	vmov	s15, r3
 800b730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b734:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800b794 <arm_sin_f32+0x84>
 800b738:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b73c:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b740:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b744:	ee17 3a90 	vmov	r3, s15
 800b748:	b29b      	uxth	r3, r3
 800b74a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b74e:	d21a      	bcs.n	800b786 <arm_sin_f32+0x76>
 800b750:	ee07 3a90 	vmov	s15, r3
 800b754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b758:	1c59      	adds	r1, r3, #1
 800b75a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b75e:	4a0e      	ldr	r2, [pc, #56]	; (800b798 <arm_sin_f32+0x88>)
 800b760:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b764:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b768:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b76c:	ed93 7a00 	vldr	s14, [r3]
 800b770:	edd2 6a00 	vldr	s13, [r2]
 800b774:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b778:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b77c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b780:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b784:	4770      	bx	lr
 800b786:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b78a:	2101      	movs	r1, #1
 800b78c:	2300      	movs	r3, #0
 800b78e:	e7e6      	b.n	800b75e <arm_sin_f32+0x4e>
 800b790:	3e22f983 	.word	0x3e22f983
 800b794:	44000000 	.word	0x44000000
 800b798:	0800c358 	.word	0x0800c358

0800b79c <__errno>:
 800b79c:	4b01      	ldr	r3, [pc, #4]	; (800b7a4 <__errno+0x8>)
 800b79e:	6818      	ldr	r0, [r3, #0]
 800b7a0:	4770      	bx	lr
 800b7a2:	bf00      	nop
 800b7a4:	2002052c 	.word	0x2002052c

0800b7a8 <__libc_init_array>:
 800b7a8:	b570      	push	{r4, r5, r6, lr}
 800b7aa:	4d0d      	ldr	r5, [pc, #52]	; (800b7e0 <__libc_init_array+0x38>)
 800b7ac:	4c0d      	ldr	r4, [pc, #52]	; (800b7e4 <__libc_init_array+0x3c>)
 800b7ae:	1b64      	subs	r4, r4, r5
 800b7b0:	10a4      	asrs	r4, r4, #2
 800b7b2:	2600      	movs	r6, #0
 800b7b4:	42a6      	cmp	r6, r4
 800b7b6:	d109      	bne.n	800b7cc <__libc_init_array+0x24>
 800b7b8:	4d0b      	ldr	r5, [pc, #44]	; (800b7e8 <__libc_init_array+0x40>)
 800b7ba:	4c0c      	ldr	r4, [pc, #48]	; (800b7ec <__libc_init_array+0x44>)
 800b7bc:	f000 fcb0 	bl	800c120 <_init>
 800b7c0:	1b64      	subs	r4, r4, r5
 800b7c2:	10a4      	asrs	r4, r4, #2
 800b7c4:	2600      	movs	r6, #0
 800b7c6:	42a6      	cmp	r6, r4
 800b7c8:	d105      	bne.n	800b7d6 <__libc_init_array+0x2e>
 800b7ca:	bd70      	pop	{r4, r5, r6, pc}
 800b7cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7d0:	4798      	blx	r3
 800b7d2:	3601      	adds	r6, #1
 800b7d4:	e7ee      	b.n	800b7b4 <__libc_init_array+0xc>
 800b7d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7da:	4798      	blx	r3
 800b7dc:	3601      	adds	r6, #1
 800b7de:	e7f2      	b.n	800b7c6 <__libc_init_array+0x1e>
 800b7e0:	0800cb98 	.word	0x0800cb98
 800b7e4:	0800cb98 	.word	0x0800cb98
 800b7e8:	0800cb98 	.word	0x0800cb98
 800b7ec:	0800cb9c 	.word	0x0800cb9c

0800b7f0 <memcpy>:
 800b7f0:	440a      	add	r2, r1
 800b7f2:	4291      	cmp	r1, r2
 800b7f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7f8:	d100      	bne.n	800b7fc <memcpy+0xc>
 800b7fa:	4770      	bx	lr
 800b7fc:	b510      	push	{r4, lr}
 800b7fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b802:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b806:	4291      	cmp	r1, r2
 800b808:	d1f9      	bne.n	800b7fe <memcpy+0xe>
 800b80a:	bd10      	pop	{r4, pc}

0800b80c <memset>:
 800b80c:	4402      	add	r2, r0
 800b80e:	4603      	mov	r3, r0
 800b810:	4293      	cmp	r3, r2
 800b812:	d100      	bne.n	800b816 <memset+0xa>
 800b814:	4770      	bx	lr
 800b816:	f803 1b01 	strb.w	r1, [r3], #1
 800b81a:	e7f9      	b.n	800b810 <memset+0x4>

0800b81c <siprintf>:
 800b81c:	b40e      	push	{r1, r2, r3}
 800b81e:	b500      	push	{lr}
 800b820:	b09c      	sub	sp, #112	; 0x70
 800b822:	ab1d      	add	r3, sp, #116	; 0x74
 800b824:	9002      	str	r0, [sp, #8]
 800b826:	9006      	str	r0, [sp, #24]
 800b828:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b82c:	4809      	ldr	r0, [pc, #36]	; (800b854 <siprintf+0x38>)
 800b82e:	9107      	str	r1, [sp, #28]
 800b830:	9104      	str	r1, [sp, #16]
 800b832:	4909      	ldr	r1, [pc, #36]	; (800b858 <siprintf+0x3c>)
 800b834:	f853 2b04 	ldr.w	r2, [r3], #4
 800b838:	9105      	str	r1, [sp, #20]
 800b83a:	6800      	ldr	r0, [r0, #0]
 800b83c:	9301      	str	r3, [sp, #4]
 800b83e:	a902      	add	r1, sp, #8
 800b840:	f000 f868 	bl	800b914 <_svfiprintf_r>
 800b844:	9b02      	ldr	r3, [sp, #8]
 800b846:	2200      	movs	r2, #0
 800b848:	701a      	strb	r2, [r3, #0]
 800b84a:	b01c      	add	sp, #112	; 0x70
 800b84c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b850:	b003      	add	sp, #12
 800b852:	4770      	bx	lr
 800b854:	2002052c 	.word	0x2002052c
 800b858:	ffff0208 	.word	0xffff0208

0800b85c <__ssputs_r>:
 800b85c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b860:	688e      	ldr	r6, [r1, #8]
 800b862:	429e      	cmp	r6, r3
 800b864:	4682      	mov	sl, r0
 800b866:	460c      	mov	r4, r1
 800b868:	4690      	mov	r8, r2
 800b86a:	461f      	mov	r7, r3
 800b86c:	d838      	bhi.n	800b8e0 <__ssputs_r+0x84>
 800b86e:	898a      	ldrh	r2, [r1, #12]
 800b870:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b874:	d032      	beq.n	800b8dc <__ssputs_r+0x80>
 800b876:	6825      	ldr	r5, [r4, #0]
 800b878:	6909      	ldr	r1, [r1, #16]
 800b87a:	eba5 0901 	sub.w	r9, r5, r1
 800b87e:	6965      	ldr	r5, [r4, #20]
 800b880:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b884:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b888:	3301      	adds	r3, #1
 800b88a:	444b      	add	r3, r9
 800b88c:	106d      	asrs	r5, r5, #1
 800b88e:	429d      	cmp	r5, r3
 800b890:	bf38      	it	cc
 800b892:	461d      	movcc	r5, r3
 800b894:	0553      	lsls	r3, r2, #21
 800b896:	d531      	bpl.n	800b8fc <__ssputs_r+0xa0>
 800b898:	4629      	mov	r1, r5
 800b89a:	f000 fb55 	bl	800bf48 <_malloc_r>
 800b89e:	4606      	mov	r6, r0
 800b8a0:	b950      	cbnz	r0, 800b8b8 <__ssputs_r+0x5c>
 800b8a2:	230c      	movs	r3, #12
 800b8a4:	f8ca 3000 	str.w	r3, [sl]
 800b8a8:	89a3      	ldrh	r3, [r4, #12]
 800b8aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8ae:	81a3      	strh	r3, [r4, #12]
 800b8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b8:	6921      	ldr	r1, [r4, #16]
 800b8ba:	464a      	mov	r2, r9
 800b8bc:	f7ff ff98 	bl	800b7f0 <memcpy>
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8ca:	81a3      	strh	r3, [r4, #12]
 800b8cc:	6126      	str	r6, [r4, #16]
 800b8ce:	6165      	str	r5, [r4, #20]
 800b8d0:	444e      	add	r6, r9
 800b8d2:	eba5 0509 	sub.w	r5, r5, r9
 800b8d6:	6026      	str	r6, [r4, #0]
 800b8d8:	60a5      	str	r5, [r4, #8]
 800b8da:	463e      	mov	r6, r7
 800b8dc:	42be      	cmp	r6, r7
 800b8de:	d900      	bls.n	800b8e2 <__ssputs_r+0x86>
 800b8e0:	463e      	mov	r6, r7
 800b8e2:	6820      	ldr	r0, [r4, #0]
 800b8e4:	4632      	mov	r2, r6
 800b8e6:	4641      	mov	r1, r8
 800b8e8:	f000 faa8 	bl	800be3c <memmove>
 800b8ec:	68a3      	ldr	r3, [r4, #8]
 800b8ee:	1b9b      	subs	r3, r3, r6
 800b8f0:	60a3      	str	r3, [r4, #8]
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	4433      	add	r3, r6
 800b8f6:	6023      	str	r3, [r4, #0]
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	e7db      	b.n	800b8b4 <__ssputs_r+0x58>
 800b8fc:	462a      	mov	r2, r5
 800b8fe:	f000 fb97 	bl	800c030 <_realloc_r>
 800b902:	4606      	mov	r6, r0
 800b904:	2800      	cmp	r0, #0
 800b906:	d1e1      	bne.n	800b8cc <__ssputs_r+0x70>
 800b908:	6921      	ldr	r1, [r4, #16]
 800b90a:	4650      	mov	r0, sl
 800b90c:	f000 fab0 	bl	800be70 <_free_r>
 800b910:	e7c7      	b.n	800b8a2 <__ssputs_r+0x46>
	...

0800b914 <_svfiprintf_r>:
 800b914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b918:	4698      	mov	r8, r3
 800b91a:	898b      	ldrh	r3, [r1, #12]
 800b91c:	061b      	lsls	r3, r3, #24
 800b91e:	b09d      	sub	sp, #116	; 0x74
 800b920:	4607      	mov	r7, r0
 800b922:	460d      	mov	r5, r1
 800b924:	4614      	mov	r4, r2
 800b926:	d50e      	bpl.n	800b946 <_svfiprintf_r+0x32>
 800b928:	690b      	ldr	r3, [r1, #16]
 800b92a:	b963      	cbnz	r3, 800b946 <_svfiprintf_r+0x32>
 800b92c:	2140      	movs	r1, #64	; 0x40
 800b92e:	f000 fb0b 	bl	800bf48 <_malloc_r>
 800b932:	6028      	str	r0, [r5, #0]
 800b934:	6128      	str	r0, [r5, #16]
 800b936:	b920      	cbnz	r0, 800b942 <_svfiprintf_r+0x2e>
 800b938:	230c      	movs	r3, #12
 800b93a:	603b      	str	r3, [r7, #0]
 800b93c:	f04f 30ff 	mov.w	r0, #4294967295
 800b940:	e0d1      	b.n	800bae6 <_svfiprintf_r+0x1d2>
 800b942:	2340      	movs	r3, #64	; 0x40
 800b944:	616b      	str	r3, [r5, #20]
 800b946:	2300      	movs	r3, #0
 800b948:	9309      	str	r3, [sp, #36]	; 0x24
 800b94a:	2320      	movs	r3, #32
 800b94c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b950:	f8cd 800c 	str.w	r8, [sp, #12]
 800b954:	2330      	movs	r3, #48	; 0x30
 800b956:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bb00 <_svfiprintf_r+0x1ec>
 800b95a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b95e:	f04f 0901 	mov.w	r9, #1
 800b962:	4623      	mov	r3, r4
 800b964:	469a      	mov	sl, r3
 800b966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b96a:	b10a      	cbz	r2, 800b970 <_svfiprintf_r+0x5c>
 800b96c:	2a25      	cmp	r2, #37	; 0x25
 800b96e:	d1f9      	bne.n	800b964 <_svfiprintf_r+0x50>
 800b970:	ebba 0b04 	subs.w	fp, sl, r4
 800b974:	d00b      	beq.n	800b98e <_svfiprintf_r+0x7a>
 800b976:	465b      	mov	r3, fp
 800b978:	4622      	mov	r2, r4
 800b97a:	4629      	mov	r1, r5
 800b97c:	4638      	mov	r0, r7
 800b97e:	f7ff ff6d 	bl	800b85c <__ssputs_r>
 800b982:	3001      	adds	r0, #1
 800b984:	f000 80aa 	beq.w	800badc <_svfiprintf_r+0x1c8>
 800b988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b98a:	445a      	add	r2, fp
 800b98c:	9209      	str	r2, [sp, #36]	; 0x24
 800b98e:	f89a 3000 	ldrb.w	r3, [sl]
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 80a2 	beq.w	800badc <_svfiprintf_r+0x1c8>
 800b998:	2300      	movs	r3, #0
 800b99a:	f04f 32ff 	mov.w	r2, #4294967295
 800b99e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9a2:	f10a 0a01 	add.w	sl, sl, #1
 800b9a6:	9304      	str	r3, [sp, #16]
 800b9a8:	9307      	str	r3, [sp, #28]
 800b9aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9ae:	931a      	str	r3, [sp, #104]	; 0x68
 800b9b0:	4654      	mov	r4, sl
 800b9b2:	2205      	movs	r2, #5
 800b9b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9b8:	4851      	ldr	r0, [pc, #324]	; (800bb00 <_svfiprintf_r+0x1ec>)
 800b9ba:	f7f4 fc21 	bl	8000200 <memchr>
 800b9be:	9a04      	ldr	r2, [sp, #16]
 800b9c0:	b9d8      	cbnz	r0, 800b9fa <_svfiprintf_r+0xe6>
 800b9c2:	06d0      	lsls	r0, r2, #27
 800b9c4:	bf44      	itt	mi
 800b9c6:	2320      	movmi	r3, #32
 800b9c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9cc:	0711      	lsls	r1, r2, #28
 800b9ce:	bf44      	itt	mi
 800b9d0:	232b      	movmi	r3, #43	; 0x2b
 800b9d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9d6:	f89a 3000 	ldrb.w	r3, [sl]
 800b9da:	2b2a      	cmp	r3, #42	; 0x2a
 800b9dc:	d015      	beq.n	800ba0a <_svfiprintf_r+0xf6>
 800b9de:	9a07      	ldr	r2, [sp, #28]
 800b9e0:	4654      	mov	r4, sl
 800b9e2:	2000      	movs	r0, #0
 800b9e4:	f04f 0c0a 	mov.w	ip, #10
 800b9e8:	4621      	mov	r1, r4
 800b9ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9ee:	3b30      	subs	r3, #48	; 0x30
 800b9f0:	2b09      	cmp	r3, #9
 800b9f2:	d94e      	bls.n	800ba92 <_svfiprintf_r+0x17e>
 800b9f4:	b1b0      	cbz	r0, 800ba24 <_svfiprintf_r+0x110>
 800b9f6:	9207      	str	r2, [sp, #28]
 800b9f8:	e014      	b.n	800ba24 <_svfiprintf_r+0x110>
 800b9fa:	eba0 0308 	sub.w	r3, r0, r8
 800b9fe:	fa09 f303 	lsl.w	r3, r9, r3
 800ba02:	4313      	orrs	r3, r2
 800ba04:	9304      	str	r3, [sp, #16]
 800ba06:	46a2      	mov	sl, r4
 800ba08:	e7d2      	b.n	800b9b0 <_svfiprintf_r+0x9c>
 800ba0a:	9b03      	ldr	r3, [sp, #12]
 800ba0c:	1d19      	adds	r1, r3, #4
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	9103      	str	r1, [sp, #12]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	bfbb      	ittet	lt
 800ba16:	425b      	neglt	r3, r3
 800ba18:	f042 0202 	orrlt.w	r2, r2, #2
 800ba1c:	9307      	strge	r3, [sp, #28]
 800ba1e:	9307      	strlt	r3, [sp, #28]
 800ba20:	bfb8      	it	lt
 800ba22:	9204      	strlt	r2, [sp, #16]
 800ba24:	7823      	ldrb	r3, [r4, #0]
 800ba26:	2b2e      	cmp	r3, #46	; 0x2e
 800ba28:	d10c      	bne.n	800ba44 <_svfiprintf_r+0x130>
 800ba2a:	7863      	ldrb	r3, [r4, #1]
 800ba2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ba2e:	d135      	bne.n	800ba9c <_svfiprintf_r+0x188>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	1d1a      	adds	r2, r3, #4
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	9203      	str	r2, [sp, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfb8      	it	lt
 800ba3c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba40:	3402      	adds	r4, #2
 800ba42:	9305      	str	r3, [sp, #20]
 800ba44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bb10 <_svfiprintf_r+0x1fc>
 800ba48:	7821      	ldrb	r1, [r4, #0]
 800ba4a:	2203      	movs	r2, #3
 800ba4c:	4650      	mov	r0, sl
 800ba4e:	f7f4 fbd7 	bl	8000200 <memchr>
 800ba52:	b140      	cbz	r0, 800ba66 <_svfiprintf_r+0x152>
 800ba54:	2340      	movs	r3, #64	; 0x40
 800ba56:	eba0 000a 	sub.w	r0, r0, sl
 800ba5a:	fa03 f000 	lsl.w	r0, r3, r0
 800ba5e:	9b04      	ldr	r3, [sp, #16]
 800ba60:	4303      	orrs	r3, r0
 800ba62:	3401      	adds	r4, #1
 800ba64:	9304      	str	r3, [sp, #16]
 800ba66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba6a:	4826      	ldr	r0, [pc, #152]	; (800bb04 <_svfiprintf_r+0x1f0>)
 800ba6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba70:	2206      	movs	r2, #6
 800ba72:	f7f4 fbc5 	bl	8000200 <memchr>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d038      	beq.n	800baec <_svfiprintf_r+0x1d8>
 800ba7a:	4b23      	ldr	r3, [pc, #140]	; (800bb08 <_svfiprintf_r+0x1f4>)
 800ba7c:	bb1b      	cbnz	r3, 800bac6 <_svfiprintf_r+0x1b2>
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	3307      	adds	r3, #7
 800ba82:	f023 0307 	bic.w	r3, r3, #7
 800ba86:	3308      	adds	r3, #8
 800ba88:	9303      	str	r3, [sp, #12]
 800ba8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba8c:	4433      	add	r3, r6
 800ba8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba90:	e767      	b.n	800b962 <_svfiprintf_r+0x4e>
 800ba92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba96:	460c      	mov	r4, r1
 800ba98:	2001      	movs	r0, #1
 800ba9a:	e7a5      	b.n	800b9e8 <_svfiprintf_r+0xd4>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	3401      	adds	r4, #1
 800baa0:	9305      	str	r3, [sp, #20]
 800baa2:	4619      	mov	r1, r3
 800baa4:	f04f 0c0a 	mov.w	ip, #10
 800baa8:	4620      	mov	r0, r4
 800baaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800baae:	3a30      	subs	r2, #48	; 0x30
 800bab0:	2a09      	cmp	r2, #9
 800bab2:	d903      	bls.n	800babc <_svfiprintf_r+0x1a8>
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0c5      	beq.n	800ba44 <_svfiprintf_r+0x130>
 800bab8:	9105      	str	r1, [sp, #20]
 800baba:	e7c3      	b.n	800ba44 <_svfiprintf_r+0x130>
 800babc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bac0:	4604      	mov	r4, r0
 800bac2:	2301      	movs	r3, #1
 800bac4:	e7f0      	b.n	800baa8 <_svfiprintf_r+0x194>
 800bac6:	ab03      	add	r3, sp, #12
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	462a      	mov	r2, r5
 800bacc:	4b0f      	ldr	r3, [pc, #60]	; (800bb0c <_svfiprintf_r+0x1f8>)
 800bace:	a904      	add	r1, sp, #16
 800bad0:	4638      	mov	r0, r7
 800bad2:	f3af 8000 	nop.w
 800bad6:	1c42      	adds	r2, r0, #1
 800bad8:	4606      	mov	r6, r0
 800bada:	d1d6      	bne.n	800ba8a <_svfiprintf_r+0x176>
 800badc:	89ab      	ldrh	r3, [r5, #12]
 800bade:	065b      	lsls	r3, r3, #25
 800bae0:	f53f af2c 	bmi.w	800b93c <_svfiprintf_r+0x28>
 800bae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bae6:	b01d      	add	sp, #116	; 0x74
 800bae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baec:	ab03      	add	r3, sp, #12
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	462a      	mov	r2, r5
 800baf2:	4b06      	ldr	r3, [pc, #24]	; (800bb0c <_svfiprintf_r+0x1f8>)
 800baf4:	a904      	add	r1, sp, #16
 800baf6:	4638      	mov	r0, r7
 800baf8:	f000 f87a 	bl	800bbf0 <_printf_i>
 800bafc:	e7eb      	b.n	800bad6 <_svfiprintf_r+0x1c2>
 800bafe:	bf00      	nop
 800bb00:	0800cb5c 	.word	0x0800cb5c
 800bb04:	0800cb66 	.word	0x0800cb66
 800bb08:	00000000 	.word	0x00000000
 800bb0c:	0800b85d 	.word	0x0800b85d
 800bb10:	0800cb62 	.word	0x0800cb62

0800bb14 <_printf_common>:
 800bb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb18:	4616      	mov	r6, r2
 800bb1a:	4699      	mov	r9, r3
 800bb1c:	688a      	ldr	r2, [r1, #8]
 800bb1e:	690b      	ldr	r3, [r1, #16]
 800bb20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb24:	4293      	cmp	r3, r2
 800bb26:	bfb8      	it	lt
 800bb28:	4613      	movlt	r3, r2
 800bb2a:	6033      	str	r3, [r6, #0]
 800bb2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb30:	4607      	mov	r7, r0
 800bb32:	460c      	mov	r4, r1
 800bb34:	b10a      	cbz	r2, 800bb3a <_printf_common+0x26>
 800bb36:	3301      	adds	r3, #1
 800bb38:	6033      	str	r3, [r6, #0]
 800bb3a:	6823      	ldr	r3, [r4, #0]
 800bb3c:	0699      	lsls	r1, r3, #26
 800bb3e:	bf42      	ittt	mi
 800bb40:	6833      	ldrmi	r3, [r6, #0]
 800bb42:	3302      	addmi	r3, #2
 800bb44:	6033      	strmi	r3, [r6, #0]
 800bb46:	6825      	ldr	r5, [r4, #0]
 800bb48:	f015 0506 	ands.w	r5, r5, #6
 800bb4c:	d106      	bne.n	800bb5c <_printf_common+0x48>
 800bb4e:	f104 0a19 	add.w	sl, r4, #25
 800bb52:	68e3      	ldr	r3, [r4, #12]
 800bb54:	6832      	ldr	r2, [r6, #0]
 800bb56:	1a9b      	subs	r3, r3, r2
 800bb58:	42ab      	cmp	r3, r5
 800bb5a:	dc26      	bgt.n	800bbaa <_printf_common+0x96>
 800bb5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb60:	1e13      	subs	r3, r2, #0
 800bb62:	6822      	ldr	r2, [r4, #0]
 800bb64:	bf18      	it	ne
 800bb66:	2301      	movne	r3, #1
 800bb68:	0692      	lsls	r2, r2, #26
 800bb6a:	d42b      	bmi.n	800bbc4 <_printf_common+0xb0>
 800bb6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb70:	4649      	mov	r1, r9
 800bb72:	4638      	mov	r0, r7
 800bb74:	47c0      	blx	r8
 800bb76:	3001      	adds	r0, #1
 800bb78:	d01e      	beq.n	800bbb8 <_printf_common+0xa4>
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	68e5      	ldr	r5, [r4, #12]
 800bb7e:	6832      	ldr	r2, [r6, #0]
 800bb80:	f003 0306 	and.w	r3, r3, #6
 800bb84:	2b04      	cmp	r3, #4
 800bb86:	bf08      	it	eq
 800bb88:	1aad      	subeq	r5, r5, r2
 800bb8a:	68a3      	ldr	r3, [r4, #8]
 800bb8c:	6922      	ldr	r2, [r4, #16]
 800bb8e:	bf0c      	ite	eq
 800bb90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb94:	2500      	movne	r5, #0
 800bb96:	4293      	cmp	r3, r2
 800bb98:	bfc4      	itt	gt
 800bb9a:	1a9b      	subgt	r3, r3, r2
 800bb9c:	18ed      	addgt	r5, r5, r3
 800bb9e:	2600      	movs	r6, #0
 800bba0:	341a      	adds	r4, #26
 800bba2:	42b5      	cmp	r5, r6
 800bba4:	d11a      	bne.n	800bbdc <_printf_common+0xc8>
 800bba6:	2000      	movs	r0, #0
 800bba8:	e008      	b.n	800bbbc <_printf_common+0xa8>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	4652      	mov	r2, sl
 800bbae:	4649      	mov	r1, r9
 800bbb0:	4638      	mov	r0, r7
 800bbb2:	47c0      	blx	r8
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	d103      	bne.n	800bbc0 <_printf_common+0xac>
 800bbb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbc0:	3501      	adds	r5, #1
 800bbc2:	e7c6      	b.n	800bb52 <_printf_common+0x3e>
 800bbc4:	18e1      	adds	r1, r4, r3
 800bbc6:	1c5a      	adds	r2, r3, #1
 800bbc8:	2030      	movs	r0, #48	; 0x30
 800bbca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bbce:	4422      	add	r2, r4
 800bbd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bbd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bbd8:	3302      	adds	r3, #2
 800bbda:	e7c7      	b.n	800bb6c <_printf_common+0x58>
 800bbdc:	2301      	movs	r3, #1
 800bbde:	4622      	mov	r2, r4
 800bbe0:	4649      	mov	r1, r9
 800bbe2:	4638      	mov	r0, r7
 800bbe4:	47c0      	blx	r8
 800bbe6:	3001      	adds	r0, #1
 800bbe8:	d0e6      	beq.n	800bbb8 <_printf_common+0xa4>
 800bbea:	3601      	adds	r6, #1
 800bbec:	e7d9      	b.n	800bba2 <_printf_common+0x8e>
	...

0800bbf0 <_printf_i>:
 800bbf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbf4:	7e0f      	ldrb	r7, [r1, #24]
 800bbf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bbf8:	2f78      	cmp	r7, #120	; 0x78
 800bbfa:	4691      	mov	r9, r2
 800bbfc:	4680      	mov	r8, r0
 800bbfe:	460c      	mov	r4, r1
 800bc00:	469a      	mov	sl, r3
 800bc02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bc06:	d807      	bhi.n	800bc18 <_printf_i+0x28>
 800bc08:	2f62      	cmp	r7, #98	; 0x62
 800bc0a:	d80a      	bhi.n	800bc22 <_printf_i+0x32>
 800bc0c:	2f00      	cmp	r7, #0
 800bc0e:	f000 80d8 	beq.w	800bdc2 <_printf_i+0x1d2>
 800bc12:	2f58      	cmp	r7, #88	; 0x58
 800bc14:	f000 80a3 	beq.w	800bd5e <_printf_i+0x16e>
 800bc18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc20:	e03a      	b.n	800bc98 <_printf_i+0xa8>
 800bc22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc26:	2b15      	cmp	r3, #21
 800bc28:	d8f6      	bhi.n	800bc18 <_printf_i+0x28>
 800bc2a:	a101      	add	r1, pc, #4	; (adr r1, 800bc30 <_printf_i+0x40>)
 800bc2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc30:	0800bc89 	.word	0x0800bc89
 800bc34:	0800bc9d 	.word	0x0800bc9d
 800bc38:	0800bc19 	.word	0x0800bc19
 800bc3c:	0800bc19 	.word	0x0800bc19
 800bc40:	0800bc19 	.word	0x0800bc19
 800bc44:	0800bc19 	.word	0x0800bc19
 800bc48:	0800bc9d 	.word	0x0800bc9d
 800bc4c:	0800bc19 	.word	0x0800bc19
 800bc50:	0800bc19 	.word	0x0800bc19
 800bc54:	0800bc19 	.word	0x0800bc19
 800bc58:	0800bc19 	.word	0x0800bc19
 800bc5c:	0800bda9 	.word	0x0800bda9
 800bc60:	0800bccd 	.word	0x0800bccd
 800bc64:	0800bd8b 	.word	0x0800bd8b
 800bc68:	0800bc19 	.word	0x0800bc19
 800bc6c:	0800bc19 	.word	0x0800bc19
 800bc70:	0800bdcb 	.word	0x0800bdcb
 800bc74:	0800bc19 	.word	0x0800bc19
 800bc78:	0800bccd 	.word	0x0800bccd
 800bc7c:	0800bc19 	.word	0x0800bc19
 800bc80:	0800bc19 	.word	0x0800bc19
 800bc84:	0800bd93 	.word	0x0800bd93
 800bc88:	682b      	ldr	r3, [r5, #0]
 800bc8a:	1d1a      	adds	r2, r3, #4
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	602a      	str	r2, [r5, #0]
 800bc90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e0a3      	b.n	800bde4 <_printf_i+0x1f4>
 800bc9c:	6820      	ldr	r0, [r4, #0]
 800bc9e:	6829      	ldr	r1, [r5, #0]
 800bca0:	0606      	lsls	r6, r0, #24
 800bca2:	f101 0304 	add.w	r3, r1, #4
 800bca6:	d50a      	bpl.n	800bcbe <_printf_i+0xce>
 800bca8:	680e      	ldr	r6, [r1, #0]
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	2e00      	cmp	r6, #0
 800bcae:	da03      	bge.n	800bcb8 <_printf_i+0xc8>
 800bcb0:	232d      	movs	r3, #45	; 0x2d
 800bcb2:	4276      	negs	r6, r6
 800bcb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bcb8:	485e      	ldr	r0, [pc, #376]	; (800be34 <_printf_i+0x244>)
 800bcba:	230a      	movs	r3, #10
 800bcbc:	e019      	b.n	800bcf2 <_printf_i+0x102>
 800bcbe:	680e      	ldr	r6, [r1, #0]
 800bcc0:	602b      	str	r3, [r5, #0]
 800bcc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bcc6:	bf18      	it	ne
 800bcc8:	b236      	sxthne	r6, r6
 800bcca:	e7ef      	b.n	800bcac <_printf_i+0xbc>
 800bccc:	682b      	ldr	r3, [r5, #0]
 800bcce:	6820      	ldr	r0, [r4, #0]
 800bcd0:	1d19      	adds	r1, r3, #4
 800bcd2:	6029      	str	r1, [r5, #0]
 800bcd4:	0601      	lsls	r1, r0, #24
 800bcd6:	d501      	bpl.n	800bcdc <_printf_i+0xec>
 800bcd8:	681e      	ldr	r6, [r3, #0]
 800bcda:	e002      	b.n	800bce2 <_printf_i+0xf2>
 800bcdc:	0646      	lsls	r6, r0, #25
 800bcde:	d5fb      	bpl.n	800bcd8 <_printf_i+0xe8>
 800bce0:	881e      	ldrh	r6, [r3, #0]
 800bce2:	4854      	ldr	r0, [pc, #336]	; (800be34 <_printf_i+0x244>)
 800bce4:	2f6f      	cmp	r7, #111	; 0x6f
 800bce6:	bf0c      	ite	eq
 800bce8:	2308      	moveq	r3, #8
 800bcea:	230a      	movne	r3, #10
 800bcec:	2100      	movs	r1, #0
 800bcee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcf2:	6865      	ldr	r5, [r4, #4]
 800bcf4:	60a5      	str	r5, [r4, #8]
 800bcf6:	2d00      	cmp	r5, #0
 800bcf8:	bfa2      	ittt	ge
 800bcfa:	6821      	ldrge	r1, [r4, #0]
 800bcfc:	f021 0104 	bicge.w	r1, r1, #4
 800bd00:	6021      	strge	r1, [r4, #0]
 800bd02:	b90e      	cbnz	r6, 800bd08 <_printf_i+0x118>
 800bd04:	2d00      	cmp	r5, #0
 800bd06:	d04d      	beq.n	800bda4 <_printf_i+0x1b4>
 800bd08:	4615      	mov	r5, r2
 800bd0a:	fbb6 f1f3 	udiv	r1, r6, r3
 800bd0e:	fb03 6711 	mls	r7, r3, r1, r6
 800bd12:	5dc7      	ldrb	r7, [r0, r7]
 800bd14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bd18:	4637      	mov	r7, r6
 800bd1a:	42bb      	cmp	r3, r7
 800bd1c:	460e      	mov	r6, r1
 800bd1e:	d9f4      	bls.n	800bd0a <_printf_i+0x11a>
 800bd20:	2b08      	cmp	r3, #8
 800bd22:	d10b      	bne.n	800bd3c <_printf_i+0x14c>
 800bd24:	6823      	ldr	r3, [r4, #0]
 800bd26:	07de      	lsls	r6, r3, #31
 800bd28:	d508      	bpl.n	800bd3c <_printf_i+0x14c>
 800bd2a:	6923      	ldr	r3, [r4, #16]
 800bd2c:	6861      	ldr	r1, [r4, #4]
 800bd2e:	4299      	cmp	r1, r3
 800bd30:	bfde      	ittt	le
 800bd32:	2330      	movle	r3, #48	; 0x30
 800bd34:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd38:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bd3c:	1b52      	subs	r2, r2, r5
 800bd3e:	6122      	str	r2, [r4, #16]
 800bd40:	f8cd a000 	str.w	sl, [sp]
 800bd44:	464b      	mov	r3, r9
 800bd46:	aa03      	add	r2, sp, #12
 800bd48:	4621      	mov	r1, r4
 800bd4a:	4640      	mov	r0, r8
 800bd4c:	f7ff fee2 	bl	800bb14 <_printf_common>
 800bd50:	3001      	adds	r0, #1
 800bd52:	d14c      	bne.n	800bdee <_printf_i+0x1fe>
 800bd54:	f04f 30ff 	mov.w	r0, #4294967295
 800bd58:	b004      	add	sp, #16
 800bd5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd5e:	4835      	ldr	r0, [pc, #212]	; (800be34 <_printf_i+0x244>)
 800bd60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bd64:	6829      	ldr	r1, [r5, #0]
 800bd66:	6823      	ldr	r3, [r4, #0]
 800bd68:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd6c:	6029      	str	r1, [r5, #0]
 800bd6e:	061d      	lsls	r5, r3, #24
 800bd70:	d514      	bpl.n	800bd9c <_printf_i+0x1ac>
 800bd72:	07df      	lsls	r7, r3, #31
 800bd74:	bf44      	itt	mi
 800bd76:	f043 0320 	orrmi.w	r3, r3, #32
 800bd7a:	6023      	strmi	r3, [r4, #0]
 800bd7c:	b91e      	cbnz	r6, 800bd86 <_printf_i+0x196>
 800bd7e:	6823      	ldr	r3, [r4, #0]
 800bd80:	f023 0320 	bic.w	r3, r3, #32
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	2310      	movs	r3, #16
 800bd88:	e7b0      	b.n	800bcec <_printf_i+0xfc>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	f043 0320 	orr.w	r3, r3, #32
 800bd90:	6023      	str	r3, [r4, #0]
 800bd92:	2378      	movs	r3, #120	; 0x78
 800bd94:	4828      	ldr	r0, [pc, #160]	; (800be38 <_printf_i+0x248>)
 800bd96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd9a:	e7e3      	b.n	800bd64 <_printf_i+0x174>
 800bd9c:	0659      	lsls	r1, r3, #25
 800bd9e:	bf48      	it	mi
 800bda0:	b2b6      	uxthmi	r6, r6
 800bda2:	e7e6      	b.n	800bd72 <_printf_i+0x182>
 800bda4:	4615      	mov	r5, r2
 800bda6:	e7bb      	b.n	800bd20 <_printf_i+0x130>
 800bda8:	682b      	ldr	r3, [r5, #0]
 800bdaa:	6826      	ldr	r6, [r4, #0]
 800bdac:	6961      	ldr	r1, [r4, #20]
 800bdae:	1d18      	adds	r0, r3, #4
 800bdb0:	6028      	str	r0, [r5, #0]
 800bdb2:	0635      	lsls	r5, r6, #24
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	d501      	bpl.n	800bdbc <_printf_i+0x1cc>
 800bdb8:	6019      	str	r1, [r3, #0]
 800bdba:	e002      	b.n	800bdc2 <_printf_i+0x1d2>
 800bdbc:	0670      	lsls	r0, r6, #25
 800bdbe:	d5fb      	bpl.n	800bdb8 <_printf_i+0x1c8>
 800bdc0:	8019      	strh	r1, [r3, #0]
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	6123      	str	r3, [r4, #16]
 800bdc6:	4615      	mov	r5, r2
 800bdc8:	e7ba      	b.n	800bd40 <_printf_i+0x150>
 800bdca:	682b      	ldr	r3, [r5, #0]
 800bdcc:	1d1a      	adds	r2, r3, #4
 800bdce:	602a      	str	r2, [r5, #0]
 800bdd0:	681d      	ldr	r5, [r3, #0]
 800bdd2:	6862      	ldr	r2, [r4, #4]
 800bdd4:	2100      	movs	r1, #0
 800bdd6:	4628      	mov	r0, r5
 800bdd8:	f7f4 fa12 	bl	8000200 <memchr>
 800bddc:	b108      	cbz	r0, 800bde2 <_printf_i+0x1f2>
 800bdde:	1b40      	subs	r0, r0, r5
 800bde0:	6060      	str	r0, [r4, #4]
 800bde2:	6863      	ldr	r3, [r4, #4]
 800bde4:	6123      	str	r3, [r4, #16]
 800bde6:	2300      	movs	r3, #0
 800bde8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdec:	e7a8      	b.n	800bd40 <_printf_i+0x150>
 800bdee:	6923      	ldr	r3, [r4, #16]
 800bdf0:	462a      	mov	r2, r5
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	4640      	mov	r0, r8
 800bdf6:	47d0      	blx	sl
 800bdf8:	3001      	adds	r0, #1
 800bdfa:	d0ab      	beq.n	800bd54 <_printf_i+0x164>
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	079b      	lsls	r3, r3, #30
 800be00:	d413      	bmi.n	800be2a <_printf_i+0x23a>
 800be02:	68e0      	ldr	r0, [r4, #12]
 800be04:	9b03      	ldr	r3, [sp, #12]
 800be06:	4298      	cmp	r0, r3
 800be08:	bfb8      	it	lt
 800be0a:	4618      	movlt	r0, r3
 800be0c:	e7a4      	b.n	800bd58 <_printf_i+0x168>
 800be0e:	2301      	movs	r3, #1
 800be10:	4632      	mov	r2, r6
 800be12:	4649      	mov	r1, r9
 800be14:	4640      	mov	r0, r8
 800be16:	47d0      	blx	sl
 800be18:	3001      	adds	r0, #1
 800be1a:	d09b      	beq.n	800bd54 <_printf_i+0x164>
 800be1c:	3501      	adds	r5, #1
 800be1e:	68e3      	ldr	r3, [r4, #12]
 800be20:	9903      	ldr	r1, [sp, #12]
 800be22:	1a5b      	subs	r3, r3, r1
 800be24:	42ab      	cmp	r3, r5
 800be26:	dcf2      	bgt.n	800be0e <_printf_i+0x21e>
 800be28:	e7eb      	b.n	800be02 <_printf_i+0x212>
 800be2a:	2500      	movs	r5, #0
 800be2c:	f104 0619 	add.w	r6, r4, #25
 800be30:	e7f5      	b.n	800be1e <_printf_i+0x22e>
 800be32:	bf00      	nop
 800be34:	0800cb6d 	.word	0x0800cb6d
 800be38:	0800cb7e 	.word	0x0800cb7e

0800be3c <memmove>:
 800be3c:	4288      	cmp	r0, r1
 800be3e:	b510      	push	{r4, lr}
 800be40:	eb01 0402 	add.w	r4, r1, r2
 800be44:	d902      	bls.n	800be4c <memmove+0x10>
 800be46:	4284      	cmp	r4, r0
 800be48:	4623      	mov	r3, r4
 800be4a:	d807      	bhi.n	800be5c <memmove+0x20>
 800be4c:	1e43      	subs	r3, r0, #1
 800be4e:	42a1      	cmp	r1, r4
 800be50:	d008      	beq.n	800be64 <memmove+0x28>
 800be52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be5a:	e7f8      	b.n	800be4e <memmove+0x12>
 800be5c:	4402      	add	r2, r0
 800be5e:	4601      	mov	r1, r0
 800be60:	428a      	cmp	r2, r1
 800be62:	d100      	bne.n	800be66 <memmove+0x2a>
 800be64:	bd10      	pop	{r4, pc}
 800be66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be6e:	e7f7      	b.n	800be60 <memmove+0x24>

0800be70 <_free_r>:
 800be70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be72:	2900      	cmp	r1, #0
 800be74:	d044      	beq.n	800bf00 <_free_r+0x90>
 800be76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be7a:	9001      	str	r0, [sp, #4]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f1a1 0404 	sub.w	r4, r1, #4
 800be82:	bfb8      	it	lt
 800be84:	18e4      	addlt	r4, r4, r3
 800be86:	f000 f913 	bl	800c0b0 <__malloc_lock>
 800be8a:	4a1e      	ldr	r2, [pc, #120]	; (800bf04 <_free_r+0x94>)
 800be8c:	9801      	ldr	r0, [sp, #4]
 800be8e:	6813      	ldr	r3, [r2, #0]
 800be90:	b933      	cbnz	r3, 800bea0 <_free_r+0x30>
 800be92:	6063      	str	r3, [r4, #4]
 800be94:	6014      	str	r4, [r2, #0]
 800be96:	b003      	add	sp, #12
 800be98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be9c:	f000 b90e 	b.w	800c0bc <__malloc_unlock>
 800bea0:	42a3      	cmp	r3, r4
 800bea2:	d908      	bls.n	800beb6 <_free_r+0x46>
 800bea4:	6825      	ldr	r5, [r4, #0]
 800bea6:	1961      	adds	r1, r4, r5
 800bea8:	428b      	cmp	r3, r1
 800beaa:	bf01      	itttt	eq
 800beac:	6819      	ldreq	r1, [r3, #0]
 800beae:	685b      	ldreq	r3, [r3, #4]
 800beb0:	1949      	addeq	r1, r1, r5
 800beb2:	6021      	streq	r1, [r4, #0]
 800beb4:	e7ed      	b.n	800be92 <_free_r+0x22>
 800beb6:	461a      	mov	r2, r3
 800beb8:	685b      	ldr	r3, [r3, #4]
 800beba:	b10b      	cbz	r3, 800bec0 <_free_r+0x50>
 800bebc:	42a3      	cmp	r3, r4
 800bebe:	d9fa      	bls.n	800beb6 <_free_r+0x46>
 800bec0:	6811      	ldr	r1, [r2, #0]
 800bec2:	1855      	adds	r5, r2, r1
 800bec4:	42a5      	cmp	r5, r4
 800bec6:	d10b      	bne.n	800bee0 <_free_r+0x70>
 800bec8:	6824      	ldr	r4, [r4, #0]
 800beca:	4421      	add	r1, r4
 800becc:	1854      	adds	r4, r2, r1
 800bece:	42a3      	cmp	r3, r4
 800bed0:	6011      	str	r1, [r2, #0]
 800bed2:	d1e0      	bne.n	800be96 <_free_r+0x26>
 800bed4:	681c      	ldr	r4, [r3, #0]
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	6053      	str	r3, [r2, #4]
 800beda:	4421      	add	r1, r4
 800bedc:	6011      	str	r1, [r2, #0]
 800bede:	e7da      	b.n	800be96 <_free_r+0x26>
 800bee0:	d902      	bls.n	800bee8 <_free_r+0x78>
 800bee2:	230c      	movs	r3, #12
 800bee4:	6003      	str	r3, [r0, #0]
 800bee6:	e7d6      	b.n	800be96 <_free_r+0x26>
 800bee8:	6825      	ldr	r5, [r4, #0]
 800beea:	1961      	adds	r1, r4, r5
 800beec:	428b      	cmp	r3, r1
 800beee:	bf04      	itt	eq
 800bef0:	6819      	ldreq	r1, [r3, #0]
 800bef2:	685b      	ldreq	r3, [r3, #4]
 800bef4:	6063      	str	r3, [r4, #4]
 800bef6:	bf04      	itt	eq
 800bef8:	1949      	addeq	r1, r1, r5
 800befa:	6021      	streq	r1, [r4, #0]
 800befc:	6054      	str	r4, [r2, #4]
 800befe:	e7ca      	b.n	800be96 <_free_r+0x26>
 800bf00:	b003      	add	sp, #12
 800bf02:	bd30      	pop	{r4, r5, pc}
 800bf04:	20021a1c 	.word	0x20021a1c

0800bf08 <sbrk_aligned>:
 800bf08:	b570      	push	{r4, r5, r6, lr}
 800bf0a:	4e0e      	ldr	r6, [pc, #56]	; (800bf44 <sbrk_aligned+0x3c>)
 800bf0c:	460c      	mov	r4, r1
 800bf0e:	6831      	ldr	r1, [r6, #0]
 800bf10:	4605      	mov	r5, r0
 800bf12:	b911      	cbnz	r1, 800bf1a <sbrk_aligned+0x12>
 800bf14:	f000 f8bc 	bl	800c090 <_sbrk_r>
 800bf18:	6030      	str	r0, [r6, #0]
 800bf1a:	4621      	mov	r1, r4
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	f000 f8b7 	bl	800c090 <_sbrk_r>
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	d00a      	beq.n	800bf3c <sbrk_aligned+0x34>
 800bf26:	1cc4      	adds	r4, r0, #3
 800bf28:	f024 0403 	bic.w	r4, r4, #3
 800bf2c:	42a0      	cmp	r0, r4
 800bf2e:	d007      	beq.n	800bf40 <sbrk_aligned+0x38>
 800bf30:	1a21      	subs	r1, r4, r0
 800bf32:	4628      	mov	r0, r5
 800bf34:	f000 f8ac 	bl	800c090 <_sbrk_r>
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d101      	bne.n	800bf40 <sbrk_aligned+0x38>
 800bf3c:	f04f 34ff 	mov.w	r4, #4294967295
 800bf40:	4620      	mov	r0, r4
 800bf42:	bd70      	pop	{r4, r5, r6, pc}
 800bf44:	20021a20 	.word	0x20021a20

0800bf48 <_malloc_r>:
 800bf48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf4c:	1ccd      	adds	r5, r1, #3
 800bf4e:	f025 0503 	bic.w	r5, r5, #3
 800bf52:	3508      	adds	r5, #8
 800bf54:	2d0c      	cmp	r5, #12
 800bf56:	bf38      	it	cc
 800bf58:	250c      	movcc	r5, #12
 800bf5a:	2d00      	cmp	r5, #0
 800bf5c:	4607      	mov	r7, r0
 800bf5e:	db01      	blt.n	800bf64 <_malloc_r+0x1c>
 800bf60:	42a9      	cmp	r1, r5
 800bf62:	d905      	bls.n	800bf70 <_malloc_r+0x28>
 800bf64:	230c      	movs	r3, #12
 800bf66:	603b      	str	r3, [r7, #0]
 800bf68:	2600      	movs	r6, #0
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf70:	4e2e      	ldr	r6, [pc, #184]	; (800c02c <_malloc_r+0xe4>)
 800bf72:	f000 f89d 	bl	800c0b0 <__malloc_lock>
 800bf76:	6833      	ldr	r3, [r6, #0]
 800bf78:	461c      	mov	r4, r3
 800bf7a:	bb34      	cbnz	r4, 800bfca <_malloc_r+0x82>
 800bf7c:	4629      	mov	r1, r5
 800bf7e:	4638      	mov	r0, r7
 800bf80:	f7ff ffc2 	bl	800bf08 <sbrk_aligned>
 800bf84:	1c43      	adds	r3, r0, #1
 800bf86:	4604      	mov	r4, r0
 800bf88:	d14d      	bne.n	800c026 <_malloc_r+0xde>
 800bf8a:	6834      	ldr	r4, [r6, #0]
 800bf8c:	4626      	mov	r6, r4
 800bf8e:	2e00      	cmp	r6, #0
 800bf90:	d140      	bne.n	800c014 <_malloc_r+0xcc>
 800bf92:	6823      	ldr	r3, [r4, #0]
 800bf94:	4631      	mov	r1, r6
 800bf96:	4638      	mov	r0, r7
 800bf98:	eb04 0803 	add.w	r8, r4, r3
 800bf9c:	f000 f878 	bl	800c090 <_sbrk_r>
 800bfa0:	4580      	cmp	r8, r0
 800bfa2:	d13a      	bne.n	800c01a <_malloc_r+0xd2>
 800bfa4:	6821      	ldr	r1, [r4, #0]
 800bfa6:	3503      	adds	r5, #3
 800bfa8:	1a6d      	subs	r5, r5, r1
 800bfaa:	f025 0503 	bic.w	r5, r5, #3
 800bfae:	3508      	adds	r5, #8
 800bfb0:	2d0c      	cmp	r5, #12
 800bfb2:	bf38      	it	cc
 800bfb4:	250c      	movcc	r5, #12
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	4638      	mov	r0, r7
 800bfba:	f7ff ffa5 	bl	800bf08 <sbrk_aligned>
 800bfbe:	3001      	adds	r0, #1
 800bfc0:	d02b      	beq.n	800c01a <_malloc_r+0xd2>
 800bfc2:	6823      	ldr	r3, [r4, #0]
 800bfc4:	442b      	add	r3, r5
 800bfc6:	6023      	str	r3, [r4, #0]
 800bfc8:	e00e      	b.n	800bfe8 <_malloc_r+0xa0>
 800bfca:	6822      	ldr	r2, [r4, #0]
 800bfcc:	1b52      	subs	r2, r2, r5
 800bfce:	d41e      	bmi.n	800c00e <_malloc_r+0xc6>
 800bfd0:	2a0b      	cmp	r2, #11
 800bfd2:	d916      	bls.n	800c002 <_malloc_r+0xba>
 800bfd4:	1961      	adds	r1, r4, r5
 800bfd6:	42a3      	cmp	r3, r4
 800bfd8:	6025      	str	r5, [r4, #0]
 800bfda:	bf18      	it	ne
 800bfdc:	6059      	strne	r1, [r3, #4]
 800bfde:	6863      	ldr	r3, [r4, #4]
 800bfe0:	bf08      	it	eq
 800bfe2:	6031      	streq	r1, [r6, #0]
 800bfe4:	5162      	str	r2, [r4, r5]
 800bfe6:	604b      	str	r3, [r1, #4]
 800bfe8:	4638      	mov	r0, r7
 800bfea:	f104 060b 	add.w	r6, r4, #11
 800bfee:	f000 f865 	bl	800c0bc <__malloc_unlock>
 800bff2:	f026 0607 	bic.w	r6, r6, #7
 800bff6:	1d23      	adds	r3, r4, #4
 800bff8:	1af2      	subs	r2, r6, r3
 800bffa:	d0b6      	beq.n	800bf6a <_malloc_r+0x22>
 800bffc:	1b9b      	subs	r3, r3, r6
 800bffe:	50a3      	str	r3, [r4, r2]
 800c000:	e7b3      	b.n	800bf6a <_malloc_r+0x22>
 800c002:	6862      	ldr	r2, [r4, #4]
 800c004:	42a3      	cmp	r3, r4
 800c006:	bf0c      	ite	eq
 800c008:	6032      	streq	r2, [r6, #0]
 800c00a:	605a      	strne	r2, [r3, #4]
 800c00c:	e7ec      	b.n	800bfe8 <_malloc_r+0xa0>
 800c00e:	4623      	mov	r3, r4
 800c010:	6864      	ldr	r4, [r4, #4]
 800c012:	e7b2      	b.n	800bf7a <_malloc_r+0x32>
 800c014:	4634      	mov	r4, r6
 800c016:	6876      	ldr	r6, [r6, #4]
 800c018:	e7b9      	b.n	800bf8e <_malloc_r+0x46>
 800c01a:	230c      	movs	r3, #12
 800c01c:	603b      	str	r3, [r7, #0]
 800c01e:	4638      	mov	r0, r7
 800c020:	f000 f84c 	bl	800c0bc <__malloc_unlock>
 800c024:	e7a1      	b.n	800bf6a <_malloc_r+0x22>
 800c026:	6025      	str	r5, [r4, #0]
 800c028:	e7de      	b.n	800bfe8 <_malloc_r+0xa0>
 800c02a:	bf00      	nop
 800c02c:	20021a1c 	.word	0x20021a1c

0800c030 <_realloc_r>:
 800c030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c034:	4680      	mov	r8, r0
 800c036:	4614      	mov	r4, r2
 800c038:	460e      	mov	r6, r1
 800c03a:	b921      	cbnz	r1, 800c046 <_realloc_r+0x16>
 800c03c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c040:	4611      	mov	r1, r2
 800c042:	f7ff bf81 	b.w	800bf48 <_malloc_r>
 800c046:	b92a      	cbnz	r2, 800c054 <_realloc_r+0x24>
 800c048:	f7ff ff12 	bl	800be70 <_free_r>
 800c04c:	4625      	mov	r5, r4
 800c04e:	4628      	mov	r0, r5
 800c050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c054:	f000 f838 	bl	800c0c8 <_malloc_usable_size_r>
 800c058:	4284      	cmp	r4, r0
 800c05a:	4607      	mov	r7, r0
 800c05c:	d802      	bhi.n	800c064 <_realloc_r+0x34>
 800c05e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c062:	d812      	bhi.n	800c08a <_realloc_r+0x5a>
 800c064:	4621      	mov	r1, r4
 800c066:	4640      	mov	r0, r8
 800c068:	f7ff ff6e 	bl	800bf48 <_malloc_r>
 800c06c:	4605      	mov	r5, r0
 800c06e:	2800      	cmp	r0, #0
 800c070:	d0ed      	beq.n	800c04e <_realloc_r+0x1e>
 800c072:	42bc      	cmp	r4, r7
 800c074:	4622      	mov	r2, r4
 800c076:	4631      	mov	r1, r6
 800c078:	bf28      	it	cs
 800c07a:	463a      	movcs	r2, r7
 800c07c:	f7ff fbb8 	bl	800b7f0 <memcpy>
 800c080:	4631      	mov	r1, r6
 800c082:	4640      	mov	r0, r8
 800c084:	f7ff fef4 	bl	800be70 <_free_r>
 800c088:	e7e1      	b.n	800c04e <_realloc_r+0x1e>
 800c08a:	4635      	mov	r5, r6
 800c08c:	e7df      	b.n	800c04e <_realloc_r+0x1e>
	...

0800c090 <_sbrk_r>:
 800c090:	b538      	push	{r3, r4, r5, lr}
 800c092:	4d06      	ldr	r5, [pc, #24]	; (800c0ac <_sbrk_r+0x1c>)
 800c094:	2300      	movs	r3, #0
 800c096:	4604      	mov	r4, r0
 800c098:	4608      	mov	r0, r1
 800c09a:	602b      	str	r3, [r5, #0]
 800c09c:	f7ff fa3c 	bl	800b518 <_sbrk>
 800c0a0:	1c43      	adds	r3, r0, #1
 800c0a2:	d102      	bne.n	800c0aa <_sbrk_r+0x1a>
 800c0a4:	682b      	ldr	r3, [r5, #0]
 800c0a6:	b103      	cbz	r3, 800c0aa <_sbrk_r+0x1a>
 800c0a8:	6023      	str	r3, [r4, #0]
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	20021a24 	.word	0x20021a24

0800c0b0 <__malloc_lock>:
 800c0b0:	4801      	ldr	r0, [pc, #4]	; (800c0b8 <__malloc_lock+0x8>)
 800c0b2:	f000 b811 	b.w	800c0d8 <__retarget_lock_acquire_recursive>
 800c0b6:	bf00      	nop
 800c0b8:	20021a28 	.word	0x20021a28

0800c0bc <__malloc_unlock>:
 800c0bc:	4801      	ldr	r0, [pc, #4]	; (800c0c4 <__malloc_unlock+0x8>)
 800c0be:	f000 b80c 	b.w	800c0da <__retarget_lock_release_recursive>
 800c0c2:	bf00      	nop
 800c0c4:	20021a28 	.word	0x20021a28

0800c0c8 <_malloc_usable_size_r>:
 800c0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0cc:	1f18      	subs	r0, r3, #4
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	bfbc      	itt	lt
 800c0d2:	580b      	ldrlt	r3, [r1, r0]
 800c0d4:	18c0      	addlt	r0, r0, r3
 800c0d6:	4770      	bx	lr

0800c0d8 <__retarget_lock_acquire_recursive>:
 800c0d8:	4770      	bx	lr

0800c0da <__retarget_lock_release_recursive>:
 800c0da:	4770      	bx	lr

0800c0dc <sqrtf>:
 800c0dc:	b508      	push	{r3, lr}
 800c0de:	ed2d 8b02 	vpush	{d8}
 800c0e2:	eeb0 8a40 	vmov.f32	s16, s0
 800c0e6:	f000 f817 	bl	800c118 <__ieee754_sqrtf>
 800c0ea:	eeb4 8a48 	vcmp.f32	s16, s16
 800c0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f2:	d60c      	bvs.n	800c10e <sqrtf+0x32>
 800c0f4:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c114 <sqrtf+0x38>
 800c0f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c100:	d505      	bpl.n	800c10e <sqrtf+0x32>
 800c102:	f7ff fb4b 	bl	800b79c <__errno>
 800c106:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c10a:	2321      	movs	r3, #33	; 0x21
 800c10c:	6003      	str	r3, [r0, #0]
 800c10e:	ecbd 8b02 	vpop	{d8}
 800c112:	bd08      	pop	{r3, pc}
 800c114:	00000000 	.word	0x00000000

0800c118 <__ieee754_sqrtf>:
 800c118:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c11c:	4770      	bx	lr
	...

0800c120 <_init>:
 800c120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c122:	bf00      	nop
 800c124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c126:	bc08      	pop	{r3}
 800c128:	469e      	mov	lr, r3
 800c12a:	4770      	bx	lr

0800c12c <_fini>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	bf00      	nop
 800c130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c132:	bc08      	pop	{r3}
 800c134:	469e      	mov	lr, r3
 800c136:	4770      	bx	lr
