17:54:41 DEBUG : Logs will be stored at 'D:/FPGA/AES/Vitis5/IDE.log'.
17:54:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\AES\Vitis5\temp_xsdb_launch_script.tcl
17:54:43 INFO  : Platform repository initialization has completed.
17:54:43 INFO  : Registering command handlers for Vitis TCF services
17:54:45 INFO  : XSCT server has started successfully.
17:54:45 INFO  : plnx-install-location is set to ''
17:54:45 INFO  : Successfully done setting XSCT server connection channel  
17:54:45 INFO  : Successfully done setting workspace for the tool. 
17:54:45 INFO  : Successfully done query RDI_DATADIR 
17:55:38 INFO  : Result from executing command 'getProjects': design_3_wrapper
17:55:38 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:55:38 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:55:39 INFO  : Platform 'design_3_wrapper' is added to custom repositories.
17:55:44 INFO  : Platform 'design_3_wrapper' is added to custom repositories.
17:56:19 INFO  : Result from executing command 'getProjects': design_3_wrapper
17:56:19 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm;xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:56:20 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
17:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
17:57:01 INFO  : 'jtag frequency' command is executed.
17:57:01 INFO  : Context for 'APU' is selected.
17:57:01 INFO  : System reset is completed.
17:57:04 INFO  : 'after 3000' command is executed.
17:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
17:57:06 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
17:57:06 INFO  : Context for 'APU' is selected.
17:57:06 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa'.
17:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:06 INFO  : Context for 'APU' is selected.
17:57:06 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
17:57:06 INFO  : 'ps7_init' command is executed.
17:57:07 INFO  : 'ps7_post_config' command is executed.
17:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:07 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:07 INFO  : 'con' command is executed.
17:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:07 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
17:57:47 INFO  : Disconnected from the channel tcfchan#3.
17:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
17:57:49 INFO  : 'jtag frequency' command is executed.
17:57:49 INFO  : Context for 'APU' is selected.
17:57:49 INFO  : System reset is completed.
17:57:52 INFO  : 'after 3000' command is executed.
17:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
17:57:54 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
17:57:54 INFO  : Context for 'APU' is selected.
17:57:54 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa'.
17:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:54 INFO  : Context for 'APU' is selected.
17:57:54 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
17:57:54 INFO  : 'ps7_init' command is executed.
17:57:54 INFO  : 'ps7_post_config' command is executed.
17:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:55 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:55 INFO  : 'con' command is executed.
17:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:55 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:20:39 INFO  : Hardware specification for platform project 'design_3_wrapper' is updated.
18:20:49 INFO  : Result from executing command 'getProjects': design_3_wrapper
18:20:49 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm;xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:20:50 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:20:52 INFO  : Updating application flags with new BSP settings...
18:20:52 INFO  : Successfully updated application flags for project AES.
18:20:53 INFO  : The hardware specification used by project 'AES' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:20:53 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream\design_3_wrapper.bit' stored in project is removed.
18:20:53 INFO  : The updated bitstream files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream' in project 'AES'.
18:20:53 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:20:59 INFO  : The updated ps init files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\psinit' in project 'AES'.
18:21:12 INFO  : Disconnected from the channel tcfchan#4.
18:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:21:13 INFO  : 'jtag frequency' command is executed.
18:21:13 INFO  : Context for 'APU' is selected.
18:21:14 INFO  : System reset is completed.
18:21:17 INFO  : 'after 3000' command is executed.
18:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:21:17 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:21:17 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:21:17 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:22:03 INFO  : 'jtag frequency' command is executed.
18:22:03 INFO  : Context for 'APU' is selected.
18:22:03 INFO  : System reset is completed.
18:22:06 INFO  : 'after 3000' command is executed.
18:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:22:08 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa'.
18:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:22:09 INFO  : 'ps7_init' command is executed.
18:22:09 INFO  : 'ps7_post_config' command is executed.
18:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:09 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:09 INFO  : 'con' command is executed.
18:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:09 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:38:59 INFO  : Hardware specification for platform project 'design_3_wrapper' is updated.
18:39:42 INFO  : Result from executing command 'getProjects': design_3_wrapper
18:39:42 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:39:42 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:39:45 INFO  : Updating application flags with new BSP settings...
18:39:45 INFO  : Successfully updated application flags for project AES.
18:39:46 INFO  : The hardware specification used by project 'AES' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:39:46 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream\design_3_wrapper.bit' stored in project is removed.
18:39:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream' in project 'AES'.
18:39:46 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:39:52 INFO  : The updated ps init files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\psinit' in project 'AES'.
18:40:04 INFO  : Disconnected from the channel tcfchan#7.
18:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:40:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:40:27 INFO  : 'jtag frequency' command is executed.
18:40:27 INFO  : Context for 'APU' is selected.
18:40:27 INFO  : System reset is completed.
18:40:30 INFO  : 'after 3000' command is executed.
18:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:40:30 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:40:30 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:40:30 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:40:53 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:41:04 INFO  : 'jtag frequency' command is executed.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : System reset is completed.
18:41:07 INFO  : 'after 3000' command is executed.
18:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:41:09 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:41:09 INFO  : Context for 'APU' is selected.
18:41:09 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:09 INFO  : Context for 'APU' is selected.
18:41:09 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:41:09 INFO  : 'ps7_init' command is executed.
18:41:09 INFO  : 'ps7_post_config' command is executed.
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : 'con' command is executed.
18:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:10 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:42:01 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:42:17 INFO  : Disconnected from the channel tcfchan#10.
18:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:42:18 INFO  : 'jtag frequency' command is executed.
18:42:18 INFO  : Context for 'APU' is selected.
18:42:18 INFO  : System reset is completed.
18:42:21 INFO  : 'after 3000' command is executed.
18:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:42:23 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:42:23 INFO  : Context for 'APU' is selected.
18:42:23 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:23 INFO  : Context for 'APU' is selected.
18:42:23 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:42:24 INFO  : 'ps7_init' command is executed.
18:42:24 INFO  : 'ps7_post_config' command is executed.
18:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:24 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:24 INFO  : 'con' command is executed.
18:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:24 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:43:41 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:43:54 INFO  : Disconnected from the channel tcfchan#13.
18:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:43:55 INFO  : 'jtag frequency' command is executed.
18:43:55 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : System reset is completed.
18:43:59 INFO  : 'after 3000' command is executed.
18:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:44:01 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:44:01 INFO  : Context for 'APU' is selected.
18:44:01 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:01 INFO  : Context for 'APU' is selected.
18:44:01 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:44:01 INFO  : 'ps7_init' command is executed.
18:44:01 INFO  : 'ps7_post_config' command is executed.
18:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:02 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:02 INFO  : 'con' command is executed.
18:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:02 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:45:21 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:45:34 INFO  : Disconnected from the channel tcfchan#15.
18:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:45:35 INFO  : 'jtag frequency' command is executed.
18:45:35 INFO  : Context for 'APU' is selected.
18:45:35 INFO  : System reset is completed.
18:45:38 INFO  : 'after 3000' command is executed.
18:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:45:40 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:45:40 INFO  : Context for 'APU' is selected.
18:45:40 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:45:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:40 INFO  : Context for 'APU' is selected.
18:45:40 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:45:41 INFO  : 'ps7_init' command is executed.
18:45:41 INFO  : 'ps7_post_config' command is executed.
18:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:41 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:41 INFO  : 'con' command is executed.
18:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:41 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:47:13 INFO  : Hardware specification for platform project 'design_3_wrapper' is updated.
18:49:03 INFO  : Result from executing command 'getProjects': design_3_wrapper
18:49:03 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:49:03 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:49:03 INFO  : Updating application flags with new BSP settings...
18:49:03 INFO  : Successfully updated application flags for project AES.
18:49:05 INFO  : The hardware specification used by project 'AES' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:49:05 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream\design_3_wrapper.bit' stored in project is removed.
18:49:05 INFO  : The updated bitstream files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream' in project 'AES'.
18:49:05 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:49:10 INFO  : The updated ps init files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\psinit' in project 'AES'.
18:49:13 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:50:05 INFO  : Disconnected from the channel tcfchan#17.
18:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:50:06 INFO  : 'jtag frequency' command is executed.
18:50:06 INFO  : Context for 'APU' is selected.
18:50:06 INFO  : System reset is completed.
18:50:09 INFO  : 'after 3000' command is executed.
18:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:50:09 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:50:09 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:50:09 ERROR : couldn't open "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit": no such file or directory
18:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:50:40 INFO  : 'jtag frequency' command is executed.
18:50:40 INFO  : Context for 'APU' is selected.
18:50:40 INFO  : System reset is completed.
18:50:43 INFO  : 'after 3000' command is executed.
18:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:50:45 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:50:45 INFO  : Context for 'APU' is selected.
18:50:45 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa'.
18:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:45 INFO  : Context for 'APU' is selected.
18:50:45 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:50:45 INFO  : 'ps7_init' command is executed.
18:50:45 INFO  : 'ps7_post_config' command is executed.
18:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:46 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:46 INFO  : 'con' command is executed.
18:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:46 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:52:25 INFO  : Disconnected from the channel tcfchan#20.
18:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:52:26 INFO  : 'jtag frequency' command is executed.
18:52:26 INFO  : Context for 'APU' is selected.
18:52:26 INFO  : System reset is completed.
18:52:29 INFO  : 'after 3000' command is executed.
18:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:52:32 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:52:32 INFO  : Context for 'APU' is selected.
18:52:32 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa'.
18:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:32 INFO  : Context for 'APU' is selected.
18:52:32 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:52:32 INFO  : 'ps7_init' command is executed.
18:52:32 INFO  : 'ps7_post_config' command is executed.
18:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:32 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:32 INFO  : 'con' command is executed.
18:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:32 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:53:25 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:53:42 INFO  : Hardware specification for platform project 'design_3_wrapper' is updated.
18:53:55 INFO  : Result from executing command 'getProjects': design_3_wrapper
18:53:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:53:55 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:53:55 INFO  : Updating application flags with new BSP settings...
18:53:55 INFO  : Successfully updated application flags for project AES.
18:53:56 INFO  : The hardware specification used by project 'AES' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:53:56 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream\design_3_wrapper.bit' stored in project is removed.
18:53:56 INFO  : The updated bitstream files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\bitstream' in project 'AES'.
18:53:56 INFO  : The file 'D:\FPGA\AES\Vitis5\AES\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:54:02 INFO  : The updated ps init files are copied from platform to folder 'D:\FPGA\AES\Vitis5\AES\_ide\psinit' in project 'AES'.
18:54:13 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:54:25 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:54:50 INFO  : Disconnected from the channel tcfchan#21.
18:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:54:51 INFO  : 'jtag frequency' command is executed.
18:54:51 INFO  : Context for 'APU' is selected.
18:54:51 INFO  : System reset is completed.
18:54:54 INFO  : 'after 3000' command is executed.
18:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:54:56 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:54:56 INFO  : Context for 'APU' is selected.
18:54:56 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:56 INFO  : Context for 'APU' is selected.
18:54:56 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:54:57 INFO  : 'ps7_init' command is executed.
18:54:57 INFO  : 'ps7_post_config' command is executed.
18:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:57 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:57 INFO  : 'con' command is executed.
18:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:57 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
18:57:02 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
18:57:15 INFO  : Disconnected from the channel tcfchan#24.
18:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
18:57:16 INFO  : 'jtag frequency' command is executed.
18:57:16 INFO  : Context for 'APU' is selected.
18:57:16 INFO  : System reset is completed.
18:57:19 INFO  : 'after 3000' command is executed.
18:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
18:57:21 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
18:57:21 INFO  : Context for 'APU' is selected.
18:57:21 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
18:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:21 INFO  : Context for 'APU' is selected.
18:57:21 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
18:57:22 INFO  : 'ps7_init' command is executed.
18:57:22 INFO  : 'ps7_post_config' command is executed.
18:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:22 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:22 INFO  : 'con' command is executed.
18:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:22 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:00:32 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:00:56 INFO  : Disconnected from the channel tcfchan#26.
19:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:00:57 INFO  : 'jtag frequency' command is executed.
19:00:59 INFO  : Context for 'APU' is selected.
19:00:59 INFO  : System reset is completed.
19:01:02 INFO  : 'after 3000' command is executed.
19:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:01:04 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:01:04 INFO  : Context for 'APU' is selected.
19:01:04 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:04 INFO  : Context for 'APU' is selected.
19:01:04 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:01:04 INFO  : 'ps7_init' command is executed.
19:01:04 INFO  : 'ps7_post_config' command is executed.
19:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:05 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:05 INFO  : 'con' command is executed.
19:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:05 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:02:28 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:02:39 INFO  : Disconnected from the channel tcfchan#28.
19:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:02:40 INFO  : 'jtag frequency' command is executed.
19:02:40 INFO  : Context for 'APU' is selected.
19:02:40 INFO  : System reset is completed.
19:02:43 INFO  : 'after 3000' command is executed.
19:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:02:46 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:02:46 INFO  : Context for 'APU' is selected.
19:02:46 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:46 INFO  : Context for 'APU' is selected.
19:02:46 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:02:46 INFO  : 'ps7_init' command is executed.
19:02:46 INFO  : 'ps7_post_config' command is executed.
19:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:46 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:47 INFO  : 'con' command is executed.
19:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:47 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:06:11 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:06:28 INFO  : Disconnected from the channel tcfchan#30.
19:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:06:29 INFO  : 'jtag frequency' command is executed.
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : System reset is completed.
19:06:32 INFO  : 'after 3000' command is executed.
19:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:06:34 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:06:34 INFO  : Context for 'APU' is selected.
19:06:34 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:34 INFO  : Context for 'APU' is selected.
19:06:34 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:06:35 INFO  : 'ps7_init' command is executed.
19:06:35 INFO  : 'ps7_post_config' command is executed.
19:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:35 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:35 INFO  : 'con' command is executed.
19:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:35 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:06:56 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:07:27 INFO  : Disconnected from the channel tcfchan#32.
19:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:07:28 INFO  : 'jtag frequency' command is executed.
19:07:28 INFO  : Context for 'APU' is selected.
19:07:28 INFO  : System reset is completed.
19:07:31 INFO  : 'after 3000' command is executed.
19:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:07:34 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:07:34 INFO  : Context for 'APU' is selected.
19:07:34 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:34 INFO  : Context for 'APU' is selected.
19:07:34 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:07:34 INFO  : 'ps7_init' command is executed.
19:07:34 INFO  : 'ps7_post_config' command is executed.
19:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:34 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:34 INFO  : 'con' command is executed.
19:07:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:34 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:09:31 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:09:55 INFO  : Disconnected from the channel tcfchan#34.
19:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:09:56 INFO  : 'jtag frequency' command is executed.
19:09:56 INFO  : Context for 'APU' is selected.
19:09:56 INFO  : System reset is completed.
19:09:59 INFO  : 'after 3000' command is executed.
19:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:10:01 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:10:01 INFO  : Context for 'APU' is selected.
19:10:01 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:01 INFO  : Context for 'APU' is selected.
19:10:01 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:10:02 INFO  : 'ps7_init' command is executed.
19:10:02 INFO  : 'ps7_post_config' command is executed.
19:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:02 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:02 INFO  : 'con' command is executed.
19:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:02 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
19:10:33 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
19:10:53 INFO  : Disconnected from the channel tcfchan#36.
19:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
19:10:54 INFO  : 'jtag frequency' command is executed.
19:10:55 INFO  : Context for 'APU' is selected.
19:10:55 INFO  : System reset is completed.
19:10:58 INFO  : 'after 3000' command is executed.
19:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
19:11:00 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
19:11:00 INFO  : Context for 'APU' is selected.
19:11:00 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
19:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:00 INFO  : Context for 'APU' is selected.
19:11:00 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
19:11:00 INFO  : 'ps7_init' command is executed.
19:11:00 INFO  : 'ps7_post_config' command is executed.
19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:01 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:01 INFO  : 'con' command is executed.
19:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:01 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:17:18 INFO  : Result from executing command 'getProjects': design_3_wrapper
20:17:18 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Programs/VivadoNew/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
20:17:18 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:17:34 INFO  : Disconnected from the channel tcfchan#38.
20:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:17:35 INFO  : 'jtag frequency' command is executed.
20:17:37 INFO  : Context for 'APU' is selected.
20:17:37 INFO  : System reset is completed.
20:17:40 INFO  : 'after 3000' command is executed.
20:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:17:42 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:17:42 INFO  : Context for 'APU' is selected.
20:17:42 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:42 INFO  : Context for 'APU' is selected.
20:17:42 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:17:43 INFO  : 'ps7_init' command is executed.
20:17:43 INFO  : 'ps7_post_config' command is executed.
20:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : 'con' command is executed.
20:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:43 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:18:01 INFO  : Disconnected from the channel tcfchan#41.
20:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:18:02 INFO  : 'jtag frequency' command is executed.
20:18:02 INFO  : Context for 'APU' is selected.
20:18:02 INFO  : System reset is completed.
20:18:05 INFO  : 'after 3000' command is executed.
20:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:18:07 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:18:07 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:08 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:18:08 INFO  : 'ps7_init' command is executed.
20:18:08 INFO  : 'ps7_post_config' command is executed.
20:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:08 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:08 INFO  : 'con' command is executed.
20:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:08 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:23:11 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:23:23 INFO  : Disconnected from the channel tcfchan#42.
20:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:23:24 INFO  : 'jtag frequency' command is executed.
20:23:24 INFO  : Context for 'APU' is selected.
20:23:24 INFO  : System reset is completed.
20:23:27 INFO  : 'after 3000' command is executed.
20:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:23:30 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:23:30 INFO  : Context for 'APU' is selected.
20:23:30 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:30 INFO  : Context for 'APU' is selected.
20:23:30 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:23:30 INFO  : 'ps7_init' command is executed.
20:23:30 INFO  : 'ps7_post_config' command is executed.
20:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:30 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:30 INFO  : 'con' command is executed.
20:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:30 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:23:50 INFO  : Disconnected from the channel tcfchan#44.
20:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:23:51 INFO  : 'jtag frequency' command is executed.
20:23:51 INFO  : Context for 'APU' is selected.
20:23:51 INFO  : System reset is completed.
20:23:54 INFO  : 'after 3000' command is executed.
20:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:23:57 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:23:57 INFO  : Context for 'APU' is selected.
20:23:57 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:23:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:57 INFO  : Context for 'APU' is selected.
20:23:57 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:23:57 INFO  : 'ps7_init' command is executed.
20:23:57 INFO  : 'ps7_post_config' command is executed.
20:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:57 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:57 INFO  : 'con' command is executed.
20:23:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:57 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:28:05 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:29:13 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:29:21 INFO  : Disconnected from the channel tcfchan#45.
20:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:29:22 INFO  : 'jtag frequency' command is executed.
20:29:22 INFO  : Context for 'APU' is selected.
20:29:22 INFO  : System reset is completed.
20:29:25 INFO  : 'after 3000' command is executed.
20:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:29:28 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:29:28 INFO  : Context for 'APU' is selected.
20:29:28 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:28 INFO  : Context for 'APU' is selected.
20:29:28 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:29:28 INFO  : 'ps7_init' command is executed.
20:29:28 INFO  : 'ps7_post_config' command is executed.
20:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : 'con' command is executed.
20:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:28 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:30:42 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:31:45 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:31:57 INFO  : Disconnected from the channel tcfchan#47.
20:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1CE2A' is selected.
20:31:58 INFO  : 'jtag frequency' command is executed.
20:31:58 INFO  : Context for 'APU' is selected.
20:31:58 INFO  : System reset is completed.
20:32:02 INFO  : 'after 3000' command is executed.
20:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}' command is executed.
20:32:04 INFO  : Device configured successfully with "D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit"
20:32:04 INFO  : Context for 'APU' is selected.
20:32:04 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa'.
20:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:04 INFO  : Context for 'APU' is selected.
20:32:04 INFO  : Sourcing of 'D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl' is done.
20:32:04 INFO  : 'ps7_init' command is executed.
20:32:04 INFO  : 'ps7_post_config' command is executed.
20:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:04 INFO  : The application 'D:/FPGA/AES/Vitis5/AES/Debug/AES.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1CE2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351BA1CE2A-23727093-0"}
fpga -file D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/hw/encrypt_platform_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/AES/Vitis5/AES/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/AES/Vitis5/AES/Debug/AES.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:05 INFO  : 'con' command is executed.
20:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:05 INFO  : Launch script is exported to file 'D:\FPGA\AES\Vitis5\AES_system\_ide\scripts\debugger_aes-default.tcl'
20:44:50 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:46:21 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:47:26 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
20:47:52 INFO  : Checking for BSP changes to sync application flags for project 'AES'...
21:37:11 INFO  : Disconnected from the channel tcfchan#49.
