#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Sep 27 20:38:17 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 114)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 122)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 130)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 138)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 146)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 154)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 162)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:ss/N135' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ss/N131' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.0%)

Start mod-gen.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Public-4008: Instance 'ss/count_limit[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/count_limit[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.057s wall, 0.031s user + 0.000s system = 0.031s CPU (55.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.306s wall, 0.234s user + 0.000s system = 0.234s CPU (76.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.110s wall, 0.094s user + 0.000s system = 0.094s CPU (85.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (105.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N17
W: Unable to honor max fanout constraint for gtp_inv driven net N17

Cell Usage:
GTP_DFF_C                    72 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                     1 use
GTP_DFF_PE                    8 uses
GTP_DLATCH                    6 uses
GTP_DRM18K_E1                 2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      9 uses
GTP_LUT4                      3 uses
GTP_LUT5                     26 uses
GTP_LUT6                     25 uses
GTP_LUT6CARRY                61 uses
GTP_LUT6D                    25 uses

I/O ports: 37
GTP_INBUF                   5 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 149 of 35800 (0.42%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 149
Total Registers: 97 of 71600 (0.14%)
Total Latches: 6

DRM36K/FIFO:
Total DRM = 1.0 of 85 (1.18%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 37 of 209 (17.70%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 73
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                73
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                24
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              6
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Sep 27 20:38:26 2024
Action synthesize: Peak memory pool usage is 284 MB
