module xReg(inst, clk, en, x);

	input [7:0] inst;
	input clk, en;
	output [7:0] x;

endmodule