|cake_rain
CLOCK_50 => CLOCK_50.IN2
KEY[0] => resetn.IN2
KEY[1] => game_start.IN1
KEY[2] => right.IN1
KEY[3] => left.IN1
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << hex_decoder:H0.segments
HEX0[1] << hex_decoder:H0.segments
HEX0[2] << hex_decoder:H0.segments
HEX0[3] << hex_decoder:H0.segments
HEX0[4] << hex_decoder:H0.segments
HEX0[5] << hex_decoder:H0.segments
HEX0[6] << hex_decoder:H0.segments
HEX1[0] << hex_decoder:H1.segments
HEX1[1] << hex_decoder:H1.segments
HEX1[2] << hex_decoder:H1.segments
HEX1[3] << hex_decoder:H1.segments
HEX1[4] << hex_decoder:H1.segments
HEX1[5] << hex_decoder:H1.segments
HEX1[6] << hex_decoder:H1.segments
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B


|cake_rain|game_top:game0
clk => clk.IN15
resetn => resetn.IN15
game_start => game_start.IN1
left => left.IN1
right => right.IN1
caught_cherry => caught_cherry.IN1
hex_sel[0] <= <GND>
hex_sel[1] <= <GND>
hex_sel[2] <= <GND>
hex_sel[3] <= <GND>
hex1[0] <= <GND>
hex1[1] <= <GND>
hex1[2] <= <GND>
hex1[3] <= <GND>
x_vga[0] <= output_pixels:pixels.output_pixels
x_vga[1] <= output_pixels:pixels.output_pixels
x_vga[2] <= output_pixels:pixels.output_pixels
x_vga[3] <= output_pixels:pixels.output_pixels
x_vga[4] <= output_pixels:pixels.output_pixels
x_vga[5] <= output_pixels:pixels.output_pixels
x_vga[6] <= output_pixels:pixels.output_pixels
x_vga[7] <= output_pixels:pixels.output_pixels
y_vga[0] <= output_pixels:pixels.output_pixels
y_vga[1] <= output_pixels:pixels.output_pixels
y_vga[2] <= output_pixels:pixels.output_pixels
y_vga[3] <= output_pixels:pixels.output_pixels
y_vga[4] <= output_pixels:pixels.output_pixels
y_vga[5] <= output_pixels:pixels.output_pixels
y_vga[6] <= output_pixels:pixels.output_pixels
colour_vga[0] <= output_pixels:pixels.output_pixels
colour_vga[1] <= output_pixels:pixels.output_pixels
colour_vga[2] <= output_pixels:pixels.output_pixels
writeEn <= game_server:game0.writeEn


|cake_rain|game_top:game0|game_server:game0
game_start => Selector1.IN2
game_start => Selector0.IN1
game_start => Selector2.IN1
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
done_recipe => Selector3.IN4
done_recipe => Selector2.IN2
done_sidebar => next_state.S_DRAW_IDLE0.DATAB
done_sidebar => Selector4.IN1
done_cherry => next_state.S_CHECK_CHERRY.DATAB
done_cherry => Selector6.IN2
caught_cherry => Selector11.IN4
caught_cherry => Selector7.IN1
done_cake1 => next_state.S_DRAW_IDLE2.DATAB
done_cake1 => Selector7.IN2
done_cake2 => next_state.S_DRAW_IDLE3.DATAB
done_cake2 => Selector8.IN2
done_cake3 => next_state.S_DRAW_IDLE4.DATAB
done_cake3 => Selector9.IN2
done_buffer => next_state.S_SHIFT.DATAB
done_buffer => Selector10.IN2
done_score_delay => Selector13.IN3
done_score_delay => Selector12.IN1
done_erase => Selector4.IN3
done_erase => Selector3.IN1
done_score => Selector12.IN3
done_score => Selector11.IN2
done_over => Selector0.IN3
done_over => Selector13.IN1
caught_num[0] => Equal0.IN1
caught_num[1] => Equal0.IN2
caught_num[2] => Equal0.IN0
done_plate => next_state.S_DRAW_IDLE1.DATAB
done_plate => Selector5.IN2
hex_sel[0] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
hex_sel[1] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
hex_sel[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
hex_sel[3] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= <GND>
hex1[1] <= <GND>
hex1[2] <= <GND>
hex1[3] <= <GND>
ld_recipe <= ld_recipe.DB_MAX_OUTPUT_PORT_TYPE
ld_sidebar <= ld_sidebar.DB_MAX_OUTPUT_PORT_TYPE
go_plate <= go_plate.DB_MAX_OUTPUT_PORT_TYPE
go_cherry <= go_cherry.DB_MAX_OUTPUT_PORT_TYPE
go_cake1 <= go_cake1.DB_MAX_OUTPUT_PORT_TYPE
go_cake2 <= go_cake2.DB_MAX_OUTPUT_PORT_TYPE
go_cake3 <= go_cake3.DB_MAX_OUTPUT_PORT_TYPE
go_erase <= go_erase.DB_MAX_OUTPUT_PORT_TYPE
go_shift <= go_shift.DB_MAX_OUTPUT_PORT_TYPE
ld_score <= ld_score.DB_MAX_OUTPUT_PORT_TYPE
ld_game_over <= ld_game_over.DB_MAX_OUTPUT_PORT_TYPE
pixel_sel[0] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
pixel_sel[1] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
pixel_sel[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
pixel_sel[3] <= ld_game_over.DB_MAX_OUTPUT_PORT_TYPE
pixel_sel[4] <= <GND>
writeEn <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score_delay_counter:delay1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
done_score_delay <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|recipe_render:recipe_render0
clk => clk.IN1
resetn => cherry_layer[2].DATAIN
resetn => cherry_layer[1].DATAIN
resetn => cherry_layer[0].DATAIN
resetn => layer_count.OUTPUTSELECT
resetn => layer_count.OUTPUTSELECT
resetn => layer_count.OUTPUTSELECT
resetn => layer1.OUTPUTSELECT
resetn => layer1.OUTPUTSELECT
resetn => layer1.OUTPUTSELECT
resetn => layer2.OUTPUTSELECT
resetn => layer2.OUTPUTSELECT
resetn => layer2.OUTPUTSELECT
resetn => layer3.OUTPUTSELECT
resetn => layer3.OUTPUTSELECT
resetn => layer3.OUTPUTSELECT
resetn => layer4.OUTPUTSELECT
resetn => layer4.OUTPUTSELECT
resetn => layer4.OUTPUTSELECT
resetn => layer5.OUTPUTSELECT
resetn => layer5.OUTPUTSELECT
resetn => layer5.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_addr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
ld_recipe => layer1.OUTPUTSELECT
ld_recipe => layer1.OUTPUTSELECT
ld_recipe => layer1.OUTPUTSELECT
ld_recipe => layer_count.OUTPUTSELECT
ld_recipe => layer_count.OUTPUTSELECT
ld_recipe => layer_count.OUTPUTSELECT
ld_recipe => layer2.OUTPUTSELECT
ld_recipe => layer2.OUTPUTSELECT
ld_recipe => layer2.OUTPUTSELECT
ld_recipe => layer3.OUTPUTSELECT
ld_recipe => layer3.OUTPUTSELECT
ld_recipe => layer3.OUTPUTSELECT
ld_recipe => layer4.OUTPUTSELECT
ld_recipe => layer4.OUTPUTSELECT
ld_recipe => layer4.OUTPUTSELECT
ld_recipe => layer5.OUTPUTSELECT
ld_recipe => layer5.OUTPUTSELECT
ld_recipe => layer5.OUTPUTSELECT
done_recipe <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
recipe[0] <= layer5[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[1] <= layer5[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[2] <= layer5[2].DB_MAX_OUTPUT_PORT_TYPE
recipe[3] <= layer4[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[4] <= layer4[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[5] <= layer4[2].DB_MAX_OUTPUT_PORT_TYPE
recipe[6] <= layer3[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[7] <= layer3[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[8] <= layer3[2].DB_MAX_OUTPUT_PORT_TYPE
recipe[9] <= layer2[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[10] <= layer2[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[11] <= layer2[2].DB_MAX_OUTPUT_PORT_TYPE
recipe[12] <= layer1[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[13] <= layer1[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[14] <= layer1[2].DB_MAX_OUTPUT_PORT_TYPE
recipe[15] <= cherry_layer[0].DB_MAX_OUTPUT_PORT_TYPE
recipe[16] <= cherry_layer[1].DB_MAX_OUTPUT_PORT_TYPE
recipe[17] <= cherry_layer[2].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|recipe_render:recipe_render0|rand_num_rom:rand_recipe
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
address[0] => Mux0.IN151
address[0] => Mux1.IN151
address[0] => Mux2.IN151
address[0] => Mux3.IN151
address[0] => Mux4.IN151
address[0] => Mux5.IN151
address[0] => Mux6.IN151
address[0] => Mux7.IN151
address[1] => Mux0.IN150
address[1] => Mux1.IN150
address[1] => Mux2.IN150
address[1] => Mux3.IN150
address[1] => Mux4.IN150
address[1] => Mux5.IN150
address[1] => Mux6.IN150
address[1] => Mux7.IN150
address[2] => Mux0.IN149
address[2] => Mux1.IN149
address[2] => Mux2.IN149
address[2] => Mux3.IN149
address[2] => Mux4.IN149
address[2] => Mux5.IN149
address[2] => Mux6.IN149
address[2] => Mux7.IN149
address[3] => Mux0.IN148
address[3] => Mux1.IN148
address[3] => Mux2.IN148
address[3] => Mux3.IN148
address[3] => Mux4.IN148
address[3] => Mux5.IN148
address[3] => Mux6.IN148
address[3] => Mux7.IN148
address[4] => Mux0.IN147
address[4] => Mux1.IN147
address[4] => Mux2.IN147
address[4] => Mux3.IN147
address[4] => Mux4.IN147
address[4] => Mux5.IN147
address[4] => Mux6.IN147
address[4] => Mux7.IN147
address[5] => Mux0.IN146
address[5] => Mux1.IN146
address[5] => Mux2.IN146
address[5] => Mux3.IN146
address[5] => Mux4.IN146
address[5] => Mux5.IN146
address[5] => Mux6.IN146
address[5] => Mux7.IN146
address[6] => Mux0.IN145
address[6] => Mux1.IN145
address[6] => Mux2.IN145
address[6] => Mux3.IN145
address[6] => Mux4.IN145
address[6] => Mux5.IN145
address[6] => Mux6.IN145
address[6] => Mux7.IN145
address[7] => Mux0.IN144
address[7] => Mux1.IN144
address[7] => Mux2.IN144
address[7] => Mux3.IN144
address[7] => Mux4.IN144
address[7] => Mux5.IN144
address[7] => Mux6.IN144
address[7] => Mux7.IN144
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|recipe_render:recipe_render0|colourMux:layer_colour
randNum[0] => Decoder0.IN2
randNum[0] => clrOut[0].DATAIN
randNum[1] => Decoder0.IN1
randNum[2] => Decoder0.IN0
clrOut[0] <= randNum[0].DB_MAX_OUTPUT_PORT_TYPE
clrOut[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
clrOut[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|plate_render:plate_render0
clock => clock.IN2
resetn => resetn.IN2
draw_enable => draw_enable.IN1
left => w_shiftlin.IN1
right => w_shiftrin.IN1
draw_done <= w_cdone.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= plate_data:D0.x_out
x[1] <= plate_data:D0.x_out
x[2] <= plate_data:D0.x_out
x[3] <= plate_data:D0.x_out
x[4] <= plate_data:D0.x_out
x[5] <= plate_data:D0.x_out
x[6] <= plate_data:D0.x_out
x[7] <= plate_data:D0.x_out
y[0] <= plate_data:D0.y_out
y[1] <= plate_data:D0.y_out
y[2] <= plate_data:D0.y_out
y[3] <= plate_data:D0.y_out
y[4] <= plate_data:D0.y_out
y[5] <= plate_data:D0.y_out
y[6] <= plate_data:D0.y_out
colour[0] <= plate_data:D0.colour_out
colour[1] <= plate_data:D0.colour_out
colour[2] <= plate_data:D0.colour_out


|cake_rain|game_top:game0|plate_render:plate_render0|plate_control:C0
clock => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
count_done => Selector1.IN3
count_done => Selector0.IN2
erase_done => next_state.S3_WAITMOVE.DATAB
erase_done => Selector1.IN1
shift_lin => always0.IN0
shift_lin => next_state.OUTPUTSELECT
shift_lin => next_state.OUTPUTSELECT
shift_lin => next_state.DATAA
shift_rin => always0.IN1
shift_rin => next_state.DATAA
shift_rin => next_state.DATAA
load <= load.DB_MAX_OUTPUT_PORT_TYPE
shift_lout <= shift_lout.DB_MAX_OUTPUT_PORT_TYPE
shift_rout <= shift_rout.DB_MAX_OUTPUT_PORT_TYPE
count_enable <= count_enable.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|plate_render:plate_render0|plate_data:D0
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => colour_reg[0].CLK
clock => colour_reg[1].CLK
clock => colour_reg[2].CLK
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
colour_in[0] => colour_reg.DATAB
colour_in[1] => colour_reg.DATAB
colour_in[2] => colour_reg.DATAB
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => x.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => y.OUTPUTSELECT
load => colour_reg.OUTPUTSELECT
load => colour_reg.OUTPUTSELECT
load => colour_reg.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => counter.OUTPUTSELECT
count_enable => y_out[0]$latch.LATCH_ENABLE
count_enable => y_out[1]$latch.LATCH_ENABLE
count_enable => y_out[2]$latch.LATCH_ENABLE
count_enable => y_out[3]$latch.LATCH_ENABLE
count_enable => y_out[4]$latch.LATCH_ENABLE
count_enable => y_out[5]$latch.LATCH_ENABLE
count_enable => y_out[6]$latch.LATCH_ENABLE
count_enable => x_out[0]$latch.LATCH_ENABLE
count_enable => x_out[1]$latch.LATCH_ENABLE
count_enable => x_out[2]$latch.LATCH_ENABLE
count_enable => x_out[3]$latch.LATCH_ENABLE
count_enable => x_out[4]$latch.LATCH_ENABLE
count_enable => x_out[5]$latch.LATCH_ENABLE
count_enable => x_out[6]$latch.LATCH_ENABLE
count_enable => x_out[7]$latch.LATCH_ENABLE
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => x.OUTPUTSELECT
shift_lin => colour_reg.OUTPUTSELECT
shift_lin => colour_reg.OUTPUTSELECT
shift_lin => colour_reg.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => x.OUTPUTSELECT
shift_rin => colour_reg.OUTPUTSELECT
shift_rin => colour_reg.OUTPUTSELECT
shift_rin => colour_reg.OUTPUTSELECT
count_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_reg[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_reg[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cherry_render:cherry_render0
clk => clk.IN2
resetn => resetn.IN2
go_cherry => go_cherry.IN1
go_shift => go_shift.IN1
x_cherry[0] <= draw_cherry:cherry_inst.x_cherry
x_cherry[1] <= draw_cherry:cherry_inst.x_cherry
x_cherry[2] <= draw_cherry:cherry_inst.x_cherry
x_cherry[3] <= draw_cherry:cherry_inst.x_cherry
x_cherry[4] <= draw_cherry:cherry_inst.x_cherry
x_cherry[5] <= draw_cherry:cherry_inst.x_cherry
x_cherry[6] <= draw_cherry:cherry_inst.x_cherry
x_cherry[7] <= draw_cherry:cherry_inst.x_cherry
y_cherry[0] <= draw_cherry:cherry_inst.y_cherry
y_cherry[1] <= draw_cherry:cherry_inst.y_cherry
y_cherry[2] <= draw_cherry:cherry_inst.y_cherry
y_cherry[3] <= draw_cherry:cherry_inst.y_cherry
y_cherry[4] <= draw_cherry:cherry_inst.y_cherry
y_cherry[5] <= draw_cherry:cherry_inst.y_cherry
y_cherry[6] <= draw_cherry:cherry_inst.y_cherry
colour_cherry[0] <= draw_cherry:cherry_inst.colour_cherry
colour_cherry[1] <= draw_cherry:cherry_inst.colour_cherry
colour_cherry[2] <= draw_cherry:cherry_inst.colour_cherry
done_cherry <= cherry_control:che_control.done_cherry


|cake_rain|game_top:game0|cherry_render:cherry_render0|cherry_control:che_control
clk => clk.IN1
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => speed.OUTPUTSELECT
resetn => speed.OUTPUTSELECT
resetn => speed.OUTPUTSELECT
go_cherry => next_state.S_LOAD_INIT.DATAB
go_cherry => Selector0.IN2
go_shift => next_state.S_SHIFT.DATAB
go_shift => Selector2.IN2
done_rom => next_state.S_PLOT_BUFFER.DATAB
done_rom => done_cherry.DATAIN
done_rom => Selector1.IN2
ld_init <= ld_init~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_plot <= ld_plot~reg0.DB_MAX_OUTPUT_PORT_TYPE
move <= move~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[0] <= x_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[1] <= x_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[2] <= x_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[3] <= x_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[4] <= x_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[5] <= x_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[6] <= x_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[7] <= x_start_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[0] <= y_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[1] <= y_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[2] <= y_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[3] <= y_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[4] <= y_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[5] <= y_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[6] <= y_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_cherry <= done_rom.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cherry_render:cherry_render0|cherry_control:che_control|rand_num_rom:rand_cherry
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
address[0] => Mux0.IN151
address[0] => Mux1.IN151
address[0] => Mux2.IN151
address[0] => Mux3.IN151
address[0] => Mux4.IN151
address[0] => Mux5.IN151
address[0] => Mux6.IN151
address[0] => Mux7.IN151
address[1] => Mux0.IN150
address[1] => Mux1.IN150
address[1] => Mux2.IN150
address[1] => Mux3.IN150
address[1] => Mux4.IN150
address[1] => Mux5.IN150
address[1] => Mux6.IN150
address[1] => Mux7.IN150
address[2] => Mux0.IN149
address[2] => Mux1.IN149
address[2] => Mux2.IN149
address[2] => Mux3.IN149
address[2] => Mux4.IN149
address[2] => Mux5.IN149
address[2] => Mux6.IN149
address[2] => Mux7.IN149
address[3] => Mux0.IN148
address[3] => Mux1.IN148
address[3] => Mux2.IN148
address[3] => Mux3.IN148
address[3] => Mux4.IN148
address[3] => Mux5.IN148
address[3] => Mux6.IN148
address[3] => Mux7.IN148
address[4] => Mux0.IN147
address[4] => Mux1.IN147
address[4] => Mux2.IN147
address[4] => Mux3.IN147
address[4] => Mux4.IN147
address[4] => Mux5.IN147
address[4] => Mux6.IN147
address[4] => Mux7.IN147
address[5] => Mux0.IN146
address[5] => Mux1.IN146
address[5] => Mux2.IN146
address[5] => Mux3.IN146
address[5] => Mux4.IN146
address[5] => Mux5.IN146
address[5] => Mux6.IN146
address[5] => Mux7.IN146
address[6] => Mux0.IN145
address[6] => Mux1.IN145
address[6] => Mux2.IN145
address[6] => Mux3.IN145
address[6] => Mux4.IN145
address[6] => Mux5.IN145
address[6] => Mux6.IN145
address[6] => Mux7.IN145
address[7] => Mux0.IN144
address[7] => Mux1.IN144
address[7] => Mux2.IN144
address[7] => Mux3.IN144
address[7] => Mux4.IN144
address[7] => Mux5.IN144
address[7] => Mux6.IN144
address[7] => Mux7.IN144
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst
clk => clk.IN1
resetn => x_addr.OUTPUTSELECT
resetn => x_addr.OUTPUTSELECT
resetn => x_addr.OUTPUTSELECT
resetn => x_addr.OUTPUTSELECT
resetn => y_addr.OUTPUTSELECT
resetn => y_addr.OUTPUTSELECT
resetn => y_addr.OUTPUTSELECT
resetn => y_addr.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => addr_count.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => x_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => y_cherry.OUTPUTSELECT
resetn => colour_cherry[2]~reg0.ENA
resetn => colour_cherry[1]~reg0.ENA
resetn => colour_cherry[0]~reg0.ENA
x_start_loc[0] => x_cherry.DATAB
x_start_loc[0] => Add6.IN8
x_start_loc[0] => x_cherry.DATAB
x_start_loc[1] => x_cherry.DATAB
x_start_loc[1] => Add6.IN7
x_start_loc[1] => x_cherry.DATAB
x_start_loc[2] => x_cherry.DATAB
x_start_loc[2] => Add6.IN6
x_start_loc[2] => x_cherry.DATAB
x_start_loc[3] => x_cherry.DATAB
x_start_loc[3] => Add6.IN5
x_start_loc[3] => x_cherry.DATAB
x_start_loc[4] => x_cherry.DATAB
x_start_loc[4] => Add6.IN4
x_start_loc[4] => x_cherry.DATAB
x_start_loc[5] => x_cherry.DATAB
x_start_loc[5] => Add6.IN3
x_start_loc[5] => x_cherry.DATAB
x_start_loc[6] => x_cherry.DATAB
x_start_loc[6] => Add6.IN2
x_start_loc[6] => x_cherry.DATAB
x_start_loc[7] => x_cherry.DATAB
x_start_loc[7] => Add6.IN1
x_start_loc[7] => x_cherry.DATAB
y_start_loc[0] => y_cherry.DATAB
y_start_loc[0] => Add7.IN7
y_start_loc[0] => y_cherry.DATAB
y_start_loc[1] => y_cherry.DATAB
y_start_loc[1] => Add7.IN6
y_start_loc[1] => y_cherry.DATAB
y_start_loc[2] => y_cherry.DATAB
y_start_loc[2] => Add7.IN5
y_start_loc[2] => y_cherry.DATAB
y_start_loc[3] => y_cherry.DATAB
y_start_loc[3] => Add7.IN4
y_start_loc[3] => y_cherry.DATAB
y_start_loc[4] => y_cherry.DATAB
y_start_loc[4] => Add7.IN3
y_start_loc[4] => y_cherry.DATAB
y_start_loc[5] => y_cherry.DATAB
y_start_loc[5] => Add7.IN2
y_start_loc[5] => y_cherry.DATAB
y_start_loc[6] => y_cherry.DATAB
y_start_loc[6] => Add7.IN1
y_start_loc[6] => y_cherry.DATAB
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => x_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => y_cherry.OUTPUTSELECT
ld_init => colour_cherry.OUTPUTSELECT
ld_init => colour_cherry.OUTPUTSELECT
ld_init => colour_cherry.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => addr_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_count.OUTPUTSELECT
ld_plot => x_addr.OUTPUTSELECT
ld_plot => x_addr.OUTPUTSELECT
ld_plot => x_addr.OUTPUTSELECT
ld_plot => x_addr.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_count.OUTPUTSELECT
ld_plot => y_addr.OUTPUTSELECT
ld_plot => y_addr.OUTPUTSELECT
ld_plot => y_addr.OUTPUTSELECT
ld_plot => y_addr.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => x_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => y_cherry.OUTPUTSELECT
ld_plot => colour_cherry.OUTPUTSELECT
ld_plot => colour_cherry.OUTPUTSELECT
ld_plot => colour_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => x_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
move => y_cherry.OUTPUTSELECT
x_cherry[0] <= x_cherry[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[1] <= x_cherry[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[2] <= x_cherry[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[3] <= x_cherry[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[4] <= x_cherry[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[5] <= x_cherry[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[6] <= x_cherry[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cherry[7] <= x_cherry[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[0] <= y_cherry[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[1] <= y_cherry[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[2] <= y_cherry[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[3] <= y_cherry[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[4] <= y_cherry[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[5] <= y_cherry[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cherry[6] <= y_cherry[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cherry[0] <= colour_cherry[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cherry[1] <= colour_cherry[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cherry[2] <= colour_cherry[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_rom <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g1j1:auto_generated.address_a[0]
address_a[1] => altsyncram_g1j1:auto_generated.address_a[1]
address_a[2] => altsyncram_g1j1:auto_generated.address_a[2]
address_a[3] => altsyncram_g1j1:auto_generated.address_a[3]
address_a[4] => altsyncram_g1j1:auto_generated.address_a[4]
address_a[5] => altsyncram_g1j1:auto_generated.address_a[5]
address_a[6] => altsyncram_g1j1:auto_generated.address_a[6]
address_a[7] => altsyncram_g1j1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g1j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g1j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g1j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g1j1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component|altsyncram_g1j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|cake_rain|game_top:game0|cake_render:cake1
clk => clk.IN2
resetn => resetn.IN2
go_cake => go_cake.IN1
go_shift => go_shift.IN1
x_cake[0] <= draw_cake:draw_cake_inst.x_cake
x_cake[1] <= draw_cake:draw_cake_inst.x_cake
x_cake[2] <= draw_cake:draw_cake_inst.x_cake
x_cake[3] <= draw_cake:draw_cake_inst.x_cake
x_cake[4] <= draw_cake:draw_cake_inst.x_cake
x_cake[5] <= draw_cake:draw_cake_inst.x_cake
x_cake[6] <= draw_cake:draw_cake_inst.x_cake
x_cake[7] <= draw_cake:draw_cake_inst.x_cake
y_cake[0] <= draw_cake:draw_cake_inst.y_cake
y_cake[1] <= draw_cake:draw_cake_inst.y_cake
y_cake[2] <= draw_cake:draw_cake_inst.y_cake
y_cake[3] <= draw_cake:draw_cake_inst.y_cake
y_cake[4] <= draw_cake:draw_cake_inst.y_cake
y_cake[5] <= draw_cake:draw_cake_inst.y_cake
y_cake[6] <= draw_cake:draw_cake_inst.y_cake
colour_cake[0] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[1] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[2] <= draw_cake:draw_cake_inst.colour_cake
done_cake <= cake_layer_render:render0.done_cake


|cake_rain|game_top:game0|cake_render:cake1|cake_layer_render:render0
clk => clk.IN1
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
go_cake => next_state.S_LOAD_INIT.DATAB
go_cake => Selector0.IN2
go_shift => next_state.S_SHIFT.DATAB
go_shift => Selector2.IN1
done_rom => Selector2.IN3
done_rom => done_cake.DATAIN
done_rom => Selector1.IN2
ld_init <= ld_init.DB_MAX_OUTPUT_PORT_TYPE
ld_plot <= ld_plot.DB_MAX_OUTPUT_PORT_TYPE
move <= move.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[0] <= x_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[1] <= x_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[2] <= x_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[3] <= x_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[4] <= x_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[5] <= x_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[6] <= x_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[7] <= x_start_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[0] <= y_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[1] <= y_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[2] <= y_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[3] <= y_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[4] <= y_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[5] <= y_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[6] <= y_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[0] <= colour_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[1] <= colour_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[2] <= colour_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_cake <= done_rom.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake1|cake_layer_render:render0|rand_num_rom:rand_cake
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
address[0] => Mux0.IN151
address[0] => Mux1.IN151
address[0] => Mux2.IN151
address[0] => Mux3.IN151
address[0] => Mux4.IN151
address[0] => Mux5.IN151
address[0] => Mux6.IN151
address[0] => Mux7.IN151
address[1] => Mux0.IN150
address[1] => Mux1.IN150
address[1] => Mux2.IN150
address[1] => Mux3.IN150
address[1] => Mux4.IN150
address[1] => Mux5.IN150
address[1] => Mux6.IN150
address[1] => Mux7.IN150
address[2] => Mux0.IN149
address[2] => Mux1.IN149
address[2] => Mux2.IN149
address[2] => Mux3.IN149
address[2] => Mux4.IN149
address[2] => Mux5.IN149
address[2] => Mux6.IN149
address[2] => Mux7.IN149
address[3] => Mux0.IN148
address[3] => Mux1.IN148
address[3] => Mux2.IN148
address[3] => Mux3.IN148
address[3] => Mux4.IN148
address[3] => Mux5.IN148
address[3] => Mux6.IN148
address[3] => Mux7.IN148
address[4] => Mux0.IN147
address[4] => Mux1.IN147
address[4] => Mux2.IN147
address[4] => Mux3.IN147
address[4] => Mux4.IN147
address[4] => Mux5.IN147
address[4] => Mux6.IN147
address[4] => Mux7.IN147
address[5] => Mux0.IN146
address[5] => Mux1.IN146
address[5] => Mux2.IN146
address[5] => Mux3.IN146
address[5] => Mux4.IN146
address[5] => Mux5.IN146
address[5] => Mux6.IN146
address[5] => Mux7.IN146
address[6] => Mux0.IN145
address[6] => Mux1.IN145
address[6] => Mux2.IN145
address[6] => Mux3.IN145
address[6] => Mux4.IN145
address[6] => Mux5.IN145
address[6] => Mux6.IN145
address[6] => Mux7.IN145
address[7] => Mux0.IN144
address[7] => Mux1.IN144
address[7] => Mux2.IN144
address[7] => Mux3.IN144
address[7] => Mux4.IN144
address[7] => Mux5.IN144
address[7] => Mux6.IN144
address[7] => Mux7.IN144
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake1|draw_cake:draw_cake_inst
clk => rand_clr[0].CLK
clk => rand_clr[1].CLK
clk => rand_clr[2].CLK
clk => colour_cake[0]~reg0.CLK
clk => colour_cake[1]~reg0.CLK
clk => colour_cake[2]~reg0.CLK
clk => y_cake[0]~reg0.CLK
clk => y_cake[1]~reg0.CLK
clk => y_cake[2]~reg0.CLK
clk => y_cake[3]~reg0.CLK
clk => y_cake[4]~reg0.CLK
clk => y_cake[5]~reg0.CLK
clk => y_cake[6]~reg0.CLK
clk => x_cake[0]~reg0.CLK
clk => x_cake[1]~reg0.CLK
clk => x_cake[2]~reg0.CLK
clk => x_cake[3]~reg0.CLK
clk => x_cake[4]~reg0.CLK
clk => x_cake[5]~reg0.CLK
clk => x_cake[6]~reg0.CLK
clk => x_cake[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => vsq_count[0].CLK
clk => vsq_count[1].CLK
clk => vsq_count[2].CLK
clk => vsq_count[3].CLK
clk => hsq_count[0].CLK
clk => hsq_count[1].CLK
clk => hsq_count[2].CLK
clk => hsq_count[3].CLK
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
x_start_loc[0] => x_cake.DATAB
x_start_loc[0] => Add3.IN12
x_start_loc[0] => x_cake.DATAB
x_start_loc[1] => x_cake.DATAB
x_start_loc[1] => Add3.IN11
x_start_loc[1] => x_cake.DATAB
x_start_loc[2] => x_cake.DATAB
x_start_loc[2] => Add3.IN10
x_start_loc[2] => x_cake.DATAB
x_start_loc[3] => x_cake.DATAB
x_start_loc[3] => Add3.IN9
x_start_loc[3] => x_cake.DATAB
x_start_loc[4] => x_cake.DATAB
x_start_loc[4] => Add3.IN8
x_start_loc[4] => x_cake.DATAB
x_start_loc[5] => x_cake.DATAB
x_start_loc[5] => Add3.IN7
x_start_loc[5] => x_cake.DATAB
x_start_loc[6] => x_cake.DATAB
x_start_loc[6] => Add3.IN6
x_start_loc[6] => x_cake.DATAB
x_start_loc[7] => x_cake.DATAB
x_start_loc[7] => Add3.IN5
x_start_loc[7] => x_cake.DATAB
y_start_loc[0] => y_cake.DATAB
y_start_loc[0] => Add4.IN10
y_start_loc[0] => y_cake.DATAB
y_start_loc[1] => y_cake.DATAB
y_start_loc[1] => Add4.IN9
y_start_loc[1] => y_cake.DATAB
y_start_loc[2] => y_cake.DATAB
y_start_loc[2] => Add4.IN8
y_start_loc[2] => y_cake.DATAB
y_start_loc[3] => y_cake.DATAB
y_start_loc[3] => Add4.IN7
y_start_loc[3] => y_cake.DATAB
y_start_loc[4] => y_cake.DATAB
y_start_loc[4] => Add4.IN6
y_start_loc[4] => y_cake.DATAB
y_start_loc[5] => y_cake.DATAB
y_start_loc[5] => Add4.IN5
y_start_loc[5] => y_cake.DATAB
y_start_loc[6] => y_cake.DATAB
y_start_loc[6] => Add4.IN4
y_start_loc[6] => y_cake.DATAB
colour_sel[0] => rand_clr.DATAB
colour_sel[1] => rand_clr.DATAB
colour_sel[2] => rand_clr.DATAB
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
x_cake[0] <= x_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[1] <= x_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[2] <= x_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[3] <= x_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[4] <= x_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[5] <= x_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[6] <= x_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[7] <= x_cake[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[0] <= y_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[1] <= y_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[2] <= y_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[3] <= y_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[4] <= y_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[5] <= y_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[6] <= y_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[0] <= colour_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[1] <= colour_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[2] <= colour_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_rom <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake1|draw_cake:draw_cake_inst|colourMux:cake_colour
randNum[0] => Decoder0.IN2
randNum[0] => clrOut[0].DATAIN
randNum[1] => Decoder0.IN1
randNum[2] => Decoder0.IN0
clrOut[0] <= randNum[0].DB_MAX_OUTPUT_PORT_TYPE
clrOut[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
clrOut[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake2
clk => clk.IN2
resetn => resetn.IN2
go_cake => go_cake.IN1
go_shift => go_shift.IN1
x_cake[0] <= draw_cake:draw_cake_inst.x_cake
x_cake[1] <= draw_cake:draw_cake_inst.x_cake
x_cake[2] <= draw_cake:draw_cake_inst.x_cake
x_cake[3] <= draw_cake:draw_cake_inst.x_cake
x_cake[4] <= draw_cake:draw_cake_inst.x_cake
x_cake[5] <= draw_cake:draw_cake_inst.x_cake
x_cake[6] <= draw_cake:draw_cake_inst.x_cake
x_cake[7] <= draw_cake:draw_cake_inst.x_cake
y_cake[0] <= draw_cake:draw_cake_inst.y_cake
y_cake[1] <= draw_cake:draw_cake_inst.y_cake
y_cake[2] <= draw_cake:draw_cake_inst.y_cake
y_cake[3] <= draw_cake:draw_cake_inst.y_cake
y_cake[4] <= draw_cake:draw_cake_inst.y_cake
y_cake[5] <= draw_cake:draw_cake_inst.y_cake
y_cake[6] <= draw_cake:draw_cake_inst.y_cake
colour_cake[0] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[1] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[2] <= draw_cake:draw_cake_inst.colour_cake
done_cake <= cake_layer_render:render0.done_cake


|cake_rain|game_top:game0|cake_render:cake2|cake_layer_render:render0
clk => clk.IN1
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
go_cake => next_state.S_LOAD_INIT.DATAB
go_cake => Selector0.IN2
go_shift => next_state.S_SHIFT.DATAB
go_shift => Selector2.IN1
done_rom => Selector2.IN3
done_rom => done_cake.DATAIN
done_rom => Selector1.IN2
ld_init <= ld_init.DB_MAX_OUTPUT_PORT_TYPE
ld_plot <= ld_plot.DB_MAX_OUTPUT_PORT_TYPE
move <= move.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[0] <= x_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[1] <= x_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[2] <= x_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[3] <= x_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[4] <= x_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[5] <= x_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[6] <= x_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[7] <= x_start_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[0] <= y_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[1] <= y_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[2] <= y_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[3] <= y_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[4] <= y_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[5] <= y_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[6] <= y_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[0] <= colour_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[1] <= colour_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[2] <= colour_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_cake <= done_rom.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake2|cake_layer_render:render0|rand_num_rom:rand_cake
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
address[0] => Mux0.IN151
address[0] => Mux1.IN151
address[0] => Mux2.IN151
address[0] => Mux3.IN151
address[0] => Mux4.IN151
address[0] => Mux5.IN151
address[0] => Mux6.IN151
address[0] => Mux7.IN151
address[1] => Mux0.IN150
address[1] => Mux1.IN150
address[1] => Mux2.IN150
address[1] => Mux3.IN150
address[1] => Mux4.IN150
address[1] => Mux5.IN150
address[1] => Mux6.IN150
address[1] => Mux7.IN150
address[2] => Mux0.IN149
address[2] => Mux1.IN149
address[2] => Mux2.IN149
address[2] => Mux3.IN149
address[2] => Mux4.IN149
address[2] => Mux5.IN149
address[2] => Mux6.IN149
address[2] => Mux7.IN149
address[3] => Mux0.IN148
address[3] => Mux1.IN148
address[3] => Mux2.IN148
address[3] => Mux3.IN148
address[3] => Mux4.IN148
address[3] => Mux5.IN148
address[3] => Mux6.IN148
address[3] => Mux7.IN148
address[4] => Mux0.IN147
address[4] => Mux1.IN147
address[4] => Mux2.IN147
address[4] => Mux3.IN147
address[4] => Mux4.IN147
address[4] => Mux5.IN147
address[4] => Mux6.IN147
address[4] => Mux7.IN147
address[5] => Mux0.IN146
address[5] => Mux1.IN146
address[5] => Mux2.IN146
address[5] => Mux3.IN146
address[5] => Mux4.IN146
address[5] => Mux5.IN146
address[5] => Mux6.IN146
address[5] => Mux7.IN146
address[6] => Mux0.IN145
address[6] => Mux1.IN145
address[6] => Mux2.IN145
address[6] => Mux3.IN145
address[6] => Mux4.IN145
address[6] => Mux5.IN145
address[6] => Mux6.IN145
address[6] => Mux7.IN145
address[7] => Mux0.IN144
address[7] => Mux1.IN144
address[7] => Mux2.IN144
address[7] => Mux3.IN144
address[7] => Mux4.IN144
address[7] => Mux5.IN144
address[7] => Mux6.IN144
address[7] => Mux7.IN144
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake2|draw_cake:draw_cake_inst
clk => rand_clr[0].CLK
clk => rand_clr[1].CLK
clk => rand_clr[2].CLK
clk => colour_cake[0]~reg0.CLK
clk => colour_cake[1]~reg0.CLK
clk => colour_cake[2]~reg0.CLK
clk => y_cake[0]~reg0.CLK
clk => y_cake[1]~reg0.CLK
clk => y_cake[2]~reg0.CLK
clk => y_cake[3]~reg0.CLK
clk => y_cake[4]~reg0.CLK
clk => y_cake[5]~reg0.CLK
clk => y_cake[6]~reg0.CLK
clk => x_cake[0]~reg0.CLK
clk => x_cake[1]~reg0.CLK
clk => x_cake[2]~reg0.CLK
clk => x_cake[3]~reg0.CLK
clk => x_cake[4]~reg0.CLK
clk => x_cake[5]~reg0.CLK
clk => x_cake[6]~reg0.CLK
clk => x_cake[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => vsq_count[0].CLK
clk => vsq_count[1].CLK
clk => vsq_count[2].CLK
clk => vsq_count[3].CLK
clk => hsq_count[0].CLK
clk => hsq_count[1].CLK
clk => hsq_count[2].CLK
clk => hsq_count[3].CLK
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
x_start_loc[0] => x_cake.DATAB
x_start_loc[0] => Add3.IN12
x_start_loc[0] => x_cake.DATAB
x_start_loc[1] => x_cake.DATAB
x_start_loc[1] => Add3.IN11
x_start_loc[1] => x_cake.DATAB
x_start_loc[2] => x_cake.DATAB
x_start_loc[2] => Add3.IN10
x_start_loc[2] => x_cake.DATAB
x_start_loc[3] => x_cake.DATAB
x_start_loc[3] => Add3.IN9
x_start_loc[3] => x_cake.DATAB
x_start_loc[4] => x_cake.DATAB
x_start_loc[4] => Add3.IN8
x_start_loc[4] => x_cake.DATAB
x_start_loc[5] => x_cake.DATAB
x_start_loc[5] => Add3.IN7
x_start_loc[5] => x_cake.DATAB
x_start_loc[6] => x_cake.DATAB
x_start_loc[6] => Add3.IN6
x_start_loc[6] => x_cake.DATAB
x_start_loc[7] => x_cake.DATAB
x_start_loc[7] => Add3.IN5
x_start_loc[7] => x_cake.DATAB
y_start_loc[0] => y_cake.DATAB
y_start_loc[0] => Add4.IN10
y_start_loc[0] => y_cake.DATAB
y_start_loc[1] => y_cake.DATAB
y_start_loc[1] => Add4.IN9
y_start_loc[1] => y_cake.DATAB
y_start_loc[2] => y_cake.DATAB
y_start_loc[2] => Add4.IN8
y_start_loc[2] => y_cake.DATAB
y_start_loc[3] => y_cake.DATAB
y_start_loc[3] => Add4.IN7
y_start_loc[3] => y_cake.DATAB
y_start_loc[4] => y_cake.DATAB
y_start_loc[4] => Add4.IN6
y_start_loc[4] => y_cake.DATAB
y_start_loc[5] => y_cake.DATAB
y_start_loc[5] => Add4.IN5
y_start_loc[5] => y_cake.DATAB
y_start_loc[6] => y_cake.DATAB
y_start_loc[6] => Add4.IN4
y_start_loc[6] => y_cake.DATAB
colour_sel[0] => rand_clr.DATAB
colour_sel[1] => rand_clr.DATAB
colour_sel[2] => rand_clr.DATAB
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
x_cake[0] <= x_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[1] <= x_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[2] <= x_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[3] <= x_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[4] <= x_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[5] <= x_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[6] <= x_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[7] <= x_cake[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[0] <= y_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[1] <= y_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[2] <= y_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[3] <= y_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[4] <= y_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[5] <= y_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[6] <= y_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[0] <= colour_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[1] <= colour_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[2] <= colour_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_rom <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake2|draw_cake:draw_cake_inst|colourMux:cake_colour
randNum[0] => Decoder0.IN2
randNum[0] => clrOut[0].DATAIN
randNum[1] => Decoder0.IN1
randNum[2] => Decoder0.IN0
clrOut[0] <= randNum[0].DB_MAX_OUTPUT_PORT_TYPE
clrOut[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
clrOut[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake3
clk => clk.IN2
resetn => resetn.IN2
go_cake => go_cake.IN1
go_shift => go_shift.IN1
x_cake[0] <= draw_cake:draw_cake_inst.x_cake
x_cake[1] <= draw_cake:draw_cake_inst.x_cake
x_cake[2] <= draw_cake:draw_cake_inst.x_cake
x_cake[3] <= draw_cake:draw_cake_inst.x_cake
x_cake[4] <= draw_cake:draw_cake_inst.x_cake
x_cake[5] <= draw_cake:draw_cake_inst.x_cake
x_cake[6] <= draw_cake:draw_cake_inst.x_cake
x_cake[7] <= draw_cake:draw_cake_inst.x_cake
y_cake[0] <= draw_cake:draw_cake_inst.y_cake
y_cake[1] <= draw_cake:draw_cake_inst.y_cake
y_cake[2] <= draw_cake:draw_cake_inst.y_cake
y_cake[3] <= draw_cake:draw_cake_inst.y_cake
y_cake[4] <= draw_cake:draw_cake_inst.y_cake
y_cake[5] <= draw_cake:draw_cake_inst.y_cake
y_cake[6] <= draw_cake:draw_cake_inst.y_cake
colour_cake[0] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[1] <= draw_cake:draw_cake_inst.colour_cake
colour_cake[2] <= draw_cake:draw_cake_inst.colour_cake
done_cake <= cake_layer_render:render0.done_cake


|cake_rain|game_top:game0|cake_render:cake3|cake_layer_render:render0
clk => clk.IN1
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => x_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => y_start_loc.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => colour_sel.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
resetn => address.OUTPUTSELECT
go_cake => next_state.S_LOAD_INIT.DATAB
go_cake => Selector0.IN2
go_shift => next_state.S_SHIFT.DATAB
go_shift => Selector2.IN1
done_rom => Selector2.IN3
done_rom => done_cake.DATAIN
done_rom => Selector1.IN2
ld_init <= ld_init.DB_MAX_OUTPUT_PORT_TYPE
ld_plot <= ld_plot.DB_MAX_OUTPUT_PORT_TYPE
move <= move.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[0] <= x_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[1] <= x_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[2] <= x_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[3] <= x_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[4] <= x_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[5] <= x_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[6] <= x_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_start_loc[7] <= x_start_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[0] <= y_start_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[1] <= y_start_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[2] <= y_start_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[3] <= y_start_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[4] <= y_start_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[5] <= y_start_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_start_loc[6] <= y_start_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[0] <= colour_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[1] <= colour_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_sel[2] <= colour_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_cake <= done_rom.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake3|cake_layer_render:render0|rand_num_rom:rand_cake
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
address[0] => Mux0.IN151
address[0] => Mux1.IN151
address[0] => Mux2.IN151
address[0] => Mux3.IN151
address[0] => Mux4.IN151
address[0] => Mux5.IN151
address[0] => Mux6.IN151
address[0] => Mux7.IN151
address[1] => Mux0.IN150
address[1] => Mux1.IN150
address[1] => Mux2.IN150
address[1] => Mux3.IN150
address[1] => Mux4.IN150
address[1] => Mux5.IN150
address[1] => Mux6.IN150
address[1] => Mux7.IN150
address[2] => Mux0.IN149
address[2] => Mux1.IN149
address[2] => Mux2.IN149
address[2] => Mux3.IN149
address[2] => Mux4.IN149
address[2] => Mux5.IN149
address[2] => Mux6.IN149
address[2] => Mux7.IN149
address[3] => Mux0.IN148
address[3] => Mux1.IN148
address[3] => Mux2.IN148
address[3] => Mux3.IN148
address[3] => Mux4.IN148
address[3] => Mux5.IN148
address[3] => Mux6.IN148
address[3] => Mux7.IN148
address[4] => Mux0.IN147
address[4] => Mux1.IN147
address[4] => Mux2.IN147
address[4] => Mux3.IN147
address[4] => Mux4.IN147
address[4] => Mux5.IN147
address[4] => Mux6.IN147
address[4] => Mux7.IN147
address[5] => Mux0.IN146
address[5] => Mux1.IN146
address[5] => Mux2.IN146
address[5] => Mux3.IN146
address[5] => Mux4.IN146
address[5] => Mux5.IN146
address[5] => Mux6.IN146
address[5] => Mux7.IN146
address[6] => Mux0.IN145
address[6] => Mux1.IN145
address[6] => Mux2.IN145
address[6] => Mux3.IN145
address[6] => Mux4.IN145
address[6] => Mux5.IN145
address[6] => Mux6.IN145
address[6] => Mux7.IN145
address[7] => Mux0.IN144
address[7] => Mux1.IN144
address[7] => Mux2.IN144
address[7] => Mux3.IN144
address[7] => Mux4.IN144
address[7] => Mux5.IN144
address[7] => Mux6.IN144
address[7] => Mux7.IN144
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake3|draw_cake:draw_cake_inst
clk => rand_clr[0].CLK
clk => rand_clr[1].CLK
clk => rand_clr[2].CLK
clk => colour_cake[0]~reg0.CLK
clk => colour_cake[1]~reg0.CLK
clk => colour_cake[2]~reg0.CLK
clk => y_cake[0]~reg0.CLK
clk => y_cake[1]~reg0.CLK
clk => y_cake[2]~reg0.CLK
clk => y_cake[3]~reg0.CLK
clk => y_cake[4]~reg0.CLK
clk => y_cake[5]~reg0.CLK
clk => y_cake[6]~reg0.CLK
clk => x_cake[0]~reg0.CLK
clk => x_cake[1]~reg0.CLK
clk => x_cake[2]~reg0.CLK
clk => x_cake[3]~reg0.CLK
clk => x_cake[4]~reg0.CLK
clk => x_cake[5]~reg0.CLK
clk => x_cake[6]~reg0.CLK
clk => x_cake[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => vsq_count[0].CLK
clk => vsq_count[1].CLK
clk => vsq_count[2].CLK
clk => vsq_count[3].CLK
clk => hsq_count[0].CLK
clk => hsq_count[1].CLK
clk => hsq_count[2].CLK
clk => hsq_count[3].CLK
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => x_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => y_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => colour_cake.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => rand_clr.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => hsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => vsq_count.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
x_start_loc[0] => x_cake.DATAB
x_start_loc[0] => Add3.IN12
x_start_loc[0] => x_cake.DATAB
x_start_loc[1] => x_cake.DATAB
x_start_loc[1] => Add3.IN11
x_start_loc[1] => x_cake.DATAB
x_start_loc[2] => x_cake.DATAB
x_start_loc[2] => Add3.IN10
x_start_loc[2] => x_cake.DATAB
x_start_loc[3] => x_cake.DATAB
x_start_loc[3] => Add3.IN9
x_start_loc[3] => x_cake.DATAB
x_start_loc[4] => x_cake.DATAB
x_start_loc[4] => Add3.IN8
x_start_loc[4] => x_cake.DATAB
x_start_loc[5] => x_cake.DATAB
x_start_loc[5] => Add3.IN7
x_start_loc[5] => x_cake.DATAB
x_start_loc[6] => x_cake.DATAB
x_start_loc[6] => Add3.IN6
x_start_loc[6] => x_cake.DATAB
x_start_loc[7] => x_cake.DATAB
x_start_loc[7] => Add3.IN5
x_start_loc[7] => x_cake.DATAB
y_start_loc[0] => y_cake.DATAB
y_start_loc[0] => Add4.IN10
y_start_loc[0] => y_cake.DATAB
y_start_loc[1] => y_cake.DATAB
y_start_loc[1] => Add4.IN9
y_start_loc[1] => y_cake.DATAB
y_start_loc[2] => y_cake.DATAB
y_start_loc[2] => Add4.IN8
y_start_loc[2] => y_cake.DATAB
y_start_loc[3] => y_cake.DATAB
y_start_loc[3] => Add4.IN7
y_start_loc[3] => y_cake.DATAB
y_start_loc[4] => y_cake.DATAB
y_start_loc[4] => Add4.IN6
y_start_loc[4] => y_cake.DATAB
y_start_loc[5] => y_cake.DATAB
y_start_loc[5] => Add4.IN5
y_start_loc[5] => y_cake.DATAB
y_start_loc[6] => y_cake.DATAB
y_start_loc[6] => Add4.IN4
y_start_loc[6] => y_cake.DATAB
colour_sel[0] => rand_clr.DATAB
colour_sel[1] => rand_clr.DATAB
colour_sel[2] => rand_clr.DATAB
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => x_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => y_cake.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_init => rand_clr.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => hsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => vsq_count.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => x_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => y_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
ld_plot => colour_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => x_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => y_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
move => colour_cake.OUTPUTSELECT
x_cake[0] <= x_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[1] <= x_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[2] <= x_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[3] <= x_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[4] <= x_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[5] <= x_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[6] <= x_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cake[7] <= x_cake[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[0] <= y_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[1] <= y_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[2] <= y_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[3] <= y_cake[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[4] <= y_cake[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[5] <= y_cake[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cake[6] <= y_cake[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[0] <= colour_cake[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[1] <= colour_cake[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_cake[2] <= colour_cake[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_rom <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|cake_render:cake3|draw_cake:draw_cake_inst|colourMux:cake_colour
randNum[0] => Decoder0.IN2
randNum[0] => clrOut[0].DATAIN
randNum[1] => Decoder0.IN1
randNum[2] => Decoder0.IN0
clrOut[0] <= randNum[0].DB_MAX_OUTPUT_PORT_TYPE
clrOut[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
clrOut[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0
clock => clock.IN2
resetn => resetn.IN2
ld_sidebar => ld_sidebar.IN1
erase_done => erase_done.IN1
draw_done <= sidebar_control:C0.sidebar_draw_done
cake_caught[0] => cake_caught[0].IN2
cake_caught[1] => cake_caught[1].IN2
cake_caught[2] => cake_caught[2].IN2
cake_caught[3] => cake_caught[3].IN2
cake_caught[4] => cake_caught[4].IN2
cake_caught[5] => cake_caught[5].IN2
cake_caught[6] => cake_caught[6].IN2
cake_caught[7] => cake_caught[7].IN2
cake_caught[8] => cake_caught[8].IN2
cake_caught[9] => cake_caught[9].IN2
cake_caught[10] => cake_caught[10].IN2
cake_caught[11] => cake_caught[11].IN2
cake_caught[12] => cake_caught[12].IN2
cake_caught[13] => cake_caught[13].IN2
cake_caught[14] => cake_caught[14].IN2
cake_caught[15] => cake_caught[15].IN2
cake_caught[16] => cake_caught[16].IN2
cake_caught[17] => cake_caught[17].IN2
recipe[0] => recipe[0].IN1
recipe[1] => recipe[1].IN1
recipe[2] => recipe[2].IN1
recipe[3] => recipe[3].IN1
recipe[4] => recipe[4].IN1
recipe[5] => recipe[5].IN1
recipe[6] => recipe[6].IN1
recipe[7] => recipe[7].IN1
recipe[8] => recipe[8].IN1
recipe[9] => recipe[9].IN1
recipe[10] => recipe[10].IN1
recipe[11] => recipe[11].IN1
recipe[12] => recipe[12].IN1
recipe[13] => recipe[13].IN1
recipe[14] => recipe[14].IN1
recipe[15] => recipe[15].IN1
recipe[16] => recipe[16].IN1
recipe[17] => recipe[17].IN1
x[0] <= sidebar_data:D0.x_out
x[1] <= sidebar_data:D0.x_out
x[2] <= sidebar_data:D0.x_out
x[3] <= sidebar_data:D0.x_out
x[4] <= sidebar_data:D0.x_out
x[5] <= sidebar_data:D0.x_out
x[6] <= sidebar_data:D0.x_out
x[7] <= sidebar_data:D0.x_out
y[0] <= sidebar_data:D0.y_out
y[1] <= sidebar_data:D0.y_out
y[2] <= sidebar_data:D0.y_out
y[3] <= sidebar_data:D0.y_out
y[4] <= sidebar_data:D0.y_out
y[5] <= sidebar_data:D0.y_out
y[6] <= sidebar_data:D0.y_out
colour[0] <= sidebar_data:D0.colour_out
colour[1] <= sidebar_data:D0.colour_out
colour[2] <= sidebar_data:D0.colour_out


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0
clock => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
ld_sidebar => rcount_enable.DATAB
erase_done => Selector0.IN3
erase_done => Selector7.IN6
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => next_state.OUTPUTSELECT
state_draw_done => Selector1.IN3
state_draw_done => Selector7.IN7
state_draw_done => Selector5.IN2
state_draw_done => Selector6.IN1
state_draw_done => Selector4.IN2
state_draw_done => Selector3.IN2
state_draw_done => Selector2.IN2
state_draw_done => Selector1.IN1
state_draw_done => Selector0.IN1
cake_caught[0] => cake_caught[0].IN2
cake_caught[1] => cake_caught[1].IN2
cake_caught[2] => cake_caught[2].IN2
cake_caught[3] => cake_caught[3].IN2
cake_caught[4] => cake_caught[4].IN2
cake_caught[5] => cake_caught[5].IN2
cake_caught[6] => cake_caught[6].IN2
cake_caught[7] => cake_caught[7].IN2
cake_caught[8] => cake_caught[8].IN2
cake_caught[9] => cake_caught[9].IN2
cake_caught[10] => cake_caught[10].IN2
cake_caught[11] => cake_caught[11].IN2
cake_caught[12] => cake_caught[12].IN2
cake_caught[13] => cake_caught[13].IN2
cake_caught[14] => cake_caught[14].IN2
cake_caught[15] => cake_caught[15].IN1
cake_caught[16] => cake_caught[16].IN1
cake_caught[17] => cake_caught[17].IN1
ccount_enable <= ccount_enable.DB_MAX_OUTPUT_PORT_TYPE
rcount_enable <= rcount_enable.DB_MAX_OUTPUT_PORT_TYPE
sidebar_draw_done <= sidebar_draw_done.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc1
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic1
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
is_cherry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc2
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic2
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
is_cherry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc3
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic3
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
is_cherry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc4
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic4
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
is_cherry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc5
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic5
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
is_cherry <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc6
colour[0] => Equal0.IN2
colour[1] => Equal0.IN1
colour[2] => Equal0.IN0
caught_cake <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|sidebar:sidebar0|sidebar_data:D0
clock => rcounter_y[0].CLK
clock => rcounter_y[1].CLK
clock => rcounter_y[2].CLK
clock => rcounter_y[3].CLK
clock => rcounter_x[0].CLK
clock => rcounter_x[1].CLK
clock => rcounter_x[2].CLK
clock => rcounter[0].CLK
clock => rcounter[1].CLK
clock => rcounter[2].CLK
clock => rcounter[3].CLK
clock => rcounter[4].CLK
clock => rcounter[5].CLK
clock => rcounter[6].CLK
clock => ccounter_y[0].CLK
clock => ccounter_y[1].CLK
clock => ccounter_y[2].CLK
clock => ccounter_y[3].CLK
clock => ccounter_x[0].CLK
clock => ccounter_x[1].CLK
clock => ccounter_x[2].CLK
clock => ccounter[0].CLK
clock => ccounter[1].CLK
clock => ccounter[2].CLK
clock => ccounter[3].CLK
clock => ccounter[4].CLK
clock => ccounter[5].CLK
clock => ccounter[6].CLK
clock => y_reg[0].CLK
clock => y_reg[1].CLK
clock => y_reg[2].CLK
clock => y_reg[3].CLK
clock => y_reg[4].CLK
clock => y_reg[5].CLK
clock => y_reg[6].CLK
clock => x_reg[0].CLK
clock => x_reg[1].CLK
clock => x_reg[2].CLK
clock => x_reg[3].CLK
clock => x_reg[4].CLK
clock => x_reg[5].CLK
clock => x_reg[6].CLK
clock => x_reg[7].CLK
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => x_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => y_reg.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter.OUTPUTSELECT
resetn => ccounter_x.OUTPUTSELECT
resetn => ccounter_x.OUTPUTSELECT
resetn => ccounter_x.OUTPUTSELECT
resetn => ccounter_y.OUTPUTSELECT
resetn => ccounter_y.OUTPUTSELECT
resetn => ccounter_y.OUTPUTSELECT
resetn => ccounter_y.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter.OUTPUTSELECT
resetn => rcounter_x.OUTPUTSELECT
resetn => rcounter_x.OUTPUTSELECT
resetn => rcounter_x.OUTPUTSELECT
resetn => rcounter_y.OUTPUTSELECT
resetn => rcounter_y.OUTPUTSELECT
resetn => rcounter_y.OUTPUTSELECT
resetn => rcounter_y.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => x_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => y_reg.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter.OUTPUTSELECT
ccount_enable => ccounter_x.OUTPUTSELECT
ccount_enable => ccounter_x.OUTPUTSELECT
ccount_enable => ccounter_x.OUTPUTSELECT
ccount_enable => ccounter_y.OUTPUTSELECT
ccount_enable => ccounter_y.OUTPUTSELECT
ccount_enable => ccounter_y.OUTPUTSELECT
ccount_enable => ccounter_y.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter.OUTPUTSELECT
ccount_enable => rcounter_x.OUTPUTSELECT
ccount_enable => rcounter_x.OUTPUTSELECT
ccount_enable => rcounter_x.OUTPUTSELECT
ccount_enable => rcounter_y.OUTPUTSELECT
ccount_enable => rcounter_y.OUTPUTSELECT
ccount_enable => rcounter_y.OUTPUTSELECT
ccount_enable => rcounter_y.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => x_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => y_out.OUTPUTSELECT
ccount_enable => colour_out.OUTPUTSELECT
ccount_enable => colour_out.OUTPUTSELECT
ccount_enable => colour_out.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => x_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => y_reg.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter.OUTPUTSELECT
rcount_enable => rcounter_x.OUTPUTSELECT
rcount_enable => rcounter_x.OUTPUTSELECT
rcount_enable => rcounter_x.OUTPUTSELECT
rcount_enable => rcounter_y.OUTPUTSELECT
rcount_enable => rcounter_y.OUTPUTSELECT
rcount_enable => rcounter_y.OUTPUTSELECT
rcount_enable => rcounter_y.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => x_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => y_out.OUTPUTSELECT
rcount_enable => colour_out.OUTPUTSELECT
rcount_enable => colour_out.OUTPUTSELECT
rcount_enable => colour_out.OUTPUTSELECT
cake_caught[0] => colour_out.DATAB
cake_caught[0] => Equal17.IN2
cake_caught[1] => colour_out.DATAB
cake_caught[1] => Equal17.IN1
cake_caught[2] => colour_out.DATAB
cake_caught[2] => Equal17.IN0
cake_caught[3] => colour_out.DATAB
cake_caught[3] => Equal14.IN2
cake_caught[4] => colour_out.DATAB
cake_caught[4] => Equal14.IN1
cake_caught[5] => colour_out.DATAB
cake_caught[5] => Equal14.IN0
cake_caught[6] => colour_out.DATAB
cake_caught[6] => Equal11.IN2
cake_caught[7] => colour_out.DATAB
cake_caught[7] => Equal11.IN1
cake_caught[8] => colour_out.DATAB
cake_caught[8] => Equal11.IN0
cake_caught[9] => colour_out.DATAB
cake_caught[9] => Equal8.IN2
cake_caught[10] => colour_out.DATAB
cake_caught[10] => Equal8.IN1
cake_caught[11] => colour_out.DATAB
cake_caught[11] => Equal8.IN0
cake_caught[12] => colour_out.DATAB
cake_caught[12] => Equal5.IN2
cake_caught[13] => colour_out.DATAB
cake_caught[13] => Equal5.IN1
cake_caught[14] => colour_out.DATAB
cake_caught[14] => Equal5.IN0
cake_caught[15] => colour_out.DATAB
cake_caught[15] => Equal2.IN2
cake_caught[16] => colour_out.DATAB
cake_caught[16] => Equal2.IN1
cake_caught[17] => colour_out.DATAB
cake_caught[17] => Equal2.IN0
recipe[0] => colour_out.DATAB
recipe[0] => Equal38.IN2
recipe[1] => colour_out.DATAB
recipe[1] => Equal38.IN1
recipe[2] => colour_out.DATAB
recipe[2] => Equal38.IN0
recipe[3] => colour_out.DATAB
recipe[3] => Equal35.IN2
recipe[4] => colour_out.DATAB
recipe[4] => Equal35.IN1
recipe[5] => colour_out.DATAB
recipe[5] => Equal35.IN0
recipe[6] => colour_out.DATAB
recipe[6] => Equal32.IN2
recipe[7] => colour_out.DATAB
recipe[7] => Equal32.IN1
recipe[8] => colour_out.DATAB
recipe[8] => Equal32.IN0
recipe[9] => colour_out.DATAB
recipe[9] => Equal29.IN2
recipe[10] => colour_out.DATAB
recipe[10] => Equal29.IN1
recipe[11] => colour_out.DATAB
recipe[11] => Equal29.IN0
recipe[12] => colour_out.DATAB
recipe[12] => Equal26.IN2
recipe[13] => colour_out.DATAB
recipe[13] => Equal26.IN1
recipe[14] => colour_out.DATAB
recipe[14] => Equal26.IN0
recipe[15] => colour_out.DATAB
recipe[15] => Equal21.IN2
recipe[16] => colour_out.DATAB
recipe[16] => Equal21.IN1
recipe[17] => colour_out.DATAB
recipe[17] => Equal21.IN0
x_out[0] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out.DB_MAX_OUTPUT_PORT_TYPE
state_draw_done <= state_draw_done.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|output_pixels:pixels
x_background[0] => Mux7.IN0
x_background[0] => Mux7.IN1
x_background[0] => Mux7.IN2
x_background[0] => Mux7.IN3
x_background[0] => Mux7.IN4
x_background[0] => Mux7.IN5
x_background[0] => Mux7.IN6
x_background[0] => Mux7.IN7
x_background[0] => Mux7.IN8
x_background[0] => Mux7.IN9
x_background[0] => Mux7.IN10
x_background[0] => Mux7.IN11
x_background[0] => Mux7.IN12
x_background[0] => Mux7.IN13
x_background[0] => Mux7.IN14
x_background[0] => Mux7.IN15
x_background[0] => Mux7.IN16
x_background[0] => Mux7.IN17
x_background[0] => Mux7.IN18
x_background[0] => Mux7.IN19
x_background[0] => Mux7.IN20
x_background[0] => Mux7.IN21
x_background[0] => Mux7.IN22
x_background[0] => Mux7.IN23
x_background[1] => Mux6.IN0
x_background[1] => Mux6.IN1
x_background[1] => Mux6.IN2
x_background[1] => Mux6.IN3
x_background[1] => Mux6.IN4
x_background[1] => Mux6.IN5
x_background[1] => Mux6.IN6
x_background[1] => Mux6.IN7
x_background[1] => Mux6.IN8
x_background[1] => Mux6.IN9
x_background[1] => Mux6.IN10
x_background[1] => Mux6.IN11
x_background[1] => Mux6.IN12
x_background[1] => Mux6.IN13
x_background[1] => Mux6.IN14
x_background[1] => Mux6.IN15
x_background[1] => Mux6.IN16
x_background[1] => Mux6.IN17
x_background[1] => Mux6.IN18
x_background[1] => Mux6.IN19
x_background[1] => Mux6.IN20
x_background[1] => Mux6.IN21
x_background[1] => Mux6.IN22
x_background[1] => Mux6.IN23
x_background[2] => Mux5.IN0
x_background[2] => Mux5.IN1
x_background[2] => Mux5.IN2
x_background[2] => Mux5.IN3
x_background[2] => Mux5.IN4
x_background[2] => Mux5.IN5
x_background[2] => Mux5.IN6
x_background[2] => Mux5.IN7
x_background[2] => Mux5.IN8
x_background[2] => Mux5.IN9
x_background[2] => Mux5.IN10
x_background[2] => Mux5.IN11
x_background[2] => Mux5.IN12
x_background[2] => Mux5.IN13
x_background[2] => Mux5.IN14
x_background[2] => Mux5.IN15
x_background[2] => Mux5.IN16
x_background[2] => Mux5.IN17
x_background[2] => Mux5.IN18
x_background[2] => Mux5.IN19
x_background[2] => Mux5.IN20
x_background[2] => Mux5.IN21
x_background[2] => Mux5.IN22
x_background[2] => Mux5.IN23
x_background[3] => Mux4.IN0
x_background[3] => Mux4.IN1
x_background[3] => Mux4.IN2
x_background[3] => Mux4.IN3
x_background[3] => Mux4.IN4
x_background[3] => Mux4.IN5
x_background[3] => Mux4.IN6
x_background[3] => Mux4.IN7
x_background[3] => Mux4.IN8
x_background[3] => Mux4.IN9
x_background[3] => Mux4.IN10
x_background[3] => Mux4.IN11
x_background[3] => Mux4.IN12
x_background[3] => Mux4.IN13
x_background[3] => Mux4.IN14
x_background[3] => Mux4.IN15
x_background[3] => Mux4.IN16
x_background[3] => Mux4.IN17
x_background[3] => Mux4.IN18
x_background[3] => Mux4.IN19
x_background[3] => Mux4.IN20
x_background[3] => Mux4.IN21
x_background[3] => Mux4.IN22
x_background[3] => Mux4.IN23
x_background[4] => Mux3.IN0
x_background[4] => Mux3.IN1
x_background[4] => Mux3.IN2
x_background[4] => Mux3.IN3
x_background[4] => Mux3.IN4
x_background[4] => Mux3.IN5
x_background[4] => Mux3.IN6
x_background[4] => Mux3.IN7
x_background[4] => Mux3.IN8
x_background[4] => Mux3.IN9
x_background[4] => Mux3.IN10
x_background[4] => Mux3.IN11
x_background[4] => Mux3.IN12
x_background[4] => Mux3.IN13
x_background[4] => Mux3.IN14
x_background[4] => Mux3.IN15
x_background[4] => Mux3.IN16
x_background[4] => Mux3.IN17
x_background[4] => Mux3.IN18
x_background[4] => Mux3.IN19
x_background[4] => Mux3.IN20
x_background[4] => Mux3.IN21
x_background[4] => Mux3.IN22
x_background[4] => Mux3.IN23
x_background[5] => Mux2.IN0
x_background[5] => Mux2.IN1
x_background[5] => Mux2.IN2
x_background[5] => Mux2.IN3
x_background[5] => Mux2.IN4
x_background[5] => Mux2.IN5
x_background[5] => Mux2.IN6
x_background[5] => Mux2.IN7
x_background[5] => Mux2.IN8
x_background[5] => Mux2.IN9
x_background[5] => Mux2.IN10
x_background[5] => Mux2.IN11
x_background[5] => Mux2.IN12
x_background[5] => Mux2.IN13
x_background[5] => Mux2.IN14
x_background[5] => Mux2.IN15
x_background[5] => Mux2.IN16
x_background[5] => Mux2.IN17
x_background[5] => Mux2.IN18
x_background[5] => Mux2.IN19
x_background[5] => Mux2.IN20
x_background[5] => Mux2.IN21
x_background[5] => Mux2.IN22
x_background[5] => Mux2.IN23
x_background[6] => Mux1.IN0
x_background[6] => Mux1.IN1
x_background[6] => Mux1.IN2
x_background[6] => Mux1.IN3
x_background[6] => Mux1.IN4
x_background[6] => Mux1.IN5
x_background[6] => Mux1.IN6
x_background[6] => Mux1.IN7
x_background[6] => Mux1.IN8
x_background[6] => Mux1.IN9
x_background[6] => Mux1.IN10
x_background[6] => Mux1.IN11
x_background[6] => Mux1.IN12
x_background[6] => Mux1.IN13
x_background[6] => Mux1.IN14
x_background[6] => Mux1.IN15
x_background[6] => Mux1.IN16
x_background[6] => Mux1.IN17
x_background[6] => Mux1.IN18
x_background[6] => Mux1.IN19
x_background[6] => Mux1.IN20
x_background[6] => Mux1.IN21
x_background[6] => Mux1.IN22
x_background[6] => Mux1.IN23
x_background[7] => Mux0.IN0
x_background[7] => Mux0.IN1
x_background[7] => Mux0.IN2
x_background[7] => Mux0.IN3
x_background[7] => Mux0.IN4
x_background[7] => Mux0.IN5
x_background[7] => Mux0.IN6
x_background[7] => Mux0.IN7
x_background[7] => Mux0.IN8
x_background[7] => Mux0.IN9
x_background[7] => Mux0.IN10
x_background[7] => Mux0.IN11
x_background[7] => Mux0.IN12
x_background[7] => Mux0.IN13
x_background[7] => Mux0.IN14
x_background[7] => Mux0.IN15
x_background[7] => Mux0.IN16
x_background[7] => Mux0.IN17
x_background[7] => Mux0.IN18
x_background[7] => Mux0.IN19
x_background[7] => Mux0.IN20
x_background[7] => Mux0.IN21
x_background[7] => Mux0.IN22
x_background[7] => Mux0.IN23
x_game_over[0] => Mux7.IN24
x_game_over[1] => Mux6.IN24
x_game_over[2] => Mux5.IN24
x_game_over[3] => Mux4.IN24
x_game_over[4] => Mux3.IN24
x_game_over[5] => Mux2.IN24
x_game_over[6] => Mux1.IN24
x_game_over[7] => Mux0.IN24
x_score[0] => Mux7.IN25
x_score[1] => Mux6.IN25
x_score[2] => Mux5.IN25
x_score[3] => Mux4.IN25
x_score[4] => Mux3.IN25
x_score[5] => Mux2.IN25
x_score[6] => Mux1.IN25
x_score[7] => Mux0.IN25
y_background[0] => Mux14.IN0
y_background[0] => Mux14.IN1
y_background[0] => Mux14.IN2
y_background[0] => Mux14.IN3
y_background[0] => Mux14.IN4
y_background[0] => Mux14.IN5
y_background[0] => Mux14.IN6
y_background[0] => Mux14.IN7
y_background[0] => Mux14.IN8
y_background[0] => Mux14.IN9
y_background[0] => Mux14.IN10
y_background[0] => Mux14.IN11
y_background[0] => Mux14.IN12
y_background[0] => Mux14.IN13
y_background[0] => Mux14.IN14
y_background[0] => Mux14.IN15
y_background[0] => Mux14.IN16
y_background[0] => Mux14.IN17
y_background[0] => Mux14.IN18
y_background[0] => Mux14.IN19
y_background[0] => Mux14.IN20
y_background[0] => Mux14.IN21
y_background[0] => Mux14.IN22
y_background[0] => Mux14.IN23
y_background[1] => Mux13.IN0
y_background[1] => Mux13.IN1
y_background[1] => Mux13.IN2
y_background[1] => Mux13.IN3
y_background[1] => Mux13.IN4
y_background[1] => Mux13.IN5
y_background[1] => Mux13.IN6
y_background[1] => Mux13.IN7
y_background[1] => Mux13.IN8
y_background[1] => Mux13.IN9
y_background[1] => Mux13.IN10
y_background[1] => Mux13.IN11
y_background[1] => Mux13.IN12
y_background[1] => Mux13.IN13
y_background[1] => Mux13.IN14
y_background[1] => Mux13.IN15
y_background[1] => Mux13.IN16
y_background[1] => Mux13.IN17
y_background[1] => Mux13.IN18
y_background[1] => Mux13.IN19
y_background[1] => Mux13.IN20
y_background[1] => Mux13.IN21
y_background[1] => Mux13.IN22
y_background[1] => Mux13.IN23
y_background[2] => Mux12.IN0
y_background[2] => Mux12.IN1
y_background[2] => Mux12.IN2
y_background[2] => Mux12.IN3
y_background[2] => Mux12.IN4
y_background[2] => Mux12.IN5
y_background[2] => Mux12.IN6
y_background[2] => Mux12.IN7
y_background[2] => Mux12.IN8
y_background[2] => Mux12.IN9
y_background[2] => Mux12.IN10
y_background[2] => Mux12.IN11
y_background[2] => Mux12.IN12
y_background[2] => Mux12.IN13
y_background[2] => Mux12.IN14
y_background[2] => Mux12.IN15
y_background[2] => Mux12.IN16
y_background[2] => Mux12.IN17
y_background[2] => Mux12.IN18
y_background[2] => Mux12.IN19
y_background[2] => Mux12.IN20
y_background[2] => Mux12.IN21
y_background[2] => Mux12.IN22
y_background[2] => Mux12.IN23
y_background[3] => Mux11.IN0
y_background[3] => Mux11.IN1
y_background[3] => Mux11.IN2
y_background[3] => Mux11.IN3
y_background[3] => Mux11.IN4
y_background[3] => Mux11.IN5
y_background[3] => Mux11.IN6
y_background[3] => Mux11.IN7
y_background[3] => Mux11.IN8
y_background[3] => Mux11.IN9
y_background[3] => Mux11.IN10
y_background[3] => Mux11.IN11
y_background[3] => Mux11.IN12
y_background[3] => Mux11.IN13
y_background[3] => Mux11.IN14
y_background[3] => Mux11.IN15
y_background[3] => Mux11.IN16
y_background[3] => Mux11.IN17
y_background[3] => Mux11.IN18
y_background[3] => Mux11.IN19
y_background[3] => Mux11.IN20
y_background[3] => Mux11.IN21
y_background[3] => Mux11.IN22
y_background[3] => Mux11.IN23
y_background[4] => Mux10.IN0
y_background[4] => Mux10.IN1
y_background[4] => Mux10.IN2
y_background[4] => Mux10.IN3
y_background[4] => Mux10.IN4
y_background[4] => Mux10.IN5
y_background[4] => Mux10.IN6
y_background[4] => Mux10.IN7
y_background[4] => Mux10.IN8
y_background[4] => Mux10.IN9
y_background[4] => Mux10.IN10
y_background[4] => Mux10.IN11
y_background[4] => Mux10.IN12
y_background[4] => Mux10.IN13
y_background[4] => Mux10.IN14
y_background[4] => Mux10.IN15
y_background[4] => Mux10.IN16
y_background[4] => Mux10.IN17
y_background[4] => Mux10.IN18
y_background[4] => Mux10.IN19
y_background[4] => Mux10.IN20
y_background[4] => Mux10.IN21
y_background[4] => Mux10.IN22
y_background[4] => Mux10.IN23
y_background[5] => Mux9.IN0
y_background[5] => Mux9.IN1
y_background[5] => Mux9.IN2
y_background[5] => Mux9.IN3
y_background[5] => Mux9.IN4
y_background[5] => Mux9.IN5
y_background[5] => Mux9.IN6
y_background[5] => Mux9.IN7
y_background[5] => Mux9.IN8
y_background[5] => Mux9.IN9
y_background[5] => Mux9.IN10
y_background[5] => Mux9.IN11
y_background[5] => Mux9.IN12
y_background[5] => Mux9.IN13
y_background[5] => Mux9.IN14
y_background[5] => Mux9.IN15
y_background[5] => Mux9.IN16
y_background[5] => Mux9.IN17
y_background[5] => Mux9.IN18
y_background[5] => Mux9.IN19
y_background[5] => Mux9.IN20
y_background[5] => Mux9.IN21
y_background[5] => Mux9.IN22
y_background[5] => Mux9.IN23
y_background[6] => Mux8.IN0
y_background[6] => Mux8.IN1
y_background[6] => Mux8.IN2
y_background[6] => Mux8.IN3
y_background[6] => Mux8.IN4
y_background[6] => Mux8.IN5
y_background[6] => Mux8.IN6
y_background[6] => Mux8.IN7
y_background[6] => Mux8.IN8
y_background[6] => Mux8.IN9
y_background[6] => Mux8.IN10
y_background[6] => Mux8.IN11
y_background[6] => Mux8.IN12
y_background[6] => Mux8.IN13
y_background[6] => Mux8.IN14
y_background[6] => Mux8.IN15
y_background[6] => Mux8.IN16
y_background[6] => Mux8.IN17
y_background[6] => Mux8.IN18
y_background[6] => Mux8.IN19
y_background[6] => Mux8.IN20
y_background[6] => Mux8.IN21
y_background[6] => Mux8.IN22
y_background[6] => Mux8.IN23
y_game_over[0] => Mux14.IN24
y_game_over[1] => Mux13.IN24
y_game_over[2] => Mux12.IN24
y_game_over[3] => Mux11.IN24
y_game_over[4] => Mux10.IN24
y_game_over[5] => Mux9.IN24
y_game_over[6] => Mux8.IN24
y_score[0] => Mux14.IN25
y_score[1] => Mux13.IN25
y_score[2] => Mux12.IN25
y_score[3] => Mux11.IN25
y_score[4] => Mux10.IN25
y_score[5] => Mux9.IN25
y_score[6] => Mux8.IN25
colour_background[0] => Mux17.IN0
colour_background[0] => Mux17.IN1
colour_background[0] => Mux17.IN2
colour_background[0] => Mux17.IN3
colour_background[0] => Mux17.IN4
colour_background[0] => Mux17.IN5
colour_background[0] => Mux17.IN6
colour_background[0] => Mux17.IN7
colour_background[0] => Mux17.IN8
colour_background[0] => Mux17.IN9
colour_background[0] => Mux17.IN10
colour_background[0] => Mux17.IN11
colour_background[0] => Mux17.IN12
colour_background[0] => Mux17.IN13
colour_background[0] => Mux17.IN14
colour_background[0] => Mux17.IN15
colour_background[0] => Mux17.IN16
colour_background[0] => Mux17.IN17
colour_background[0] => Mux17.IN18
colour_background[0] => Mux17.IN19
colour_background[0] => Mux17.IN20
colour_background[0] => Mux17.IN21
colour_background[0] => Mux17.IN22
colour_background[0] => Mux17.IN23
colour_background[1] => Mux16.IN0
colour_background[1] => Mux16.IN1
colour_background[1] => Mux16.IN2
colour_background[1] => Mux16.IN3
colour_background[1] => Mux16.IN4
colour_background[1] => Mux16.IN5
colour_background[1] => Mux16.IN6
colour_background[1] => Mux16.IN7
colour_background[1] => Mux16.IN8
colour_background[1] => Mux16.IN9
colour_background[1] => Mux16.IN10
colour_background[1] => Mux16.IN11
colour_background[1] => Mux16.IN12
colour_background[1] => Mux16.IN13
colour_background[1] => Mux16.IN14
colour_background[1] => Mux16.IN15
colour_background[1] => Mux16.IN16
colour_background[1] => Mux16.IN17
colour_background[1] => Mux16.IN18
colour_background[1] => Mux16.IN19
colour_background[1] => Mux16.IN20
colour_background[1] => Mux16.IN21
colour_background[1] => Mux16.IN22
colour_background[1] => Mux16.IN23
colour_background[2] => Mux15.IN0
colour_background[2] => Mux15.IN1
colour_background[2] => Mux15.IN2
colour_background[2] => Mux15.IN3
colour_background[2] => Mux15.IN4
colour_background[2] => Mux15.IN5
colour_background[2] => Mux15.IN6
colour_background[2] => Mux15.IN7
colour_background[2] => Mux15.IN8
colour_background[2] => Mux15.IN9
colour_background[2] => Mux15.IN10
colour_background[2] => Mux15.IN11
colour_background[2] => Mux15.IN12
colour_background[2] => Mux15.IN13
colour_background[2] => Mux15.IN14
colour_background[2] => Mux15.IN15
colour_background[2] => Mux15.IN16
colour_background[2] => Mux15.IN17
colour_background[2] => Mux15.IN18
colour_background[2] => Mux15.IN19
colour_background[2] => Mux15.IN20
colour_background[2] => Mux15.IN21
colour_background[2] => Mux15.IN22
colour_background[2] => Mux15.IN23
colour_score[0] => Mux17.IN24
colour_score[1] => Mux16.IN24
colour_score[2] => Mux15.IN24
colour_game_over[0] => Mux17.IN25
colour_game_over[1] => Mux16.IN25
colour_game_over[2] => Mux15.IN25
x_sidebar[0] => Mux7.IN26
x_sidebar[1] => Mux6.IN26
x_sidebar[2] => Mux5.IN26
x_sidebar[3] => Mux4.IN26
x_sidebar[4] => Mux3.IN26
x_sidebar[5] => Mux2.IN26
x_sidebar[6] => Mux1.IN26
x_sidebar[7] => Mux0.IN26
x_cherry[0] => Mux7.IN27
x_cherry[1] => Mux6.IN27
x_cherry[2] => Mux5.IN27
x_cherry[3] => Mux4.IN27
x_cherry[4] => Mux3.IN27
x_cherry[5] => Mux2.IN27
x_cherry[6] => Mux1.IN27
x_cherry[7] => Mux0.IN27
x_plate[0] => Mux7.IN28
x_plate[1] => Mux6.IN28
x_plate[2] => Mux5.IN28
x_plate[3] => Mux4.IN28
x_plate[4] => Mux3.IN28
x_plate[5] => Mux2.IN28
x_plate[6] => Mux1.IN28
x_plate[7] => Mux0.IN28
y_sidebar[0] => Mux14.IN26
y_sidebar[1] => Mux13.IN26
y_sidebar[2] => Mux12.IN26
y_sidebar[3] => Mux11.IN26
y_sidebar[4] => Mux10.IN26
y_sidebar[5] => Mux9.IN26
y_sidebar[6] => Mux8.IN26
y_cherry[0] => Mux14.IN27
y_cherry[1] => Mux13.IN27
y_cherry[2] => Mux12.IN27
y_cherry[3] => Mux11.IN27
y_cherry[4] => Mux10.IN27
y_cherry[5] => Mux9.IN27
y_cherry[6] => Mux8.IN27
y_plate[0] => Mux14.IN28
y_plate[1] => Mux13.IN28
y_plate[2] => Mux12.IN28
y_plate[3] => Mux11.IN28
y_plate[4] => Mux10.IN28
y_plate[5] => Mux9.IN28
y_plate[6] => Mux8.IN28
x_cake1[0] => Mux7.IN29
x_cake1[1] => Mux6.IN29
x_cake1[2] => Mux5.IN29
x_cake1[3] => Mux4.IN29
x_cake1[4] => Mux3.IN29
x_cake1[5] => Mux2.IN29
x_cake1[6] => Mux1.IN29
x_cake1[7] => Mux0.IN29
x_cake2[0] => Mux7.IN30
x_cake2[1] => Mux6.IN30
x_cake2[2] => Mux5.IN30
x_cake2[3] => Mux4.IN30
x_cake2[4] => Mux3.IN30
x_cake2[5] => Mux2.IN30
x_cake2[6] => Mux1.IN30
x_cake2[7] => Mux0.IN30
x_cake3[0] => Mux7.IN31
x_cake3[1] => Mux6.IN31
x_cake3[2] => Mux5.IN31
x_cake3[3] => Mux4.IN31
x_cake3[4] => Mux3.IN31
x_cake3[5] => Mux2.IN31
x_cake3[6] => Mux1.IN31
x_cake3[7] => Mux0.IN31
y_cake1[0] => Mux14.IN29
y_cake1[1] => Mux13.IN29
y_cake1[2] => Mux12.IN29
y_cake1[3] => Mux11.IN29
y_cake1[4] => Mux10.IN29
y_cake1[5] => Mux9.IN29
y_cake1[6] => Mux8.IN29
y_cake2[0] => Mux14.IN30
y_cake2[1] => Mux13.IN30
y_cake2[2] => Mux12.IN30
y_cake2[3] => Mux11.IN30
y_cake2[4] => Mux10.IN30
y_cake2[5] => Mux9.IN30
y_cake2[6] => Mux8.IN30
y_cake3[0] => Mux14.IN31
y_cake3[1] => Mux13.IN31
y_cake3[2] => Mux12.IN31
y_cake3[3] => Mux11.IN31
y_cake3[4] => Mux10.IN31
y_cake3[5] => Mux9.IN31
y_cake3[6] => Mux8.IN31
colour_sidebar[0] => Mux17.IN26
colour_sidebar[1] => Mux16.IN26
colour_sidebar[2] => Mux15.IN26
colour_cherry[0] => Mux17.IN27
colour_cherry[1] => Mux16.IN27
colour_cherry[2] => Mux15.IN27
colour_plate[0] => Mux17.IN28
colour_plate[1] => Mux16.IN28
colour_plate[2] => Mux15.IN28
colour_cake1[0] => Mux17.IN29
colour_cake1[1] => Mux16.IN29
colour_cake1[2] => Mux15.IN29
colour_cake2[0] => Mux17.IN30
colour_cake2[1] => Mux16.IN30
colour_cake2[2] => Mux15.IN30
colour_cake3[0] => Mux17.IN31
colour_cake3[1] => Mux16.IN31
colour_cake3[2] => Mux15.IN31
pixel_sel[0] => Mux0.IN36
pixel_sel[0] => Mux1.IN36
pixel_sel[0] => Mux2.IN36
pixel_sel[0] => Mux3.IN36
pixel_sel[0] => Mux4.IN36
pixel_sel[0] => Mux5.IN36
pixel_sel[0] => Mux6.IN36
pixel_sel[0] => Mux7.IN36
pixel_sel[0] => Mux8.IN36
pixel_sel[0] => Mux9.IN36
pixel_sel[0] => Mux10.IN36
pixel_sel[0] => Mux11.IN36
pixel_sel[0] => Mux12.IN36
pixel_sel[0] => Mux13.IN36
pixel_sel[0] => Mux14.IN36
pixel_sel[0] => Mux15.IN36
pixel_sel[0] => Mux16.IN36
pixel_sel[0] => Mux17.IN36
pixel_sel[1] => Mux0.IN35
pixel_sel[1] => Mux1.IN35
pixel_sel[1] => Mux2.IN35
pixel_sel[1] => Mux3.IN35
pixel_sel[1] => Mux4.IN35
pixel_sel[1] => Mux5.IN35
pixel_sel[1] => Mux6.IN35
pixel_sel[1] => Mux7.IN35
pixel_sel[1] => Mux8.IN35
pixel_sel[1] => Mux9.IN35
pixel_sel[1] => Mux10.IN35
pixel_sel[1] => Mux11.IN35
pixel_sel[1] => Mux12.IN35
pixel_sel[1] => Mux13.IN35
pixel_sel[1] => Mux14.IN35
pixel_sel[1] => Mux15.IN35
pixel_sel[1] => Mux16.IN35
pixel_sel[1] => Mux17.IN35
pixel_sel[2] => Mux0.IN34
pixel_sel[2] => Mux1.IN34
pixel_sel[2] => Mux2.IN34
pixel_sel[2] => Mux3.IN34
pixel_sel[2] => Mux4.IN34
pixel_sel[2] => Mux5.IN34
pixel_sel[2] => Mux6.IN34
pixel_sel[2] => Mux7.IN34
pixel_sel[2] => Mux8.IN34
pixel_sel[2] => Mux9.IN34
pixel_sel[2] => Mux10.IN34
pixel_sel[2] => Mux11.IN34
pixel_sel[2] => Mux12.IN34
pixel_sel[2] => Mux13.IN34
pixel_sel[2] => Mux14.IN34
pixel_sel[2] => Mux15.IN34
pixel_sel[2] => Mux16.IN34
pixel_sel[2] => Mux17.IN34
pixel_sel[3] => Mux0.IN33
pixel_sel[3] => Mux1.IN33
pixel_sel[3] => Mux2.IN33
pixel_sel[3] => Mux3.IN33
pixel_sel[3] => Mux4.IN33
pixel_sel[3] => Mux5.IN33
pixel_sel[3] => Mux6.IN33
pixel_sel[3] => Mux7.IN33
pixel_sel[3] => Mux8.IN33
pixel_sel[3] => Mux9.IN33
pixel_sel[3] => Mux10.IN33
pixel_sel[3] => Mux11.IN33
pixel_sel[3] => Mux12.IN33
pixel_sel[3] => Mux13.IN33
pixel_sel[3] => Mux14.IN33
pixel_sel[3] => Mux15.IN33
pixel_sel[3] => Mux16.IN33
pixel_sel[3] => Mux17.IN33
pixel_sel[4] => Mux0.IN32
pixel_sel[4] => Mux1.IN32
pixel_sel[4] => Mux2.IN32
pixel_sel[4] => Mux3.IN32
pixel_sel[4] => Mux4.IN32
pixel_sel[4] => Mux5.IN32
pixel_sel[4] => Mux6.IN32
pixel_sel[4] => Mux7.IN32
pixel_sel[4] => Mux8.IN32
pixel_sel[4] => Mux9.IN32
pixel_sel[4] => Mux10.IN32
pixel_sel[4] => Mux11.IN32
pixel_sel[4] => Mux12.IN32
pixel_sel[4] => Mux13.IN32
pixel_sel[4] => Mux14.IN32
pixel_sel[4] => Mux15.IN32
pixel_sel[4] => Mux16.IN32
pixel_sel[4] => Mux17.IN32
output_pixels[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[8] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[12] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_pixels[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|erase_screen:erase0
clk => clk.IN1
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => x_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => y_to_vga.OUTPUTSELECT
go_erase => colour_to_vga.OUTPUTSELECT
go_erase => colour_to_vga.OUTPUTSELECT
go_erase => colour_to_vga.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => x_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => y_count.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
go_erase => erase_counter.OUTPUTSELECT
x_to_vga[0] <= x_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[1] <= x_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[2] <= x_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[3] <= x_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[4] <= x_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[5] <= x_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[6] <= x_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[7] <= x_to_vga[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[0] <= y_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[1] <= y_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[2] <= y_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[3] <= y_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[4] <= y_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[5] <= y_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[6] <= y_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[0] <= colour_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[1] <= colour_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[2] <= colour_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_erase <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|erase_screen:erase0|background_rom:background
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rmg1:auto_generated.address_a[0]
address_a[1] => altsyncram_rmg1:auto_generated.address_a[1]
address_a[2] => altsyncram_rmg1:auto_generated.address_a[2]
address_a[3] => altsyncram_rmg1:auto_generated.address_a[3]
address_a[4] => altsyncram_rmg1:auto_generated.address_a[4]
address_a[5] => altsyncram_rmg1:auto_generated.address_a[5]
address_a[6] => altsyncram_rmg1:auto_generated.address_a[6]
address_a[7] => altsyncram_rmg1:auto_generated.address_a[7]
address_a[8] => altsyncram_rmg1:auto_generated.address_a[8]
address_a[9] => altsyncram_rmg1:auto_generated.address_a[9]
address_a[10] => altsyncram_rmg1:auto_generated.address_a[10]
address_a[11] => altsyncram_rmg1:auto_generated.address_a[11]
address_a[12] => altsyncram_rmg1:auto_generated.address_a[12]
address_a[13] => altsyncram_rmg1:auto_generated.address_a[13]
address_a[14] => altsyncram_rmg1:auto_generated.address_a[14]
address_a[15] => altsyncram_rmg1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rmg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rmg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rmg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rmg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|game_top:game0|game_over:game_over0
clk => clk.IN1
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => erase_counter.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => x_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => y_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
resetn => colour_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => x_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => y_to_vga.OUTPUTSELECT
ld_game_over => colour_to_vga.OUTPUTSELECT
ld_game_over => colour_to_vga.OUTPUTSELECT
ld_game_over => colour_to_vga.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => x_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => y_count.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
ld_game_over => erase_counter.OUTPUTSELECT
x_to_vga[0] <= x_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[1] <= x_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[2] <= x_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[3] <= x_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[4] <= x_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[5] <= x_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[6] <= x_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[7] <= x_to_vga[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[0] <= y_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[1] <= y_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[2] <= y_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[3] <= y_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[4] <= y_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[5] <= y_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[6] <= y_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[0] <= colour_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[1] <= colour_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[2] <= colour_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_over <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hpi1:auto_generated.address_a[0]
address_a[1] => altsyncram_hpi1:auto_generated.address_a[1]
address_a[2] => altsyncram_hpi1:auto_generated.address_a[2]
address_a[3] => altsyncram_hpi1:auto_generated.address_a[3]
address_a[4] => altsyncram_hpi1:auto_generated.address_a[4]
address_a[5] => altsyncram_hpi1:auto_generated.address_a[5]
address_a[6] => altsyncram_hpi1:auto_generated.address_a[6]
address_a[7] => altsyncram_hpi1:auto_generated.address_a[7]
address_a[8] => altsyncram_hpi1:auto_generated.address_a[8]
address_a[9] => altsyncram_hpi1:auto_generated.address_a[9]
address_a[10] => altsyncram_hpi1:auto_generated.address_a[10]
address_a[11] => altsyncram_hpi1:auto_generated.address_a[11]
address_a[12] => altsyncram_hpi1:auto_generated.address_a[12]
address_a[13] => altsyncram_hpi1:auto_generated.address_a[13]
address_a[14] => altsyncram_hpi1:auto_generated.address_a[14]
address_a[15] => altsyncram_hpi1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hpi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hpi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hpi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hpi1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|game_top:game0|delay_counter:delay0
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
frequency[0] => counter.DATAB
frequency[0] => counter.DATAB
frequency[1] => counter.DATAB
frequency[1] => counter.DATAB
frequency[2] => counter.DATAB
frequency[2] => counter.DATAB
frequency[3] => counter.DATAB
frequency[3] => counter.DATAB
frequency[4] => counter.DATAB
frequency[4] => counter.DATAB
frequency[5] => counter.DATAB
frequency[5] => counter.DATAB
frequency[6] => counter.DATAB
frequency[6] => counter.DATAB
frequency[7] => counter.DATAB
frequency[7] => counter.DATAB
frequency[8] => counter.DATAB
frequency[8] => counter.DATAB
frequency[9] => counter.DATAB
frequency[9] => counter.DATAB
frequency[10] => counter.DATAB
frequency[10] => counter.DATAB
frequency[11] => counter.DATAB
frequency[11] => counter.DATAB
frequency[12] => counter.DATAB
frequency[12] => counter.DATAB
frequency[13] => counter.DATAB
frequency[13] => counter.DATAB
frequency[14] => counter.DATAB
frequency[14] => counter.DATAB
frequency[15] => counter.DATAB
frequency[15] => counter.DATAB
frequency[16] => counter.DATAB
frequency[16] => counter.DATAB
frequency[17] => counter.DATAB
frequency[17] => counter.DATAB
frequency[18] => counter.DATAB
frequency[18] => counter.DATAB
frequency[19] => counter.DATAB
frequency[19] => counter.DATAB
go_frame <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|frame_counter:frame
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
go_frame => counter.OUTPUTSELECT
go_frame => counter.OUTPUTSELECT
go_frame => counter.OUTPUTSELECT
go_frame => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
done_buffer <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|catch_to_sidebar:catch0
clock => cake_out[0]~reg0.CLK
clock => cake_out[1]~reg0.CLK
clock => cake_out[2]~reg0.CLK
clock => cake_out[3]~reg0.CLK
clock => cake_out[4]~reg0.CLK
clock => cake_out[5]~reg0.CLK
clock => cake_out[6]~reg0.CLK
clock => cake_out[7]~reg0.CLK
clock => cake_out[8]~reg0.CLK
clock => cake_out[9]~reg0.CLK
clock => cake_out[10]~reg0.CLK
clock => cake_out[11]~reg0.CLK
clock => cake_out[12]~reg0.CLK
clock => cake_out[13]~reg0.CLK
clock => cake_out[14]~reg0.CLK
clock => cake_out[15]~reg0.CLK
clock => cake_out[16]~reg0.CLK
clock => cake_out[17]~reg0.CLK
clock => caught_num[0]~reg0.CLK
clock => caught_num[1]~reg0.CLK
clock => caught_num[2]~reg0.CLK
resetn => caught_num.OUTPUTSELECT
resetn => caught_num.OUTPUTSELECT
resetn => caught_num.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => cake_out.OUTPUTSELECT
resetn => caught_cake.OUTPUTSELECT
resetn => caught_clr[2].OUTPUTSELECT
resetn => caught_clr[1].OUTPUTSELECT
resetn => caught_clr[0].OUTPUTSELECT
cake1_x[0] => Equal1.IN7
cake1_x[0] => Add1.IN16
cake1_x[0] => Equal3.IN7
cake1_x[0] => Add3.IN16
cake1_x[0] => Equal5.IN7
cake1_x[0] => Add5.IN16
cake1_x[0] => Equal7.IN7
cake1_x[0] => Add7.IN16
cake1_x[0] => Equal9.IN7
cake1_x[1] => Equal1.IN6
cake1_x[1] => Add1.IN15
cake1_x[1] => Add2.IN14
cake1_x[1] => Add3.IN15
cake1_x[1] => Equal5.IN6
cake1_x[1] => Add5.IN15
cake1_x[1] => Add6.IN14
cake1_x[1] => Add7.IN15
cake1_x[1] => Equal9.IN6
cake1_x[2] => Equal1.IN5
cake1_x[2] => Add1.IN14
cake1_x[2] => Add2.IN13
cake1_x[2] => Add3.IN14
cake1_x[2] => Add4.IN12
cake1_x[2] => Add5.IN14
cake1_x[2] => Add6.IN13
cake1_x[2] => Add7.IN14
cake1_x[2] => Equal9.IN5
cake1_x[3] => Equal1.IN4
cake1_x[3] => Add1.IN13
cake1_x[3] => Add2.IN12
cake1_x[3] => Add3.IN13
cake1_x[3] => Add4.IN11
cake1_x[3] => Add5.IN13
cake1_x[3] => Add6.IN12
cake1_x[3] => Add7.IN13
cake1_x[3] => Add8.IN10
cake1_x[4] => Equal1.IN3
cake1_x[4] => Add1.IN12
cake1_x[4] => Add2.IN11
cake1_x[4] => Add3.IN12
cake1_x[4] => Add4.IN10
cake1_x[4] => Add5.IN12
cake1_x[4] => Add6.IN11
cake1_x[4] => Add7.IN12
cake1_x[4] => Add8.IN9
cake1_x[5] => Equal1.IN2
cake1_x[5] => Add1.IN11
cake1_x[5] => Add2.IN10
cake1_x[5] => Add3.IN11
cake1_x[5] => Add4.IN9
cake1_x[5] => Add5.IN11
cake1_x[5] => Add6.IN10
cake1_x[5] => Add7.IN11
cake1_x[5] => Add8.IN8
cake1_x[6] => Equal1.IN1
cake1_x[6] => Add1.IN10
cake1_x[6] => Add2.IN9
cake1_x[6] => Add3.IN10
cake1_x[6] => Add4.IN8
cake1_x[6] => Add5.IN10
cake1_x[6] => Add6.IN9
cake1_x[6] => Add7.IN10
cake1_x[6] => Add8.IN7
cake1_x[7] => Equal1.IN0
cake1_x[7] => Add1.IN9
cake1_x[7] => Add2.IN8
cake1_x[7] => Add3.IN9
cake1_x[7] => Add4.IN7
cake1_x[7] => Add5.IN9
cake1_x[7] => Add6.IN8
cake1_x[7] => Add7.IN9
cake1_x[7] => Add8.IN6
cake2_x[0] => Equal11.IN7
cake2_x[0] => Add10.IN16
cake2_x[0] => Equal13.IN7
cake2_x[0] => Add12.IN16
cake2_x[0] => Equal15.IN7
cake2_x[0] => Add14.IN16
cake2_x[0] => Equal17.IN7
cake2_x[0] => Add16.IN16
cake2_x[0] => Equal19.IN7
cake2_x[1] => Equal11.IN6
cake2_x[1] => Add10.IN15
cake2_x[1] => Add11.IN14
cake2_x[1] => Add12.IN15
cake2_x[1] => Equal15.IN6
cake2_x[1] => Add14.IN15
cake2_x[1] => Add15.IN14
cake2_x[1] => Add16.IN15
cake2_x[1] => Equal19.IN6
cake2_x[2] => Equal11.IN5
cake2_x[2] => Add10.IN14
cake2_x[2] => Add11.IN13
cake2_x[2] => Add12.IN14
cake2_x[2] => Add13.IN12
cake2_x[2] => Add14.IN14
cake2_x[2] => Add15.IN13
cake2_x[2] => Add16.IN14
cake2_x[2] => Equal19.IN5
cake2_x[3] => Equal11.IN4
cake2_x[3] => Add10.IN13
cake2_x[3] => Add11.IN12
cake2_x[3] => Add12.IN13
cake2_x[3] => Add13.IN11
cake2_x[3] => Add14.IN13
cake2_x[3] => Add15.IN12
cake2_x[3] => Add16.IN13
cake2_x[3] => Add17.IN10
cake2_x[4] => Equal11.IN3
cake2_x[4] => Add10.IN12
cake2_x[4] => Add11.IN11
cake2_x[4] => Add12.IN12
cake2_x[4] => Add13.IN10
cake2_x[4] => Add14.IN12
cake2_x[4] => Add15.IN11
cake2_x[4] => Add16.IN12
cake2_x[4] => Add17.IN9
cake2_x[5] => Equal11.IN2
cake2_x[5] => Add10.IN11
cake2_x[5] => Add11.IN10
cake2_x[5] => Add12.IN11
cake2_x[5] => Add13.IN9
cake2_x[5] => Add14.IN11
cake2_x[5] => Add15.IN10
cake2_x[5] => Add16.IN11
cake2_x[5] => Add17.IN8
cake2_x[6] => Equal11.IN1
cake2_x[6] => Add10.IN10
cake2_x[6] => Add11.IN9
cake2_x[6] => Add12.IN10
cake2_x[6] => Add13.IN8
cake2_x[6] => Add14.IN10
cake2_x[6] => Add15.IN9
cake2_x[6] => Add16.IN10
cake2_x[6] => Add17.IN7
cake2_x[7] => Equal11.IN0
cake2_x[7] => Add10.IN9
cake2_x[7] => Add11.IN8
cake2_x[7] => Add12.IN9
cake2_x[7] => Add13.IN7
cake2_x[7] => Add14.IN9
cake2_x[7] => Add15.IN8
cake2_x[7] => Add16.IN9
cake2_x[7] => Add17.IN6
cake3_x[0] => Equal21.IN7
cake3_x[0] => Add19.IN16
cake3_x[0] => Equal23.IN7
cake3_x[0] => Add21.IN16
cake3_x[0] => Equal25.IN7
cake3_x[0] => Add23.IN16
cake3_x[0] => Equal27.IN7
cake3_x[0] => Add25.IN16
cake3_x[0] => Equal29.IN7
cake3_x[1] => Equal21.IN6
cake3_x[1] => Add19.IN15
cake3_x[1] => Add20.IN14
cake3_x[1] => Add21.IN15
cake3_x[1] => Equal25.IN6
cake3_x[1] => Add23.IN15
cake3_x[1] => Add24.IN14
cake3_x[1] => Add25.IN15
cake3_x[1] => Equal29.IN6
cake3_x[2] => Equal21.IN5
cake3_x[2] => Add19.IN14
cake3_x[2] => Add20.IN13
cake3_x[2] => Add21.IN14
cake3_x[2] => Add22.IN12
cake3_x[2] => Add23.IN14
cake3_x[2] => Add24.IN13
cake3_x[2] => Add25.IN14
cake3_x[2] => Equal29.IN5
cake3_x[3] => Equal21.IN4
cake3_x[3] => Add19.IN13
cake3_x[3] => Add20.IN12
cake3_x[3] => Add21.IN13
cake3_x[3] => Add22.IN11
cake3_x[3] => Add23.IN13
cake3_x[3] => Add24.IN12
cake3_x[3] => Add25.IN13
cake3_x[3] => Add26.IN10
cake3_x[4] => Equal21.IN3
cake3_x[4] => Add19.IN12
cake3_x[4] => Add20.IN11
cake3_x[4] => Add21.IN12
cake3_x[4] => Add22.IN10
cake3_x[4] => Add23.IN12
cake3_x[4] => Add24.IN11
cake3_x[4] => Add25.IN12
cake3_x[4] => Add26.IN9
cake3_x[5] => Equal21.IN2
cake3_x[5] => Add19.IN11
cake3_x[5] => Add20.IN10
cake3_x[5] => Add21.IN11
cake3_x[5] => Add22.IN9
cake3_x[5] => Add23.IN11
cake3_x[5] => Add24.IN10
cake3_x[5] => Add25.IN11
cake3_x[5] => Add26.IN8
cake3_x[6] => Equal21.IN1
cake3_x[6] => Add19.IN10
cake3_x[6] => Add20.IN9
cake3_x[6] => Add21.IN10
cake3_x[6] => Add22.IN8
cake3_x[6] => Add23.IN10
cake3_x[6] => Add24.IN9
cake3_x[6] => Add25.IN10
cake3_x[6] => Add26.IN7
cake3_x[7] => Equal21.IN0
cake3_x[7] => Add19.IN9
cake3_x[7] => Add20.IN8
cake3_x[7] => Add21.IN9
cake3_x[7] => Add22.IN7
cake3_x[7] => Add23.IN9
cake3_x[7] => Add24.IN8
cake3_x[7] => Add25.IN9
cake3_x[7] => Add26.IN6
cherry_x[0] => ~NO_FANOUT~
cherry_x[1] => ~NO_FANOUT~
cherry_x[2] => ~NO_FANOUT~
cherry_x[3] => ~NO_FANOUT~
cherry_x[4] => ~NO_FANOUT~
cherry_x[5] => ~NO_FANOUT~
cherry_x[6] => ~NO_FANOUT~
cherry_x[7] => ~NO_FANOUT~
plate_x[0] => Equal1.IN15
plate_x[0] => Equal2.IN15
plate_x[0] => Equal3.IN15
plate_x[0] => Equal4.IN15
plate_x[0] => Equal5.IN15
plate_x[0] => Equal6.IN15
plate_x[0] => Equal7.IN15
plate_x[0] => Equal8.IN15
plate_x[0] => Equal9.IN15
plate_x[0] => Equal11.IN15
plate_x[0] => Equal12.IN15
plate_x[0] => Equal13.IN15
plate_x[0] => Equal14.IN15
plate_x[0] => Equal15.IN15
plate_x[0] => Equal16.IN15
plate_x[0] => Equal17.IN15
plate_x[0] => Equal18.IN15
plate_x[0] => Equal19.IN15
plate_x[0] => Equal21.IN15
plate_x[0] => Equal22.IN15
plate_x[0] => Equal23.IN15
plate_x[0] => Equal24.IN15
plate_x[0] => Equal25.IN15
plate_x[0] => Equal26.IN15
plate_x[0] => Equal27.IN15
plate_x[0] => Equal28.IN15
plate_x[0] => Equal29.IN15
plate_x[1] => Equal1.IN14
plate_x[1] => Equal2.IN14
plate_x[1] => Equal3.IN14
plate_x[1] => Equal4.IN14
plate_x[1] => Equal5.IN14
plate_x[1] => Equal6.IN14
plate_x[1] => Equal7.IN14
plate_x[1] => Equal8.IN14
plate_x[1] => Equal9.IN14
plate_x[1] => Equal11.IN14
plate_x[1] => Equal12.IN14
plate_x[1] => Equal13.IN14
plate_x[1] => Equal14.IN14
plate_x[1] => Equal15.IN14
plate_x[1] => Equal16.IN14
plate_x[1] => Equal17.IN14
plate_x[1] => Equal18.IN14
plate_x[1] => Equal19.IN14
plate_x[1] => Equal21.IN14
plate_x[1] => Equal22.IN14
plate_x[1] => Equal23.IN14
plate_x[1] => Equal24.IN14
plate_x[1] => Equal25.IN14
plate_x[1] => Equal26.IN14
plate_x[1] => Equal27.IN14
plate_x[1] => Equal28.IN14
plate_x[1] => Equal29.IN14
plate_x[2] => Equal1.IN13
plate_x[2] => Equal2.IN13
plate_x[2] => Equal3.IN13
plate_x[2] => Equal4.IN13
plate_x[2] => Equal5.IN13
plate_x[2] => Equal6.IN13
plate_x[2] => Equal7.IN13
plate_x[2] => Equal8.IN13
plate_x[2] => Equal9.IN13
plate_x[2] => Equal11.IN13
plate_x[2] => Equal12.IN13
plate_x[2] => Equal13.IN13
plate_x[2] => Equal14.IN13
plate_x[2] => Equal15.IN13
plate_x[2] => Equal16.IN13
plate_x[2] => Equal17.IN13
plate_x[2] => Equal18.IN13
plate_x[2] => Equal19.IN13
plate_x[2] => Equal21.IN13
plate_x[2] => Equal22.IN13
plate_x[2] => Equal23.IN13
plate_x[2] => Equal24.IN13
plate_x[2] => Equal25.IN13
plate_x[2] => Equal26.IN13
plate_x[2] => Equal27.IN13
plate_x[2] => Equal28.IN13
plate_x[2] => Equal29.IN13
plate_x[3] => Equal1.IN12
plate_x[3] => Equal2.IN12
plate_x[3] => Equal3.IN12
plate_x[3] => Equal4.IN12
plate_x[3] => Equal5.IN12
plate_x[3] => Equal6.IN12
plate_x[3] => Equal7.IN12
plate_x[3] => Equal8.IN12
plate_x[3] => Equal9.IN12
plate_x[3] => Equal11.IN12
plate_x[3] => Equal12.IN12
plate_x[3] => Equal13.IN12
plate_x[3] => Equal14.IN12
plate_x[3] => Equal15.IN12
plate_x[3] => Equal16.IN12
plate_x[3] => Equal17.IN12
plate_x[3] => Equal18.IN12
plate_x[3] => Equal19.IN12
plate_x[3] => Equal21.IN12
plate_x[3] => Equal22.IN12
plate_x[3] => Equal23.IN12
plate_x[3] => Equal24.IN12
plate_x[3] => Equal25.IN12
plate_x[3] => Equal26.IN12
plate_x[3] => Equal27.IN12
plate_x[3] => Equal28.IN12
plate_x[3] => Equal29.IN12
plate_x[4] => Equal1.IN11
plate_x[4] => Equal2.IN11
plate_x[4] => Equal3.IN11
plate_x[4] => Equal4.IN11
plate_x[4] => Equal5.IN11
plate_x[4] => Equal6.IN11
plate_x[4] => Equal7.IN11
plate_x[4] => Equal8.IN11
plate_x[4] => Equal9.IN11
plate_x[4] => Equal11.IN11
plate_x[4] => Equal12.IN11
plate_x[4] => Equal13.IN11
plate_x[4] => Equal14.IN11
plate_x[4] => Equal15.IN11
plate_x[4] => Equal16.IN11
plate_x[4] => Equal17.IN11
plate_x[4] => Equal18.IN11
plate_x[4] => Equal19.IN11
plate_x[4] => Equal21.IN11
plate_x[4] => Equal22.IN11
plate_x[4] => Equal23.IN11
plate_x[4] => Equal24.IN11
plate_x[4] => Equal25.IN11
plate_x[4] => Equal26.IN11
plate_x[4] => Equal27.IN11
plate_x[4] => Equal28.IN11
plate_x[4] => Equal29.IN11
plate_x[5] => Equal1.IN10
plate_x[5] => Equal2.IN10
plate_x[5] => Equal3.IN10
plate_x[5] => Equal4.IN10
plate_x[5] => Equal5.IN10
plate_x[5] => Equal6.IN10
plate_x[5] => Equal7.IN10
plate_x[5] => Equal8.IN10
plate_x[5] => Equal9.IN10
plate_x[5] => Equal11.IN10
plate_x[5] => Equal12.IN10
plate_x[5] => Equal13.IN10
plate_x[5] => Equal14.IN10
plate_x[5] => Equal15.IN10
plate_x[5] => Equal16.IN10
plate_x[5] => Equal17.IN10
plate_x[5] => Equal18.IN10
plate_x[5] => Equal19.IN10
plate_x[5] => Equal21.IN10
plate_x[5] => Equal22.IN10
plate_x[5] => Equal23.IN10
plate_x[5] => Equal24.IN10
plate_x[5] => Equal25.IN10
plate_x[5] => Equal26.IN10
plate_x[5] => Equal27.IN10
plate_x[5] => Equal28.IN10
plate_x[5] => Equal29.IN10
plate_x[6] => Equal1.IN9
plate_x[6] => Equal2.IN9
plate_x[6] => Equal3.IN9
plate_x[6] => Equal4.IN9
plate_x[6] => Equal5.IN9
plate_x[6] => Equal6.IN9
plate_x[6] => Equal7.IN9
plate_x[6] => Equal8.IN9
plate_x[6] => Equal9.IN9
plate_x[6] => Equal11.IN9
plate_x[6] => Equal12.IN9
plate_x[6] => Equal13.IN9
plate_x[6] => Equal14.IN9
plate_x[6] => Equal15.IN9
plate_x[6] => Equal16.IN9
plate_x[6] => Equal17.IN9
plate_x[6] => Equal18.IN9
plate_x[6] => Equal19.IN9
plate_x[6] => Equal21.IN9
plate_x[6] => Equal22.IN9
plate_x[6] => Equal23.IN9
plate_x[6] => Equal24.IN9
plate_x[6] => Equal25.IN9
plate_x[6] => Equal26.IN9
plate_x[6] => Equal27.IN9
plate_x[6] => Equal28.IN9
plate_x[6] => Equal29.IN9
plate_x[7] => Equal1.IN8
plate_x[7] => Equal2.IN8
plate_x[7] => Equal3.IN8
plate_x[7] => Equal4.IN8
plate_x[7] => Equal5.IN8
plate_x[7] => Equal6.IN8
plate_x[7] => Equal7.IN8
plate_x[7] => Equal8.IN8
plate_x[7] => Equal9.IN8
plate_x[7] => Equal11.IN8
plate_x[7] => Equal12.IN8
plate_x[7] => Equal13.IN8
plate_x[7] => Equal14.IN8
plate_x[7] => Equal15.IN8
plate_x[7] => Equal16.IN8
plate_x[7] => Equal17.IN8
plate_x[7] => Equal18.IN8
plate_x[7] => Equal19.IN8
plate_x[7] => Equal21.IN8
plate_x[7] => Equal22.IN8
plate_x[7] => Equal23.IN8
plate_x[7] => Equal24.IN8
plate_x[7] => Equal25.IN8
plate_x[7] => Equal26.IN8
plate_x[7] => Equal27.IN8
plate_x[7] => Equal28.IN8
plate_x[7] => Equal29.IN8
cake1_y[0] => Equal0.IN6
cake1_y[1] => Add0.IN12
cake1_y[2] => Add0.IN11
cake1_y[3] => Add0.IN10
cake1_y[4] => Add0.IN9
cake1_y[5] => Add0.IN8
cake1_y[6] => Add0.IN7
cake2_y[0] => Equal10.IN6
cake2_y[1] => Add9.IN12
cake2_y[2] => Add9.IN11
cake2_y[3] => Add9.IN10
cake2_y[4] => Add9.IN9
cake2_y[5] => Add9.IN8
cake2_y[6] => Add9.IN7
cake3_y[0] => Equal20.IN6
cake3_y[1] => Add18.IN12
cake3_y[2] => Add18.IN11
cake3_y[3] => Add18.IN10
cake3_y[4] => Add18.IN9
cake3_y[5] => Add18.IN8
cake3_y[6] => Add18.IN7
cherry_y[0] => Equal30.IN6
cherry_y[1] => Add27.IN12
cherry_y[2] => Add27.IN11
cherry_y[3] => Add27.IN10
cherry_y[4] => Add27.IN9
cherry_y[5] => Add27.IN8
cherry_y[6] => Add27.IN7
plate_y[0] => Equal0.IN13
plate_y[0] => Equal10.IN13
plate_y[0] => Equal20.IN13
plate_y[0] => Equal30.IN13
plate_y[1] => Equal0.IN12
plate_y[1] => Equal10.IN12
plate_y[1] => Equal20.IN12
plate_y[1] => Equal30.IN12
plate_y[2] => Equal0.IN11
plate_y[2] => Equal10.IN11
plate_y[2] => Equal20.IN11
plate_y[2] => Equal30.IN11
plate_y[3] => Equal0.IN10
plate_y[3] => Equal10.IN10
plate_y[3] => Equal20.IN10
plate_y[3] => Equal30.IN10
plate_y[4] => Equal0.IN9
plate_y[4] => Equal10.IN9
plate_y[4] => Equal20.IN9
plate_y[4] => Equal30.IN9
plate_y[5] => Equal0.IN8
plate_y[5] => Equal10.IN8
plate_y[5] => Equal20.IN8
plate_y[5] => Equal30.IN8
plate_y[6] => Equal0.IN7
plate_y[6] => Equal10.IN7
plate_y[6] => Equal20.IN7
plate_y[6] => Equal30.IN7
cake1_clr[0] => ~NO_FANOUT~
cake1_clr[1] => ~NO_FANOUT~
cake1_clr[2] => ~NO_FANOUT~
cake2_clr[0] => ~NO_FANOUT~
cake2_clr[1] => ~NO_FANOUT~
cake2_clr[2] => ~NO_FANOUT~
cake3_clr[0] => ~NO_FANOUT~
cake3_clr[1] => ~NO_FANOUT~
cake3_clr[2] => ~NO_FANOUT~
cherry_clr[0] => ~NO_FANOUT~
cherry_clr[1] => ~NO_FANOUT~
cherry_clr[2] => ~NO_FANOUT~
cake_out[0] <= cake_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[1] <= cake_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[2] <= cake_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[3] <= cake_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[4] <= cake_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[5] <= cake_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[6] <= cake_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[7] <= cake_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[8] <= cake_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[9] <= cake_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[10] <= cake_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[11] <= cake_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[12] <= cake_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[13] <= cake_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[14] <= cake_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[15] <= cake_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[16] <= cake_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cake_out[17] <= cake_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
caught_num[0] <= caught_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
caught_num[1] <= caught_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
caught_num[2] <= caught_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0
clk => clk.IN5
resetn => resetn.IN1
ld_score => ld_score.IN1
recipe[0] => recipe[0].IN1
recipe[1] => recipe[1].IN1
recipe[2] => recipe[2].IN1
recipe[3] => recipe[3].IN1
recipe[4] => recipe[4].IN1
recipe[5] => recipe[5].IN1
recipe[6] => recipe[6].IN1
recipe[7] => recipe[7].IN1
recipe[8] => recipe[8].IN1
recipe[9] => recipe[9].IN1
recipe[10] => recipe[10].IN1
recipe[11] => recipe[11].IN1
recipe[12] => recipe[12].IN1
recipe[13] => recipe[13].IN1
recipe[14] => recipe[14].IN1
recipe[15] => recipe[15].IN1
recipe[16] => recipe[16].IN1
recipe[17] => recipe[17].IN1
caught_cake[0] => caught_cake[0].IN1
caught_cake[1] => caught_cake[1].IN1
caught_cake[2] => caught_cake[2].IN1
caught_cake[3] => caught_cake[3].IN1
caught_cake[4] => caught_cake[4].IN1
caught_cake[5] => caught_cake[5].IN1
caught_cake[6] => caught_cake[6].IN1
caught_cake[7] => caught_cake[7].IN1
caught_cake[8] => caught_cake[8].IN1
caught_cake[9] => caught_cake[9].IN1
caught_cake[10] => caught_cake[10].IN1
caught_cake[11] => caught_cake[11].IN1
caught_cake[12] => caught_cake[12].IN1
caught_cake[13] => caught_cake[13].IN1
caught_cake[14] => caught_cake[14].IN1
caught_cake[15] => caught_cake[15].IN1
caught_cake[16] => caught_cake[16].IN1
caught_cake[17] => caught_cake[17].IN1
x_to_vga[0] <= x_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[1] <= x_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[2] <= x_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[3] <= x_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[4] <= x_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[5] <= x_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[6] <= x_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_to_vga[7] <= x_to_vga[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[0] <= y_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[1] <= y_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[2] <= y_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[3] <= y_to_vga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[4] <= y_to_vga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[5] <= y_to_vga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_to_vga[6] <= y_to_vga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[0] <= colour_to_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[1] <= colour_to_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_to_vga[2] <= colour_to_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done_score <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|score_result:result0
clock => clock.IN1
resetn => resetn.IN1
score_enable => score_enable.IN1
recipe[0] => recipe[0].IN1
recipe[1] => recipe[1].IN1
recipe[2] => recipe[2].IN1
recipe[3] => recipe[3].IN1
recipe[4] => recipe[4].IN1
recipe[5] => recipe[5].IN1
recipe[6] => recipe[6].IN1
recipe[7] => recipe[7].IN1
recipe[8] => recipe[8].IN1
recipe[9] => recipe[9].IN1
recipe[10] => recipe[10].IN1
recipe[11] => recipe[11].IN1
recipe[12] => recipe[12].IN1
recipe[13] => recipe[13].IN1
recipe[14] => recipe[14].IN1
recipe[15] => recipe[15].IN1
recipe[16] => recipe[16].IN1
recipe[17] => recipe[17].IN1
caught_cake[0] => caught_cake[0].IN1
caught_cake[1] => caught_cake[1].IN1
caught_cake[2] => caught_cake[2].IN1
caught_cake[3] => caught_cake[3].IN1
caught_cake[4] => caught_cake[4].IN1
caught_cake[5] => caught_cake[5].IN1
caught_cake[6] => caught_cake[6].IN1
caught_cake[7] => caught_cake[7].IN1
caught_cake[8] => caught_cake[8].IN1
caught_cake[9] => caught_cake[9].IN1
caught_cake[10] => caught_cake[10].IN1
caught_cake[11] => caught_cake[11].IN1
caught_cake[12] => caught_cake[12].IN1
caught_cake[13] => caught_cake[13].IN1
caught_cake[14] => caught_cake[14].IN1
caught_cake[15] => caught_cake[15].IN1
caught_cake[16] => caught_cake[16].IN1
caught_cake[17] => caught_cake[17].IN1
result_done <= result_done$latch.DB_MAX_OUTPUT_PORT_TYPE
score_result[0] <= score_result.DB_MAX_OUTPUT_PORT_TYPE
score_result[1] <= score_result.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|score_result:result0|order_calculation:o0
clock => order_score[0]~reg0.CLK
clock => order_score[1]~reg0.CLK
clock => order_score[2]~reg0.CLK
clock => order_calc_done.CLK
clock => order_done~reg0.CLK
clock => order_num[0].CLK
clock => order_num[1].CLK
clock => order_num[2].CLK
clock => order_num[3].CLK
clock => order_num[4].CLK
resetn => order_num.OUTPUTSELECT
resetn => order_num.OUTPUTSELECT
resetn => order_num.OUTPUTSELECT
resetn => order_num.OUTPUTSELECT
resetn => order_num.OUTPUTSELECT
resetn => order_done.OUTPUTSELECT
resetn => order_calc_done.OUTPUTSELECT
resetn => order_score[2]~reg0.ENA
resetn => order_score[1]~reg0.ENA
resetn => order_score[0]~reg0.ENA
order_enable => order_num.OUTPUTSELECT
order_enable => order_num.OUTPUTSELECT
order_enable => order_num.OUTPUTSELECT
order_enable => order_num.OUTPUTSELECT
order_enable => order_num.OUTPUTSELECT
order_enable => order_calc_done.DATAA
recipe[0] => Equal0.IN2
recipe[1] => Equal0.IN1
recipe[2] => Equal0.IN0
recipe[3] => Equal1.IN2
recipe[4] => Equal1.IN1
recipe[5] => Equal1.IN0
recipe[6] => Equal2.IN2
recipe[7] => Equal2.IN1
recipe[8] => Equal2.IN0
recipe[9] => Equal3.IN2
recipe[10] => Equal3.IN1
recipe[11] => Equal3.IN0
recipe[12] => Equal4.IN2
recipe[13] => Equal4.IN1
recipe[14] => Equal4.IN0
recipe[15] => ~NO_FANOUT~
recipe[16] => ~NO_FANOUT~
recipe[17] => ~NO_FANOUT~
caught_cake[0] => Equal0.IN5
caught_cake[1] => Equal0.IN4
caught_cake[2] => Equal0.IN3
caught_cake[3] => Equal1.IN5
caught_cake[4] => Equal1.IN4
caught_cake[5] => Equal1.IN3
caught_cake[6] => Equal2.IN5
caught_cake[7] => Equal2.IN4
caught_cake[8] => Equal2.IN3
caught_cake[9] => Equal3.IN5
caught_cake[10] => Equal3.IN4
caught_cake[11] => Equal3.IN3
caught_cake[12] => Equal4.IN5
caught_cake[13] => Equal4.IN4
caught_cake[14] => Equal4.IN3
caught_cake[15] => ~NO_FANOUT~
caught_cake[16] => ~NO_FANOUT~
caught_cake[17] => ~NO_FANOUT~
order_done <= order_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
order_score[0] <= order_score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
order_score[1] <= order_score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
order_score[2] <= order_score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oi1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oi1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oi1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oi1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oi1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oi1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oi1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oi1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oi1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oi1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oi1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oi1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oi1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oi1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oi1:auto_generated.address_a[14]
address_a[15] => altsyncram_2oi1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oi1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|game_top:game0|score:score0|great_rom:great
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tdi1:auto_generated.address_a[0]
address_a[1] => altsyncram_tdi1:auto_generated.address_a[1]
address_a[2] => altsyncram_tdi1:auto_generated.address_a[2]
address_a[3] => altsyncram_tdi1:auto_generated.address_a[3]
address_a[4] => altsyncram_tdi1:auto_generated.address_a[4]
address_a[5] => altsyncram_tdi1:auto_generated.address_a[5]
address_a[6] => altsyncram_tdi1:auto_generated.address_a[6]
address_a[7] => altsyncram_tdi1:auto_generated.address_a[7]
address_a[8] => altsyncram_tdi1:auto_generated.address_a[8]
address_a[9] => altsyncram_tdi1:auto_generated.address_a[9]
address_a[10] => altsyncram_tdi1:auto_generated.address_a[10]
address_a[11] => altsyncram_tdi1:auto_generated.address_a[11]
address_a[12] => altsyncram_tdi1:auto_generated.address_a[12]
address_a[13] => altsyncram_tdi1:auto_generated.address_a[13]
address_a[14] => altsyncram_tdi1:auto_generated.address_a[14]
address_a[15] => altsyncram_tdi1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tdi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tdi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tdi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tdi1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|game_top:game0|score:score0|good_rom:good
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jai1:auto_generated.address_a[0]
address_a[1] => altsyncram_jai1:auto_generated.address_a[1]
address_a[2] => altsyncram_jai1:auto_generated.address_a[2]
address_a[3] => altsyncram_jai1:auto_generated.address_a[3]
address_a[4] => altsyncram_jai1:auto_generated.address_a[4]
address_a[5] => altsyncram_jai1:auto_generated.address_a[5]
address_a[6] => altsyncram_jai1:auto_generated.address_a[6]
address_a[7] => altsyncram_jai1:auto_generated.address_a[7]
address_a[8] => altsyncram_jai1:auto_generated.address_a[8]
address_a[9] => altsyncram_jai1:auto_generated.address_a[9]
address_a[10] => altsyncram_jai1:auto_generated.address_a[10]
address_a[11] => altsyncram_jai1:auto_generated.address_a[11]
address_a[12] => altsyncram_jai1:auto_generated.address_a[12]
address_a[13] => altsyncram_jai1:auto_generated.address_a[13]
address_a[14] => altsyncram_jai1:auto_generated.address_a[14]
address_a[15] => altsyncram_jai1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jai1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jai1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jai1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jai1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|game_top:game0|score:score0|soso_rom:soso
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|cake_rain|game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ebi1:auto_generated.address_a[0]
address_a[1] => altsyncram_ebi1:auto_generated.address_a[1]
address_a[2] => altsyncram_ebi1:auto_generated.address_a[2]
address_a[3] => altsyncram_ebi1:auto_generated.address_a[3]
address_a[4] => altsyncram_ebi1:auto_generated.address_a[4]
address_a[5] => altsyncram_ebi1:auto_generated.address_a[5]
address_a[6] => altsyncram_ebi1:auto_generated.address_a[6]
address_a[7] => altsyncram_ebi1:auto_generated.address_a[7]
address_a[8] => altsyncram_ebi1:auto_generated.address_a[8]
address_a[9] => altsyncram_ebi1:auto_generated.address_a[9]
address_a[10] => altsyncram_ebi1:auto_generated.address_a[10]
address_a[11] => altsyncram_ebi1:auto_generated.address_a[11]
address_a[12] => altsyncram_ebi1:auto_generated.address_a[12]
address_a[13] => altsyncram_ebi1:auto_generated.address_a[13]
address_a[14] => altsyncram_ebi1:auto_generated.address_a[14]
address_a[15] => altsyncram_ebi1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ebi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ebi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ebi1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]


|cake_rain|game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode118w[1].IN0
data[0] => w_anode136w[1].IN1
data[0] => w_anode147w[1].IN0
data[0] => w_anode158w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode180w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode202w[1].IN1
data[1] => w_anode118w[2].IN0
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN1
data[1] => w_anode158w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode180w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode202w[2].IN1
data[2] => w_anode118w[3].IN0
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode158w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode180w[3].IN1
data[2] => w_anode191w[3].IN1
data[2] => w_anode202w[3].IN1
eq[0] <= w_anode118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0


|cake_rain|hex_decoder:H0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|hex_decoder:H1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|cake_rain|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_6vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_6vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_6vm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_6vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_6vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_6vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_6vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_6vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_6vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_6vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_6vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_6vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_6vm1:auto_generated.address_a[9]
address_a[10] => altsyncram_6vm1:auto_generated.address_a[10]
address_a[11] => altsyncram_6vm1:auto_generated.address_a[11]
address_a[12] => altsyncram_6vm1:auto_generated.address_a[12]
address_a[13] => altsyncram_6vm1:auto_generated.address_a[13]
address_a[14] => altsyncram_6vm1:auto_generated.address_a[14]
address_b[0] => altsyncram_6vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_6vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_6vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_6vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_6vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_6vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_6vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_6vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_6vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_6vm1:auto_generated.address_b[9]
address_b[10] => altsyncram_6vm1:auto_generated.address_b[10]
address_b[11] => altsyncram_6vm1:auto_generated.address_b[11]
address_b[12] => altsyncram_6vm1:auto_generated.address_b[12]
address_b[13] => altsyncram_6vm1:auto_generated.address_b[13]
address_b[14] => altsyncram_6vm1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6vm1:auto_generated.clock0
clock1 => altsyncram_6vm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_6vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6vm1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|cake_rain|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|cake_rain|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cake_rain|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|cake_rain|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|cake_rain|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


