$date
	Sun Oct 22 19:05:42 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module divisor_TB $end
$scope module uut $end
$var wire 1 ! CLKOUTD $end
$var wire 1 " calculate $end
$var wire 8 # count [7:0] $end
$var wire 8 $ d [7:0] $end
$var wire 1 % reset $end
$var reg 1 & DONE $end
$var reg 1 ' logico $end
$var reg 8 ( registro [7:0] $end
$var reg 8 ) registro0 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
0&
x%
b0 $
b0 #
x"
1!
$end
#1
0!
#2
1!
#3
0!
#4
1!
#5
0!
#6
1!
#7
0!
#8
1!
#9
0!
#10
1!
b101011 #
0"
#11
0!
#12
1!
#13
0!
#14
1!
#15
0!
#16
1!
#17
0!
#18
1!
#19
0!
#20
1!
#21
0!
#22
1!
#23
0!
#24
1!
#25
0!
#26
1!
#27
0!
#28
1!
#29
0!
#30
1!
#31
0!
#32
1!
#33
0!
#34
1!
#35
0!
#36
1!
#37
0!
#38
1!
#39
0!
#40
1!
#41
0!
#42
1!
#43
0!
#44
1!
#45
0!
#46
1!
#47
0!
#48
1!
#49
0!
#50
1!
#51
0!
#52
1!
#53
0!
#54
1!
#55
0!
#56
1!
#57
0!
#58
1!
#59
0!
#60
b101011 )
1!
1"
#61
0!
#62
1&
b10101 (
b10101 $
1'
1!
#63
0!
#64
1!
#65
0!
#66
1!
#67
0!
#68
1!
#69
0!
#70
1!
#71
0!
#72
1!
#73
0!
#74
1!
#75
0!
#76
1!
#77
0!
#78
1!
#79
0!
#80
1!
0"
#81
0!
#82
1!
#83
0!
#84
1!
#85
0!
#86
1!
#87
0!
#88
1!
#89
0!
#90
1!
#91
0!
#92
1!
#93
0!
#94
1!
#95
0!
#96
1!
#97
0!
#98
1!
#99
0!
#100
1!
#101
0!
#102
1!
#103
0!
#104
1!
#105
0!
#106
1!
#107
0!
#108
1!
#109
0!
#110
1!
#111
0!
#112
1!
#113
0!
#114
1!
#115
0!
#116
1!
#117
0!
#118
1!
#119
0!
#120
1!
#121
0!
#122
1!
#123
0!
#124
1!
#125
0!
#126
1!
#127
0!
#128
1!
#129
0!
#130
1!
#131
0!
#132
1!
#133
0!
#134
1!
#135
0!
#136
1!
#137
0!
#138
1!
#139
0!
#140
1!
#141
0!
#142
1!
#143
0!
#144
1!
#145
0!
#146
1!
#147
0!
#148
1!
#149
0!
#150
1!
#151
0!
#152
1!
#153
0!
#154
1!
#155
0!
#156
1!
#157
0!
#158
1!
#159
0!
#160
1!
#161
0!
#162
1!
#163
0!
#164
1!
#165
0!
#166
1!
#167
0!
#168
1!
#169
0!
#170
1!
#171
0!
#172
1!
#173
0!
#174
1!
#175
0!
#176
1!
#177
0!
#178
1!
#179
0!
#180
1!
#181
0!
#182
1!
#183
0!
#184
1!
#185
0!
#186
1!
#187
0!
#188
1!
#189
0!
#190
1!
#191
0!
#192
1!
#193
0!
#194
1!
#195
0!
#196
1!
#197
0!
#198
1!
#199
0!
#200
1!
