/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [30:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[127] ? in_data[108] : in_data[162];
  assign celloutsig_1_18z = celloutsig_1_3z[1] ? celloutsig_1_0z : celloutsig_1_6z[12];
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_3z = celloutsig_0_1z ^ in_data[83];
  assign celloutsig_0_10z = celloutsig_0_3z ^ celloutsig_0_4z[20];
  assign celloutsig_1_4z = celloutsig_1_3z[1] ^ celloutsig_1_0z;
  assign celloutsig_1_2z = { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_0z } + { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:1], celloutsig_1_2z, celloutsig_1_0z } + { in_data[129:123], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z[24], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } > { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_5z & ~(celloutsig_0_2z);
  assign celloutsig_0_1z = in_data[72] & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = { in_data[125:119], celloutsig_1_1z } * { celloutsig_1_2z[7:6], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[149:146] | in_data[124:121];
  assign celloutsig_1_10z = { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_3z } | { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = ^ in_data[20:6];
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_0z } << in_data[140:138];
  assign celloutsig_1_19z = celloutsig_1_10z[5:2] <<< { celloutsig_1_3z, celloutsig_1_18z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 31'h00000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = { in_data[49:20], celloutsig_0_0z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
