<html>

<head>
<title>Hao Wang's Home Page</title>
</head>

<body>

<table border="0" width = "100%" cellpadding="3">
    <tr>
        <font size="5">Hao Wang</font><br>
        <br>
        Senior Staff Engineer<br>
        Hygon Austin R&D Center<br>
        <br>
    </tr>
</table>


<hr noshade="noshade">
<h3>
    <b>About Me</b>
</h3>
I am a Senior Staff Engineer at Hygon Austin R&D Center (HARC).<br>
Before joining HARC in Oct 2017, I spent 2.5 years at Samsung as a Performance Architect for the Samsung's premium ARM-based CPU that goes into high-end Exynos SOCs.
<br><br>
I received my PhD from University of Wisconsin-Madison working with Prof. <a href="http://icsl.ece.illinois.edu/member.html" target="_blank">Nam Sung Kim</a> in 2015,
and my bachelor from Peking University in 2010.<br>


<hr noshade="noshade">
<h3>
    <b>Industry Experience</b>
</h3>

<ul>
    <p><li>
    Senior Staff Engineer at <font color="maroon">Hygon Austin R&D Center</font>, Oct 2017 - Present<br>
    <ul>
        <p><li>Build performance study & analysis infrastructure (C++/Python) for server CPU architectural design</li></p>
        <ul>
            <li>build simpoint trace analysis framework, performance study flow, and statistics analysis tool</li>
            <li>conduct model vs. silicon correlation; improved correlated ratio from ~70% to 90%+</li>
        </ul>
        <p><li>Architected data prefetcher for next-gen CPU</li></p>
        <ul>
            <li>significant changes to AMD Zenâ€™s design w/ centralized confidence/aggressiveness control</li>
            <li>designed a pointer engine to capture memory access patterns on complicated data structures</li>
        </ul>
    </ul>
    </li></p>

    <p><li>
    Senior Performance Architect at <font color="maroon">Samsung Austin R&D Center</font>, Jun 2015 - Oct 2017<br>
    <ul>
        <p><li>Involved in 4 gens of Exynos mobile CPU design; filed 2 US patents; promoted after 1.5 years</li></p>
        <p><li>Made Exynos M4 score the highest in Geekbench v4 memory latency test among all competitors</li></p>
        <p><li>CPU architecture performance modeling (C++) and analysis</li></p>
        <ul>
            <li>develop a cycle-accurate performance simulator, w/ focus on memory system (LS/PF/MMU/L2)</li>
            <li>analyze workload characteristics & architectural performance bottlenecks</li>
        </ul>
        <p><li>Select of architected performance features:</li></p>
        <ul>
            <li>memory disambiguation, streaming detection & handling, memcpy optimization in Exynos M3</li>
            <li>spatially correlated prefetcher, cache conflict reduction technique in Exynos M4</li>
        </ul>
    </ul>
    </li></p>

    <p><li>
    Co-Op Engineer at <font color="maroon">AMD Research</font>, Jan 2012 - Aug 2012<br>
    <ul>
        <p><li>Joint optimization of workload partitioning and dynamic voltage/frequency/core scaling (DVFS)</li></p>
    </ul>
    </li></p>
</ul>


<hr noshade="noshade">
<h3>
    <b>Eduction</b>
</h3>

<ul>
    <p><li>
    Ph.D. in Computer Architecture, <font color="maroon">University of Wisconsin-Madison</font>, 2015<br>
    <ul>
        <p><li>Thesis: Heterogeneous processors and memory systems</li></p>
        <p><li>Published 6 first-author & 3 second-author papers; 3 US patents granted</li></p>
        <p><li>An integrated gem5+GPGPU-Sim simulator: <a href="http://cpu-gpu-sim.ece.wisc.edu" target="_blank">http://cpu-gpu-sim.ece.wisc.edu</a></li></p>
    </ul>
    </li></p>

    <p><li>
    B.S. in MicroElectronics, <font color="maroon">Peking University</font>, 2010<br>
    </li></p>
</ul>


<hr noshade="noshade">
<h3>
    <b>Publication</b>
</h3>

<ol>
    <p><li>
    <font color="maroon">DUANG: Fast and lightweight page migration in asymmetric memory systems</font>
    <br><u>Hao Wang</u>, Jie Zhang, Sharmila Shridhar, Minwoo Lee, Myoungsoo Jung, Nam Sung Kim
    <br>IEEE Int. Symp. on High-Performance Computer Architecture (<b>HPCA</b>), Feb. 2016.
    </li></p>

    <p><li>
    <font color="maroon">Workload-Aware Optimal Power Allocation on Single-Chip Heterogeneous Processors</font>
    <br>Jaeyoung Jang, <u>Hao Wang</u>, Nam Sung Kim, Euijin Kwon, Jae Lee
    <br>IEEE Transactions on Parallel and Distributed Systems (<b>TPDS</b>), 2016
    </li></p>

    <p><li>
    <font color="maroon">Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor Systems</font>
    <br><u>Hao Wang</u>, Changjae Park, Gyungsu Byun, Jung Ho Ahn, Nam Sung Kim
    <br>IEEE Int. Symp. on High-Performance Computer Architecture (<b>HPCA</b>), Feb. 2015.
    </li></p>
 
    <p><li>
    <font color="maroon">Memory Scheduling Toward High-Throughput Cooperative Heterogeneous Computing</font>
    <br><u>Hao Wang</u>, Ripudaman Singh, Michael Schulte, Nam Sung Kim
    <br>IEEE/ACM Int. Conf. on Parallel Architecture and Compilation Techniques (<b>PACT</b>), Aug. 2014.
    </li></p>

    <p><li>
    <font color="maroon">Maximizing Throughput of Power/Thermal-constrained Processors by Balancing Power Consumption of Cores</font>
    <br>Abhishek A. Sinkar, <u>Hao Wang</u>, Nam Sung Kim
    <br>IEEE Int. Symp. on Quality Electronics Design (<b>ISQED</b>), Mar. 2014.
    </li></p>

    <p><li>
    <font color="maroon">Improving Platform Energy and Chip Area Trade-off in Near-Threshold Computing Environment</font>
    <br><u>Hao Wang</u>, Abhishek A. Sinkar, Nam Sung Kim
    <br>IEEE/ACM Int. Conf. on Computer Aided Design (<b>ICCAD</b>), Nov. 2013.
    </li></p>

    <p><li>
    <font color="maroon">Improving Throughput of Many-core Processors Based on Unreliable Emerging Devices under Power Constraint</font>
    <br><u>Hao Wang</u>, Nam Sung Kim
    <br><b>IEEE Micro</b> Magazine, vol. 33, no. 4, July-Aug. 2013.
    </li></p>

    <p><li>
    <font color="maroon">Workload and Power Budget Partitioning for Single-Chip Heterogeneous Processors</font>
    <br><u>Hao Wang</u>, Vijay Sathish, Ripudaman Singh, Michael Schulte, Nam Sung Kim
    <br>IEEE/ACM Int. Conf. on Parallel Architecture and Compilation Techniques (<b>PACT</b>), Sep. 2012.
    </li></p>

    <p><li>
    <font color="maroon">Workload-Aware Voltage Regulator Optimization for Power Efficient Multi-Core Processors</font>
    <br>Abhishek A. Sinkar, <u>Hao Wang</u>, Nam Sung Kim
    <br>IEEE/ACM Design Automation and Test in European (<b>DATE</b>), Mar. 2012.
    </li></p>

    <p><li>
    <font color="maroon">Asymmetric Issues of FinFET Device after Hot Carrier Injection and Impact on Digital and Analog Circuits</font>
    <br>Chenyue Ma, <u>Hao Wang</u>, Xiufang Zhang, Frank He, Yadong He, Xing Zhang, Xinnan Lin
    <br>IEEE Int. Symp. on Quality Electronics Design (<b>ISQED</b>), Mar. 2010.
    </li></p>
  
</ol>


<hr noshade="noshade">
<h3>
    <b>Professional Services</b>
</h3>
<ul>
    <p><li>
    Program Committee Member
    <ul>
        <li>
        <a href="http://www.esweek.org/cases/about">CASES 2017</a>
        </li>
        <li>
        <a href="http://www.iccd-conf.com/Home.html">ICCD 2017</a>
        </li>
        <li>
        <a href="http://www.iccd-conf.com/2016/Home.html">ICCD 2016</a>
        </li>
    </ul>
    </li></p>

    <p><li>
    Conference Reviewer
    <ul>
        <li>
        <a href="http://www.ipdps.org/ipdps2016/index.html">IPDPS 2016</a>
        </li>
        <li>
        <a href="http://iccd-conf.com/2015/Home.html">ICCD 2015</a>
        </li>
    </ul>
    </li></p>

    <p><li>
    IEEE/ACM Journal Reviewer
    <ul>
        <li>
        <a href="https://www.computer.org/web/cal">Computer Architecture Letters (CAL)</a>
        </li>
        <li>
        <a href="http://taco.acm.org/">IEEE Transactions on Architecture and Code Optimization (TACO)</a>
        </li>
    </ul>
    </li></p>

    <p><li>
    Elsevier Journal Reviewer
    <ul>
        <li>
        <a href="http://www.journals.elsevier.com/microprocessors-and-microsystems/">Microprocessors and Microsystems (MICPRO)<a/>
        </li>
        <li>
        <a href="http://taco.acm.org/">Journal of System and Software (JSS)<a/>
        </li>
    </ul>
    </li></p>

</ul>


<hr noshade="noshade">
<h3>
    <b>Links</b>
</h3>
<ul>

    <p><li>
    <a href="http://cpu-gpu-sim.ece.wisc.edu/">Integrated gem5+GPGPU-Sim Simulator</a>
    </li></p>

</ul>


<hr noshade="noshade">

<a href='https://clustrmaps.com/site/19ub7'  title='Visit tracker'><img src='//clustrmaps.com/map_v2.png?cl=ffffff&w=400&t=tt&d=4J957Aoty8NjxTzTEGiy-A7GmZcXyMFp5dRmFXmnn_E'/></a>

<br>
<br>

</body>

</html>

