Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 14 10:22:10 2018
| Host         : eee-cmp-52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.882      -50.440                     52                 4988       -0.930      -11.246                     13                 4988        1.500        0.000                       0                  1974  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk              -1.882      -50.440                     52                 3931       -0.930      -11.246                     13                 3931        2.000        0.000                       0                  1460  
  dac_2clk_out        0.883        0.000                      0                   24        0.173        0.000                      0                   24        1.500        0.000                       0                    27  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.461        0.000                      0                   45        0.185        0.000                      0                   45        3.500        0.000                       0                    47  
clk_fpga_0            0.918        0.000                      0                  985        0.160        0.000                      0                  985        3.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       clk_fpga_0          0.278        0.000                      0                  169        0.506        0.000                      0                  169  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           52  Failing Endpoints,  Worst Slack       -1.882ns,  Total Violation      -50.440ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.930ns,  Total Violation      -11.246ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.882ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__24/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 6.342ns (65.296%)  route 3.371ns (34.704%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.128 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.128    LIA/InPhaseOutput_reg[13]_bret__3_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.245 r  LIA/InPhaseOutput_reg[13]_bret__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.245    LIA/InPhaseOutput_reg[13]_bret__11_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.484 r  LIA/InPhaseOutput_reg[13]_bret__19_i_2/O[2]
                         net (fo=1, routed)           0.859    14.343    LIA/p_0_in[38]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.301    14.644 r  LIA/InPhaseOutput[13]_bret__24_i_1/O
                         net (fo=1, routed)           0.000    14.644    LIA/InPhaseOutput[13]_bret__24_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__24/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.490    12.402    LIA/dac_clk_i
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__24/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    12.762    LIA/InPhaseOutput_reg[13]_bret__24
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -1.882    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__21/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 6.314ns (65.074%)  route 3.389ns (34.926%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.128 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.128    LIA/InPhaseOutput_reg[13]_bret__3_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.451 r  LIA/InPhaseOutput_reg[13]_bret__11_i_2/O[1]
                         net (fo=6, routed)           0.878    14.328    LIA/p_0_in[33]
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.306    14.634 r  LIA/InPhaseOutput[13]_bret__21_i_1/O
                         net (fo=1, routed)           0.000    14.634    LIA/InPhaseOutput[13]_bret__21_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__21/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__21/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.029    12.759    LIA/InPhaseOutput_reg[13]_bret__21
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__19/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 6.314ns (65.235%)  route 3.365ns (34.765%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.128 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.128    LIA/InPhaseOutput_reg[13]_bret__3_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.451 r  LIA/InPhaseOutput_reg[13]_bret__11_i_2/O[1]
                         net (fo=6, routed)           0.854    14.304    LIA/p_0_in[33]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.306    14.610 r  LIA/InPhaseOutput[13]_bret__19_i_1/O
                         net (fo=1, routed)           0.000    14.610    LIA/InPhaseOutput[13]_bret__19_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__19/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.490    12.402    LIA/dac_clk_i
    SLICE_X35Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__19/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    12.762    LIA/InPhaseOutput_reg[13]_bret__19
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -1.849    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__11/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 6.197ns (64.099%)  route 3.471ns (35.901%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.334 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/O[1]
                         net (fo=9, routed)           0.960    14.293    LIA/p_0_in[29]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306    14.599 r  LIA/InPhaseOutput[13]_bret__11_i_1/O
                         net (fo=1, routed)           0.000    14.599    LIA/InPhaseOutput[13]_bret__11_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__11/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.490    12.402    LIA/dac_clk_i
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__11/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.032    12.763    LIA/InPhaseOutput_reg[13]_bret__11
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__20/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 6.225ns (64.640%)  route 3.405ns (35.360%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.128 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.128    LIA/InPhaseOutput_reg[13]_bret__3_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.367 r  LIA/InPhaseOutput_reg[13]_bret__11_i_2/O[2]
                         net (fo=6, routed)           0.894    14.261    LIA/p_0_in[34]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.301    14.562 r  LIA/InPhaseOutput[13]_bret__20_i_1/O
                         net (fo=1, routed)           0.000    14.562    LIA/InPhaseOutput[13]_bret__20_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__20/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X35Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__20/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031    12.761    LIA/InPhaseOutput_reg[13]_bret__20
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__25/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 6.197ns (64.529%)  route 3.406ns (35.471%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.334 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/O[1]
                         net (fo=9, routed)           0.895    14.229    LIA/p_0_in[29]
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.306    14.535 r  LIA/InPhaseOutput[13]_bret__25_i_1/O
                         net (fo=1, routed)           0.000    14.535    LIA/InPhaseOutput[13]_bret__25_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__25/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.490    12.402    LIA/dac_clk_i
    SLICE_X33Y31         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__25/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    12.762    LIA/InPhaseOutput_reg[13]_bret__25
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__22/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 6.108ns (64.079%)  route 3.424ns (35.921%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.250 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/O[2]
                         net (fo=8, routed)           0.913    14.163    LIA/p_0_in[30]
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.301    14.464 r  LIA/InPhaseOutput[13]_bret__22_i_1/O
                         net (fo=1, routed)           0.000    14.464    LIA/InPhaseOutput[13]_bret__22_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__22/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__22/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.032    12.762    LIA/InPhaseOutput_reg[13]_bret__22
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 6.080ns (64.154%)  route 3.397ns (35.846%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.217 r  LIA/InPhaseOutput_reg[13]_bret_i_2/O[1]
                         net (fo=10, routed)          0.886    14.103    LIA/p_0_in[25]
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.306    14.409 r  LIA/InPhaseOutput[13]_bret__3_i_1/O
                         net (fo=1, routed)           0.000    14.409    LIA/InPhaseOutput[13]_bret__3_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X35Y29         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__3/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.031    12.761    LIA/InPhaseOutput_reg[13]_bret__3
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__13/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 6.073ns (64.081%)  route 3.404ns (35.919%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  LIA/InPhaseOutput_reg[13]_bret_i_2/O[3]
                         net (fo=10, routed)          0.893    14.102    LIA/p_0_in[27]
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.307    14.409 r  LIA/InPhaseOutput[13]_bret__13_i_1/O
                         net (fo=1, routed)           0.000    14.409    LIA/InPhaseOutput[13]_bret__13_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X35Y29         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__13/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.032    12.762    LIA/InPhaseOutput_reg[13]_bret__13
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.615ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]_bret__15/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 6.314ns (66.858%)  route 3.130ns (33.142%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y14         FDRE                                         r  i_analog/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  i_analog/adc_dat_a_reg[13]/Q
                         net (fo=11, routed)          1.693     7.141    LIA/adcInputChannel1[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.712    10.853 r  LIA/resultAccumulator1/P[0]
                         net (fo=3, routed)           0.810    11.663    LIA/resultAccumulator1_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.787 r  LIA/InPhaseOutput[13]_bret__2_i_25/O
                         net (fo=1, routed)           0.000    11.787    LIA/InPhaseOutput[13]_bret__2_i_25_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  LIA/InPhaseOutput_reg[13]_bret__2_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.300    LIA/InPhaseOutput_reg[13]_bret__2_i_17_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  LIA/InPhaseOutput_reg[13]_bret__2_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.426    LIA/InPhaseOutput_reg[13]_bret__2_i_12_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  LIA/InPhaseOutput_reg[13]_bret__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.543    LIA/InPhaseOutput_reg[13]_bret__2_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.660 r  LIA/InPhaseOutput_reg[13]_bret__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.660    LIA/InPhaseOutput_reg[13]_bret__2_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  LIA/InPhaseOutput_reg[13]_bret__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    LIA/InPhaseOutput_reg[13]_bret__2_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  LIA/InPhaseOutput_reg[13]_bret_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.894    LIA/InPhaseOutput_reg[13]_bret_i_3_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.011 r  LIA/InPhaseOutput_reg[13]_bret_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.011    LIA/InPhaseOutput_reg[13]_bret_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.128 r  LIA/InPhaseOutput_reg[13]_bret__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.128    LIA/InPhaseOutput_reg[13]_bret__3_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.451 r  LIA/InPhaseOutput_reg[13]_bret__11_i_2/O[1]
                         net (fo=6, routed)           0.619    14.069    LIA/p_0_in[33]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.306    14.375 r  LIA/InPhaseOutput[13]_bret__15_i_1/O
                         net (fo=1, routed)           0.000    14.375    LIA/InPhaseOutput[13]_bret__15_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__15/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.489    12.401    LIA/dac_clk_i
    SLICE_X33Y30         FDRE                                         r  LIA/InPhaseOutput_reg[13]_bret__15/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.031    12.761    LIA/InPhaseOutput_reg[13]_bret__15
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                 -1.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.930ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 f  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 f  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.228    i_analog/adc_dat_a_i[3]
    ILOGIC_X0Y13         FDRE                                         r  i_analog/adc_dat_a_reg[1]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y13         FDRE                                         r  i_analog/adc_dat_a_reg[1]_fret/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     5.158    i_analog/adc_dat_a_reg[1]_fret
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.901ns  (arrival time - required time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[9]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.860ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.860     4.260 f  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.260    i_analog/adc_dat_a_i[11]
    ILOGIC_X0Y40         FDRE                                         r  i_analog/adc_dat_a_reg[9]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.773     4.935    i_analog/adc_clk_o
    ILOGIC_X0Y40         FDRE                                         r  i_analog/adc_dat_a_reg[9]_fret/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.035     4.970    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.191     5.161    i_analog/adc_dat_a_reg[9]_fret
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.898ns  (arrival time - required time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[10]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.863ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T15                  IBUF (Prop_ibuf_I_O)         0.863     4.263 f  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.263    i_analog/adc_dat_a_i[12]
    ILOGIC_X0Y39         FDRE                                         r  i_analog/adc_dat_a_reg[10]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.773     4.935    i_analog/adc_clk_o
    ILOGIC_X0Y39         FDRE                                         r  i_analog/adc_dat_a_reg[10]_fret/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.035     4.970    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.191     5.161    i_analog/adc_dat_a_reg[10]_fret
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.892ns  (arrival time - required time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[8]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.870     4.270 f  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     4.270    i_analog/adc_dat_a_i[10]
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]_fret/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y43         FDRE (Hold_fdre_C_D)         0.191     5.162    i_analog/adc_dat_a_reg[8]_fret
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.878ns  (arrival time - required time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[7]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         0.884     4.284 f  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     4.284    i_analog/adc_dat_a_i[9]
    ILOGIC_X0Y42         FDRE                                         r  i_analog/adc_dat_a_reg[7]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y42         FDRE                                         r  i_analog/adc_dat_a_reg[7]_fret/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_D)         0.191     5.162    i_analog/adc_dat_a_reg[7]_fret
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                 -0.878    

Slack (VIOLATED) :        -0.875ns  (arrival time - required time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[12]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.879ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 f  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         0.879     4.279 f  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     4.279    i_analog/adc_dat_a_i[14]
    ILOGIC_X0Y32         FDRE                                         r  i_analog/adc_dat_a_reg[12]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.766     4.928    i_analog/adc_clk_o
    ILOGIC_X0Y32         FDRE                                         r  i_analog/adc_dat_a_reg[12]_fret/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.035     4.963    
    ILOGIC_X0Y32         FDRE (Hold_fdre_C_D)         0.191     5.154    i_analog/adc_dat_a_reg[12]_fret
  -------------------------------------------------------------------
                         required time                         -5.154    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[6]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         0.890     4.290 f  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.290    i_analog/adc_dat_a_i[8]
    ILOGIC_X0Y41         FDRE                                         r  i_analog/adc_dat_a_reg[6]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y41         FDRE                                         r  i_analog/adc_dat_a_reg[6]_fret/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.191     5.162    i_analog/adc_dat_a_reg[6]_fret
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.847ns  (arrival time - required time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[0]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.911ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 f  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.911     4.311 f  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.311    i_analog/adc_dat_a_i[2]
    ILOGIC_X0Y35         FDRE                                         r  i_analog/adc_dat_a_reg[0]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y35         FDRE                                         r  i_analog/adc_dat_a_reg[0]_fret/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.191     5.158    i_analog/adc_dat_a_reg[0]_fret
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.840ns  (arrival time - required time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[2]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.918ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 f  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.918     4.318 f  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.318    i_analog/adc_dat_a_i[4]
    ILOGIC_X0Y36         FDRE                                         r  i_analog/adc_dat_a_reg[2]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.770     4.932    i_analog/adc_clk_o
    ILOGIC_X0Y36         FDRE                                         r  i_analog/adc_dat_a_reg[2]_fret/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.191     5.158    i_analog/adc_dat_a_reg[2]_fret
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.837ns  (arrival time - required time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_dat_a_reg[3]_fret/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 f  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         0.913     4.313 f  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.313    i_analog/adc_dat_a_i[5]
    ILOGIC_X0Y29         FDRE                                         r  i_analog/adc_dat_a_reg[3]_fret/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.762     4.924    i_analog/adc_clk_o
    ILOGIC_X0Y29         FDRE                                         r  i_analog/adc_dat_a_reg[3]_fret/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty            0.035     4.959    
    ILOGIC_X0Y29         FDRE (Hold_fdre_C_D)         0.191     5.150    i_analog/adc_dat_a_reg[3]_fret
  -------------------------------------------------------------------
                         required time                         -5.150    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                 -0.837    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y12     i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y11     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y4     i_scope/adc_a_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/adc_a_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y2     i_scope/adc_a_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y3     i_scope/adc_a_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5     i_scope/adc_a_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y3     i_scope/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4     i_scope/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5     i_scope/adc_b_buf_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y32    i_scope/adc_raddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y32    i_scope/adc_raddr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y34    i_scope/adc_raddr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y36     i_scope/adc_rval_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y36     i_scope/adc_rval_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y36     i_scope/adc_rval_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y36     i_scope/adc_rval_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y28    i_scope/i_dfilt1_cha/r01_reg_reg[30]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y25    LIA/resultAccumulator_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y25    LIA/resultAccumulator_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y25    i_scope/i_dfilt1_cha/r01_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y25    i_scope/i_dfilt1_cha/r01_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y25    i_scope/i_dfilt1_cha/r01_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y25    i_scope/i_dfilt1_cha/r5_reg_reg[10]_bret__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y24    i_scope/i_dfilt1_chb/r5_reg_reg[10]_bret/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y24    i_scope/i_dfilt1_chb/r5_reg_reg[10]_bret__0/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.456ns (21.321%)  route 1.683ns (78.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.753     4.914    i_analog/dac_2clk
    SLICE_X40Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  i_analog/dac_pwm_r_reg[2]/Q
                         net (fo=1, routed)           1.683     7.053    i_analog/dac_pwm_r[2]
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 1.130ns (50.247%)  route 1.119ns (49.753%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_r_reg[2]/Q
                         net (fo=4, routed)           1.119     6.490    i_analog/dac_pwm_vcnt_r[2]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i_analog/dac_pwm_r[3]_i_4/O
                         net (fo=1, routed)           0.000     6.614    i_analog/dac_pwm_r[3]_i_4_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  i_analog/dac_pwm_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    i_analog/dac_pwm_r0
    SLICE_X41Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.575     8.487    i_analog/dac_2clk
    SLICE_X41Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
                         clock pessimism              0.402     8.889    
                         clock uncertainty           -0.063     8.826    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)       -0.198     8.628    i_analog/dac_pwm_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 1.130ns (53.564%)  route 0.980ns (46.436%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_r_reg[3]/Q
                         net (fo=4, routed)           0.980     6.351    i_analog/dac_pwm_vcnt_r[3]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.475 r  i_analog/dac_pwm_r[0]_i_4/O
                         net (fo=1, routed)           0.000     6.475    i_analog/dac_pwm_r[0]_i_4_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.025 r  i_analog/dac_pwm_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_analog/dac_pwm_r_reg[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.575     8.487    i_analog/dac_2clk
    SLICE_X40Y42         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
                         clock pessimism              0.402     8.889    
                         clock uncertainty           -0.063     8.826    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)       -0.198     8.628    i_analog/dac_pwm_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.117ns (53.177%)  route 0.984ns (46.823%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419     5.334 f  i_analog/dac_pwm_vcnt_r_reg[6]/Q
                         net (fo=4, routed)           0.984     6.318    i_analog/dac_pwm_vcnt_r[6]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.297     6.615 r  i_analog/dac_pwm_r[2]_i_2/O
                         net (fo=1, routed)           0.000     6.615    i_analog/dac_pwm_r[2]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.016 r  i_analog/dac_pwm_r_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    i_analog/dac_pwm_r_reg[2]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.575     8.487    i_analog/dac_2clk
    SLICE_X40Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
                         clock pessimism              0.402     8.889    
                         clock uncertainty           -0.063     8.826    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)       -0.198     8.628    i_analog/dac_pwm_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.704ns (31.130%)  route 1.557ns (68.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.893     6.264    i_analog/dac_pwm_vcnt[0]
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.388 r  i_analog/dac_pwm_vcnt[6]_i_2/O
                         net (fo=1, routed)           0.665     7.053    i_analog/dac_pwm_vcnt[6]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.177    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029     8.856    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.704ns (31.505%)  route 1.531ns (68.495%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.845     6.217    i_analog/dac_pwm_vcnt[6]
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.341 r  i_analog/dac_pwm_vcnt[4]_i_2/O
                         net (fo=2, routed)           0.685     7.026    i_analog/dac_pwm_vcnt[4]_i_2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.150 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.150    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029     8.856    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.704ns (31.607%)  route 1.523ns (68.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.845     6.217    i_analog/dac_pwm_vcnt[6]
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.341 r  i_analog/dac_pwm_vcnt[4]_i_2/O
                         net (fo=2, routed)           0.678     7.018    i_analog/dac_pwm_vcnt[4]_i_2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  i_analog/dac_pwm_vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.142    i_analog/dac_pwm_vcnt[4]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031     8.858    i_analog/dac_pwm_vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.456ns (35.262%)  route 0.837ns (64.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.753     4.914    i_analog/dac_2clk
    SLICE_X41Y42         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  i_analog/dac_pwm_r_reg[1]/Q
                         net (fo=1, routed)           0.837     6.207    i_analog/dac_pwm_r[1]
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.117ns (57.239%)  route 0.834ns (42.761%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419     5.334 f  i_analog/dac_pwm_vcnt_r_reg[6]/Q
                         net (fo=4, routed)           0.834     6.169    i_analog/dac_pwm_vcnt_r[6]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.297     6.466 r  i_analog/dac_pwm_r[1]_i_2/O
                         net (fo=1, routed)           0.000     6.466    i_analog/dac_pwm_r[1]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.867 r  i_analog/dac_pwm_r_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_analog/dac_pwm_r_reg[1]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.575     8.487    i_analog/dac_2clk
    SLICE_X41Y42         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
                         clock pessimism              0.402     8.889    
                         clock uncertainty           -0.063     8.826    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.198     8.628    i_analog/dac_pwm_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.711%)  route 0.753ns (62.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.467 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.753     4.914    i_analog/dac_2clk
    SLICE_X41Y41         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  i_analog/dac_pwm_r_reg[3]/Q
                         net (fo=1, routed)           0.753     6.123    i_analog/dac_pwm_r[3]
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.555     8.467    i_analog/dac_2clk
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/C
                         clock pessimism              0.364     8.831    
                         clock uncertainty           -0.063     8.768    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     7.934    i_analog/dac_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  1.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.394%)  route 0.092ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           0.092     1.881    i_analog/dac_pwm_vcnt[2]
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.047     1.707    i_analog/dac_pwm_vcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.111     1.899    i_analog/dac_pwm_vcnt[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.944    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092     1.752    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.112     1.900    i_analog/dac_pwm_vcnt[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  i_analog/dac_pwm_vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.945    i_analog/dac_pwm_vcnt[5]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091     1.751    i_analog/dac_pwm_vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.954%)  route 0.147ns (51.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[7]/Q
                         net (fo=4, routed)           0.147     1.935    i_analog/dac_pwm_vcnt[7]
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.078     1.741    i_analog/dac_pwm_vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.142     1.930    i_analog/dac_pwm_vcnt[6]
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.076     1.736    i_analog/dac_pwm_vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.820%)  route 0.125ns (40.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.125     1.913    i_analog/dac_pwm_vcnt[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  i_analog/dac_pwm_vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.958    i_analog/dac_pwm_vcnt[4]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     1.752    i_analog/dac_pwm_vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.628%)  route 0.126ns (40.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.126     1.914    i_analog/dac_pwm_vcnt[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.959    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     1.751    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.071%)  route 0.146ns (43.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           0.146     1.934    i_analog/dac_pwm_vcnt[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.979 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.979    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.091     1.738    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.525%)  route 0.176ns (55.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.176     1.964    i_analog/dac_pwm_vcnt[3]
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.047     1.710    i_analog/dac_pwm_vcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.795%)  route 0.213ns (60.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=7, routed)           0.213     2.001    i_analog/dac_pwm_vcnt[4]
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.075     1.738    i_analog/dac_pwm_vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   i_analog/i_dac2_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    i_analog/dac_pwm_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    i_analog/dac_pwm_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     i_analog/dac_pwm_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    i_analog/dac_pwm_reg[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    i_analog/i_dac_wrt/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X40Y42    i_analog/dac_pwm_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X41Y42    i_analog/dac_pwm_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X40Y41    i_analog/dac_pwm_r_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y42    i_analog/dac_pwm_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y42    i_analog/dac_pwm_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y41    i_analog/dac_pwm_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y41    i_analog/dac_pwm_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y42    i_analog/dac_pwm_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y42    i_analog/dac_pwm_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y41    i_analog/dac_pwm_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y41    i_analog/dac_pwm_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y43    i_analog/dac_pwm_vcnt_r_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y44    i_analog/dac_pwm_vcnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   i_analog/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    i_analog/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   i_analog/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.456ns (18.594%)  route 1.996ns (81.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.996     7.369    i_analog/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  i_analog/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y69         ODDR                                         f  i_analog/i_dac_11/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.613%)  route 1.994ns (81.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.994     7.366    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         f  i_analog/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.456ns (18.695%)  route 1.983ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.983     7.355    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         f  i_analog/i_dac_9/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.456ns (18.803%)  route 1.969ns (81.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.969     7.341    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         f  i_analog/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.456ns (18.925%)  route 1.953ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.953     7.326    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.456ns (18.975%)  route 1.947ns (81.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.947     7.319    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         f  i_analog/i_dac_2/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.832    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.948     7.320    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         f  i_analog/i_dac_13/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.104%)  route 1.931ns (80.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.931     7.303    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         f  i_analog/i_dac_1/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.456ns (19.090%)  route 1.933ns (80.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.933     7.305    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         f  i_analog/i_dac_sel/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.163%)  route 1.924ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.924     7.296    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         f  i_analog/i_dac_0/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_3/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.378%)  route 0.776ns (84.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.776     2.565    i_analog/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_3
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.942%)  route 0.803ns (85.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.803     2.592    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.141ns (14.860%)  route 0.808ns (85.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.808     2.597    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.628%)  route 0.823ns (85.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.823     2.612    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.661%)  route 0.821ns (85.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.821     2.610    i_analog/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.141ns (14.447%)  route 0.835ns (85.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.835     2.624    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.192%)  route 0.852ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.852     2.642    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.180%)  route 0.853ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.853     2.643    i_analog/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.890%)  route 0.874ns (86.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.874     2.663    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.667%)  route 0.891ns (86.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.891     2.680    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   i_analog/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    i_analog/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    i_analog/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    i_analog/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    i_analog/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    i_analog/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    i_analog/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    i_analog/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    i_analog/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    i_analog/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y35    i_analog/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y35    i_analog/dac_dat_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y35    i_analog/dac_dat_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y35    i_analog/dac_dat_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y35    i_analog/dac_dat_b_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    i_analog/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    i_analog/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    i_analog/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    i_analog/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    i_analog/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    i_analog/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y82    i_analog/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    i_analog/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75    i_analog/dac_dat_a_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.773ns (27.205%)  route 4.744ns (72.795%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.175     9.674    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.499    10.691    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X9Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/C
                         clock pessimism              0.230    10.922    
                         clock uncertainty           -0.125    10.797    
    SLICE_X9Y32          FDRE (Setup_fdre_C_CE)      -0.205    10.592    i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.773ns (27.205%)  route 4.744ns (72.795%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.175     9.674    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.499    10.691    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X9Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[19]/C
                         clock pessimism              0.230    10.922    
                         clock uncertainty           -0.125    10.797    
    SLICE_X9Y32          FDRE (Setup_fdre_C_CE)      -0.205    10.592    i_ps/i_hp0_dmaster/ddr_a_curr_reg[19]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.773ns (27.388%)  route 4.701ns (72.612%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.132     9.630    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.501    10.693    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X6Y35          FDRE (Setup_fdre_C_CE)      -0.169    10.630    i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.773ns (27.388%)  route 4.701ns (72.612%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.132     9.630    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.501    10.693    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X6Y35          FDRE (Setup_fdre_C_CE)      -0.169    10.630    i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.773ns (27.388%)  route 4.701ns (72.612%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.132     9.630    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.501    10.693    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y35          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X6Y35          FDRE (Setup_fdre_C_CE)      -0.169    10.630    i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.773ns (27.828%)  route 4.598ns (72.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.029     9.528    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.497    10.689    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X9Y31          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[23]/C
                         clock pessimism              0.230    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    10.590    i_ps/i_hp0_dmaster/ddr_a_curr_reg[23]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.773ns (27.824%)  route 4.599ns (72.176%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.030     9.529    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.498    10.690    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    10.591    i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.773ns (27.824%)  route 4.599ns (72.176%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.030     9.529    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.498    10.690    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    10.591    i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.773ns (27.824%)  route 4.599ns (72.176%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.877     8.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124     8.498 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.030     9.529    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.498    10.690    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[24]/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.205    10.591    i_ps/i_hp0_dmaster/ddr_a_curr_reg[24]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.773ns (28.227%)  route 4.508ns (71.773%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.498     5.932    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.056 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.767     6.823    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.427     7.374    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.498 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.730     8.227    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X4Y22          LUT3 (Prop_lut3_I2_O)        0.124     8.351 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1/O
                         net (fo=32, routed)          1.086     9.438    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.499    10.691    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y33          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[23]/C
                         clock pessimism              0.230    10.922    
                         clock uncertainty           -0.125    10.797    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    10.592    i_ps/i_hp0_dmaster/ddr_b_curr_reg[23]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  1.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_scope/addr_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/addr_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.562     0.903    i_scope/adcbuf_clk_i
    SLICE_X8Y13          FDRE                                         r  i_scope/addr_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  i_scope/addr_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.122    i_scope/addr_sync[0]
    SLICE_X8Y13          FDRE                                         r  i_scope/addr_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.829     1.199    i_scope/adcbuf_clk_i
    SLICE_X8Y13          FDRE                                         r  i_scope/addr_sync_reg[1]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.060     0.963    i_scope/addr_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/sys_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/sys_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X5Y42          FDRE                                         r  i_pid/i_bridge_pid/sys_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_pid/i_bridge_pid/sys_do_reg/Q
                         net (fo=4, routed)           0.121     1.187    i_pid/i_bridge_pid/sys_do
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.045     1.232 r  i_pid/i_bridge_pid/sys_wr_i_1/O
                         net (fo=1, routed)           0.000     1.232    i_pid/i_bridge_pid/sys_wr_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  i_pid/i_bridge_pid/sys_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.852     1.222    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X4Y42          FDRE                                         r  i_pid/i_bridge_pid/sys_wr_reg/C
                         clock pessimism             -0.284     0.938    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.120     1.058    i_pid/i_bridge_pid/sys_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/wdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y43          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/i_gp0_slave/wr_wdata_reg[0]/Q
                         net (fo=2, routed)           0.129     1.196    i_pid/i_bridge_pid/sys_wdata_i[0]
    SLICE_X2Y42          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.852     1.222    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X2Y42          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[0]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.070     1.011    i_pid/i_bridge_pid/wdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_wp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.575     0.916    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/Q
                         net (fo=3, routed)           0.109     1.166    i_ps/i_hp0_dmaster/ddr_a_curr_o[10]
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.211 r  i_ps/i_hp0_dmaster/ddr_wp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.211    i_ps/i_hp0_dmaster/ddr_wp[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.841     1.211    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[10]/C
                         clock pessimism             -0.282     0.929    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.091     1.020    i_ps/i_hp0_dmaster/ddr_wp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_bresp_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y46          FDRE                                         r  i_ps/i_gp0_slave/wr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/i_gp0_slave/wr_error_reg/Q
                         net (fo=2, routed)           0.143     1.210    i_ps/i_gp0_slave/wr_error
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.255 r  i_ps/i_gp0_slave/axi_bresp_o[1]_i_2/O
                         net (fo=1, routed)           0.000     1.255    i_ps/i_gp0_slave/p_1_out[1]
    SLICE_X4Y46          FDRE                                         r  i_ps/i_gp0_slave/axi_bresp_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y46          FDRE                                         r  i_ps/i_gp0_slave/axi_bresp_o_reg[1]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.120     1.062    i_ps/i_gp0_slave/axi_bresp_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/ack_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/ack_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y45          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  i_ps/i_gp0_slave/ack_cnt_reg[2]/Q
                         net (fo=5, routed)           0.095     1.184    i_ps/i_gp0_slave/ack_cnt_reg_n_0_[2]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.229 r  i_ps/i_gp0_slave/ack_cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.229    i_ps/i_gp0_slave/ack_cnt[5]_i_3_n_0
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[5]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     1.031    i_ps/i_gp0_slave/ack_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.571     0.912    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X0Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.148     1.059 r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/Q
                         net (fo=2, routed)           0.074     1.133    i_ps/i_hp0_dmaster/ddr_b_prev
    SLICE_X0Y26          LUT4 (Prop_lut4_I1_O)        0.098     1.231 r  i_ps/i_hp0_dmaster/ddr_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    i_ps/i_hp0_dmaster/ddr_status[1]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.836     1.206    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X0Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/C
                         clock pessimism             -0.294     0.912    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.120     1.032    i_ps/i_hp0_dmaster/ddr_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/rd_arid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.583     0.924    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y46          FDRE                                         r  i_ps/i_gp0_slave/rd_arid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/i_gp0_slave/rd_arid_reg[3]/Q
                         net (fo=1, routed)           0.128     1.193    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_RID[3]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[3])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_a_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.572     0.913    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.128     1.041 r  i_ps/i_hp0_dmaster/ddr_a_prev_reg/Q
                         net (fo=2, routed)           0.076     1.117    i_ps/i_hp0_dmaster/ddr_a_prev
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.099     1.216 r  i_ps/i_hp0_dmaster/ddr_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    i_ps/i_hp0_dmaster/ddr_status[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.837     1.207    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[0]/C
                         clock pessimism             -0.294     0.913    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.091     1.003    i_ps/i_hp0_dmaster/ddr_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/rd_arid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.113%)  route 0.130ns (47.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.583     0.924    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y46          FDRE                                         r  i_ps/i_gp0_slave/rd_arid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/i_gp0_slave/rd_arid_reg[4]/Q
                         net (fo=1, routed)           0.130     1.194    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_RID[4]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[4])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2    i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2    i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y38    i_pid/i_bridge_pid/addr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y39    i_pid/i_bridge_pid/addr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y39    i_pid/i_bridge_pid/addr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y39    i_pid/i_bridge_pid/addr_o_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y42    i_pid/i_bridge_pid/wdata_o_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13    i_scope/addr_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13    i_scope/addr_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13    i_scope/addr_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y45    i_ps/i_gp0_slave/ack_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y38    i_pid/i_bridge_pid/addr_o_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y38    i_pid/i_bridge_pid/addr_o_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 i_scope/adc_wp_trig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.117ns (38.261%)  route 3.416ns (61.739%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.708     4.869    i_scope/adc_clk_i
    SLICE_X3Y25          FDRE                                         r  i_scope/adc_wp_trig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.288 r  i_scope/adc_wp_trig_reg[5]/Q
                         net (fo=1, routed)           0.648     5.936    i_scope/adc_wp_trig[5]
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.299     6.235 r  i_scope/sys_rdata_o[5]_INST_0_i_17/O
                         net (fo=1, routed)           0.748     6.983    i_scope/sys_rdata_o[5]_INST_0_i_17_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.107 r  i_scope/sys_rdata_o[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.107    i_scope/sys_rdata_o[5]_INST_0_i_12_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     7.321 r  i_scope/sys_rdata_o[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.493     7.813    i_scope/sys_rdata_o[5]_INST_0_i_8_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.297     8.110 r  i_scope/sys_rdata_o[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.110    i_scope/sys_rdata_o[5]_INST_0_i_5_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     8.327 r  i_scope/sys_rdata_o[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.373     8.700    i_scope/sys_rdata_o[5]_INST_0_i_3_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.299     8.999 r  i_scope/sys_rdata_o[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.550     9.549    i_scope/sys_rdata_o[5]_INST_0_i_1_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  i_scope/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.605    10.278    sys_rdata[37]
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.402 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000    10.402    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X4Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.536    10.728    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty           -0.125    10.603    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.077    10.680    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_aa_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.907ns (35.576%)  route 3.453ns (64.424%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.674     4.835    i_scope/adc_clk_i
    SLICE_X12Y34         FDRE                                         r  i_scope/set_b_filt_aa_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  i_scope/set_b_filt_aa_reg[8]/Q
                         net (fo=2, routed)           1.029     6.383    i_scope/set_b_filt_aa_reg_n_0_[8]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  i_scope/sys_rdata_o[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.507    i_scope/sys_rdata_o[8]_INST_0_i_11_n_0
    SLICE_X12Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     6.716 r  i_scope/sys_rdata_o[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.692     7.408    i_scope/sys_rdata_o[8]_INST_0_i_7_n_0
    SLICE_X14Y29         LUT5 (Prop_lut5_I4_O)        0.297     7.705 r  i_scope/sys_rdata_o[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.705    i_scope/sys_rdata_o[8]_INST_0_i_4_n_0
    SLICE_X14Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.917 r  i_scope/sys_rdata_o[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.565     8.482    i_scope/sys_rdata_o[8]_INST_0_i_3_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.781 r  i_scope/sys_rdata_o[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.722     9.503    i_scope/sys_rdata_o[8]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.627 r  i_scope/sys_rdata_o[8]_INST_0/O
                         net (fo=1, routed)           0.444    10.072    sys_rdata[40]
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.196 r  i_ps_i_24/O
                         net (fo=1, routed)           0.000    10.196    i_ps/i_gp0_slave/sys_rdata_i[8]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.125    10.569    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    10.598    i_ps/i_gp0_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buf_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.702ns (52.057%)  route 2.488ns (47.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.707     4.869    i_scope/adc_clk_i
    RAMB36_X1Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.323 r  i_scope/adc_a_buf_reg_3/DOBDO[0]
                         net (fo=1, routed)           2.054     9.376    i_scope/adc_a_rd[6]
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.500 r  i_scope/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.435     9.935    sys_rdata[38]
    SLICE_X7Y36          LUT4 (Prop_lut4_I3_O)        0.124    10.059 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000    10.059    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X7Y36          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.501    10.693    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y36          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.125    10.568    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.029    10.597    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 i_scope/set_a_filt_pp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.917ns (36.730%)  route 3.302ns (63.270%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.661     4.822    i_scope/adc_clk_i
    SLICE_X10Y25         FDRE                                         r  i_scope/set_a_filt_pp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  i_scope/set_a_filt_pp_reg[0]/Q
                         net (fo=2, routed)           0.710     6.050    i_scope/set_a_filt_pp_reg_n_0_[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.174 r  i_scope/sys_rdata_o[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.992     7.166    i_scope/sys_rdata_o[0]_INST_0_i_16_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.290 r  i_scope/sys_rdata_o[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.290    i_scope/sys_rdata_o[0]_INST_0_i_13_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     7.507 r  i_scope/sys_rdata_o[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.871     8.377    i_scope/sys_rdata_o[0]_INST_0_i_9_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  i_scope/sys_rdata_o[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.676    i_scope/sys_rdata_o[0]_INST_0_i_6_n_0
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.214     8.890 r  i_scope/sys_rdata_o[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.435     9.325    i_scope/sys_rdata_o[0]_INST_0_i_2_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.297     9.622 r  i_scope/sys_rdata_o[0]_INST_0/O
                         net (fo=1, routed)           0.295     9.917    sys_rdata[32]
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    10.041 r  i_ps_i_32/O
                         net (fo=1, routed)           0.000    10.041    i_ps/i_gp0_slave/sys_rdata_i[0]
    SLICE_X9Y21          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.495    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X9Y21          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.562    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    10.591    i_ps/i_gp0_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buf_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.702ns (51.848%)  route 2.509ns (48.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.708     4.870    i_scope/adc_clk_i
    RAMB36_X2Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.324 r  i_scope/adc_a_buf_reg_5/DOBDO[0]
                         net (fo=1, routed)           1.905     9.229    i_scope/adc_a_rd[10]
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.353 r  i_scope/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.604     9.957    sys_rdata[42]
    SLICE_X12Y31         LUT4 (Prop_lut4_I3_O)        0.124    10.081 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000    10.081    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X12Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.497    10.689    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000    10.689    
                         clock uncertainty           -0.125    10.564    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    10.645    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.702ns (52.558%)  route 2.439ns (47.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.702     4.864    i_scope/adc_clk_i
    RAMB36_X2Y4          RAMB36E1                                     r  i_scope/adc_a_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.318 r  i_scope/adc_a_buf_reg_6/DOBDO[0]
                         net (fo=1, routed)           2.144     9.462    i_scope/adc_a_rd[12]
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.586 r  i_scope/sys_rdata_o[12]_INST_0/O
                         net (fo=1, routed)           0.295     9.881    sys_rdata[44]
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.005 r  i_ps_i_20/O
                         net (fo=1, routed)           0.000    10.005    i_ps/i_gp0_slave/sys_rdata_i[12]
    SLICE_X7Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.491    10.683    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[12]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.029    10.587    i_ps/i_gp0_slave/axi_rdata_o_reg[12]
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 2.826ns (55.529%)  route 2.263ns (44.471%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.701     4.863    i_scope/adc_clk_i
    RAMB36_X1Y4          RAMB36E1                                     r  i_scope/adc_b_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.317 r  i_scope/adc_b_buf_reg_1/DOBDO[1]
                         net (fo=1, routed)           1.533     8.849    i_scope/adc_b_rd[3]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     8.973 r  i_scope/sys_rdata_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.577     9.550    i_scope/sys_rdata_o[3]_INST_0_i_3_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  i_scope/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.154     9.828    sys_rdata[35]
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000     9.952    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X7Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.491    10.683    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y26          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.032    10.590    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.702ns (52.737%)  route 2.421ns (47.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.697     4.859    i_scope/adc_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  i_scope/adc_b_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.313 r  i_scope/adc_b_buf_reg_6/DOBDO[1]
                         net (fo=1, routed)           1.848     9.160    i_scope/adc_b_rd[13]
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     9.284 r  i_scope/sys_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           0.574     9.858    sys_rdata[45]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     9.982 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000     9.982    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X3Y31          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.541    10.733    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y31          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.125    10.608    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029    10.637    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_bb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.592ns (31.171%)  route 3.515ns (68.829%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.662     4.823    i_scope/adc_clk_i
    SLICE_X19Y30         FDRE                                         r  i_scope/set_b_filt_bb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  i_scope/set_b_filt_bb_reg[7]/Q
                         net (fo=2, routed)           0.554     5.833    i_scope/set_b_filt_bb_reg_n_0_[7]
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.124     5.957 r  i_scope/sys_rdata_o[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.693     6.649    i_scope/sys_rdata_o[7]_INST_0_i_13_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.773 r  i_scope/sys_rdata_o[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.880     7.654    i_scope/sys_rdata_o[7]_INST_0_i_9_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.778 r  i_scope/sys_rdata_o[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.778    i_scope/sys_rdata_o[7]_INST_0_i_5_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I1_O)      0.217     7.995 r  i_scope/sys_rdata_o[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.436     8.431    i_scope/sys_rdata_o[7]_INST_0_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.299     8.730 r  i_scope/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.650     9.380    i_scope/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.504 r  i_scope/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.302     9.806    sys_rdata[39]
    SLICE_X12Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.930 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     9.930    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X12Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.497    10.689    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.689    
                         clock uncertainty           -0.125    10.564    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    10.643    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.826ns (56.588%)  route 2.168ns (43.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        1.715     4.877    i_scope/adc_clk_i
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.331 r  i_scope/adc_a_buf_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.236     8.567    i_scope/adc_a_rd[2]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.691 r  i_scope/sys_rdata_o[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.780     9.471    i_scope/sys_rdata_o[2]_INST_0_i_3_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  i_scope/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.151     9.747    sys_rdata[34]
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124     9.871 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000     9.871    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X9Y21          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.495    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X9Y21          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.562    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    10.593    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  0.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.383%)  route 0.128ns (47.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.584     1.639    i_pid/i_bridge_pid/clk_i
    SLICE_X3Y42          FDRE                                         r  i_pid/i_bridge_pid/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.780 r  i_pid/i_bridge_pid/dst_done_reg/Q
                         net (fo=1, routed)           0.128     1.908    i_pid/i_bridge_pid/dst_done
    SLICE_X5Y42          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.852     1.222    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X5Y42          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.125     1.347    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.055     1.402    i_pid/i_bridge_pid/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.977%)  route 0.146ns (44.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.560     1.615    i_scope/adc_clk_i
    SLICE_X11Y32         FDRE                                         r  i_scope/ddr_b_base_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  i_scope/ddr_b_base_reg[18]/Q
                         net (fo=2, routed)           0.146     1.902    i_ps/i_hp0_dmaster/ddr_b_base_i[18]
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.947 r  i_ps/i_hp0_dmaster/ddr_b_curr[18]_i_1/O
                         net (fo=1, routed)           0.000     1.947    i_ps/i_hp0_dmaster/ddr_b_curr[18]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.826     1.196    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X8Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[18]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120     1.441    i_ps/i_hp0_dmaster/ddr_b_curr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.090%)  route 0.152ns (44.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.562     1.617    i_scope/adc_clk_i
    SLICE_X7Y34          FDRE                                         r  i_scope/ddr_a_base_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  i_scope/ddr_a_base_reg[21]/Q
                         net (fo=2, routed)           0.152     1.910    i_ps/i_hp0_dmaster/ddr_a_base_i[21]
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  i_ps/i_hp0_dmaster/ddr_a_curr[21]_i_1/O
                         net (fo=1, routed)           0.000     1.955    i_ps/i_hp0_dmaster/ddr_a_curr[21]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.826     1.196    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y32          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.091     1.412    i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 i_scope/adc_buf_wp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/addr_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.563     1.618    i_scope/adc_clk_i
    SLICE_X8Y12          FDRE                                         r  i_scope/adc_buf_wp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  i_scope/adc_buf_wp_reg[10]/Q
                         net (fo=4, routed)           0.172     1.954    i_scope/adc_buf_wp_reg__0[10]
    SLICE_X8Y13          FDRE                                         r  i_scope/addr_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.829     1.199    i_scope/adcbuf_clk_i
    SLICE_X8Y13          FDRE                                         r  i_scope/addr_sync_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.085     1.409    i_scope/addr_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.528%)  route 0.223ns (54.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X3Y27          FDRE                                         r  i_scope/ddr_b_base_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  i_scope/ddr_b_base_reg[10]/Q
                         net (fo=2, routed)           0.223     1.994    i_ps/i_hp0_dmaster/ddr_b_base_i[10]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.039 r  i_ps/i_hp0_dmaster/ddr_b_curr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.039    i_ps/i_hp0_dmaster/ddr_b_curr[10]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.840     1.210    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[10]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.125     1.335    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.120     1.455    i_ps/i_hp0_dmaster/ddr_b_curr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.134%)  route 0.184ns (46.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.572     1.627    i_scope/adc_clk_i
    SLICE_X4Y24          FDRE                                         r  i_scope/ddr_b_base_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.791 r  i_scope/ddr_b_base_reg[11]/Q
                         net (fo=2, routed)           0.184     1.976    i_ps/i_hp0_dmaster/ddr_b_base_i[11]
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.045     2.021 r  i_ps/i_hp0_dmaster/ddr_b_curr[11]_i_1/O
                         net (fo=1, routed)           0.000     2.021    i_ps/i_hp0_dmaster/ddr_b_curr[11]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.838     1.208    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[11]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.125     1.333    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091     1.424    i_ps/i_hp0_dmaster/ddr_b_curr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.160%)  route 0.217ns (53.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.570     1.625    i_scope/adc_clk_i
    SLICE_X1Y25          FDRE                                         r  i_scope/ddr_b_base_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.766 r  i_scope/ddr_b_base_reg[2]/Q
                         net (fo=2, routed)           0.217     1.983    i_ps/i_hp0_dmaster/ddr_b_base_i[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.045     2.028 r  i_ps/i_hp0_dmaster/ddr_b_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    i_ps/i_hp0_dmaster/ddr_b_curr[2]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.837     1.207    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[2]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.125     1.332    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.091     1.423    i_ps/i_hp0_dmaster/ddr_b_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.867%)  route 0.229ns (55.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.574     1.629    i_scope/adc_clk_i
    SLICE_X1Y29          FDRE                                         r  i_scope/ddr_a_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.770 r  i_scope/ddr_a_base_reg[7]/Q
                         net (fo=2, routed)           0.229     1.999    i_ps/i_hp0_dmaster/ddr_a_base_i[7]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.045     2.044 r  i_ps/i_hp0_dmaster/ddr_a_curr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.044    i_ps/i_hp0_dmaster/ddr_a_curr[7]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.843     1.213    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y30          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[7]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.125     1.338    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.092     1.430    i_ps/i_hp0_dmaster/ddr_a_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.259%)  route 0.233ns (52.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.572     1.627    i_scope/adc_clk_i
    SLICE_X4Y24          FDRE                                         r  i_scope/ddr_b_base_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.791 r  i_scope/ddr_b_base_reg[13]/Q
                         net (fo=2, routed)           0.233     2.024    i_ps/i_hp0_dmaster/ddr_b_base_i[13]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  i_ps/i_hp0_dmaster/ddr_b_curr[13]_i_1/O
                         net (fo=1, routed)           0.000     2.069    i_ps/i_hp0_dmaster/ddr_b_curr[13]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.837     1.207    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[13]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.125     1.332    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.120     1.452    i_ps/i_hp0_dmaster/ddr_b_curr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.638%)  route 0.212ns (50.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1465, routed)        0.576     1.631    i_scope/adc_clk_i
    SLICE_X4Y29          FDRE                                         r  i_scope/ddr_a_base_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164     1.795 r  i_scope/ddr_a_base_reg[15]/Q
                         net (fo=2, routed)           0.212     2.007    i_ps/i_hp0_dmaster/ddr_a_base_i[15]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045     2.052 r  i_ps/i_hp0_dmaster/ddr_a_curr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.052    i_ps/i_hp0_dmaster/ddr_a_curr[15]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.842     1.212    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y29          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.125     1.337    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092     1.429    i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.623    





