 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:52:42 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0103    0.0060     0.5060 f                   
  tdi (net)                      6                 0.0000     0.5060 f                   
  U531/Z (BUFFD5BWP16P90CPD)             0.0800    0.0638 *   0.5698 f                   0.80
  dbg_datm_si[0] (net)           1                 0.0000     0.5698 f                   
  dbg_datm_si[0] (out)                   0.0800    0.0076 *   0.5774 f                   
  data arrival time                                           0.5774                     

  clock clock (rise edge)                          1.1800     1.1800                     
  clock network delay (ideal)                      0.0000     1.1800                     
  clock uncertainty                               -0.0700     1.1100                     
  output external delay                           -0.5000     0.6100                     
  data required time                                          0.6100                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6100                     
  data arrival time                                          -0.5774                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0326                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0052    0.0011     0.5011 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5011 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0078    0.0073 *   0.5084 r                   0.80
  n472 (net)                                    1                 0.0000     0.5084 r                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0060    0.0060 *   0.5144 f                   0.80
  n256 (net)                                    1                 0.0000     0.5144 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0060    0.0000 *   0.5145 f                   0.80
  data arrival time                                                          0.5145                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0700     0.5200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5200 f                   
  library setup time                                             -0.0051     0.5149                     
  data required time                                                         0.5149                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5149                     
  data arrival time                                                         -0.5145                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0004                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0400   0.0000    0.5900 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0090    0.0494     0.6394 r                   0.80
  n404 (net)                                    1                 0.0000     0.6394 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0216    0.0225 *   0.6620 r                   0.80
  tdo (net)                                     1                 0.0000     0.6620 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6681 r                   
  data arrival time                                                          0.6681                     

  clock clock (rise edge)                                         1.1800     1.1800                     
  clock network delay (ideal)                                     0.0000     1.1800                     
  clock uncertainty                                              -0.0700     1.1100                     
  output external delay                                          -0.5000     0.6100                     
  data required time                                                         0.6100                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6100                     
  data arrival time                                                         -0.6681                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0581                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0324   0.0838   0.0838 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0838 r                  
  U301/ZN (INVD1BWP16P90CPD)                            0.0364    0.0363 *   0.1200 f                   0.80
  n393 (net)                                    8                 0.0000     0.1200 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0197    0.0233 *   0.1433 r                   0.80
  n219 (net)                                    3                 0.0000     0.1433 r                   
  U274/ZN (IND2D1BWP16P90CPD)                           0.0510    0.0411 *   0.1844 f                   0.80
  n217 (net)                                    7                 0.0000     0.1844 f                   
  U272/ZN (OAI211D1BWP16P90CPD)                         0.0253    0.0226 *   0.2070 r                   0.80
  n141 (net)                                    2                 0.0000     0.2070 r                   
  U261/ZN (NR3SKPBD1BWP16P90CPD)                        0.0181    0.0219 *   0.2289 f                   0.80
  n143 (net)                                    1                 0.0000     0.2289 f                   
  U258/ZN (IAO21D1BWP16P90CPD)                          0.0252    0.0229 *   0.2518 r                   0.80
  n146 (net)                                    4                 0.0000     0.2518 r                   
  U256/Z (OA21D1BWP16P90CPD)                            0.0104    0.0288 *   0.2806 r                   0.80
  n456 (net)                                    1                 0.0000     0.2806 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0087    0.0057 *   0.2863 f                   0.80
  n455 (net)                                    1                 0.0000     0.2863 f                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0061    0.0059 *   0.2922 r                   0.80
  n256 (net)                                    1                 0.0000     0.2922 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0061    0.0000 *   0.2922 r                   0.80
  data arrival time                                                          0.2922                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0700     0.5200                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5200 f                   
  library setup time                                              0.0026     0.5226                     
  data required time                                                         0.5226                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5226                     
  data arrival time                                                         -0.2922                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2304                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0073    0.0045     0.5045 f                   
  tdi (net)                      6                 0.0000     0.5045 f                   
  U531/Z (BUFFD5BWP16P90CPD)             0.0576    0.0488 *   0.5534 f                   0.88
  dbg_datm_si[0] (net)           1                 0.0000     0.5534 f                   
  dbg_datm_si[0] (out)                   0.0576    0.0027 *   0.5560 f                   
  data arrival time                                           0.5560                     

  clock clock (rise edge)                          1.1800     1.1800                     
  clock network delay (ideal)                      0.0000     1.1800                     
  clock uncertainty                               -0.0100     1.1700                     
  output external delay                           -0.5000     0.6700                     
  data required time                                          0.6700                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6700                     
  data arrival time                                          -0.5560                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1140                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0038    0.0009     0.5009 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5009 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0061    0.0064 *   0.5072 r                   0.88
  n472 (net)                                    1                 0.0000     0.5072 r                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0041    0.0044 *   0.5116 f                   0.88
  n256 (net)                                    1                 0.0000     0.5116 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0041    0.0000 *   0.5116 f                   0.88
  data arrival time                                                          0.5116                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0100     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                             -0.0014     0.5786                     
  data required time                                                         0.5786                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5786                     
  data arrival time                                                         -0.5116                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0670                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0600   0.0000    0.5900 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0066    0.0425     0.6325 r                   0.88
  n404 (net)                                    1                 0.0000     0.6325 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0186 *   0.6511 r                   0.88
  tdo (net)                                     1                 0.0000     0.6511 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6529 r                   
  data arrival time                                                          0.6529                     

  clock clock (rise edge)                                         1.1800     1.1800                     
  clock network delay (ideal)                                     0.0000     1.1800                     
  clock uncertainty                                              -0.0100     1.1700                     
  output external delay                                          -0.5000     0.6700                     
  data required time                                                         0.6700                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6700                     
  data arrival time                                                         -0.6529                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0171                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0247   0.0689   0.0689 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0689 r                  
  U301/ZN (INVD1BWP16P90CPD)                            0.0254    0.0262 *   0.0951 f                   0.88
  n393 (net)                                    8                 0.0000     0.0951 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0142    0.0187 *   0.1138 r                   0.88
  n219 (net)                                    3                 0.0000     0.1138 r                   
  U274/ZN (IND2D1BWP16P90CPD)                           0.0327    0.0278 *   0.1416 f                   0.88
  n217 (net)                                    7                 0.0000     0.1416 f                   
  U272/ZN (OAI211D1BWP16P90CPD)                         0.0182    0.0170 *   0.1585 r                   0.88
  n141 (net)                                    2                 0.0000     0.1585 r                   
  U261/ZN (NR3SKPBD1BWP16P90CPD)                        0.0131    0.0151 *   0.1736 f                   0.88
  n143 (net)                                    1                 0.0000     0.1736 f                   
  U258/ZN (IAO21D1BWP16P90CPD)                          0.0188    0.0180 *   0.1916 r                   0.88
  n146 (net)                                    4                 0.0000     0.1916 r                   
  U295/Z (AN2D1BWP16P90CPD)                             0.0095    0.0189 *   0.2105 r                   0.88
  n457 (net)                                    1                 0.0000     0.2105 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0062    0.0066 *   0.2171 f                   0.88
  n455 (net)                                    1                 0.0000     0.2171 f                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0049    0.0051 *   0.2222 r                   0.88
  n256 (net)                                    1                 0.0000     0.2222 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0049    0.0000 *   0.2222 r                   0.88
  data arrival time                                                          0.2222                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0100     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                              0.0065     0.5865                     
  data required time                                                         0.5865                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5865                     
  data arrival time                                                         -0.2222                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3643                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0143    0.0083     0.5083 f                   
  tdi (net)                      6                 0.0000     0.5083 f                   
  U531/Z (BUFFD5BWP16P90CPD)             0.1093    0.0880 *   0.5963 f                   0.72
  dbg_datm_si[0] (net)           1                 0.0000     0.5963 f                   
  dbg_datm_si[0] (out)                   0.1093    0.0140 *   0.6103 f                   
  data arrival time                                           0.6103                     

  clock clock (rise edge)                          1.1800     1.1800                     
  clock network delay (ideal)                      0.0000     1.1800                     
  clock uncertainty                               -0.0100     1.1700                     
  output external delay                           -0.5000     0.6700                     
  data required time                                          0.6700                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6700                     
  data arrival time                                          -0.6103                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0597                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0074    0.0016     0.5016 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5016 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0098    0.0094 *   0.5110 r                   0.72
  n472 (net)                                    1                 0.0000     0.5110 r                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0076    0.0079 *   0.5189 f                   0.72
  n256 (net)                                    1                 0.0000     0.5189 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0076    0.0000 *   0.5189 f                   0.72
  data arrival time                                                          0.5189                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0100     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                             -0.0030     0.5770                     
  data required time                                                         0.5770                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5770                     
  data arrival time                                                         -0.5189                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0580                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0700   0.0000    0.5900 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0113    0.0698     0.6598 r                   0.72
  n404 (net)                                    1                 0.0000     0.6598 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0262    0.0281 *   0.6880 r                   0.72
  tdo (net)                                     1                 0.0000     0.6880 r                   
  tdo (out)                                             0.0293    0.0120 *   0.7000 r                   
  data arrival time                                                          0.7000                     

  clock clock (rise edge)                                         1.1800     1.1800                     
  clock network delay (ideal)                                     0.0000     1.1800                     
  clock uncertainty                                              -0.0100     1.1700                     
  output external delay                                          -0.5000     0.6700                     
  data required time                                                         0.6700                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6700                     
  data arrival time                                                         -0.7000                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0300                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0458   0.1345   0.1345 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1345 r                  
  U301/ZN (INVD1BWP16P90CPD)                            0.0510    0.0536 *   0.1881 f                   0.72
  n393 (net)                                    8                 0.0000     0.1881 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0281    0.0361 *   0.2242 r                   0.72
  n219 (net)                                    3                 0.0000     0.2242 r                   
  U274/ZN (IND2D1BWP16P90CPD)                           0.0750    0.0620 *   0.2862 f                   0.72
  n217 (net)                                    7                 0.0000     0.2862 f                   
  U272/ZN (OAI211D1BWP16P90CPD)                         0.0379    0.0363 *   0.3226 r                   0.72
  n141 (net)                                    2                 0.0000     0.3226 r                   
  U261/ZN (NR3SKPBD1BWP16P90CPD)                        0.0265    0.0352 *   0.3578 f                   0.72
  n143 (net)                                    1                 0.0000     0.3578 f                   
  U258/ZN (IAO21D1BWP16P90CPD)                          0.0373    0.0350 *   0.3928 r                   0.72
  n146 (net)                                    4                 0.0000     0.3928 r                   
  U256/Z (OA21D1BWP16P90CPD)                            0.0150    0.0453 *   0.4381 r                   0.72
  n456 (net)                                    1                 0.0000     0.4381 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0113    0.0077 *   0.4458 f                   0.72
  n455 (net)                                    1                 0.0000     0.4458 f                   
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                     0.0075    0.0077 *   0.4535 r                   0.72
  n256 (net)                                    1                 0.0000     0.4535 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0075    0.0000 *   0.4535 r                   0.72
  data arrival time                                                          0.4535                     

  clock clock (fall edge)                                         0.5900     0.5900                     
  clock network delay (ideal)                                     0.0000     0.5900                     
  clock uncertainty                                              -0.0100     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                              0.0092     0.5892                     
  data required time                                                         0.5892                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5892                     
  data arrival time                                                         -0.4535                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1357                     


1
