
dalmierz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005948  08005948  00006948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059cc  080059cc  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080059cc  080059cc  000069cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059d4  080059d4  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059d4  080059d4  000069d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080059d8  080059d8  000069d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080059dc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000705c  2**0
                  CONTENTS
 10 .bss          000002e0  2000005c  2000005c  0000705c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000033c  2000033c  0000705c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e0cd  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bc2  00000000  00000000  00015159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c10  00000000  00000000  00016d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000982  00000000  00000000  00017930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000205b2  00000000  00000000  000182b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f32d  00000000  00000000  00038864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9734  00000000  00000000  00047b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001112c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000382c  00000000  00000000  00111308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00114b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005930 	.word	0x08005930

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08005930 	.word	0x08005930

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <RG_Color>:
static void MX_TIM3_Init(void);
static void MX_TIM2_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM4_Init(void);
/* USER CODE BEGIN PFP */
void RG_Color(uint8_t R, uint8_t G){
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	460a      	mov	r2, r1
 800028a:	71fb      	strb	r3, [r7, #7]
 800028c:	4613      	mov	r3, r2
 800028e:	71bb      	strb	r3, [r7, #6]
	if(R<251 && G <251){
 8000290:	79fb      	ldrb	r3, [r7, #7]
 8000292:	2bfa      	cmp	r3, #250	@ 0xfa
 8000294:	d80c      	bhi.n	80002b0 <RG_Color+0x30>
 8000296:	79bb      	ldrb	r3, [r7, #6]
 8000298:	2bfa      	cmp	r3, #250	@ 0xfa
 800029a:	d809      	bhi.n	80002b0 <RG_Color+0x30>
		TIM3->CCR1 = 250-R; //Red
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	f1c3 02fa 	rsb	r2, r3, #250	@ 0xfa
 80002a2:	4b06      	ldr	r3, [pc, #24]	@ (80002bc <RG_Color+0x3c>)
 80002a4:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = 250-G; //Green
 80002a6:	79bb      	ldrb	r3, [r7, #6]
 80002a8:	f1c3 02fa 	rsb	r2, r3, #250	@ 0xfa
 80002ac:	4b03      	ldr	r3, [pc, #12]	@ (80002bc <RG_Color+0x3c>)
 80002ae:	639a      	str	r2, [r3, #56]	@ 0x38
	}
}
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40000400 	.word	0x40000400

080002c0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM2)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80002d0:	d109      	bne.n	80002e6 <HAL_TIM_IC_CaptureCallback+0x26>
		{
         input_capture= __HAL_TIM_GetCompare(&htim2, TIM_CHANNEL_3);	//czyatj TIM2 channel 3 capture value
 80002d2:	4b08      	ldr	r3, [pc, #32]	@ (80002f4 <HAL_TIM_IC_CaptureCallback+0x34>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80002d8:	461a      	mov	r2, r3
 80002da:	4b07      	ldr	r3, [pc, #28]	@ (80002f8 <HAL_TIM_IC_CaptureCallback+0x38>)
 80002dc:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SetCounter(&htim2, 0);	//reset licznika po przerwaniu
 80002de:	4b05      	ldr	r3, [pc, #20]	@ (80002f4 <HAL_TIM_IC_CaptureCallback+0x34>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2200      	movs	r2, #0
 80002e4:	625a      	str	r2, [r3, #36]	@ 0x24
		}
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	20000078 	.word	0x20000078
 80002f8:	200001e4 	.word	0x200001e4

080002fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b08c      	sub	sp, #48	@ 0x30
 8000300:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000302:	f000 fc51 	bl	8000ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000306:	f000 f865 	bl	80003d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800030a:	f000 fa37 	bl	800077c <MX_GPIO_Init>
  MX_TIM3_Init();
 800030e:	f000 f935 	bl	800057c <MX_TIM3_Init>
  MX_TIM2_Init();
 8000312:	f000 f8c3 	bl	800049c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000316:	f000 fa01 	bl	800071c <MX_USART2_UART_Init>
  MX_TIM4_Init();
 800031a:	f000 f9b1 	bl	8000680 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  //R
 800031e:	2100      	movs	r1, #0
 8000320:	4825      	ldr	r0, [pc, #148]	@ (80003b8 <main+0xbc>)
 8000322:	f002 fcfb 	bl	8002d1c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); //G
 8000326:	2104      	movs	r1, #4
 8000328:	4823      	ldr	r0, [pc, #140]	@ (80003b8 <main+0xbc>)
 800032a:	f002 fcf7 	bl	8002d1c <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3); //Start przerwan
 800032e:	2108      	movs	r1, #8
 8000330:	4822      	ldr	r0, [pc, #136]	@ (80003bc <main+0xc0>)
 8000332:	f002 fe61 	bl	8002ff8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4); // uruchomienie TRIG
 8000336:	4822      	ldr	r0, [pc, #136]	@ (80003c0 <main+0xc4>)
 8000338:	f002 fc1e 	bl	8002b78 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  for(i=0;i<40;i++)//zeruj lancuch do wyswietlenia
 800033c:	2300      	movs	r3, #0
 800033e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000342:	e00b      	b.n	800035c <main+0x60>
		  wyswietl[i]=0;
 8000344:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000348:	3330      	adds	r3, #48	@ 0x30
 800034a:	443b      	add	r3, r7
 800034c:	2200      	movs	r2, #0
 800034e:	f803 2c2c 	strb.w	r2, [r3, #-44]
	  for(i=0;i<40;i++)//zeruj lancuch do wyswietlenia
 8000352:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000356:	3301      	adds	r3, #1
 8000358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800035c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000360:	2b27      	cmp	r3, #39	@ 0x27
 8000362:	d9ef      	bls.n	8000344 <main+0x48>

	  sprintf(wyswietl,"raw=%d, distance=%d\n\r", input_capture, input_capture/58);
 8000364:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <main+0xc8>)
 8000366:	6819      	ldr	r1, [r3, #0]
 8000368:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <main+0xc8>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a16      	ldr	r2, [pc, #88]	@ (80003c8 <main+0xcc>)
 800036e:	fb82 0203 	smull	r0, r2, r2, r3
 8000372:	441a      	add	r2, r3
 8000374:	1152      	asrs	r2, r2, #5
 8000376:	17db      	asrs	r3, r3, #31
 8000378:	1ad3      	subs	r3, r2, r3
 800037a:	1d38      	adds	r0, r7, #4
 800037c:	460a      	mov	r2, r1
 800037e:	4913      	ldr	r1, [pc, #76]	@ (80003cc <main+0xd0>)
 8000380:	f004 fe2e 	bl	8004fe0 <siprintf>
	  HAL_UART_Transmit(&huart2,wyswietl,40,250);
 8000384:	1d39      	adds	r1, r7, #4
 8000386:	23fa      	movs	r3, #250	@ 0xfa
 8000388:	2228      	movs	r2, #40	@ 0x28
 800038a:	4811      	ldr	r0, [pc, #68]	@ (80003d0 <main+0xd4>)
 800038c:	f004 f9ae 	bl	80046ec <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000390:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000394:	f000 fc6e 	bl	8000c74 <HAL_Delay>

	  if((input_capture/58) <= 10){ // input/58 = [cm]
 8000398:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <main+0xc8>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f240 227d 	movw	r2, #637	@ 0x27d
 80003a0:	4293      	cmp	r3, r2
 80003a2:	dc04      	bgt.n	80003ae <main+0xb2>
		  RG_Color(250, 0); // red
 80003a4:	2100      	movs	r1, #0
 80003a6:	20fa      	movs	r0, #250	@ 0xfa
 80003a8:	f7ff ff6a 	bl	8000280 <RG_Color>
 80003ac:	e7c6      	b.n	800033c <main+0x40>

	  }else{
		  RG_Color(0, 250); // green
 80003ae:	21fa      	movs	r1, #250	@ 0xfa
 80003b0:	2000      	movs	r0, #0
 80003b2:	f7ff ff65 	bl	8000280 <RG_Color>
  {
 80003b6:	e7c1      	b.n	800033c <main+0x40>
 80003b8:	200000c4 	.word	0x200000c4
 80003bc:	20000078 	.word	0x20000078
 80003c0:	20000110 	.word	0x20000110
 80003c4:	200001e4 	.word	0x200001e4
 80003c8:	8d3dcb09 	.word	0x8d3dcb09
 80003cc:	08005948 	.word	0x08005948
 80003d0:	2000015c 	.word	0x2000015c

080003d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b0a6      	sub	sp, #152	@ 0x98
 80003d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003da:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80003de:	2228      	movs	r2, #40	@ 0x28
 80003e0:	2100      	movs	r1, #0
 80003e2:	4618      	mov	r0, r3
 80003e4:	f004 fe1e 	bl	8005024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003ec:	2200      	movs	r2, #0
 80003ee:	601a      	str	r2, [r3, #0]
 80003f0:	605a      	str	r2, [r3, #4]
 80003f2:	609a      	str	r2, [r3, #8]
 80003f4:	60da      	str	r2, [r3, #12]
 80003f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	2258      	movs	r2, #88	@ 0x58
 80003fc:	2100      	movs	r1, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	f004 fe10 	bl	8005024 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000404:	2301      	movs	r3, #1
 8000406:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000408:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800040c:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040e:	2301      	movs	r3, #1
 8000410:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000412:	2302      	movs	r3, #2
 8000414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000418:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800041c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000420:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000424:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8000428:	2301      	movs	r3, #1
 800042a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000432:	4618      	mov	r0, r3
 8000434:	f000 fef6 	bl	8001224 <HAL_RCC_OscConfig>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800043e:	f000 f9e7 	bl	8000810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000442:	230f      	movs	r3, #15
 8000444:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000446:	2302      	movs	r3, #2
 8000448:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800044a:	2300      	movs	r3, #0
 800044c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800044e:	2300      	movs	r3, #0
 8000450:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000452:	2300      	movs	r3, #0
 8000454:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000456:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800045a:	2101      	movs	r1, #1
 800045c:	4618      	mov	r0, r3
 800045e:	f001 ff05 	bl	800226c <HAL_RCC_ClockConfig>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000468:	f000 f9d2 	bl	8000810 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2
 800046c:	4b0a      	ldr	r3, [pc, #40]	@ (8000498 <SystemClock_Config+0xc4>)
 800046e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000470:	2300      	movs	r3, #0
 8000472:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000474:	2300      	movs	r3, #0
 8000476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000478:	2300      	movs	r3, #0
 800047a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	4618      	mov	r0, r3
 8000480:	f002 f906 	bl	8002690 <HAL_RCCEx_PeriphCLKConfig>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800048a:	f000 f9c1 	bl	8000810 <Error_Handler>
  }
}
 800048e:	bf00      	nop
 8000490:	3798      	adds	r7, #152	@ 0x98
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	00300002 	.word	0x00300002

0800049c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b08c      	sub	sp, #48	@ 0x30
 80004a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004a2:	f107 0320 	add.w	r3, r7, #32
 80004a6:	2200      	movs	r2, #0
 80004a8:	601a      	str	r2, [r3, #0]
 80004aa:	605a      	str	r2, [r3, #4]
 80004ac:	609a      	str	r2, [r3, #8]
 80004ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004b0:	f107 0314 	add.w	r3, r7, #20
 80004b4:	2200      	movs	r2, #0
 80004b6:	601a      	str	r2, [r3, #0]
 80004b8:	605a      	str	r2, [r3, #4]
 80004ba:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80004bc:	1d3b      	adds	r3, r7, #4
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 80004d0:	4b29      	ldr	r3, [pc, #164]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004d2:	2224      	movs	r2, #36	@ 0x24
 80004d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d6:	4b28      	ldr	r3, [pc, #160]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80004dc:	4b26      	ldr	r3, [pc, #152]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80004e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e4:	4b24      	ldr	r3, [pc, #144]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ea:	4b23      	ldr	r3, [pc, #140]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004f0:	4821      	ldr	r0, [pc, #132]	@ (8000578 <MX_TIM2_Init+0xdc>)
 80004f2:	f002 fae9 	bl	8002ac8 <HAL_TIM_Base_Init>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d001      	beq.n	8000500 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80004fc:	f000 f988 	bl	8000810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000500:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000504:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000506:	f107 0320 	add.w	r3, r7, #32
 800050a:	4619      	mov	r1, r3
 800050c:	481a      	ldr	r0, [pc, #104]	@ (8000578 <MX_TIM2_Init+0xdc>)
 800050e:	f003 f96f 	bl	80037f0 <HAL_TIM_ConfigClockSource>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000518:	f000 f97a 	bl	8000810 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800051c:	4816      	ldr	r0, [pc, #88]	@ (8000578 <MX_TIM2_Init+0xdc>)
 800051e:	f002 fd09 	bl	8002f34 <HAL_TIM_IC_Init>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000528:	f000 f972 	bl	8000810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800052c:	2300      	movs	r3, #0
 800052e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000530:	2300      	movs	r3, #0
 8000532:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000534:	f107 0314 	add.w	r3, r7, #20
 8000538:	4619      	mov	r1, r3
 800053a:	480f      	ldr	r0, [pc, #60]	@ (8000578 <MX_TIM2_Init+0xdc>)
 800053c:	f003 ffde 	bl	80044fc <HAL_TIMEx_MasterConfigSynchronization>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8000546:	f000 f963 	bl	8000810 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800054a:	230a      	movs	r3, #10
 800054c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800054e:	2301      	movs	r3, #1
 8000550:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	2208      	movs	r2, #8
 800055e:	4619      	mov	r1, r3
 8000560:	4805      	ldr	r0, [pc, #20]	@ (8000578 <MX_TIM2_Init+0xdc>)
 8000562:	f002 ff95 	bl	8003490 <HAL_TIM_IC_ConfigChannel>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 800056c:	f000 f950 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000570:	bf00      	nop
 8000572:	3730      	adds	r7, #48	@ 0x30
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	20000078 	.word	0x20000078

0800057c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08e      	sub	sp, #56	@ 0x38
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000582:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000590:	f107 031c 	add.w	r3, r7, #28
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800059c:	463b      	mov	r3, r7
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]
 80005a6:	60da      	str	r2, [r3, #12]
 80005a8:	611a      	str	r2, [r3, #16]
 80005aa:	615a      	str	r2, [r3, #20]
 80005ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005ae:	4b32      	ldr	r3, [pc, #200]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005b0:	4a32      	ldr	r2, [pc, #200]	@ (800067c <MX_TIM3_Init+0x100>)
 80005b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32;
 80005b4:	4b30      	ldr	r3, [pc, #192]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005b6:	2220      	movs	r2, #32
 80005b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ba:	4b2f      	ldr	r3, [pc, #188]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 250;
 80005c0:	4b2d      	ldr	r3, [pc, #180]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005c2:	22fa      	movs	r2, #250	@ 0xfa
 80005c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005d2:	4829      	ldr	r0, [pc, #164]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005d4:	f002 fa78 	bl	8002ac8 <HAL_TIM_Base_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80005de:	f000 f917 	bl	8000810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005e8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005ec:	4619      	mov	r1, r3
 80005ee:	4822      	ldr	r0, [pc, #136]	@ (8000678 <MX_TIM3_Init+0xfc>)
 80005f0:	f003 f8fe 	bl	80037f0 <HAL_TIM_ConfigClockSource>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80005fa:	f000 f909 	bl	8000810 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005fe:	481e      	ldr	r0, [pc, #120]	@ (8000678 <MX_TIM3_Init+0xfc>)
 8000600:	f002 fb2a 	bl	8002c58 <HAL_TIM_PWM_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800060a:	f000 f901 	bl	8000810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000612:	2300      	movs	r3, #0
 8000614:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000616:	f107 031c 	add.w	r3, r7, #28
 800061a:	4619      	mov	r1, r3
 800061c:	4816      	ldr	r0, [pc, #88]	@ (8000678 <MX_TIM3_Init+0xfc>)
 800061e:	f003 ff6d 	bl	80044fc <HAL_TIMEx_MasterConfigSynchronization>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000628:	f000 f8f2 	bl	8000810 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800062c:	2360      	movs	r3, #96	@ 0x60
 800062e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000634:	2302      	movs	r3, #2
 8000636:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000638:	2300      	movs	r3, #0
 800063a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800063c:	463b      	mov	r3, r7
 800063e:	2200      	movs	r2, #0
 8000640:	4619      	mov	r1, r3
 8000642:	480d      	ldr	r0, [pc, #52]	@ (8000678 <MX_TIM3_Init+0xfc>)
 8000644:	f002 ffc0 	bl	80035c8 <HAL_TIM_PWM_ConfigChannel>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800064e:	f000 f8df 	bl	8000810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000652:	463b      	mov	r3, r7
 8000654:	2204      	movs	r2, #4
 8000656:	4619      	mov	r1, r3
 8000658:	4807      	ldr	r0, [pc, #28]	@ (8000678 <MX_TIM3_Init+0xfc>)
 800065a:	f002 ffb5 	bl	80035c8 <HAL_TIM_PWM_ConfigChannel>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000664:	f000 f8d4 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000668:	4803      	ldr	r0, [pc, #12]	@ (8000678 <MX_TIM3_Init+0xfc>)
 800066a:	f000 f975 	bl	8000958 <HAL_TIM_MspPostInit>

}
 800066e:	bf00      	nop
 8000670:	3738      	adds	r7, #56	@ 0x38
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	200000c4 	.word	0x200000c4
 800067c:	40000400 	.word	0x40000400

08000680 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000686:	f107 0310 	add.w	r3, r7, #16
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800069e:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006a0:	4a1d      	ldr	r2, [pc, #116]	@ (8000718 <MX_TIM4_Init+0x98>)
 80006a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 80006a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006a6:	2202      	movs	r2, #2
 80006a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 36;
 80006b0:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006b2:	2224      	movs	r2, #36	@ 0x24
 80006b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006b6:	4b17      	ldr	r3, [pc, #92]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006be:	2200      	movs	r2, #0
 80006c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80006c2:	4814      	ldr	r0, [pc, #80]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006c4:	f002 fa00 	bl	8002ac8 <HAL_TIM_Base_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80006ce:	f000 f89f 	bl	8000810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80006d8:	f107 0310 	add.w	r3, r7, #16
 80006dc:	4619      	mov	r1, r3
 80006de:	480d      	ldr	r0, [pc, #52]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006e0:	f003 f886 	bl	80037f0 <HAL_TIM_ConfigClockSource>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80006ea:	f000 f891 	bl	8000810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	4619      	mov	r1, r3
 80006fa:	4806      	ldr	r0, [pc, #24]	@ (8000714 <MX_TIM4_Init+0x94>)
 80006fc:	f003 fefe 	bl	80044fc <HAL_TIMEx_MasterConfigSynchronization>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000706:	f000 f883 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	3720      	adds	r7, #32
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000110 	.word	0x20000110
 8000718:	40000800 	.word	0x40000800

0800071c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000722:	4a15      	ldr	r2, [pc, #84]	@ (8000778 <MX_USART2_UART_Init+0x5c>)
 8000724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000726:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000728:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800072c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000752:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000758:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	@ (8000774 <MX_USART2_UART_Init+0x58>)
 8000760:	f003 ff76 	bl	8004650 <HAL_UART_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800076a:	f000 f851 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	2000015c 	.word	0x2000015c
 8000778:	40004400 	.word	0x40004400

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <MX_GPIO_Init+0x8c>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a1c      	ldr	r2, [pc, #112]	@ (8000808 <MX_GPIO_Init+0x8c>)
 8000798:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800079c:	6153      	str	r3, [r2, #20]
 800079e:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	4a16      	ldr	r2, [pc, #88]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007b4:	6153      	str	r3, [r2, #20]
 80007b6:	4b14      	ldr	r3, [pc, #80]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	4a10      	ldr	r2, [pc, #64]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007cc:	6153      	str	r3, [r2, #20]
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_GPIO_Init+0x8c>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2110      	movs	r1, #16
 80007de:	480b      	ldr	r0, [pc, #44]	@ (800080c <MX_GPIO_Init+0x90>)
 80007e0:	f000 fd08 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 80007e4:	2310      	movs	r3, #16
 80007e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e8:	2301      	movs	r3, #1
 80007ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f0:	2303      	movs	r3, #3
 80007f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	4619      	mov	r1, r3
 80007fa:	4804      	ldr	r0, [pc, #16]	@ (800080c <MX_GPIO_Init+0x90>)
 80007fc:	f000 fb70 	bl	8000ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000800:	bf00      	nop
 8000802:	3720      	adds	r7, #32
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40021000 	.word	0x40021000
 800080c:	48000400 	.word	0x48000400

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000814:	b672      	cpsid	i
}
 8000816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <Error_Handler+0x8>

0800081c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	4b0f      	ldr	r3, [pc, #60]	@ (8000860 <HAL_MspInit+0x44>)
 8000824:	699b      	ldr	r3, [r3, #24]
 8000826:	4a0e      	ldr	r2, [pc, #56]	@ (8000860 <HAL_MspInit+0x44>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6193      	str	r3, [r2, #24]
 800082e:	4b0c      	ldr	r3, [pc, #48]	@ (8000860 <HAL_MspInit+0x44>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <HAL_MspInit+0x44>)
 800083c:	69db      	ldr	r3, [r3, #28]
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <HAL_MspInit+0x44>)
 8000840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000844:	61d3      	str	r3, [r2, #28]
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_MspInit+0x44>)
 8000848:	69db      	ldr	r3, [r3, #28]
 800084a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000

08000864 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08c      	sub	sp, #48	@ 0x30
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 031c 	add.w	r3, r7, #28
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000884:	d131      	bne.n	80008ea <HAL_TIM_Base_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000886:	4b30      	ldr	r3, [pc, #192]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	4a2f      	ldr	r2, [pc, #188]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	61d3      	str	r3, [r2, #28]
 8000892:	4b2d      	ldr	r3, [pc, #180]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	61bb      	str	r3, [r7, #24]
 800089c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b2a      	ldr	r3, [pc, #168]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	4a29      	ldr	r2, [pc, #164]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 80008a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008a8:	6153      	str	r3, [r2, #20]
 80008aa:	4b27      	ldr	r3, [pc, #156]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80008c8:	2301      	movs	r3, #1
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	481e      	ldr	r0, [pc, #120]	@ (800094c <HAL_TIM_Base_MspInit+0xe8>)
 80008d4:	f000 fb04 	bl	8000ee0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008d8:	2200      	movs	r2, #0
 80008da:	2100      	movs	r1, #0
 80008dc:	201c      	movs	r0, #28
 80008de:	f000 fac8 	bl	8000e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008e2:	201c      	movs	r0, #28
 80008e4:	f000 fae1 	bl	8000eaa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80008e8:	e02a      	b.n	8000940 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM3)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a18      	ldr	r2, [pc, #96]	@ (8000950 <HAL_TIM_Base_MspInit+0xec>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d10c      	bne.n	800090e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008f4:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 80008f6:	69db      	ldr	r3, [r3, #28]
 80008f8:	4a13      	ldr	r2, [pc, #76]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 80008fa:	f043 0302 	orr.w	r3, r3, #2
 80008fe:	61d3      	str	r3, [r2, #28]
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 8000902:	69db      	ldr	r3, [r3, #28]
 8000904:	f003 0302 	and.w	r3, r3, #2
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	693b      	ldr	r3, [r7, #16]
}
 800090c:	e018      	b.n	8000940 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM4)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a10      	ldr	r2, [pc, #64]	@ (8000954 <HAL_TIM_Base_MspInit+0xf0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d113      	bne.n	8000940 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000918:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 800091a:	69db      	ldr	r3, [r3, #28]
 800091c:	4a0a      	ldr	r2, [pc, #40]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 800091e:	f043 0304 	orr.w	r3, r3, #4
 8000922:	61d3      	str	r3, [r2, #28]
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <HAL_TIM_Base_MspInit+0xe4>)
 8000926:	69db      	ldr	r3, [r3, #28]
 8000928:	f003 0304 	and.w	r3, r3, #4
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000930:	2200      	movs	r2, #0
 8000932:	2100      	movs	r1, #0
 8000934:	201e      	movs	r0, #30
 8000936:	f000 fa9c 	bl	8000e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800093a:	201e      	movs	r0, #30
 800093c:	f000 fab5 	bl	8000eaa <HAL_NVIC_EnableIRQ>
}
 8000940:	bf00      	nop
 8000942:	3730      	adds	r7, #48	@ 0x30
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400
 8000950:	40000400 	.word	0x40000400
 8000954:	40000800 	.word	0x40000800

08000958 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 030c 	add.w	r3, r7, #12
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a11      	ldr	r2, [pc, #68]	@ (80009bc <HAL_TIM_MspPostInit+0x64>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d11c      	bne.n	80009b4 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800097a:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 8000980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000984:	6153      	str	r3, [r2, #20]
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 8000988:	695b      	ldr	r3, [r3, #20]
 800098a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000992:	23c0      	movs	r3, #192	@ 0xc0
 8000994:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009a2:	2302      	movs	r3, #2
 80009a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	4619      	mov	r1, r3
 80009ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b0:	f000 fa96 	bl	8000ee0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80009b4:	bf00      	nop
 80009b6:	3720      	adds	r7, #32
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40000400 	.word	0x40000400
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08a      	sub	sp, #40	@ 0x28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a17      	ldr	r2, [pc, #92]	@ (8000a40 <HAL_UART_MspInit+0x7c>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d128      	bne.n	8000a38 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009e6:	4b17      	ldr	r3, [pc, #92]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	4a16      	ldr	r2, [pc, #88]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 80009ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f0:	61d3      	str	r3, [r2, #28]
 80009f2:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	4a10      	ldr	r2, [pc, #64]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a08:	6153      	str	r3, [r2, #20]
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <HAL_UART_MspInit+0x80>)
 8000a0c:	695b      	ldr	r3, [r3, #20]
 8000a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a16:	230c      	movs	r3, #12
 8000a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a22:	2303      	movs	r3, #3
 8000a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a26:	2307      	movs	r3, #7
 8000a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	4619      	mov	r1, r3
 8000a30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a34:	f000 fa54 	bl	8000ee0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a38:	bf00      	nop
 8000a3a:	3728      	adds	r7, #40	@ 0x28
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40004400 	.word	0x40004400
 8000a44:	40021000 	.word	0x40021000

08000a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <NMI_Handler+0x4>

08000a50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <HardFault_Handler+0x4>

08000a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <MemManage_Handler+0x4>

08000a60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <BusFault_Handler+0x4>

08000a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <UsageFault_Handler+0x4>

08000a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr

08000a9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a9e:	f000 f8c9 	bl	8000c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000aac:	4802      	ldr	r0, [pc, #8]	@ (8000ab8 <TIM2_IRQHandler+0x10>)
 8000aae:	f002 fbed 	bl	800328c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000078 	.word	0x20000078

08000abc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	trg++;
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	4a17      	ldr	r2, [pc, #92]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000ac8:	6013      	str	r3, [r2, #0]
	if(trg>=0 && trg<5){ // okoo 10us
 8000aca:	4b16      	ldr	r3, [pc, #88]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	db09      	blt.n	8000ae6 <TIM4_IRQHandler+0x2a>
 8000ad2:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	dc05      	bgt.n	8000ae6 <TIM4_IRQHandler+0x2a>
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	2110      	movs	r1, #16
 8000ade:	4812      	ldr	r0, [pc, #72]	@ (8000b28 <TIM4_IRQHandler+0x6c>)
 8000ae0:	f000 fb88 	bl	80011f4 <HAL_GPIO_WritePin>
 8000ae4:	e018      	b.n	8000b18 <TIM4_IRQHandler+0x5c>
	}else if(trg>=6 && trg<5000){ // okoo 13ms
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b05      	cmp	r3, #5
 8000aec:	dd0b      	ble.n	8000b06 <TIM4_IRQHandler+0x4a>
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000af6:	4293      	cmp	r3, r2
 8000af8:	dc05      	bgt.n	8000b06 <TIM4_IRQHandler+0x4a>
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2110      	movs	r1, #16
 8000afe:	480a      	ldr	r0, [pc, #40]	@ (8000b28 <TIM4_IRQHandler+0x6c>)
 8000b00:	f000 fb78 	bl	80011f4 <HAL_GPIO_WritePin>
 8000b04:	e008      	b.n	8000b18 <TIM4_IRQHandler+0x5c>
	}else if(trg>=5000){
 8000b06:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	dd02      	ble.n	8000b18 <TIM4_IRQHandler+0x5c>
		trg=0;
 8000b12:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <TIM4_IRQHandler+0x68>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000b18:	4804      	ldr	r0, [pc, #16]	@ (8000b2c <TIM4_IRQHandler+0x70>)
 8000b1a:	f002 fbb7 	bl	800328c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200001e8 	.word	0x200001e8
 8000b28:	48000400 	.word	0x48000400
 8000b2c:	20000110 	.word	0x20000110

08000b30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <SystemInit+0x20>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b3a:	4a05      	ldr	r2, [pc, #20]	@ (8000b50 <SystemInit+0x20>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b8c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b58:	f7ff ffea 	bl	8000b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b5c:	480c      	ldr	r0, [pc, #48]	@ (8000b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b5e:	490d      	ldr	r1, [pc, #52]	@ (8000b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b60:	4a0d      	ldr	r2, [pc, #52]	@ (8000b98 <LoopForever+0xe>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b64:	e002      	b.n	8000b6c <LoopCopyDataInit>

08000b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6a:	3304      	adds	r3, #4

08000b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b70:	d3f9      	bcc.n	8000b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b72:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba0 <LoopForever+0x16>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b78:	e001      	b.n	8000b7e <LoopFillZerobss>

08000b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b7c:	3204      	adds	r2, #4

08000b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b80:	d3fb      	bcc.n	8000b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b82:	f004 fa57 	bl	8005034 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b86:	f7ff fbb9 	bl	80002fc <main>

08000b8a <LoopForever>:

LoopForever:
    b LoopForever
 8000b8a:	e7fe      	b.n	8000b8a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b8c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b94:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b98:	080059dc 	.word	0x080059dc
  ldr r2, =_sbss
 8000b9c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ba0:	2000033c 	.word	0x2000033c

08000ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ba4:	e7fe      	b.n	8000ba4 <ADC1_2_IRQHandler>
	...

08000ba8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bac:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <HAL_Init+0x28>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a07      	ldr	r2, [pc, #28]	@ (8000bd0 <HAL_Init+0x28>)
 8000bb2:	f043 0310 	orr.w	r3, r3, #16
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb8:	2003      	movs	r0, #3
 8000bba:	f000 f94f 	bl	8000e5c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bbe:	200f      	movs	r0, #15
 8000bc0:	f000 f808 	bl	8000bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc4:	f7ff fe2a 	bl	800081c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40022000 	.word	0x40022000

08000bd4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_InitTick+0x54>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b12      	ldr	r3, [pc, #72]	@ (8000c2c <HAL_InitTick+0x58>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4619      	mov	r1, r3
 8000be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 f967 	bl	8000ec6 <HAL_SYSTICK_Config>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e00e      	b.n	8000c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2b0f      	cmp	r3, #15
 8000c06:	d80a      	bhi.n	8000c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	6879      	ldr	r1, [r7, #4]
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	f000 f92f 	bl	8000e72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c14:	4a06      	ldr	r2, [pc, #24]	@ (8000c30 <HAL_InitTick+0x5c>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	e000      	b.n	8000c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	20000004 	.word	0x20000004

08000c34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_IncTick+0x20>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_IncTick+0x24>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4413      	add	r3, r2
 8000c44:	4a04      	ldr	r2, [pc, #16]	@ (8000c58 <HAL_IncTick+0x24>)
 8000c46:	6013      	str	r3, [r2, #0]
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	20000008 	.word	0x20000008
 8000c58:	200001ec 	.word	0x200001ec

08000c5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c60:	4b03      	ldr	r3, [pc, #12]	@ (8000c70 <HAL_GetTick+0x14>)
 8000c62:	681b      	ldr	r3, [r3, #0]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	200001ec 	.word	0x200001ec

08000c74 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c7c:	f7ff ffee 	bl	8000c5c <HAL_GetTick>
 8000c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c8c:	d005      	beq.n	8000c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <HAL_Delay+0x44>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	461a      	mov	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4413      	add	r3, r2
 8000c98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c9a:	bf00      	nop
 8000c9c:	f7ff ffde 	bl	8000c5c <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d8f7      	bhi.n	8000c9c <HAL_Delay+0x28>
  {
  }
}
 8000cac:	bf00      	nop
 8000cae:	bf00      	nop
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20000008 	.word	0x20000008

08000cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cee:	4a04      	ldr	r2, [pc, #16]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	60d3      	str	r3, [r2, #12]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <__NVIC_GetPriorityGrouping+0x18>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	0a1b      	lsrs	r3, r3, #8
 8000d0e:	f003 0307 	and.w	r3, r3, #7
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	db0b      	blt.n	8000d4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	f003 021f 	and.w	r2, r3, #31
 8000d38:	4907      	ldr	r1, [pc, #28]	@ (8000d58 <__NVIC_EnableIRQ+0x38>)
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	095b      	lsrs	r3, r3, #5
 8000d40:	2001      	movs	r0, #1
 8000d42:	fa00 f202 	lsl.w	r2, r0, r2
 8000d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000e100 	.word	0xe000e100

08000d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	6039      	str	r1, [r7, #0]
 8000d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	db0a      	blt.n	8000d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	490c      	ldr	r1, [pc, #48]	@ (8000da8 <__NVIC_SetPriority+0x4c>)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	0112      	lsls	r2, r2, #4
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	440b      	add	r3, r1
 8000d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d84:	e00a      	b.n	8000d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	4908      	ldr	r1, [pc, #32]	@ (8000dac <__NVIC_SetPriority+0x50>)
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	f003 030f 	and.w	r3, r3, #15
 8000d92:	3b04      	subs	r3, #4
 8000d94:	0112      	lsls	r2, r2, #4
 8000d96:	b2d2      	uxtb	r2, r2
 8000d98:	440b      	add	r3, r1
 8000d9a:	761a      	strb	r2, [r3, #24]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000e100 	.word	0xe000e100
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b089      	sub	sp, #36	@ 0x24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	f1c3 0307 	rsb	r3, r3, #7
 8000dca:	2b04      	cmp	r3, #4
 8000dcc:	bf28      	it	cs
 8000dce:	2304      	movcs	r3, #4
 8000dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	2b06      	cmp	r3, #6
 8000dd8:	d902      	bls.n	8000de0 <NVIC_EncodePriority+0x30>
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	3b03      	subs	r3, #3
 8000dde:	e000      	b.n	8000de2 <NVIC_EncodePriority+0x32>
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de4:	f04f 32ff 	mov.w	r2, #4294967295
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43da      	mvns	r2, r3
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	401a      	ands	r2, r3
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	43d9      	mvns	r1, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	4313      	orrs	r3, r2
         );
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3724      	adds	r7, #36	@ 0x24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
	...

08000e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e28:	d301      	bcc.n	8000e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e00f      	b.n	8000e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e58 <SysTick_Config+0x40>)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3b01      	subs	r3, #1
 8000e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e36:	210f      	movs	r1, #15
 8000e38:	f04f 30ff 	mov.w	r0, #4294967295
 8000e3c:	f7ff ff8e 	bl	8000d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <SysTick_Config+0x40>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e46:	4b04      	ldr	r3, [pc, #16]	@ (8000e58 <SysTick_Config+0x40>)
 8000e48:	2207      	movs	r2, #7
 8000e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	e000e010 	.word	0xe000e010

08000e5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff29 	bl	8000cbc <__NVIC_SetPriorityGrouping>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b086      	sub	sp, #24
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	4603      	mov	r3, r0
 8000e7a:	60b9      	str	r1, [r7, #8]
 8000e7c:	607a      	str	r2, [r7, #4]
 8000e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e84:	f7ff ff3e 	bl	8000d04 <__NVIC_GetPriorityGrouping>
 8000e88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	68b9      	ldr	r1, [r7, #8]
 8000e8e:	6978      	ldr	r0, [r7, #20]
 8000e90:	f7ff ff8e 	bl	8000db0 <NVIC_EncodePriority>
 8000e94:	4602      	mov	r2, r0
 8000e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff5d 	bl	8000d5c <__NVIC_SetPriority>
}
 8000ea2:	bf00      	nop
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff31 	bl	8000d20 <__NVIC_EnableIRQ>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff ffa2 	bl	8000e18 <SysTick_Config>
 8000ed4:	4603      	mov	r3, r0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b087      	sub	sp, #28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eee:	e160      	b.n	80011b2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f000 8152 	beq.w	80011ac <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0303 	and.w	r3, r3, #3
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d005      	beq.n	8000f20 <HAL_GPIO_Init+0x40>
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d130      	bne.n	8000f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	68da      	ldr	r2, [r3, #12]
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f56:	2201      	movs	r2, #1
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	091b      	lsrs	r3, r3, #4
 8000f6c:	f003 0201 	and.w	r2, r3, #1
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d017      	beq.n	8000fbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	2203      	movs	r2, #3
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d123      	bne.n	8001012 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	691a      	ldr	r2, [r3, #16]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	6939      	ldr	r1, [r7, #16]
 800100e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	2203      	movs	r2, #3
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0203 	and.w	r2, r3, #3
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800104e:	2b00      	cmp	r3, #0
 8001050:	f000 80ac 	beq.w	80011ac <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001054:	4b5e      	ldr	r3, [pc, #376]	@ (80011d0 <HAL_GPIO_Init+0x2f0>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a5d      	ldr	r2, [pc, #372]	@ (80011d0 <HAL_GPIO_Init+0x2f0>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b5b      	ldr	r3, [pc, #364]	@ (80011d0 <HAL_GPIO_Init+0x2f0>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800106c:	4a59      	ldr	r2, [pc, #356]	@ (80011d4 <HAL_GPIO_Init+0x2f4>)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	089b      	lsrs	r3, r3, #2
 8001072:	3302      	adds	r3, #2
 8001074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001096:	d025      	beq.n	80010e4 <HAL_GPIO_Init+0x204>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a4f      	ldr	r2, [pc, #316]	@ (80011d8 <HAL_GPIO_Init+0x2f8>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d01f      	beq.n	80010e0 <HAL_GPIO_Init+0x200>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a4e      	ldr	r2, [pc, #312]	@ (80011dc <HAL_GPIO_Init+0x2fc>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d019      	beq.n	80010dc <HAL_GPIO_Init+0x1fc>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a4d      	ldr	r2, [pc, #308]	@ (80011e0 <HAL_GPIO_Init+0x300>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d013      	beq.n	80010d8 <HAL_GPIO_Init+0x1f8>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a4c      	ldr	r2, [pc, #304]	@ (80011e4 <HAL_GPIO_Init+0x304>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d00d      	beq.n	80010d4 <HAL_GPIO_Init+0x1f4>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a4b      	ldr	r2, [pc, #300]	@ (80011e8 <HAL_GPIO_Init+0x308>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0x1f0>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a4a      	ldr	r2, [pc, #296]	@ (80011ec <HAL_GPIO_Init+0x30c>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d101      	bne.n	80010cc <HAL_GPIO_Init+0x1ec>
 80010c8:	2306      	movs	r3, #6
 80010ca:	e00c      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010cc:	2307      	movs	r3, #7
 80010ce:	e00a      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010d0:	2305      	movs	r3, #5
 80010d2:	e008      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010d4:	2304      	movs	r3, #4
 80010d6:	e006      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010d8:	2303      	movs	r3, #3
 80010da:	e004      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010dc:	2302      	movs	r3, #2
 80010de:	e002      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010e0:	2301      	movs	r3, #1
 80010e2:	e000      	b.n	80010e6 <HAL_GPIO_Init+0x206>
 80010e4:	2300      	movs	r3, #0
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	f002 0203 	and.w	r2, r2, #3
 80010ec:	0092      	lsls	r2, r2, #2
 80010ee:	4093      	lsls	r3, r2
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010f6:	4937      	ldr	r1, [pc, #220]	@ (80011d4 <HAL_GPIO_Init+0x2f4>)
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	3302      	adds	r3, #2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001104:	4b3a      	ldr	r3, [pc, #232]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d003      	beq.n	8001128 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001128:	4a31      	ldr	r2, [pc, #196]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800112e:	4b30      	ldr	r3, [pc, #192]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43db      	mvns	r3, r3
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001152:	4a27      	ldr	r2, [pc, #156]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001158:	4b25      	ldr	r3, [pc, #148]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	43db      	mvns	r3, r3
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4313      	orrs	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800117c:	4a1c      	ldr	r2, [pc, #112]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001182:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	43db      	mvns	r3, r3
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011a6:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <HAL_GPIO_Init+0x310>)
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	3301      	adds	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	fa22 f303 	lsr.w	r3, r2, r3
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f47f ae97 	bne.w	8000ef0 <HAL_GPIO_Init+0x10>
  }
}
 80011c2:	bf00      	nop
 80011c4:	bf00      	nop
 80011c6:	371c      	adds	r7, #28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010000 	.word	0x40010000
 80011d8:	48000400 	.word	0x48000400
 80011dc:	48000800 	.word	0x48000800
 80011e0:	48000c00 	.word	0x48000c00
 80011e4:	48001000 	.word	0x48001000
 80011e8:	48001400 	.word	0x48001400
 80011ec:	48001800 	.word	0x48001800
 80011f0:	40010400 	.word	0x40010400

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001210:	e002      	b.n	8001218 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800122a:	af00      	add	r7, sp, #0
 800122c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001230:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001234:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001236:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800123a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d102      	bne.n	800124a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	f001 b80a 	b.w	800225e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800124a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800124e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	f000 8161 	beq.w	8001522 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001260:	4bae      	ldr	r3, [pc, #696]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 030c 	and.w	r3, r3, #12
 8001268:	2b04      	cmp	r3, #4
 800126a:	d00c      	beq.n	8001286 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800126c:	4bab      	ldr	r3, [pc, #684]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	2b08      	cmp	r3, #8
 8001276:	d157      	bne.n	8001328 <HAL_RCC_OscConfig+0x104>
 8001278:	4ba8      	ldr	r3, [pc, #672]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001284:	d150      	bne.n	8001328 <HAL_RCC_OscConfig+0x104>
 8001286:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800128a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001292:	fa93 f3a3 	rbit	r3, r3
 8001296:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800129a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129e:	fab3 f383 	clz	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012a6:	d802      	bhi.n	80012ae <HAL_RCC_OscConfig+0x8a>
 80012a8:	4b9c      	ldr	r3, [pc, #624]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	e015      	b.n	80012da <HAL_RCC_OscConfig+0xb6>
 80012ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012b2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80012ba:	fa93 f3a3 	rbit	r3, r3
 80012be:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80012c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012c6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80012ca:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80012ce:	fa93 f3a3 	rbit	r3, r3
 80012d2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80012d6:	4b91      	ldr	r3, [pc, #580]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80012d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012de:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80012e2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80012e6:	fa92 f2a2 	rbit	r2, r2
 80012ea:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80012ee:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80012f2:	fab2 f282 	clz	r2, r2
 80012f6:	b2d2      	uxtb	r2, r2
 80012f8:	f042 0220 	orr.w	r2, r2, #32
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	f002 021f 	and.w	r2, r2, #31
 8001302:	2101      	movs	r1, #1
 8001304:	fa01 f202 	lsl.w	r2, r1, r2
 8001308:	4013      	ands	r3, r2
 800130a:	2b00      	cmp	r3, #0
 800130c:	f000 8108 	beq.w	8001520 <HAL_RCC_OscConfig+0x2fc>
 8001310:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001314:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	f040 80ff 	bne.w	8001520 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	f000 bf9b 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001328:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800132c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001338:	d106      	bne.n	8001348 <HAL_RCC_OscConfig+0x124>
 800133a:	4b78      	ldr	r3, [pc, #480]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a77      	ldr	r2, [pc, #476]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e036      	b.n	80013b6 <HAL_RCC_OscConfig+0x192>
 8001348:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800134c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10c      	bne.n	8001372 <HAL_RCC_OscConfig+0x14e>
 8001358:	4b70      	ldr	r3, [pc, #448]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a6f      	ldr	r2, [pc, #444]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800135e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	4b6d      	ldr	r3, [pc, #436]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a6c      	ldr	r2, [pc, #432]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800136a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800136e:	6013      	str	r3, [r2, #0]
 8001370:	e021      	b.n	80013b6 <HAL_RCC_OscConfig+0x192>
 8001372:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001376:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001382:	d10c      	bne.n	800139e <HAL_RCC_OscConfig+0x17a>
 8001384:	4b65      	ldr	r3, [pc, #404]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a64      	ldr	r2, [pc, #400]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800138a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800138e:	6013      	str	r3, [r2, #0]
 8001390:	4b62      	ldr	r3, [pc, #392]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a61      	ldr	r2, [pc, #388]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	e00b      	b.n	80013b6 <HAL_RCC_OscConfig+0x192>
 800139e:	4b5f      	ldr	r3, [pc, #380]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a5e      	ldr	r2, [pc, #376]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80013a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	4b5c      	ldr	r3, [pc, #368]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a5b      	ldr	r2, [pc, #364]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80013b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d054      	beq.n	8001470 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c6:	f7ff fc49 	bl	8000c5c <HAL_GetTick>
 80013ca:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ce:	e00a      	b.n	80013e6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d0:	f7ff fc44 	bl	8000c5c <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b64      	cmp	r3, #100	@ 0x64
 80013de:	d902      	bls.n	80013e6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	f000 bf3c 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 80013e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013ea:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ee:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80013f2:	fa93 f3a3 	rbit	r3, r3
 80013f6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80013fa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fe:	fab3 f383 	clz	r3, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b3f      	cmp	r3, #63	@ 0x3f
 8001406:	d802      	bhi.n	800140e <HAL_RCC_OscConfig+0x1ea>
 8001408:	4b44      	ldr	r3, [pc, #272]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	e015      	b.n	800143a <HAL_RCC_OscConfig+0x216>
 800140e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001412:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001416:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800141a:	fa93 f3a3 	rbit	r3, r3
 800141e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001422:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001426:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800142a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800142e:	fa93 f3a3 	rbit	r3, r3
 8001432:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001436:	4b39      	ldr	r3, [pc, #228]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 8001438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800143e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001442:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001446:	fa92 f2a2 	rbit	r2, r2
 800144a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800144e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001452:	fab2 f282 	clz	r2, r2
 8001456:	b2d2      	uxtb	r2, r2
 8001458:	f042 0220 	orr.w	r2, r2, #32
 800145c:	b2d2      	uxtb	r2, r2
 800145e:	f002 021f 	and.w	r2, r2, #31
 8001462:	2101      	movs	r1, #1
 8001464:	fa01 f202 	lsl.w	r2, r1, r2
 8001468:	4013      	ands	r3, r2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0b0      	beq.n	80013d0 <HAL_RCC_OscConfig+0x1ac>
 800146e:	e058      	b.n	8001522 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001470:	f7ff fbf4 	bl	8000c5c <HAL_GetTick>
 8001474:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001478:	e00a      	b.n	8001490 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800147a:	f7ff fbef 	bl	8000c5c <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b64      	cmp	r3, #100	@ 0x64
 8001488:	d902      	bls.n	8001490 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	f000 bee7 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 8001490:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001494:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800149c:	fa93 f3a3 	rbit	r3, r3
 80014a0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80014a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014a8:	fab3 f383 	clz	r3, r3
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80014b0:	d802      	bhi.n	80014b8 <HAL_RCC_OscConfig+0x294>
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	e015      	b.n	80014e4 <HAL_RCC_OscConfig+0x2c0>
 80014b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014bc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80014c4:	fa93 f3a3 	rbit	r3, r3
 80014c8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80014cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014d0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80014d4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80014d8:	fa93 f3a3 	rbit	r3, r3
 80014dc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80014e0:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <HAL_RCC_OscConfig+0x2f8>)
 80014e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014e8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80014ec:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80014f0:	fa92 f2a2 	rbit	r2, r2
 80014f4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80014f8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80014fc:	fab2 f282 	clz	r2, r2
 8001500:	b2d2      	uxtb	r2, r2
 8001502:	f042 0220 	orr.w	r2, r2, #32
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	f002 021f 	and.w	r2, r2, #31
 800150c:	2101      	movs	r1, #1
 800150e:	fa01 f202 	lsl.w	r2, r1, r2
 8001512:	4013      	ands	r3, r2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1b0      	bne.n	800147a <HAL_RCC_OscConfig+0x256>
 8001518:	e003      	b.n	8001522 <HAL_RCC_OscConfig+0x2fe>
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001520:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001522:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001526:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 816d 	beq.w	8001812 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001538:	4bcd      	ldr	r3, [pc, #820]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f003 030c 	and.w	r3, r3, #12
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00c      	beq.n	800155e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001544:	4bca      	ldr	r3, [pc, #808]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d16e      	bne.n	800162e <HAL_RCC_OscConfig+0x40a>
 8001550:	4bc7      	ldr	r3, [pc, #796]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001558:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800155c:	d167      	bne.n	800162e <HAL_RCC_OscConfig+0x40a>
 800155e:	2302      	movs	r3, #2
 8001560:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001564:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001568:	fa93 f3a3 	rbit	r3, r3
 800156c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001570:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001574:	fab3 f383 	clz	r3, r3
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b3f      	cmp	r3, #63	@ 0x3f
 800157c:	d802      	bhi.n	8001584 <HAL_RCC_OscConfig+0x360>
 800157e:	4bbc      	ldr	r3, [pc, #752]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	e013      	b.n	80015ac <HAL_RCC_OscConfig+0x388>
 8001584:	2302      	movs	r3, #2
 8001586:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800158e:	fa93 f3a3 	rbit	r3, r3
 8001592:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001596:	2302      	movs	r3, #2
 8001598:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800159c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80015a0:	fa93 f3a3 	rbit	r3, r3
 80015a4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80015a8:	4bb1      	ldr	r3, [pc, #708]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80015aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ac:	2202      	movs	r2, #2
 80015ae:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80015b2:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80015b6:	fa92 f2a2 	rbit	r2, r2
 80015ba:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80015be:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80015c2:	fab2 f282 	clz	r2, r2
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	f042 0220 	orr.w	r2, r2, #32
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	f002 021f 	and.w	r2, r2, #31
 80015d2:	2101      	movs	r1, #1
 80015d4:	fa01 f202 	lsl.w	r2, r1, r2
 80015d8:	4013      	ands	r3, r2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00a      	beq.n	80015f4 <HAL_RCC_OscConfig+0x3d0>
 80015de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d002      	beq.n	80015f4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	f000 be35 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f4:	4b9e      	ldr	r3, [pc, #632]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001600:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	21f8      	movs	r1, #248	@ 0xf8
 800160a:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001612:	fa91 f1a1 	rbit	r1, r1
 8001616:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800161a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800161e:	fab1 f181 	clz	r1, r1
 8001622:	b2c9      	uxtb	r1, r1
 8001624:	408b      	lsls	r3, r1
 8001626:	4992      	ldr	r1, [pc, #584]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 8001628:	4313      	orrs	r3, r2
 800162a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800162c:	e0f1      	b.n	8001812 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800162e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001632:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	f000 8083 	beq.w	8001746 <HAL_RCC_OscConfig+0x522>
 8001640:	2301      	movs	r3, #1
 8001642:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001646:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800164a:	fa93 f3a3 	rbit	r3, r3
 800164e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001652:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001656:	fab3 f383 	clz	r3, r3
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001660:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	461a      	mov	r2, r3
 8001668:	2301      	movs	r3, #1
 800166a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166c:	f7ff faf6 	bl	8000c5c <HAL_GetTick>
 8001670:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001674:	e00a      	b.n	800168c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001676:	f7ff faf1 	bl	8000c5c <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d902      	bls.n	800168c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	f000 bde9 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 800168c:	2302      	movs	r3, #2
 800168e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001692:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001696:	fa93 f3a3 	rbit	r3, r3
 800169a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800169e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	fab3 f383 	clz	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80016aa:	d802      	bhi.n	80016b2 <HAL_RCC_OscConfig+0x48e>
 80016ac:	4b70      	ldr	r3, [pc, #448]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	e013      	b.n	80016da <HAL_RCC_OscConfig+0x4b6>
 80016b2:	2302      	movs	r3, #2
 80016b4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80016bc:	fa93 f3a3 	rbit	r3, r3
 80016c0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80016c4:	2302      	movs	r3, #2
 80016c6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80016ca:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80016ce:	fa93 f3a3 	rbit	r3, r3
 80016d2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80016d6:	4b66      	ldr	r3, [pc, #408]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80016d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016da:	2202      	movs	r2, #2
 80016dc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80016e0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80016e4:	fa92 f2a2 	rbit	r2, r2
 80016e8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80016ec:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80016f0:	fab2 f282 	clz	r2, r2
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	f042 0220 	orr.w	r2, r2, #32
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	f002 021f 	and.w	r2, r2, #31
 8001700:	2101      	movs	r1, #1
 8001702:	fa01 f202 	lsl.w	r2, r1, r2
 8001706:	4013      	ands	r3, r2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0b4      	beq.n	8001676 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170c:	4b58      	ldr	r3, [pc, #352]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001714:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001718:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	21f8      	movs	r1, #248	@ 0xf8
 8001722:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001726:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800172a:	fa91 f1a1 	rbit	r1, r1
 800172e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001732:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001736:	fab1 f181 	clz	r1, r1
 800173a:	b2c9      	uxtb	r1, r1
 800173c:	408b      	lsls	r3, r1
 800173e:	494c      	ldr	r1, [pc, #304]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 8001740:	4313      	orrs	r3, r2
 8001742:	600b      	str	r3, [r1, #0]
 8001744:	e065      	b.n	8001812 <HAL_RCC_OscConfig+0x5ee>
 8001746:	2301      	movs	r3, #1
 8001748:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001750:	fa93 f3a3 	rbit	r3, r3
 8001754:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001758:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800175c:	fab3 f383 	clz	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001766:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	461a      	mov	r2, r3
 800176e:	2300      	movs	r3, #0
 8001770:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001772:	f7ff fa73 	bl	8000c5c <HAL_GetTick>
 8001776:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177a:	e00a      	b.n	8001792 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800177c:	f7ff fa6e 	bl	8000c5c <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d902      	bls.n	8001792 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	f000 bd66 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 8001792:	2302      	movs	r3, #2
 8001794:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001798:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800179c:	fa93 f3a3 	rbit	r3, r3
 80017a0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80017a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a8:	fab3 f383 	clz	r3, r3
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80017b0:	d802      	bhi.n	80017b8 <HAL_RCC_OscConfig+0x594>
 80017b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	e013      	b.n	80017e0 <HAL_RCC_OscConfig+0x5bc>
 80017b8:	2302      	movs	r3, #2
 80017ba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80017c2:	fa93 f3a3 	rbit	r3, r3
 80017c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80017ca:	2302      	movs	r3, #2
 80017cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80017d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017d4:	fa93 f3a3 	rbit	r3, r3
 80017d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80017dc:	4b24      	ldr	r3, [pc, #144]	@ (8001870 <HAL_RCC_OscConfig+0x64c>)
 80017de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e0:	2202      	movs	r2, #2
 80017e2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80017e6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80017ea:	fa92 f2a2 	rbit	r2, r2
 80017ee:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80017f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80017f6:	fab2 f282 	clz	r2, r2
 80017fa:	b2d2      	uxtb	r2, r2
 80017fc:	f042 0220 	orr.w	r2, r2, #32
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f002 021f 	and.w	r2, r2, #31
 8001806:	2101      	movs	r1, #1
 8001808:	fa01 f202 	lsl.w	r2, r1, r2
 800180c:	4013      	ands	r3, r2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1b4      	bne.n	800177c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001812:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001816:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0308 	and.w	r3, r3, #8
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 8119 	beq.w	8001a5a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001828:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800182c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8082 	beq.w	800193e <HAL_RCC_OscConfig+0x71a>
 800183a:	2301      	movs	r3, #1
 800183c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001844:	fa93 f3a3 	rbit	r3, r3
 8001848:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800184c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001850:	fab3 f383 	clz	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	461a      	mov	r2, r3
 8001858:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <HAL_RCC_OscConfig+0x650>)
 800185a:	4413      	add	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	461a      	mov	r2, r3
 8001860:	2301      	movs	r3, #1
 8001862:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001864:	f7ff f9fa 	bl	8000c5c <HAL_GetTick>
 8001868:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186c:	e00f      	b.n	800188e <HAL_RCC_OscConfig+0x66a>
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000
 8001874:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001878:	f7ff f9f0 	bl	8000c5c <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d902      	bls.n	800188e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	f000 bce8 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 800188e:	2302      	movs	r3, #2
 8001890:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001894:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001898:	fa93 f2a3 	rbit	r2, r3
 800189c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018ae:	2202      	movs	r2, #2
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	fa93 f2a3 	rbit	r2, r3
 80018c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018d2:	2202      	movs	r2, #2
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	fa93 f2a3 	rbit	r2, r3
 80018e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018e8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80018ec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ee:	4bb0      	ldr	r3, [pc, #704]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 80018f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018fa:	2102      	movs	r1, #2
 80018fc:	6019      	str	r1, [r3, #0]
 80018fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001902:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	fa93 f1a3 	rbit	r1, r3
 800190c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001910:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001914:	6019      	str	r1, [r3, #0]
  return result;
 8001916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800191a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	fab3 f383 	clz	r3, r3
 8001924:	b2db      	uxtb	r3, r3
 8001926:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800192a:	b2db      	uxtb	r3, r3
 800192c:	f003 031f 	and.w	r3, r3, #31
 8001930:	2101      	movs	r1, #1
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	4013      	ands	r3, r2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d09d      	beq.n	8001878 <HAL_RCC_OscConfig+0x654>
 800193c:	e08d      	b.n	8001a5a <HAL_RCC_OscConfig+0x836>
 800193e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001942:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800194e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	fa93 f2a3 	rbit	r2, r3
 8001958:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800195c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001960:	601a      	str	r2, [r3, #0]
  return result;
 8001962:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001966:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800196a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800196c:	fab3 f383 	clz	r3, r3
 8001970:	b2db      	uxtb	r3, r3
 8001972:	461a      	mov	r2, r3
 8001974:	4b8f      	ldr	r3, [pc, #572]	@ (8001bb4 <HAL_RCC_OscConfig+0x990>)
 8001976:	4413      	add	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	461a      	mov	r2, r3
 800197c:	2300      	movs	r3, #0
 800197e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001980:	f7ff f96c 	bl	8000c5c <HAL_GetTick>
 8001984:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001988:	e00a      	b.n	80019a0 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800198a:	f7ff f967 	bl	8000c5c <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d902      	bls.n	80019a0 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	f000 bc5f 	b.w	800225e <HAL_RCC_OscConfig+0x103a>
 80019a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80019a8:	2202      	movs	r2, #2
 80019aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	fa93 f2a3 	rbit	r2, r3
 80019ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019be:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80019cc:	2202      	movs	r2, #2
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	fa93 f2a3 	rbit	r2, r3
 80019de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019f0:	2202      	movs	r2, #2
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	fa93 f2a3 	rbit	r2, r3
 8001a02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a06:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001a0a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a0c:	4b68      	ldr	r3, [pc, #416]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001a0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a18:	2102      	movs	r1, #2
 8001a1a:	6019      	str	r1, [r3, #0]
 8001a1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a20:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	fa93 f1a3 	rbit	r1, r3
 8001a2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a32:	6019      	str	r1, [r3, #0]
  return result;
 8001a34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a38:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	fab3 f383 	clz	r3, r3
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f003 031f 	and.w	r3, r3, #31
 8001a4e:	2101      	movs	r1, #1
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	4013      	ands	r3, r2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d197      	bne.n	800198a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 819c 	beq.w	8001da8 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a76:	4b4e      	ldr	r3, [pc, #312]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a82:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	4a4a      	ldr	r2, [pc, #296]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a8c:	61d3      	str	r3, [r2, #28]
 8001a8e:	4b48      	ldr	r3, [pc, #288]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001a96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001aa8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab0:	4b41      	ldr	r3, [pc, #260]	@ (8001bb8 <HAL_RCC_OscConfig+0x994>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d11a      	bne.n	8001af2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001abc:	4b3e      	ldr	r3, [pc, #248]	@ (8001bb8 <HAL_RCC_OscConfig+0x994>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8001bb8 <HAL_RCC_OscConfig+0x994>)
 8001ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ac8:	f7ff f8c8 	bl	8000c5c <HAL_GetTick>
 8001acc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad0:	e009      	b.n	8001ae6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad2:	f7ff f8c3 	bl	8000c5c <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	@ 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e3bb      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae6:	4b34      	ldr	r3, [pc, #208]	@ (8001bb8 <HAL_RCC_OscConfig+0x994>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0ef      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d106      	bne.n	8001b10 <HAL_RCC_OscConfig+0x8ec>
 8001b02:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	4a2a      	ldr	r2, [pc, #168]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6213      	str	r3, [r2, #32]
 8001b0e:	e035      	b.n	8001b7c <HAL_RCC_OscConfig+0x958>
 8001b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d10c      	bne.n	8001b3a <HAL_RCC_OscConfig+0x916>
 8001b20:	4b23      	ldr	r3, [pc, #140]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	4a22      	ldr	r2, [pc, #136]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	6213      	str	r3, [r2, #32]
 8001b2c:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b32:	f023 0304 	bic.w	r3, r3, #4
 8001b36:	6213      	str	r3, [r2, #32]
 8001b38:	e020      	b.n	8001b7c <HAL_RCC_OscConfig+0x958>
 8001b3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b05      	cmp	r3, #5
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x940>
 8001b4a:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	4a18      	ldr	r2, [pc, #96]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b50:	f043 0304 	orr.w	r3, r3, #4
 8001b54:	6213      	str	r3, [r2, #32]
 8001b56:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	4a15      	ldr	r2, [pc, #84]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6213      	str	r3, [r2, #32]
 8001b62:	e00b      	b.n	8001b7c <HAL_RCC_OscConfig+0x958>
 8001b64:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b6a:	f023 0301 	bic.w	r3, r3, #1
 8001b6e:	6213      	str	r3, [r2, #32]
 8001b70:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb0 <HAL_RCC_OscConfig+0x98c>)
 8001b76:	f023 0304 	bic.w	r3, r3, #4
 8001b7a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 8085 	beq.w	8001c98 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8e:	f7ff f865 	bl	8000c5c <HAL_GetTick>
 8001b92:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b96:	e011      	b.n	8001bbc <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b98:	f7ff f860 	bl	8000c5c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d907      	bls.n	8001bbc <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e356      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	10908120 	.word	0x10908120
 8001bb8:	40007000 	.word	0x40007000
 8001bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bc0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bcc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	fa93 f2a3 	rbit	r2, r3
 8001bd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bda:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001be4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001be8:	2202      	movs	r2, #2
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	fa93 f2a3 	rbit	r2, r3
 8001bfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bfe:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001c02:	601a      	str	r2, [r3, #0]
  return result;
 8001c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c08:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001c0c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c0e:	fab3 f383 	clz	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d102      	bne.n	8001c24 <HAL_RCC_OscConfig+0xa00>
 8001c1e:	4b98      	ldr	r3, [pc, #608]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	e013      	b.n	8001c4c <HAL_RCC_OscConfig+0xa28>
 8001c24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c28:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c34:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	fa93 f2a3 	rbit	r2, r3
 8001c3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c42:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	4b8d      	ldr	r3, [pc, #564]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c50:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c54:	2102      	movs	r1, #2
 8001c56:	6011      	str	r1, [r2, #0]
 8001c58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c5c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c60:	6812      	ldr	r2, [r2, #0]
 8001c62:	fa92 f1a2 	rbit	r1, r2
 8001c66:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c6a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c6e:	6011      	str	r1, [r2, #0]
  return result;
 8001c70:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c74:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c78:	6812      	ldr	r2, [r2, #0]
 8001c7a:	fab2 f282 	clz	r2, r2
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	f002 021f 	and.w	r2, r2, #31
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d080      	beq.n	8001b98 <HAL_RCC_OscConfig+0x974>
 8001c96:	e07d      	b.n	8001d94 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c98:	f7fe ffe0 	bl	8000c5c <HAL_GetTick>
 8001c9c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca0:	e00b      	b.n	8001cba <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ca2:	f7fe ffdb 	bl	8000c5c <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e2d1      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 8001cba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cbe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	fa93 f2a3 	rbit	r2, r3
 8001cd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	fa93 f2a3 	rbit	r2, r3
 8001cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cfc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d00:	601a      	str	r2, [r3, #0]
  return result;
 8001d02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d06:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d0a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d102      	bne.n	8001d22 <HAL_RCC_OscConfig+0xafe>
 8001d1c:	4b58      	ldr	r3, [pc, #352]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	e013      	b.n	8001d4a <HAL_RCC_OscConfig+0xb26>
 8001d22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d26:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	fa93 f2a3 	rbit	r2, r3
 8001d3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d40:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	4b4e      	ldr	r3, [pc, #312]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d4e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d52:	2102      	movs	r1, #2
 8001d54:	6011      	str	r1, [r2, #0]
 8001d56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d5a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	fa92 f1a2 	rbit	r1, r2
 8001d64:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d68:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d6c:	6011      	str	r1, [r2, #0]
  return result;
 8001d6e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d72:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	fab2 f282 	clz	r2, r2
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	f002 021f 	and.w	r2, r2, #31
 8001d88:	2101      	movs	r1, #1
 8001d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d186      	bne.n	8001ca2 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d94:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d105      	bne.n	8001da8 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d9c:	4b38      	ldr	r3, [pc, #224]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	4a37      	ldr	r2, [pc, #220]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001da2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 8251 	beq.w	800225c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dba:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b08      	cmp	r3, #8
 8001dc4:	f000 820f 	beq.w	80021e6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dcc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	f040 8165 	bne.w	80020a4 <HAL_RCC_OscConfig+0xe80>
 8001dda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dde:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001de2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	fa93 f2a3 	rbit	r2, r3
 8001df6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dfa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001dfe:	601a      	str	r2, [r3, #0]
  return result;
 8001e00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e04:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001e08:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0a:	fab3 f383 	clz	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e14:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e20:	f7fe ff1c 	bl	8000c5c <HAL_GetTick>
 8001e24:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e28:	e009      	b.n	8001e3e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7fe ff17 	bl	8000c5c <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e20f      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 8001e3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e42:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e46:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e50:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	fa93 f2a3 	rbit	r2, r3
 8001e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e5e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e62:	601a      	str	r2, [r3, #0]
  return result;
 8001e64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e68:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e6c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e76:	d805      	bhi.n	8001e84 <HAL_RCC_OscConfig+0xc60>
 8001e78:	4b01      	ldr	r3, [pc, #4]	@ (8001e80 <HAL_RCC_OscConfig+0xc5c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	e02a      	b.n	8001ed4 <HAL_RCC_OscConfig+0xcb0>
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e88:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e96:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	fa93 f2a3 	rbit	r2, r3
 8001ea0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eae:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001eb2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ebc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	fa93 f2a3 	rbit	r2, r3
 8001ec6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eca:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	4bca      	ldr	r3, [pc, #808]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ed8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001edc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ee0:	6011      	str	r1, [r2, #0]
 8001ee2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ee6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	fa92 f1a2 	rbit	r1, r2
 8001ef0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ef4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ef8:	6011      	str	r1, [r2, #0]
  return result;
 8001efa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001efe:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	fab2 f282 	clz	r2, r2
 8001f08:	b2d2      	uxtb	r2, r2
 8001f0a:	f042 0220 	orr.w	r2, r2, #32
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	f002 021f 	and.w	r2, r2, #31
 8001f14:	2101      	movs	r1, #1
 8001f16:	fa01 f202 	lsl.w	r2, r1, r2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d184      	bne.n	8001e2a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f20:	4bb6      	ldr	r3, [pc, #728]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	f023 020f 	bic.w	r2, r3, #15
 8001f28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f34:	49b1      	ldr	r1, [pc, #708]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001f3a:	4bb0      	ldr	r3, [pc, #704]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001f42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6a19      	ldr	r1, [r3, #32]
 8001f4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	430b      	orrs	r3, r1
 8001f5c:	49a7      	ldr	r1, [pc, #668]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
 8001f62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f66:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f6a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f74:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	fa93 f2a3 	rbit	r2, r3
 8001f7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f82:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f86:	601a      	str	r2, [r3, #0]
  return result;
 8001f88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f8c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f90:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f9c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa8:	f7fe fe58 	bl	8000c5c <HAL_GetTick>
 8001fac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb0:	e009      	b.n	8001fc6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7fe fe53 	bl	8000c5c <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e14b      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 8001fc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fd8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	fa93 f2a3 	rbit	r2, r3
 8001fe2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fe6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001fea:	601a      	str	r2, [r3, #0]
  return result;
 8001fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ff0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001ff4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ff6:	fab3 f383 	clz	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ffe:	d802      	bhi.n	8002006 <HAL_RCC_OscConfig+0xde2>
 8002000:	4b7e      	ldr	r3, [pc, #504]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	e027      	b.n	8002056 <HAL_RCC_OscConfig+0xe32>
 8002006:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800200a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800200e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002012:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002018:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	fa93 f2a3 	rbit	r2, r3
 8002022:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002026:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002030:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002034:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800203e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	fa93 f2a3 	rbit	r2, r3
 8002048:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800204c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	4b6a      	ldr	r3, [pc, #424]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800205a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800205e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002062:	6011      	str	r1, [r2, #0]
 8002064:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002068:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	fa92 f1a2 	rbit	r1, r2
 8002072:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002076:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800207a:	6011      	str	r1, [r2, #0]
  return result;
 800207c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002080:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002084:	6812      	ldr	r2, [r2, #0]
 8002086:	fab2 f282 	clz	r2, r2
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	f042 0220 	orr.w	r2, r2, #32
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	f002 021f 	and.w	r2, r2, #31
 8002096:	2101      	movs	r1, #1
 8002098:	fa01 f202 	lsl.w	r2, r1, r2
 800209c:	4013      	ands	r3, r2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d087      	beq.n	8001fb2 <HAL_RCC_OscConfig+0xd8e>
 80020a2:	e0db      	b.n	800225c <HAL_RCC_OscConfig+0x1038>
 80020a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	fa93 f2a3 	rbit	r2, r3
 80020c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020c4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020c8:	601a      	str	r2, [r3, #0]
  return result;
 80020ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ce:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020d2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d4:	fab3 f383 	clz	r3, r3
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	461a      	mov	r2, r3
 80020e6:	2300      	movs	r3, #0
 80020e8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ea:	f7fe fdb7 	bl	8000c5c <HAL_GetTick>
 80020ee:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f2:	e009      	b.n	8002108 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020f4:	f7fe fdb2 	bl	8000c5c <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e0aa      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 8002108:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800210c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002110:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002114:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800211a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	fa93 f2a3 	rbit	r2, r3
 8002124:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002128:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800212c:	601a      	str	r2, [r3, #0]
  return result;
 800212e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002132:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002136:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002138:	fab3 f383 	clz	r3, r3
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002140:	d802      	bhi.n	8002148 <HAL_RCC_OscConfig+0xf24>
 8002142:	4b2e      	ldr	r3, [pc, #184]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	e027      	b.n	8002198 <HAL_RCC_OscConfig+0xf74>
 8002148:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800214c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002150:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002154:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800215a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	fa93 f2a3 	rbit	r2, r3
 8002164:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002168:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002172:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002176:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002180:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	fa93 f2a3 	rbit	r2, r3
 800218a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800218e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	4b19      	ldr	r3, [pc, #100]	@ (80021fc <HAL_RCC_OscConfig+0xfd8>)
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800219c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80021a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80021a4:	6011      	str	r1, [r2, #0]
 80021a6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021aa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	fa92 f1a2 	rbit	r1, r2
 80021b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021b8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021bc:	6011      	str	r1, [r2, #0]
  return result;
 80021be:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021c2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021c6:	6812      	ldr	r2, [r2, #0]
 80021c8:	fab2 f282 	clz	r2, r2
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	f042 0220 	orr.w	r2, r2, #32
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	f002 021f 	and.w	r2, r2, #31
 80021d8:	2101      	movs	r1, #1
 80021da:	fa01 f202 	lsl.w	r2, r1, r2
 80021de:	4013      	ands	r3, r2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d187      	bne.n	80020f4 <HAL_RCC_OscConfig+0xed0>
 80021e4:	e03a      	b.n	800225c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d104      	bne.n	8002200 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e031      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002200:	4b19      	ldr	r3, [pc, #100]	@ (8002268 <HAL_RCC_OscConfig+0x1044>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <HAL_RCC_OscConfig+0x1044>)
 800220a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002210:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002214:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002218:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800221c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	429a      	cmp	r2, r3
 8002226:	d117      	bne.n	8002258 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002228:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800222c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002230:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002234:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800223c:	429a      	cmp	r2, r3
 800223e:	d10b      	bne.n	8002258 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002240:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002244:	f003 020f 	and.w	r2, r3, #15
 8002248:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800224c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002254:	429a      	cmp	r2, r3
 8002256:	d001      	beq.n	800225c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40021000 	.word	0x40021000

0800226c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b09e      	sub	sp, #120	@ 0x78
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002276:	2300      	movs	r3, #0
 8002278:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e154      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002284:	4b89      	ldr	r3, [pc, #548]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	d910      	bls.n	80022b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002292:	4b86      	ldr	r3, [pc, #536]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f023 0207 	bic.w	r2, r3, #7
 800229a:	4984      	ldr	r1, [pc, #528]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	4313      	orrs	r3, r2
 80022a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022a2:	4b82      	ldr	r3, [pc, #520]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d001      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e13c      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d008      	beq.n	80022d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c0:	4b7b      	ldr	r3, [pc, #492]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4978      	ldr	r1, [pc, #480]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 80cd 	beq.w	800247a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d137      	bne.n	8002358 <HAL_RCC_ClockConfig+0xec>
 80022e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022f0:	fa93 f3a3 	rbit	r3, r3
 80022f4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80022f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f8:	fab3 f383 	clz	r3, r3
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8002300:	d802      	bhi.n	8002308 <HAL_RCC_ClockConfig+0x9c>
 8002302:	4b6b      	ldr	r3, [pc, #428]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	e00f      	b.n	8002328 <HAL_RCC_ClockConfig+0xbc>
 8002308:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800230c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002310:	fa93 f3a3 	rbit	r3, r3
 8002314:	667b      	str	r3, [r7, #100]	@ 0x64
 8002316:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800231a:	663b      	str	r3, [r7, #96]	@ 0x60
 800231c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002324:	4b62      	ldr	r3, [pc, #392]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 8002326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002328:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800232c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800232e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002330:	fa92 f2a2 	rbit	r2, r2
 8002334:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002336:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002338:	fab2 f282 	clz	r2, r2
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	f042 0220 	orr.w	r2, r2, #32
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	f002 021f 	and.w	r2, r2, #31
 8002348:	2101      	movs	r1, #1
 800234a:	fa01 f202 	lsl.w	r2, r1, r2
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d171      	bne.n	8002438 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0ea      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b02      	cmp	r3, #2
 800235e:	d137      	bne.n	80023d0 <HAL_RCC_ClockConfig+0x164>
 8002360:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002364:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002368:	fa93 f3a3 	rbit	r3, r3
 800236c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800236e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002370:	fab3 f383 	clz	r3, r3
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b3f      	cmp	r3, #63	@ 0x3f
 8002378:	d802      	bhi.n	8002380 <HAL_RCC_ClockConfig+0x114>
 800237a:	4b4d      	ldr	r3, [pc, #308]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	e00f      	b.n	80023a0 <HAL_RCC_ClockConfig+0x134>
 8002380:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002384:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	647b      	str	r3, [r7, #68]	@ 0x44
 800238e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002392:	643b      	str	r3, [r7, #64]	@ 0x40
 8002394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800239c:	4b44      	ldr	r3, [pc, #272]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023a4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80023a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023a8:	fa92 f2a2 	rbit	r2, r2
 80023ac:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80023ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023b0:	fab2 f282 	clz	r2, r2
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	f042 0220 	orr.w	r2, r2, #32
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	f002 021f 	and.w	r2, r2, #31
 80023c0:	2101      	movs	r1, #1
 80023c2:	fa01 f202 	lsl.w	r2, r1, r2
 80023c6:	4013      	ands	r3, r2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d135      	bne.n	8002438 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e0ae      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
 80023d0:	2302      	movs	r3, #2
 80023d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80023dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023de:	fab3 f383 	clz	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80023e6:	d802      	bhi.n	80023ee <HAL_RCC_ClockConfig+0x182>
 80023e8:	4b31      	ldr	r3, [pc, #196]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	e00d      	b.n	800240a <HAL_RCC_ClockConfig+0x19e>
 80023ee:	2302      	movs	r3, #2
 80023f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f4:	fa93 f3a3 	rbit	r3, r3
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023fa:	2302      	movs	r3, #2
 80023fc:	623b      	str	r3, [r7, #32]
 80023fe:	6a3b      	ldr	r3, [r7, #32]
 8002400:	fa93 f3a3 	rbit	r3, r3
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	4b2a      	ldr	r3, [pc, #168]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	2202      	movs	r2, #2
 800240c:	61ba      	str	r2, [r7, #24]
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	fa92 f2a2 	rbit	r2, r2
 8002414:	617a      	str	r2, [r7, #20]
  return result;
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	fab2 f282 	clz	r2, r2
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	f042 0220 	orr.w	r2, r2, #32
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	f002 021f 	and.w	r2, r2, #31
 8002428:	2101      	movs	r1, #1
 800242a:	fa01 f202 	lsl.w	r2, r1, r2
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e07a      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002438:	4b1d      	ldr	r3, [pc, #116]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f023 0203 	bic.w	r2, r3, #3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	491a      	ldr	r1, [pc, #104]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 8002446:	4313      	orrs	r3, r2
 8002448:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800244a:	f7fe fc07 	bl	8000c5c <HAL_GetTick>
 800244e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002450:	e00a      	b.n	8002468 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002452:	f7fe fc03 	bl	8000c5c <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002460:	4293      	cmp	r3, r2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e062      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002468:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <HAL_RCC_ClockConfig+0x244>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 020c 	and.w	r2, r3, #12
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	429a      	cmp	r2, r3
 8002478:	d1eb      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800247a:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d215      	bcs.n	80024b4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f023 0207 	bic.w	r2, r3, #7
 8002490:	4906      	ldr	r1, [pc, #24]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <HAL_RCC_ClockConfig+0x240>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d006      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e041      	b.n	800252e <HAL_RCC_ClockConfig+0x2c2>
 80024aa:	bf00      	nop
 80024ac:	40022000 	.word	0x40022000
 80024b0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d008      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <HAL_RCC_ClockConfig+0x2cc>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	491a      	ldr	r1, [pc, #104]	@ (8002538 <HAL_RCC_ClockConfig+0x2cc>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d009      	beq.n	80024f2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024de:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <HAL_RCC_ClockConfig+0x2cc>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4912      	ldr	r1, [pc, #72]	@ (8002538 <HAL_RCC_ClockConfig+0x2cc>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024f2:	f000 f829 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 80024f6:	4601      	mov	r1, r0
 80024f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <HAL_RCC_ClockConfig+0x2cc>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002500:	22f0      	movs	r2, #240	@ 0xf0
 8002502:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	fa92 f2a2 	rbit	r2, r2
 800250a:	60fa      	str	r2, [r7, #12]
  return result;
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	fab2 f282 	clz	r2, r2
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	40d3      	lsrs	r3, r2
 8002516:	4a09      	ldr	r2, [pc, #36]	@ (800253c <HAL_RCC_ClockConfig+0x2d0>)
 8002518:	5cd3      	ldrb	r3, [r2, r3]
 800251a:	fa21 f303 	lsr.w	r3, r1, r3
 800251e:	4a08      	ldr	r2, [pc, #32]	@ (8002540 <HAL_RCC_ClockConfig+0x2d4>)
 8002520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002522:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <HAL_RCC_ClockConfig+0x2d8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7fe fb54 	bl	8000bd4 <HAL_InitTick>
  
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3778      	adds	r7, #120	@ 0x78
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40021000 	.word	0x40021000
 800253c:	08005960 	.word	0x08005960
 8002540:	20000000 	.word	0x20000000
 8002544:	20000004 	.word	0x20000004

08002548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002548:	b480      	push	{r7}
 800254a:	b087      	sub	sp, #28
 800254c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002562:	4b1f      	ldr	r3, [pc, #124]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b04      	cmp	r3, #4
 8002570:	d002      	beq.n	8002578 <HAL_RCC_GetSysClockFreq+0x30>
 8002572:	2b08      	cmp	r3, #8
 8002574:	d003      	beq.n	800257e <HAL_RCC_GetSysClockFreq+0x36>
 8002576:	e029      	b.n	80025cc <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002578:	4b1a      	ldr	r3, [pc, #104]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800257a:	613b      	str	r3, [r7, #16]
      break;
 800257c:	e029      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	0c9b      	lsrs	r3, r3, #18
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	4a18      	ldr	r2, [pc, #96]	@ (80025e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002588:	5cd3      	ldrb	r3, [r2, r3]
 800258a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800258c:	4b14      	ldr	r3, [pc, #80]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	f003 030f 	and.w	r3, r3, #15
 8002594:	4a15      	ldr	r2, [pc, #84]	@ (80025ec <HAL_RCC_GetSysClockFreq+0xa4>)
 8002596:	5cd3      	ldrb	r3, [r2, r3]
 8002598:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d008      	beq.n	80025b6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80025a4:	4a0f      	ldr	r2, [pc, #60]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	e007      	b.n	80025c6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80025b6:	4a0b      	ldr	r2, [pc, #44]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	fb02 f303 	mul.w	r3, r2, r3
 80025c4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	613b      	str	r3, [r7, #16]
      break;
 80025ca:	e002      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025cc:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025ce:	613b      	str	r3, [r7, #16]
      break;
 80025d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025d2:	693b      	ldr	r3, [r7, #16]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	371c      	adds	r7, #28
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	40021000 	.word	0x40021000
 80025e4:	007a1200 	.word	0x007a1200
 80025e8:	08005978 	.word	0x08005978
 80025ec:	08005988 	.word	0x08005988

080025f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025f4:	4b03      	ldr	r3, [pc, #12]	@ (8002604 <HAL_RCC_GetHCLKFreq+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000000 	.word	0x20000000

08002608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800260e:	f7ff ffef 	bl	80025f0 <HAL_RCC_GetHCLKFreq>
 8002612:	4601      	mov	r1, r0
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800261c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002620:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	fa92 f2a2 	rbit	r2, r2
 8002628:	603a      	str	r2, [r7, #0]
  return result;
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	fab2 f282 	clz	r2, r2
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	40d3      	lsrs	r3, r2
 8002634:	4a04      	ldr	r2, [pc, #16]	@ (8002648 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002636:	5cd3      	ldrb	r3, [r2, r3]
 8002638:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	08005970 	.word	0x08005970

0800264c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002652:	f7ff ffcd 	bl	80025f0 <HAL_RCC_GetHCLKFreq>
 8002656:	4601      	mov	r1, r0
 8002658:	4b0b      	ldr	r3, [pc, #44]	@ (8002688 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002660:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002664:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	fa92 f2a2 	rbit	r2, r2
 800266c:	603a      	str	r2, [r7, #0]
  return result;
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	fab2 f282 	clz	r2, r2
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	40d3      	lsrs	r3, r2
 8002678:	4a04      	ldr	r2, [pc, #16]	@ (800268c <HAL_RCC_GetPCLK2Freq+0x40>)
 800267a:	5cd3      	ldrb	r3, [r2, r3]
 800267c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002680:	4618      	mov	r0, r3
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40021000 	.word	0x40021000
 800268c:	08005970 	.word	0x08005970

08002690 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b092      	sub	sp, #72	@ 0x48
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002698:	2300      	movs	r3, #0
 800269a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80026a0:	2300      	movs	r3, #0
 80026a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 80d2 	beq.w	8002858 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026b4:	4b4d      	ldr	r3, [pc, #308]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10e      	bne.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c0:	4b4a      	ldr	r3, [pc, #296]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	4a49      	ldr	r2, [pc, #292]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	61d3      	str	r3, [r2, #28]
 80026cc:	4b47      	ldr	r3, [pc, #284]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d8:	2301      	movs	r3, #1
 80026da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026de:	4b44      	ldr	r3, [pc, #272]	@ (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d118      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ea:	4b41      	ldr	r3, [pc, #260]	@ (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a40      	ldr	r2, [pc, #256]	@ (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f6:	f7fe fab1 	bl	8000c5c <HAL_GetTick>
 80026fa:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fc:	e008      	b.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026fe:	f7fe faad 	bl	8000c5c <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b64      	cmp	r3, #100	@ 0x64
 800270a:	d901      	bls.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e1d4      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002710:	4b37      	ldr	r3, [pc, #220]	@ (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800271c:	4b33      	ldr	r3, [pc, #204]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002724:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8082 	beq.w	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002736:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002738:	429a      	cmp	r2, r3
 800273a:	d07a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800273c:	4b2b      	ldr	r3, [pc, #172]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002744:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002746:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800274a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002756:	fab3 f383 	clz	r3, r3
 800275a:	b2db      	uxtb	r3, r3
 800275c:	461a      	mov	r2, r3
 800275e:	4b25      	ldr	r3, [pc, #148]	@ (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	461a      	mov	r2, r3
 8002766:	2301      	movs	r3, #1
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800276e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002772:	fa93 f3a3 	rbit	r3, r3
 8002776:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800277a:	fab3 f383 	clz	r3, r3
 800277e:	b2db      	uxtb	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	461a      	mov	r2, r3
 800278a:	2300      	movs	r3, #0
 800278c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800278e:	4a17      	ldr	r2, [pc, #92]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002792:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d049      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f7fe fa5d 	bl	8000c5c <HAL_GetTick>
 80027a2:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a4:	e00a      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a6:	f7fe fa59 	bl	8000c5c <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d901      	bls.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e17e      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80027bc:	2302      	movs	r3, #2
 80027be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80027c8:	2302      	movs	r3, #2
 80027ca:	623b      	str	r3, [r7, #32]
 80027cc:	6a3b      	ldr	r3, [r7, #32]
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	61fb      	str	r3, [r7, #28]
  return result;
 80027d4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d6:	fab3 f383 	clz	r3, r3
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d108      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80027e6:	4b01      	ldr	r3, [pc, #4]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	e00d      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40007000 	.word	0x40007000
 80027f4:	10908100 	.word	0x10908100
 80027f8:	2302      	movs	r3, #2
 80027fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	fa93 f3a3 	rbit	r3, r3
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	4b9a      	ldr	r3, [pc, #616]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002808:	2202      	movs	r2, #2
 800280a:	613a      	str	r2, [r7, #16]
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	fa92 f2a2 	rbit	r2, r2
 8002812:	60fa      	str	r2, [r7, #12]
  return result;
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	fab2 f282 	clz	r2, r2
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	f002 021f 	and.w	r2, r2, #31
 8002826:	2101      	movs	r1, #1
 8002828:	fa01 f202 	lsl.w	r2, r1, r2
 800282c:	4013      	ands	r3, r2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0b9      	beq.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002832:	4b8f      	ldr	r3, [pc, #572]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	498c      	ldr	r1, [pc, #560]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002840:	4313      	orrs	r3, r2
 8002842:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002844:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002848:	2b01      	cmp	r3, #1
 800284a:	d105      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800284c:	4b88      	ldr	r3, [pc, #544]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	4a87      	ldr	r2, [pc, #540]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002856:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b00      	cmp	r3, #0
 8002862:	d008      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002864:	4b82      	ldr	r3, [pc, #520]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002868:	f023 0203 	bic.w	r2, r3, #3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	497f      	ldr	r1, [pc, #508]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002872:	4313      	orrs	r3, r2
 8002874:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d008      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002882:	4b7b      	ldr	r3, [pc, #492]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	4978      	ldr	r1, [pc, #480]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002890:	4313      	orrs	r3, r2
 8002892:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028a0:	4b73      	ldr	r3, [pc, #460]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	4970      	ldr	r1, [pc, #448]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0320 	and.w	r3, r3, #32
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d008      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028be:	4b6c      	ldr	r3, [pc, #432]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f023 0210 	bic.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	4969      	ldr	r1, [pc, #420]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80028dc:	4b64      	ldr	r3, [pc, #400]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e8:	4961      	ldr	r1, [pc, #388]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f023 0220 	bic.w	r2, r3, #32
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	495a      	ldr	r1, [pc, #360]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002908:	4313      	orrs	r3, r2
 800290a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002918:	4b55      	ldr	r3, [pc, #340]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002924:	4952      	ldr	r1, [pc, #328]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002926:	4313      	orrs	r3, r2
 8002928:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d008      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002936:	4b4e      	ldr	r3, [pc, #312]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	494b      	ldr	r1, [pc, #300]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002944:	4313      	orrs	r3, r2
 8002946:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0310 	and.w	r3, r3, #16
 8002950:	2b00      	cmp	r3, #0
 8002952:	d008      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002954:	4b46      	ldr	r3, [pc, #280]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	4943      	ldr	r1, [pc, #268]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002962:	4313      	orrs	r3, r2
 8002964:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800296e:	2b00      	cmp	r3, #0
 8002970:	d008      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002972:	4b3f      	ldr	r3, [pc, #252]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	493c      	ldr	r1, [pc, #240]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002980:	4313      	orrs	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800298c:	2b00      	cmp	r3, #0
 800298e:	d008      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002990:	4b37      	ldr	r3, [pc, #220]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002994:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299c:	4934      	ldr	r1, [pc, #208]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d008      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80029ae:	4b30      	ldr	r3, [pc, #192]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ba:	492d      	ldr	r1, [pc, #180]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d008      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80029cc:	4b28      	ldr	r3, [pc, #160]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d8:	4925      	ldr	r1, [pc, #148]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d008      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80029ea:	4b21      	ldr	r3, [pc, #132]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	491e      	ldr	r1, [pc, #120]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d008      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002a08:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a14:	4916      	ldr	r1, [pc, #88]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d008      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002a26:	4b12      	ldr	r3, [pc, #72]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a32:	490f      	ldr	r1, [pc, #60]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d008      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002a44:	4b0a      	ldr	r3, [pc, #40]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	4907      	ldr	r1, [pc, #28]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00c      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002a62:	4b03      	ldr	r3, [pc, #12]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a66:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	e002      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000
 8002a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a76:	4913      	ldr	r1, [pc, #76]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002a88:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a94:	490b      	ldr	r1, [pc, #44]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d008      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002aa6:	4b07      	ldr	r3, [pc, #28]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ab2:	4904      	ldr	r1, [pc, #16]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3748      	adds	r7, #72	@ 0x48
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e049      	b.n	8002b6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d106      	bne.n	8002af4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7fd feb8 	bl	8000864 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2202      	movs	r2, #2
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3304      	adds	r3, #4
 8002b04:	4619      	mov	r1, r3
 8002b06:	4610      	mov	r0, r2
 8002b08:	f000 ff64 	bl	80039d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d001      	beq.n	8002b90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e04f      	b.n	8002c30 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a23      	ldr	r2, [pc, #140]	@ (8002c3c <HAL_TIM_Base_Start_IT+0xc4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d01d      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bba:	d018      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8002c40 <HAL_TIM_Base_Start_IT+0xc8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d013      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a1e      	ldr	r2, [pc, #120]	@ (8002c44 <HAL_TIM_Base_Start_IT+0xcc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d00e      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c48 <HAL_TIM_Base_Start_IT+0xd0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d009      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <HAL_TIM_Base_Start_IT+0xd4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d004      	beq.n	8002bee <HAL_TIM_Base_Start_IT+0x76>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a19      	ldr	r2, [pc, #100]	@ (8002c50 <HAL_TIM_Base_Start_IT+0xd8>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d115      	bne.n	8002c1a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	4b17      	ldr	r3, [pc, #92]	@ (8002c54 <HAL_TIM_Base_Start_IT+0xdc>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2b06      	cmp	r3, #6
 8002bfe:	d015      	beq.n	8002c2c <HAL_TIM_Base_Start_IT+0xb4>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c06:	d011      	beq.n	8002c2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c18:	e008      	b.n	8002c2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f042 0201 	orr.w	r2, r2, #1
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	e000      	b.n	8002c2e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	40012c00 	.word	0x40012c00
 8002c40:	40000400 	.word	0x40000400
 8002c44:	40000800 	.word	0x40000800
 8002c48:	40013400 	.word	0x40013400
 8002c4c:	40014000 	.word	0x40014000
 8002c50:	40015000 	.word	0x40015000
 8002c54:	00010007 	.word	0x00010007

08002c58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e049      	b.n	8002cfe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d106      	bne.n	8002c84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f841 	bl	8002d06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3304      	adds	r3, #4
 8002c94:	4619      	mov	r1, r3
 8002c96:	4610      	mov	r0, r2
 8002c98:	f000 fe9c 	bl	80039d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
	...

08002d1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_TIM_PWM_Start+0x24>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	bf14      	ite	ne
 8002d38:	2301      	movne	r3, #1
 8002d3a:	2300      	moveq	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	e03c      	b.n	8002dba <HAL_TIM_PWM_Start+0x9e>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d109      	bne.n	8002d5a <HAL_TIM_PWM_Start+0x3e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	bf14      	ite	ne
 8002d52:	2301      	movne	r3, #1
 8002d54:	2300      	moveq	r3, #0
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	e02f      	b.n	8002dba <HAL_TIM_PWM_Start+0x9e>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d109      	bne.n	8002d74 <HAL_TIM_PWM_Start+0x58>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	bf14      	ite	ne
 8002d6c:	2301      	movne	r3, #1
 8002d6e:	2300      	moveq	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	e022      	b.n	8002dba <HAL_TIM_PWM_Start+0x9e>
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	2b0c      	cmp	r3, #12
 8002d78:	d109      	bne.n	8002d8e <HAL_TIM_PWM_Start+0x72>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	bf14      	ite	ne
 8002d86:	2301      	movne	r3, #1
 8002d88:	2300      	moveq	r3, #0
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	e015      	b.n	8002dba <HAL_TIM_PWM_Start+0x9e>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b10      	cmp	r3, #16
 8002d92:	d109      	bne.n	8002da8 <HAL_TIM_PWM_Start+0x8c>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	bf14      	ite	ne
 8002da0:	2301      	movne	r3, #1
 8002da2:	2300      	moveq	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	e008      	b.n	8002dba <HAL_TIM_PWM_Start+0x9e>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e0a1      	b.n	8002f06 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d104      	bne.n	8002dd2 <HAL_TIM_PWM_Start+0xb6>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dd0:	e023      	b.n	8002e1a <HAL_TIM_PWM_Start+0xfe>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d104      	bne.n	8002de2 <HAL_TIM_PWM_Start+0xc6>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2202      	movs	r2, #2
 8002ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002de0:	e01b      	b.n	8002e1a <HAL_TIM_PWM_Start+0xfe>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d104      	bne.n	8002df2 <HAL_TIM_PWM_Start+0xd6>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002df0:	e013      	b.n	8002e1a <HAL_TIM_PWM_Start+0xfe>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b0c      	cmp	r3, #12
 8002df6:	d104      	bne.n	8002e02 <HAL_TIM_PWM_Start+0xe6>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002e00:	e00b      	b.n	8002e1a <HAL_TIM_PWM_Start+0xfe>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d104      	bne.n	8002e12 <HAL_TIM_PWM_Start+0xf6>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e10:	e003      	b.n	8002e1a <HAL_TIM_PWM_Start+0xfe>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2202      	movs	r2, #2
 8002e16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	6839      	ldr	r1, [r7, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f001 fb44 	bl	80044b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a38      	ldr	r2, [pc, #224]	@ (8002f10 <HAL_TIM_PWM_Start+0x1f4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d018      	beq.n	8002e64 <HAL_TIM_PWM_Start+0x148>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a37      	ldr	r2, [pc, #220]	@ (8002f14 <HAL_TIM_PWM_Start+0x1f8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d013      	beq.n	8002e64 <HAL_TIM_PWM_Start+0x148>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a35      	ldr	r2, [pc, #212]	@ (8002f18 <HAL_TIM_PWM_Start+0x1fc>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00e      	beq.n	8002e64 <HAL_TIM_PWM_Start+0x148>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a34      	ldr	r2, [pc, #208]	@ (8002f1c <HAL_TIM_PWM_Start+0x200>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d009      	beq.n	8002e64 <HAL_TIM_PWM_Start+0x148>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a32      	ldr	r2, [pc, #200]	@ (8002f20 <HAL_TIM_PWM_Start+0x204>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d004      	beq.n	8002e64 <HAL_TIM_PWM_Start+0x148>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a31      	ldr	r2, [pc, #196]	@ (8002f24 <HAL_TIM_PWM_Start+0x208>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d101      	bne.n	8002e68 <HAL_TIM_PWM_Start+0x14c>
 8002e64:	2301      	movs	r3, #1
 8002e66:	e000      	b.n	8002e6a <HAL_TIM_PWM_Start+0x14e>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <HAL_TIM_PWM_Start+0x1f4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d01d      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e90:	d018      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a24      	ldr	r2, [pc, #144]	@ (8002f28 <HAL_TIM_PWM_Start+0x20c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d013      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a22      	ldr	r2, [pc, #136]	@ (8002f2c <HAL_TIM_PWM_Start+0x210>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d00e      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8002f14 <HAL_TIM_PWM_Start+0x1f8>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d009      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a18      	ldr	r2, [pc, #96]	@ (8002f18 <HAL_TIM_PWM_Start+0x1fc>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d004      	beq.n	8002ec4 <HAL_TIM_PWM_Start+0x1a8>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a19      	ldr	r2, [pc, #100]	@ (8002f24 <HAL_TIM_PWM_Start+0x208>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d115      	bne.n	8002ef0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	4b19      	ldr	r3, [pc, #100]	@ (8002f30 <HAL_TIM_PWM_Start+0x214>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d015      	beq.n	8002f02 <HAL_TIM_PWM_Start+0x1e6>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002edc:	d011      	beq.n	8002f02 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f042 0201 	orr.w	r2, r2, #1
 8002eec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eee:	e008      	b.n	8002f02 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e000      	b.n	8002f04 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40012c00 	.word	0x40012c00
 8002f14:	40013400 	.word	0x40013400
 8002f18:	40014000 	.word	0x40014000
 8002f1c:	40014400 	.word	0x40014400
 8002f20:	40014800 	.word	0x40014800
 8002f24:	40015000 	.word	0x40015000
 8002f28:	40000400 	.word	0x40000400
 8002f2c:	40000800 	.word	0x40000800
 8002f30:	00010007 	.word	0x00010007

08002f34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e049      	b.n	8002fda <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 f841 	bl	8002fe2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3304      	adds	r3, #4
 8002f70:	4619      	mov	r1, r3
 8002f72:	4610      	mov	r0, r2
 8002f74:	f000 fd2e 	bl	80039d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b083      	sub	sp, #12
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d104      	bne.n	8003016 <HAL_TIM_IC_Start_IT+0x1e>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003012:	b2db      	uxtb	r3, r3
 8003014:	e023      	b.n	800305e <HAL_TIM_IC_Start_IT+0x66>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b04      	cmp	r3, #4
 800301a:	d104      	bne.n	8003026 <HAL_TIM_IC_Start_IT+0x2e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003022:	b2db      	uxtb	r3, r3
 8003024:	e01b      	b.n	800305e <HAL_TIM_IC_Start_IT+0x66>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	2b08      	cmp	r3, #8
 800302a:	d104      	bne.n	8003036 <HAL_TIM_IC_Start_IT+0x3e>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003032:	b2db      	uxtb	r3, r3
 8003034:	e013      	b.n	800305e <HAL_TIM_IC_Start_IT+0x66>
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b0c      	cmp	r3, #12
 800303a:	d104      	bne.n	8003046 <HAL_TIM_IC_Start_IT+0x4e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003042:	b2db      	uxtb	r3, r3
 8003044:	e00b      	b.n	800305e <HAL_TIM_IC_Start_IT+0x66>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2b10      	cmp	r3, #16
 800304a:	d104      	bne.n	8003056 <HAL_TIM_IC_Start_IT+0x5e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e003      	b.n	800305e <HAL_TIM_IC_Start_IT+0x66>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800305c:	b2db      	uxtb	r3, r3
 800305e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d104      	bne.n	8003070 <HAL_TIM_IC_Start_IT+0x78>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e013      	b.n	8003098 <HAL_TIM_IC_Start_IT+0xa0>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	2b04      	cmp	r3, #4
 8003074:	d104      	bne.n	8003080 <HAL_TIM_IC_Start_IT+0x88>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800307c:	b2db      	uxtb	r3, r3
 800307e:	e00b      	b.n	8003098 <HAL_TIM_IC_Start_IT+0xa0>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2b08      	cmp	r3, #8
 8003084:	d104      	bne.n	8003090 <HAL_TIM_IC_Start_IT+0x98>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800308c:	b2db      	uxtb	r3, r3
 800308e:	e003      	b.n	8003098 <HAL_TIM_IC_Start_IT+0xa0>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003096:	b2db      	uxtb	r3, r3
 8003098:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800309a:	7bbb      	ldrb	r3, [r7, #14]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d102      	bne.n	80030a6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80030a0:	7b7b      	ldrb	r3, [r7, #13]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d001      	beq.n	80030aa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e0dd      	b.n	8003266 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d104      	bne.n	80030ba <HAL_TIM_IC_Start_IT+0xc2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2202      	movs	r2, #2
 80030b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030b8:	e023      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x10a>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d104      	bne.n	80030ca <HAL_TIM_IC_Start_IT+0xd2>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030c8:	e01b      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x10a>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d104      	bne.n	80030da <HAL_TIM_IC_Start_IT+0xe2>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2202      	movs	r2, #2
 80030d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030d8:	e013      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x10a>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	2b0c      	cmp	r3, #12
 80030de:	d104      	bne.n	80030ea <HAL_TIM_IC_Start_IT+0xf2>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030e8:	e00b      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x10a>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b10      	cmp	r3, #16
 80030ee:	d104      	bne.n	80030fa <HAL_TIM_IC_Start_IT+0x102>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030f8:	e003      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x10a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2202      	movs	r2, #2
 80030fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d104      	bne.n	8003112 <HAL_TIM_IC_Start_IT+0x11a>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003110:	e013      	b.n	800313a <HAL_TIM_IC_Start_IT+0x142>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b04      	cmp	r3, #4
 8003116:	d104      	bne.n	8003122 <HAL_TIM_IC_Start_IT+0x12a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003120:	e00b      	b.n	800313a <HAL_TIM_IC_Start_IT+0x142>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d104      	bne.n	8003132 <HAL_TIM_IC_Start_IT+0x13a>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2202      	movs	r2, #2
 800312c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003130:	e003      	b.n	800313a <HAL_TIM_IC_Start_IT+0x142>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2202      	movs	r2, #2
 8003136:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b0c      	cmp	r3, #12
 800313e:	d841      	bhi.n	80031c4 <HAL_TIM_IC_Start_IT+0x1cc>
 8003140:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <HAL_TIM_IC_Start_IT+0x150>)
 8003142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003146:	bf00      	nop
 8003148:	0800317d 	.word	0x0800317d
 800314c:	080031c5 	.word	0x080031c5
 8003150:	080031c5 	.word	0x080031c5
 8003154:	080031c5 	.word	0x080031c5
 8003158:	0800318f 	.word	0x0800318f
 800315c:	080031c5 	.word	0x080031c5
 8003160:	080031c5 	.word	0x080031c5
 8003164:	080031c5 	.word	0x080031c5
 8003168:	080031a1 	.word	0x080031a1
 800316c:	080031c5 	.word	0x080031c5
 8003170:	080031c5 	.word	0x080031c5
 8003174:	080031c5 	.word	0x080031c5
 8003178:	080031b3 	.word	0x080031b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0202 	orr.w	r2, r2, #2
 800318a:	60da      	str	r2, [r3, #12]
      break;
 800318c:	e01d      	b.n	80031ca <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0204 	orr.w	r2, r2, #4
 800319c:	60da      	str	r2, [r3, #12]
      break;
 800319e:	e014      	b.n	80031ca <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0208 	orr.w	r2, r2, #8
 80031ae:	60da      	str	r2, [r3, #12]
      break;
 80031b0:	e00b      	b.n	80031ca <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0210 	orr.w	r2, r2, #16
 80031c0:	60da      	str	r2, [r3, #12]
      break;
 80031c2:	e002      	b.n	80031ca <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
      break;
 80031c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d149      	bne.n	8003264 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2201      	movs	r2, #1
 80031d6:	6839      	ldr	r1, [r7, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f001 f969 	bl	80044b0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a23      	ldr	r2, [pc, #140]	@ (8003270 <HAL_TIM_IC_Start_IT+0x278>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d01d      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031f0:	d018      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003274 <HAL_TIM_IC_Start_IT+0x27c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d013      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a1d      	ldr	r2, [pc, #116]	@ (8003278 <HAL_TIM_IC_Start_IT+0x280>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d00e      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a1c      	ldr	r2, [pc, #112]	@ (800327c <HAL_TIM_IC_Start_IT+0x284>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d009      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1a      	ldr	r2, [pc, #104]	@ (8003280 <HAL_TIM_IC_Start_IT+0x288>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d004      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x22c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a19      	ldr	r2, [pc, #100]	@ (8003284 <HAL_TIM_IC_Start_IT+0x28c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d115      	bne.n	8003250 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	4b17      	ldr	r3, [pc, #92]	@ (8003288 <HAL_TIM_IC_Start_IT+0x290>)
 800322c:	4013      	ands	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b06      	cmp	r3, #6
 8003234:	d015      	beq.n	8003262 <HAL_TIM_IC_Start_IT+0x26a>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323c:	d011      	beq.n	8003262 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800324e:	e008      	b.n	8003262 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 0201 	orr.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	e000      	b.n	8003264 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003262:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003264:	7bfb      	ldrb	r3, [r7, #15]
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40012c00 	.word	0x40012c00
 8003274:	40000400 	.word	0x40000400
 8003278:	40000800 	.word	0x40000800
 800327c:	40013400 	.word	0x40013400
 8003280:	40014000 	.word	0x40014000
 8003284:	40015000 	.word	0x40015000
 8003288:	00010007 	.word	0x00010007

0800328c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d020      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d01b      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0202 	mvn.w	r2, #2
 80032c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fc fff2 	bl	80002c0 <HAL_TIM_IC_CaptureCallback>
 80032dc:	e005      	b.n	80032ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 fb59 	bl	8003996 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fb60 	bl	80039aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d020      	beq.n	800333c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01b      	beq.n	800333c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f06f 0204 	mvn.w	r2, #4
 800330c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2202      	movs	r2, #2
 8003312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fc ffcc 	bl	80002c0 <HAL_TIM_IC_CaptureCallback>
 8003328:	e005      	b.n	8003336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fb33 	bl	8003996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 fb3a 	bl	80039aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d020      	beq.n	8003388 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d01b      	beq.n	8003388 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0208 	mvn.w	r2, #8
 8003358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2204      	movs	r2, #4
 800335e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fc ffa6 	bl	80002c0 <HAL_TIM_IC_CaptureCallback>
 8003374:	e005      	b.n	8003382 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 fb0d 	bl	8003996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fb14 	bl	80039aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f003 0310 	and.w	r3, r3, #16
 800338e:	2b00      	cmp	r3, #0
 8003390:	d020      	beq.n	80033d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01b      	beq.n	80033d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f06f 0210 	mvn.w	r2, #16
 80033a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2208      	movs	r2, #8
 80033aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fc ff80 	bl	80002c0 <HAL_TIM_IC_CaptureCallback>
 80033c0:	e005      	b.n	80033ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 fae7 	bl	8003996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 faee 	bl	80039aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00c      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d007      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f06f 0201 	mvn.w	r2, #1
 80033f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 fac5 	bl	8003982 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00c      	beq.n	800341c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003408:	2b00      	cmp	r3, #0
 800340a:	d007      	beq.n	800341c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f001 f906 	bl	8004628 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00c      	beq.n	8003440 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342c:	2b00      	cmp	r3, #0
 800342e:	d007      	beq.n	8003440 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f001 f8fe 	bl	800463c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00c      	beq.n	8003464 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003450:	2b00      	cmp	r3, #0
 8003452:	d007      	beq.n	8003464 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800345c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 faad 	bl	80039be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00c      	beq.n	8003488 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0320 	and.w	r3, r3, #32
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f06f 0220 	mvn.w	r2, #32
 8003480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f001 f8c6 	bl	8004614 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800349c:	2300      	movs	r3, #0
 800349e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <HAL_TIM_IC_ConfigChannel+0x1e>
 80034aa:	2302      	movs	r3, #2
 80034ac:	e088      	b.n	80035c0 <HAL_TIM_IC_ConfigChannel+0x130>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d11b      	bne.n	80034f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80034cc:	f000 fe32 	bl	8004134 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 020c 	bic.w	r2, r2, #12
 80034de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6999      	ldr	r1, [r3, #24]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	619a      	str	r2, [r3, #24]
 80034f2:	e060      	b.n	80035b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d11c      	bne.n	8003534 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800350a:	f000 feb0 	bl	800426e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699a      	ldr	r2, [r3, #24]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800351c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6999      	ldr	r1, [r3, #24]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	021a      	lsls	r2, r3, #8
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	619a      	str	r2, [r3, #24]
 8003532:	e040      	b.n	80035b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b08      	cmp	r3, #8
 8003538:	d11b      	bne.n	8003572 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800354a:	f000 fefd 	bl	8004348 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69da      	ldr	r2, [r3, #28]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 020c 	bic.w	r2, r2, #12
 800355c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	69d9      	ldr	r1, [r3, #28]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	61da      	str	r2, [r3, #28]
 8003570:	e021      	b.n	80035b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b0c      	cmp	r3, #12
 8003576:	d11c      	bne.n	80035b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003588:	f000 ff1a 	bl	80043c0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	69da      	ldr	r2, [r3, #28]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800359a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	69d9      	ldr	r1, [r3, #28]
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	021a      	lsls	r2, r3, #8
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	61da      	str	r2, [r3, #28]
 80035b0:	e001      	b.n	80035b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035be:	7dfb      	ldrb	r3, [r7, #23]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d4:	2300      	movs	r3, #0
 80035d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e0ff      	b.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b14      	cmp	r3, #20
 80035f2:	f200 80f0 	bhi.w	80037d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80035f6:	a201      	add	r2, pc, #4	@ (adr r2, 80035fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fc:	08003651 	.word	0x08003651
 8003600:	080037d7 	.word	0x080037d7
 8003604:	080037d7 	.word	0x080037d7
 8003608:	080037d7 	.word	0x080037d7
 800360c:	08003691 	.word	0x08003691
 8003610:	080037d7 	.word	0x080037d7
 8003614:	080037d7 	.word	0x080037d7
 8003618:	080037d7 	.word	0x080037d7
 800361c:	080036d3 	.word	0x080036d3
 8003620:	080037d7 	.word	0x080037d7
 8003624:	080037d7 	.word	0x080037d7
 8003628:	080037d7 	.word	0x080037d7
 800362c:	08003713 	.word	0x08003713
 8003630:	080037d7 	.word	0x080037d7
 8003634:	080037d7 	.word	0x080037d7
 8003638:	080037d7 	.word	0x080037d7
 800363c:	08003755 	.word	0x08003755
 8003640:	080037d7 	.word	0x080037d7
 8003644:	080037d7 	.word	0x080037d7
 8003648:	080037d7 	.word	0x080037d7
 800364c:	08003795 	.word	0x08003795
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fa66 	bl	8003b28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	699a      	ldr	r2, [r3, #24]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0208 	orr.w	r2, r2, #8
 800366a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699a      	ldr	r2, [r3, #24]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0204 	bic.w	r2, r2, #4
 800367a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6999      	ldr	r1, [r3, #24]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	691a      	ldr	r2, [r3, #16]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	619a      	str	r2, [r3, #24]
      break;
 800368e:	e0a5      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68b9      	ldr	r1, [r7, #8]
 8003696:	4618      	mov	r0, r3
 8003698:	f000 fae0 	bl	8003c5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	699a      	ldr	r2, [r3, #24]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	699a      	ldr	r2, [r3, #24]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6999      	ldr	r1, [r3, #24]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	021a      	lsls	r2, r3, #8
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	619a      	str	r2, [r3, #24]
      break;
 80036d0:	e084      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68b9      	ldr	r1, [r7, #8]
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fb53 	bl	8003d84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	69da      	ldr	r2, [r3, #28]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f042 0208 	orr.w	r2, r2, #8
 80036ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	69da      	ldr	r2, [r3, #28]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0204 	bic.w	r2, r2, #4
 80036fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	69d9      	ldr	r1, [r3, #28]
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	61da      	str	r2, [r3, #28]
      break;
 8003710:	e064      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68b9      	ldr	r1, [r7, #8]
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fbc5 	bl	8003ea8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	69da      	ldr	r2, [r3, #28]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800372c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	69da      	ldr	r2, [r3, #28]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800373c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	69d9      	ldr	r1, [r3, #28]
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	021a      	lsls	r2, r3, #8
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	61da      	str	r2, [r3, #28]
      break;
 8003752:	e043      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	4618      	mov	r0, r3
 800375c:	f000 fc14 	bl	8003f88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0208 	orr.w	r2, r2, #8
 800376e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 0204 	bic.w	r2, r2, #4
 800377e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003792:	e023      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fc5e 	bl	800405c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	021a      	lsls	r2, r3, #8
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80037d4:	e002      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	75fb      	strb	r3, [r7, #23]
      break;
 80037da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop

080037f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003804:	2b01      	cmp	r3, #1
 8003806:	d101      	bne.n	800380c <HAL_TIM_ConfigClockSource+0x1c>
 8003808:	2302      	movs	r3, #2
 800380a:	e0b6      	b.n	800397a <HAL_TIM_ConfigClockSource+0x18a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800382a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800382e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003848:	d03e      	beq.n	80038c8 <HAL_TIM_ConfigClockSource+0xd8>
 800384a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800384e:	f200 8087 	bhi.w	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003856:	f000 8086 	beq.w	8003966 <HAL_TIM_ConfigClockSource+0x176>
 800385a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800385e:	d87f      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003860:	2b70      	cmp	r3, #112	@ 0x70
 8003862:	d01a      	beq.n	800389a <HAL_TIM_ConfigClockSource+0xaa>
 8003864:	2b70      	cmp	r3, #112	@ 0x70
 8003866:	d87b      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003868:	2b60      	cmp	r3, #96	@ 0x60
 800386a:	d050      	beq.n	800390e <HAL_TIM_ConfigClockSource+0x11e>
 800386c:	2b60      	cmp	r3, #96	@ 0x60
 800386e:	d877      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003870:	2b50      	cmp	r3, #80	@ 0x50
 8003872:	d03c      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0xfe>
 8003874:	2b50      	cmp	r3, #80	@ 0x50
 8003876:	d873      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003878:	2b40      	cmp	r3, #64	@ 0x40
 800387a:	d058      	beq.n	800392e <HAL_TIM_ConfigClockSource+0x13e>
 800387c:	2b40      	cmp	r3, #64	@ 0x40
 800387e:	d86f      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003880:	2b30      	cmp	r3, #48	@ 0x30
 8003882:	d064      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x15e>
 8003884:	2b30      	cmp	r3, #48	@ 0x30
 8003886:	d86b      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003888:	2b20      	cmp	r3, #32
 800388a:	d060      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x15e>
 800388c:	2b20      	cmp	r3, #32
 800388e:	d867      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
 8003890:	2b00      	cmp	r3, #0
 8003892:	d05c      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x15e>
 8003894:	2b10      	cmp	r3, #16
 8003896:	d05a      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x15e>
 8003898:	e062      	b.n	8003960 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038aa:	f000 fde1 	bl	8004470 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	609a      	str	r2, [r3, #8]
      break;
 80038c6:	e04f      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038d8:	f000 fdca 	bl	8004470 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038ea:	609a      	str	r2, [r3, #8]
      break;
 80038ec:	e03c      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fa:	461a      	mov	r2, r3
 80038fc:	f000 fc88 	bl	8004210 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2150      	movs	r1, #80	@ 0x50
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fd97 	bl	800443a <TIM_ITRx_SetConfig>
      break;
 800390c:	e02c      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800391a:	461a      	mov	r2, r3
 800391c:	f000 fce4 	bl	80042e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2160      	movs	r1, #96	@ 0x60
 8003926:	4618      	mov	r0, r3
 8003928:	f000 fd87 	bl	800443a <TIM_ITRx_SetConfig>
      break;
 800392c:	e01c      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800393a:	461a      	mov	r2, r3
 800393c:	f000 fc68 	bl	8004210 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2140      	movs	r1, #64	@ 0x40
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fd77 	bl	800443a <TIM_ITRx_SetConfig>
      break;
 800394c:	e00c      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4619      	mov	r1, r3
 8003958:	4610      	mov	r0, r2
 800395a:	f000 fd6e 	bl	800443a <TIM_ITRx_SetConfig>
      break;
 800395e:	e003      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
      break;
 8003964:	e000      	b.n	8003968 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a48      	ldr	r2, [pc, #288]	@ (8003b08 <TIM_Base_SetConfig+0x134>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d013      	beq.n	8003a14 <TIM_Base_SetConfig+0x40>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f2:	d00f      	beq.n	8003a14 <TIM_Base_SetConfig+0x40>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a45      	ldr	r2, [pc, #276]	@ (8003b0c <TIM_Base_SetConfig+0x138>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00b      	beq.n	8003a14 <TIM_Base_SetConfig+0x40>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a44      	ldr	r2, [pc, #272]	@ (8003b10 <TIM_Base_SetConfig+0x13c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d007      	beq.n	8003a14 <TIM_Base_SetConfig+0x40>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a43      	ldr	r2, [pc, #268]	@ (8003b14 <TIM_Base_SetConfig+0x140>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d003      	beq.n	8003a14 <TIM_Base_SetConfig+0x40>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a42      	ldr	r2, [pc, #264]	@ (8003b18 <TIM_Base_SetConfig+0x144>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d108      	bne.n	8003a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a37      	ldr	r2, [pc, #220]	@ (8003b08 <TIM_Base_SetConfig+0x134>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d01f      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a34:	d01b      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a34      	ldr	r2, [pc, #208]	@ (8003b0c <TIM_Base_SetConfig+0x138>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d017      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a33      	ldr	r2, [pc, #204]	@ (8003b10 <TIM_Base_SetConfig+0x13c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d013      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a32      	ldr	r2, [pc, #200]	@ (8003b14 <TIM_Base_SetConfig+0x140>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00f      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a32      	ldr	r2, [pc, #200]	@ (8003b1c <TIM_Base_SetConfig+0x148>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d00b      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a31      	ldr	r2, [pc, #196]	@ (8003b20 <TIM_Base_SetConfig+0x14c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d007      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a30      	ldr	r2, [pc, #192]	@ (8003b24 <TIM_Base_SetConfig+0x150>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d003      	beq.n	8003a6e <TIM_Base_SetConfig+0x9a>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a2b      	ldr	r2, [pc, #172]	@ (8003b18 <TIM_Base_SetConfig+0x144>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d108      	bne.n	8003a80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a18      	ldr	r2, [pc, #96]	@ (8003b08 <TIM_Base_SetConfig+0x134>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d013      	beq.n	8003ad4 <TIM_Base_SetConfig+0x100>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a19      	ldr	r2, [pc, #100]	@ (8003b14 <TIM_Base_SetConfig+0x140>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d00f      	beq.n	8003ad4 <TIM_Base_SetConfig+0x100>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a19      	ldr	r2, [pc, #100]	@ (8003b1c <TIM_Base_SetConfig+0x148>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00b      	beq.n	8003ad4 <TIM_Base_SetConfig+0x100>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a18      	ldr	r2, [pc, #96]	@ (8003b20 <TIM_Base_SetConfig+0x14c>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d007      	beq.n	8003ad4 <TIM_Base_SetConfig+0x100>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a17      	ldr	r2, [pc, #92]	@ (8003b24 <TIM_Base_SetConfig+0x150>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d003      	beq.n	8003ad4 <TIM_Base_SetConfig+0x100>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a12      	ldr	r2, [pc, #72]	@ (8003b18 <TIM_Base_SetConfig+0x144>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d103      	bne.n	8003adc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d105      	bne.n	8003afa <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f023 0201 	bic.w	r2, r3, #1
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	611a      	str	r2, [r3, #16]
  }
}
 8003afa:	bf00      	nop
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40012c00 	.word	0x40012c00
 8003b0c:	40000400 	.word	0x40000400
 8003b10:	40000800 	.word	0x40000800
 8003b14:	40013400 	.word	0x40013400
 8003b18:	40015000 	.word	0x40015000
 8003b1c:	40014000 	.word	0x40014000
 8003b20:	40014400 	.word	0x40014400
 8003b24:	40014800 	.word	0x40014800

08003b28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	f023 0201 	bic.w	r2, r3, #1
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f023 0303 	bic.w	r3, r3, #3
 8003b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	f023 0302 	bic.w	r3, r3, #2
 8003b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a30      	ldr	r2, [pc, #192]	@ (8003c44 <TIM_OC1_SetConfig+0x11c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d013      	beq.n	8003bb0 <TIM_OC1_SetConfig+0x88>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c48 <TIM_OC1_SetConfig+0x120>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d00f      	beq.n	8003bb0 <TIM_OC1_SetConfig+0x88>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a2e      	ldr	r2, [pc, #184]	@ (8003c4c <TIM_OC1_SetConfig+0x124>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d00b      	beq.n	8003bb0 <TIM_OC1_SetConfig+0x88>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003c50 <TIM_OC1_SetConfig+0x128>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d007      	beq.n	8003bb0 <TIM_OC1_SetConfig+0x88>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8003c54 <TIM_OC1_SetConfig+0x12c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d003      	beq.n	8003bb0 <TIM_OC1_SetConfig+0x88>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a2b      	ldr	r2, [pc, #172]	@ (8003c58 <TIM_OC1_SetConfig+0x130>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d10c      	bne.n	8003bca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0308 	bic.w	r3, r3, #8
 8003bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f023 0304 	bic.w	r3, r3, #4
 8003bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c44 <TIM_OC1_SetConfig+0x11c>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d013      	beq.n	8003bfa <TIM_OC1_SetConfig+0xd2>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c48 <TIM_OC1_SetConfig+0x120>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00f      	beq.n	8003bfa <TIM_OC1_SetConfig+0xd2>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c4c <TIM_OC1_SetConfig+0x124>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d00b      	beq.n	8003bfa <TIM_OC1_SetConfig+0xd2>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a1a      	ldr	r2, [pc, #104]	@ (8003c50 <TIM_OC1_SetConfig+0x128>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d007      	beq.n	8003bfa <TIM_OC1_SetConfig+0xd2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a19      	ldr	r2, [pc, #100]	@ (8003c54 <TIM_OC1_SetConfig+0x12c>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d003      	beq.n	8003bfa <TIM_OC1_SetConfig+0xd2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a18      	ldr	r2, [pc, #96]	@ (8003c58 <TIM_OC1_SetConfig+0x130>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d111      	bne.n	8003c1e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	621a      	str	r2, [r3, #32]
}
 8003c38:	bf00      	nop
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40013400 	.word	0x40013400
 8003c4c:	40014000 	.word	0x40014000
 8003c50:	40014400 	.word	0x40014400
 8003c54:	40014800 	.word	0x40014800
 8003c58:	40015000 	.word	0x40015000

08003c5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f023 0210 	bic.w	r2, r3, #16
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	021b      	lsls	r3, r3, #8
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f023 0320 	bic.w	r3, r3, #32
 8003caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	011b      	lsls	r3, r3, #4
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a2c      	ldr	r2, [pc, #176]	@ (8003d6c <TIM_OC2_SetConfig+0x110>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <TIM_OC2_SetConfig+0x74>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d70 <TIM_OC2_SetConfig+0x114>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <TIM_OC2_SetConfig+0x74>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a2a      	ldr	r2, [pc, #168]	@ (8003d74 <TIM_OC2_SetConfig+0x118>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d10d      	bne.n	8003cec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a1f      	ldr	r2, [pc, #124]	@ (8003d6c <TIM_OC2_SetConfig+0x110>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d013      	beq.n	8003d1c <TIM_OC2_SetConfig+0xc0>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d70 <TIM_OC2_SetConfig+0x114>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d00f      	beq.n	8003d1c <TIM_OC2_SetConfig+0xc0>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8003d78 <TIM_OC2_SetConfig+0x11c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00b      	beq.n	8003d1c <TIM_OC2_SetConfig+0xc0>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a1d      	ldr	r2, [pc, #116]	@ (8003d7c <TIM_OC2_SetConfig+0x120>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d007      	beq.n	8003d1c <TIM_OC2_SetConfig+0xc0>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d80 <TIM_OC2_SetConfig+0x124>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <TIM_OC2_SetConfig+0xc0>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a17      	ldr	r2, [pc, #92]	@ (8003d74 <TIM_OC2_SetConfig+0x118>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d113      	bne.n	8003d44 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d22:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d2a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	621a      	str	r2, [r3, #32]
}
 8003d5e:	bf00      	nop
 8003d60:	371c      	adds	r7, #28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40013400 	.word	0x40013400
 8003d74:	40015000 	.word	0x40015000
 8003d78:	40014000 	.word	0x40014000
 8003d7c:	40014400 	.word	0x40014400
 8003d80:	40014800 	.word	0x40014800

08003d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a1b      	ldr	r3, [r3, #32]
 8003d92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0303 	bic.w	r3, r3, #3
 8003dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a2b      	ldr	r2, [pc, #172]	@ (8003e90 <TIM_OC3_SetConfig+0x10c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d007      	beq.n	8003df6 <TIM_OC3_SetConfig+0x72>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a2a      	ldr	r2, [pc, #168]	@ (8003e94 <TIM_OC3_SetConfig+0x110>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d003      	beq.n	8003df6 <TIM_OC3_SetConfig+0x72>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a29      	ldr	r2, [pc, #164]	@ (8003e98 <TIM_OC3_SetConfig+0x114>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d10d      	bne.n	8003e12 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003dfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	021b      	lsls	r3, r3, #8
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e10:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a1e      	ldr	r2, [pc, #120]	@ (8003e90 <TIM_OC3_SetConfig+0x10c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d013      	beq.n	8003e42 <TIM_OC3_SetConfig+0xbe>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8003e94 <TIM_OC3_SetConfig+0x110>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d00f      	beq.n	8003e42 <TIM_OC3_SetConfig+0xbe>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a1d      	ldr	r2, [pc, #116]	@ (8003e9c <TIM_OC3_SetConfig+0x118>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00b      	beq.n	8003e42 <TIM_OC3_SetConfig+0xbe>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea0 <TIM_OC3_SetConfig+0x11c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d007      	beq.n	8003e42 <TIM_OC3_SetConfig+0xbe>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea4 <TIM_OC3_SetConfig+0x120>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d003      	beq.n	8003e42 <TIM_OC3_SetConfig+0xbe>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a16      	ldr	r2, [pc, #88]	@ (8003e98 <TIM_OC3_SetConfig+0x114>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d113      	bne.n	8003e6a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	621a      	str	r2, [r3, #32]
}
 8003e84:	bf00      	nop
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40012c00 	.word	0x40012c00
 8003e94:	40013400 	.word	0x40013400
 8003e98:	40015000 	.word	0x40015000
 8003e9c:	40014000 	.word	0x40014000
 8003ea0:	40014400 	.word	0x40014400
 8003ea4:	40014800 	.word	0x40014800

08003ea8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ed6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ef6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	031b      	lsls	r3, r3, #12
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a1a      	ldr	r2, [pc, #104]	@ (8003f70 <TIM_OC4_SetConfig+0xc8>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d013      	beq.n	8003f34 <TIM_OC4_SetConfig+0x8c>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a19      	ldr	r2, [pc, #100]	@ (8003f74 <TIM_OC4_SetConfig+0xcc>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d00f      	beq.n	8003f34 <TIM_OC4_SetConfig+0x8c>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a18      	ldr	r2, [pc, #96]	@ (8003f78 <TIM_OC4_SetConfig+0xd0>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d00b      	beq.n	8003f34 <TIM_OC4_SetConfig+0x8c>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a17      	ldr	r2, [pc, #92]	@ (8003f7c <TIM_OC4_SetConfig+0xd4>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d007      	beq.n	8003f34 <TIM_OC4_SetConfig+0x8c>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a16      	ldr	r2, [pc, #88]	@ (8003f80 <TIM_OC4_SetConfig+0xd8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d003      	beq.n	8003f34 <TIM_OC4_SetConfig+0x8c>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a15      	ldr	r2, [pc, #84]	@ (8003f84 <TIM_OC4_SetConfig+0xdc>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d109      	bne.n	8003f48 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	019b      	lsls	r3, r3, #6
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68fa      	ldr	r2, [r7, #12]
 8003f52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	621a      	str	r2, [r3, #32]
}
 8003f62:	bf00      	nop
 8003f64:	371c      	adds	r7, #28
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	40012c00 	.word	0x40012c00
 8003f74:	40013400 	.word	0x40013400
 8003f78:	40014000 	.word	0x40014000
 8003f7c:	40014400 	.word	0x40014400
 8003f80:	40014800 	.word	0x40014800
 8003f84:	40015000 	.word	0x40015000

08003f88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003fcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	041b      	lsls	r3, r3, #16
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a19      	ldr	r2, [pc, #100]	@ (8004044 <TIM_OC5_SetConfig+0xbc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d013      	beq.n	800400a <TIM_OC5_SetConfig+0x82>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a18      	ldr	r2, [pc, #96]	@ (8004048 <TIM_OC5_SetConfig+0xc0>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00f      	beq.n	800400a <TIM_OC5_SetConfig+0x82>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a17      	ldr	r2, [pc, #92]	@ (800404c <TIM_OC5_SetConfig+0xc4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00b      	beq.n	800400a <TIM_OC5_SetConfig+0x82>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a16      	ldr	r2, [pc, #88]	@ (8004050 <TIM_OC5_SetConfig+0xc8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <TIM_OC5_SetConfig+0x82>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a15      	ldr	r2, [pc, #84]	@ (8004054 <TIM_OC5_SetConfig+0xcc>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d003      	beq.n	800400a <TIM_OC5_SetConfig+0x82>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a14      	ldr	r2, [pc, #80]	@ (8004058 <TIM_OC5_SetConfig+0xd0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d109      	bne.n	800401e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004010:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	021b      	lsls	r3, r3, #8
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	4313      	orrs	r3, r2
 800401c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	621a      	str	r2, [r3, #32]
}
 8004038:	bf00      	nop
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	40012c00 	.word	0x40012c00
 8004048:	40013400 	.word	0x40013400
 800404c:	40014000 	.word	0x40014000
 8004050:	40014400 	.word	0x40014400
 8004054:	40014800 	.word	0x40014800
 8004058:	40015000 	.word	0x40015000

0800405c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800408a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800408e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	051b      	lsls	r3, r3, #20
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a1a      	ldr	r2, [pc, #104]	@ (800411c <TIM_OC6_SetConfig+0xc0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d013      	beq.n	80040e0 <TIM_OC6_SetConfig+0x84>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a19      	ldr	r2, [pc, #100]	@ (8004120 <TIM_OC6_SetConfig+0xc4>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00f      	beq.n	80040e0 <TIM_OC6_SetConfig+0x84>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a18      	ldr	r2, [pc, #96]	@ (8004124 <TIM_OC6_SetConfig+0xc8>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00b      	beq.n	80040e0 <TIM_OC6_SetConfig+0x84>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a17      	ldr	r2, [pc, #92]	@ (8004128 <TIM_OC6_SetConfig+0xcc>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d007      	beq.n	80040e0 <TIM_OC6_SetConfig+0x84>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a16      	ldr	r2, [pc, #88]	@ (800412c <TIM_OC6_SetConfig+0xd0>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d003      	beq.n	80040e0 <TIM_OC6_SetConfig+0x84>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a15      	ldr	r2, [pc, #84]	@ (8004130 <TIM_OC6_SetConfig+0xd4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d109      	bne.n	80040f4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	029b      	lsls	r3, r3, #10
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	621a      	str	r2, [r3, #32]
}
 800410e:	bf00      	nop
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40012c00 	.word	0x40012c00
 8004120:	40013400 	.word	0x40013400
 8004124:	40014000 	.word	0x40014000
 8004128:	40014400 	.word	0x40014400
 800412c:	40014800 	.word	0x40014800
 8004130:	40015000 	.word	0x40015000

08004134 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004134:	b480      	push	{r7}
 8004136:	b087      	sub	sp, #28
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
 8004140:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	f023 0201 	bic.w	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4a26      	ldr	r2, [pc, #152]	@ (80041f8 <TIM_TI1_SetConfig+0xc4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d017      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004168:	d013      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	4a23      	ldr	r2, [pc, #140]	@ (80041fc <TIM_TI1_SetConfig+0xc8>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00f      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	4a22      	ldr	r2, [pc, #136]	@ (8004200 <TIM_TI1_SetConfig+0xcc>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00b      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	4a21      	ldr	r2, [pc, #132]	@ (8004204 <TIM_TI1_SetConfig+0xd0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d007      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4a20      	ldr	r2, [pc, #128]	@ (8004208 <TIM_TI1_SetConfig+0xd4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d003      	beq.n	8004192 <TIM_TI1_SetConfig+0x5e>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4a1f      	ldr	r2, [pc, #124]	@ (800420c <TIM_TI1_SetConfig+0xd8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d101      	bne.n	8004196 <TIM_TI1_SetConfig+0x62>
 8004192:	2301      	movs	r3, #1
 8004194:	e000      	b.n	8004198 <TIM_TI1_SetConfig+0x64>
 8004196:	2300      	movs	r3, #0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d008      	beq.n	80041ae <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f023 0303 	bic.w	r3, r3, #3
 80041a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]
 80041ac:	e003      	b.n	80041b6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f043 0301 	orr.w	r3, r3, #1
 80041b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	f023 030a 	bic.w	r3, r3, #10
 80041d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f003 030a 	and.w	r3, r3, #10
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	621a      	str	r2, [r3, #32]
}
 80041ea:	bf00      	nop
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	40012c00 	.word	0x40012c00
 80041fc:	40000400 	.word	0x40000400
 8004200:	40000800 	.word	0x40000800
 8004204:	40013400 	.word	0x40013400
 8004208:	40014000 	.word	0x40014000
 800420c:	40015000 	.word	0x40015000

08004210 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	f023 0201 	bic.w	r2, r3, #1
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800423a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	4313      	orrs	r3, r2
 8004244:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f023 030a 	bic.w	r3, r3, #10
 800424c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4313      	orrs	r3, r2
 8004254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	621a      	str	r2, [r3, #32]
}
 8004262:	bf00      	nop
 8004264:	371c      	adds	r7, #28
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800426e:	b480      	push	{r7}
 8004270:	b087      	sub	sp, #28
 8004272:	af00      	add	r7, sp, #0
 8004274:	60f8      	str	r0, [r7, #12]
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	607a      	str	r2, [r7, #4]
 800427a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f023 0210 	bic.w	r2, r3, #16
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800429a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	031b      	lsls	r3, r3, #12
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042c0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	621a      	str	r2, [r3, #32]
}
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	f023 0210 	bic.w	r2, r3, #16
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004312:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	031b      	lsls	r3, r3, #12
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4313      	orrs	r3, r2
 800431c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004324:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	621a      	str	r2, [r3, #32]
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f023 0303 	bic.w	r3, r3, #3
 8004374:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004384:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	b2db      	uxtb	r3, r3
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004398:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	021b      	lsls	r3, r3, #8
 800439e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	621a      	str	r2, [r3, #32]
}
 80043b4:	bf00      	nop
 80043b6:	371c      	adds	r7, #28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
 80043cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043fe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	031b      	lsls	r3, r3, #12
 8004404:	b29b      	uxth	r3, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004412:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	031b      	lsls	r3, r3, #12
 8004418:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	621a      	str	r2, [r3, #32]
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800443a:	b480      	push	{r7}
 800443c:	b085      	sub	sp, #20
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
 8004442:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004450:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4313      	orrs	r3, r2
 8004458:	f043 0307 	orr.w	r3, r3, #7
 800445c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	609a      	str	r2, [r3, #8]
}
 8004464:	bf00      	nop
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800448a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	021a      	lsls	r2, r3, #8
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	431a      	orrs	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4313      	orrs	r3, r2
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	4313      	orrs	r3, r2
 800449c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	609a      	str	r2, [r3, #8]
}
 80044a4:	bf00      	nop
 80044a6:	371c      	adds	r7, #28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 031f 	and.w	r3, r3, #31
 80044c2:	2201      	movs	r2, #1
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6a1a      	ldr	r2, [r3, #32]
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	401a      	ands	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a1a      	ldr	r2, [r3, #32]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 031f 	and.w	r3, r3, #31
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	fa01 f303 	lsl.w	r3, r1, r3
 80044e8:	431a      	orrs	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	621a      	str	r2, [r3, #32]
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
	...

080044fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800450c:	2b01      	cmp	r3, #1
 800450e:	d101      	bne.n	8004514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004510:	2302      	movs	r3, #2
 8004512:	e06d      	b.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a30      	ldr	r2, [pc, #192]	@ (80045fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d009      	beq.n	8004552 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a2f      	ldr	r2, [pc, #188]	@ (8004600 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d004      	beq.n	8004552 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a2d      	ldr	r2, [pc, #180]	@ (8004604 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d108      	bne.n	8004564 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004558:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800456a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	4313      	orrs	r3, r2
 8004574:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a1e      	ldr	r2, [pc, #120]	@ (80045fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d01d      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004590:	d018      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a1c      	ldr	r2, [pc, #112]	@ (8004608 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d013      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a1a      	ldr	r2, [pc, #104]	@ (800460c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d00e      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a15      	ldr	r2, [pc, #84]	@ (8004600 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d009      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a16      	ldr	r2, [pc, #88]	@ (8004610 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d004      	beq.n	80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a11      	ldr	r2, [pc, #68]	@ (8004604 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d10c      	bne.n	80045de <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	40013400 	.word	0x40013400
 8004604:	40015000 	.word	0x40015000
 8004608:	40000400 	.word	0x40000400
 800460c:	40000800 	.word	0x40000800
 8004610:	40014000 	.word	0x40014000

08004614 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e040      	b.n	80046e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fc f9a6 	bl	80009c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2224      	movs	r2, #36	@ 0x24
 800467c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0201 	bic.w	r2, r2, #1
 800468c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa86 	bl	8004ba8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f8af 	bl	8004800 <UART_SetConfig>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d101      	bne.n	80046ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e01b      	b.n	80046e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0201 	orr.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fb05 	bl	8004cec <UART_CheckIdleState>
 80046e2:	4603      	mov	r3, r0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	@ 0x28
 80046f0:	af02      	add	r7, sp, #8
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	603b      	str	r3, [r7, #0]
 80046f8:	4613      	mov	r3, r2
 80046fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004700:	2b20      	cmp	r3, #32
 8004702:	d177      	bne.n	80047f4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <HAL_UART_Transmit+0x24>
 800470a:	88fb      	ldrh	r3, [r7, #6]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e070      	b.n	80047f6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2221      	movs	r2, #33	@ 0x21
 8004720:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004722:	f7fc fa9b 	bl	8000c5c <HAL_GetTick>
 8004726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	88fa      	ldrh	r2, [r7, #6]
 8004734:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004740:	d108      	bne.n	8004754 <HAL_UART_Transmit+0x68>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d104      	bne.n	8004754 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800474a:	2300      	movs	r3, #0
 800474c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	61bb      	str	r3, [r7, #24]
 8004752:	e003      	b.n	800475c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004758:	2300      	movs	r3, #0
 800475a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800475c:	e02f      	b.n	80047be <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	2200      	movs	r2, #0
 8004766:	2180      	movs	r1, #128	@ 0x80
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 fb67 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d004      	beq.n	800477e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e03b      	b.n	80047f6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10b      	bne.n	800479c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	881a      	ldrh	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004790:	b292      	uxth	r2, r2
 8004792:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	3302      	adds	r3, #2
 8004798:	61bb      	str	r3, [r7, #24]
 800479a:	e007      	b.n	80047ac <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	781a      	ldrb	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	3301      	adds	r3, #1
 80047aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1c9      	bne.n	800475e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2200      	movs	r2, #0
 80047d2:	2140      	movs	r1, #64	@ 0x40
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 fb31 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d004      	beq.n	80047ea <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2220      	movs	r2, #32
 80047e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e005      	b.n	80047f6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047f0:	2300      	movs	r3, #0
 80047f2:	e000      	b.n	80047f6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
  }
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3720      	adds	r7, #32
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	431a      	orrs	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b92      	ldr	r3, [pc, #584]	@ (8004a74 <UART_SetConfig+0x274>)
 800482c:	4013      	ands	r3, r2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6812      	ldr	r2, [r2, #0]
 8004832:	6979      	ldr	r1, [r7, #20]
 8004834:	430b      	orrs	r3, r1
 8004836:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	4313      	orrs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	430a      	orrs	r2, r1
 8004870:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a80      	ldr	r2, [pc, #512]	@ (8004a78 <UART_SetConfig+0x278>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d120      	bne.n	80048be <UART_SetConfig+0xbe>
 800487c:	4b7f      	ldr	r3, [pc, #508]	@ (8004a7c <UART_SetConfig+0x27c>)
 800487e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	2b03      	cmp	r3, #3
 8004886:	d817      	bhi.n	80048b8 <UART_SetConfig+0xb8>
 8004888:	a201      	add	r2, pc, #4	@ (adr r2, 8004890 <UART_SetConfig+0x90>)
 800488a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488e:	bf00      	nop
 8004890:	080048a1 	.word	0x080048a1
 8004894:	080048ad 	.word	0x080048ad
 8004898:	080048b3 	.word	0x080048b3
 800489c:	080048a7 	.word	0x080048a7
 80048a0:	2301      	movs	r3, #1
 80048a2:	77fb      	strb	r3, [r7, #31]
 80048a4:	e0b5      	b.n	8004a12 <UART_SetConfig+0x212>
 80048a6:	2302      	movs	r3, #2
 80048a8:	77fb      	strb	r3, [r7, #31]
 80048aa:	e0b2      	b.n	8004a12 <UART_SetConfig+0x212>
 80048ac:	2304      	movs	r3, #4
 80048ae:	77fb      	strb	r3, [r7, #31]
 80048b0:	e0af      	b.n	8004a12 <UART_SetConfig+0x212>
 80048b2:	2308      	movs	r3, #8
 80048b4:	77fb      	strb	r3, [r7, #31]
 80048b6:	e0ac      	b.n	8004a12 <UART_SetConfig+0x212>
 80048b8:	2310      	movs	r3, #16
 80048ba:	77fb      	strb	r3, [r7, #31]
 80048bc:	e0a9      	b.n	8004a12 <UART_SetConfig+0x212>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a6f      	ldr	r2, [pc, #444]	@ (8004a80 <UART_SetConfig+0x280>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d124      	bne.n	8004912 <UART_SetConfig+0x112>
 80048c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004a7c <UART_SetConfig+0x27c>)
 80048ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048d4:	d011      	beq.n	80048fa <UART_SetConfig+0xfa>
 80048d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048da:	d817      	bhi.n	800490c <UART_SetConfig+0x10c>
 80048dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048e0:	d011      	beq.n	8004906 <UART_SetConfig+0x106>
 80048e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048e6:	d811      	bhi.n	800490c <UART_SetConfig+0x10c>
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <UART_SetConfig+0xf4>
 80048ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f0:	d006      	beq.n	8004900 <UART_SetConfig+0x100>
 80048f2:	e00b      	b.n	800490c <UART_SetConfig+0x10c>
 80048f4:	2300      	movs	r3, #0
 80048f6:	77fb      	strb	r3, [r7, #31]
 80048f8:	e08b      	b.n	8004a12 <UART_SetConfig+0x212>
 80048fa:	2302      	movs	r3, #2
 80048fc:	77fb      	strb	r3, [r7, #31]
 80048fe:	e088      	b.n	8004a12 <UART_SetConfig+0x212>
 8004900:	2304      	movs	r3, #4
 8004902:	77fb      	strb	r3, [r7, #31]
 8004904:	e085      	b.n	8004a12 <UART_SetConfig+0x212>
 8004906:	2308      	movs	r3, #8
 8004908:	77fb      	strb	r3, [r7, #31]
 800490a:	e082      	b.n	8004a12 <UART_SetConfig+0x212>
 800490c:	2310      	movs	r3, #16
 800490e:	77fb      	strb	r3, [r7, #31]
 8004910:	e07f      	b.n	8004a12 <UART_SetConfig+0x212>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a5b      	ldr	r2, [pc, #364]	@ (8004a84 <UART_SetConfig+0x284>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d124      	bne.n	8004966 <UART_SetConfig+0x166>
 800491c:	4b57      	ldr	r3, [pc, #348]	@ (8004a7c <UART_SetConfig+0x27c>)
 800491e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004920:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004924:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004928:	d011      	beq.n	800494e <UART_SetConfig+0x14e>
 800492a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800492e:	d817      	bhi.n	8004960 <UART_SetConfig+0x160>
 8004930:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004934:	d011      	beq.n	800495a <UART_SetConfig+0x15a>
 8004936:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800493a:	d811      	bhi.n	8004960 <UART_SetConfig+0x160>
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <UART_SetConfig+0x148>
 8004940:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004944:	d006      	beq.n	8004954 <UART_SetConfig+0x154>
 8004946:	e00b      	b.n	8004960 <UART_SetConfig+0x160>
 8004948:	2300      	movs	r3, #0
 800494a:	77fb      	strb	r3, [r7, #31]
 800494c:	e061      	b.n	8004a12 <UART_SetConfig+0x212>
 800494e:	2302      	movs	r3, #2
 8004950:	77fb      	strb	r3, [r7, #31]
 8004952:	e05e      	b.n	8004a12 <UART_SetConfig+0x212>
 8004954:	2304      	movs	r3, #4
 8004956:	77fb      	strb	r3, [r7, #31]
 8004958:	e05b      	b.n	8004a12 <UART_SetConfig+0x212>
 800495a:	2308      	movs	r3, #8
 800495c:	77fb      	strb	r3, [r7, #31]
 800495e:	e058      	b.n	8004a12 <UART_SetConfig+0x212>
 8004960:	2310      	movs	r3, #16
 8004962:	77fb      	strb	r3, [r7, #31]
 8004964:	e055      	b.n	8004a12 <UART_SetConfig+0x212>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a47      	ldr	r2, [pc, #284]	@ (8004a88 <UART_SetConfig+0x288>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d124      	bne.n	80049ba <UART_SetConfig+0x1ba>
 8004970:	4b42      	ldr	r3, [pc, #264]	@ (8004a7c <UART_SetConfig+0x27c>)
 8004972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004974:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004978:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800497c:	d011      	beq.n	80049a2 <UART_SetConfig+0x1a2>
 800497e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004982:	d817      	bhi.n	80049b4 <UART_SetConfig+0x1b4>
 8004984:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004988:	d011      	beq.n	80049ae <UART_SetConfig+0x1ae>
 800498a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800498e:	d811      	bhi.n	80049b4 <UART_SetConfig+0x1b4>
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <UART_SetConfig+0x19c>
 8004994:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004998:	d006      	beq.n	80049a8 <UART_SetConfig+0x1a8>
 800499a:	e00b      	b.n	80049b4 <UART_SetConfig+0x1b4>
 800499c:	2300      	movs	r3, #0
 800499e:	77fb      	strb	r3, [r7, #31]
 80049a0:	e037      	b.n	8004a12 <UART_SetConfig+0x212>
 80049a2:	2302      	movs	r3, #2
 80049a4:	77fb      	strb	r3, [r7, #31]
 80049a6:	e034      	b.n	8004a12 <UART_SetConfig+0x212>
 80049a8:	2304      	movs	r3, #4
 80049aa:	77fb      	strb	r3, [r7, #31]
 80049ac:	e031      	b.n	8004a12 <UART_SetConfig+0x212>
 80049ae:	2308      	movs	r3, #8
 80049b0:	77fb      	strb	r3, [r7, #31]
 80049b2:	e02e      	b.n	8004a12 <UART_SetConfig+0x212>
 80049b4:	2310      	movs	r3, #16
 80049b6:	77fb      	strb	r3, [r7, #31]
 80049b8:	e02b      	b.n	8004a12 <UART_SetConfig+0x212>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a33      	ldr	r2, [pc, #204]	@ (8004a8c <UART_SetConfig+0x28c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d124      	bne.n	8004a0e <UART_SetConfig+0x20e>
 80049c4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a7c <UART_SetConfig+0x27c>)
 80049c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80049cc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80049d0:	d011      	beq.n	80049f6 <UART_SetConfig+0x1f6>
 80049d2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80049d6:	d817      	bhi.n	8004a08 <UART_SetConfig+0x208>
 80049d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049dc:	d011      	beq.n	8004a02 <UART_SetConfig+0x202>
 80049de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049e2:	d811      	bhi.n	8004a08 <UART_SetConfig+0x208>
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <UART_SetConfig+0x1f0>
 80049e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049ec:	d006      	beq.n	80049fc <UART_SetConfig+0x1fc>
 80049ee:	e00b      	b.n	8004a08 <UART_SetConfig+0x208>
 80049f0:	2300      	movs	r3, #0
 80049f2:	77fb      	strb	r3, [r7, #31]
 80049f4:	e00d      	b.n	8004a12 <UART_SetConfig+0x212>
 80049f6:	2302      	movs	r3, #2
 80049f8:	77fb      	strb	r3, [r7, #31]
 80049fa:	e00a      	b.n	8004a12 <UART_SetConfig+0x212>
 80049fc:	2304      	movs	r3, #4
 80049fe:	77fb      	strb	r3, [r7, #31]
 8004a00:	e007      	b.n	8004a12 <UART_SetConfig+0x212>
 8004a02:	2308      	movs	r3, #8
 8004a04:	77fb      	strb	r3, [r7, #31]
 8004a06:	e004      	b.n	8004a12 <UART_SetConfig+0x212>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	77fb      	strb	r3, [r7, #31]
 8004a0c:	e001      	b.n	8004a12 <UART_SetConfig+0x212>
 8004a0e:	2310      	movs	r3, #16
 8004a10:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a1a:	d16b      	bne.n	8004af4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004a1c:	7ffb      	ldrb	r3, [r7, #31]
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	d838      	bhi.n	8004a94 <UART_SetConfig+0x294>
 8004a22:	a201      	add	r2, pc, #4	@ (adr r2, 8004a28 <UART_SetConfig+0x228>)
 8004a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a28:	08004a4d 	.word	0x08004a4d
 8004a2c:	08004a55 	.word	0x08004a55
 8004a30:	08004a5d 	.word	0x08004a5d
 8004a34:	08004a95 	.word	0x08004a95
 8004a38:	08004a63 	.word	0x08004a63
 8004a3c:	08004a95 	.word	0x08004a95
 8004a40:	08004a95 	.word	0x08004a95
 8004a44:	08004a95 	.word	0x08004a95
 8004a48:	08004a6b 	.word	0x08004a6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a4c:	f7fd fddc 	bl	8002608 <HAL_RCC_GetPCLK1Freq>
 8004a50:	61b8      	str	r0, [r7, #24]
        break;
 8004a52:	e024      	b.n	8004a9e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a54:	f7fd fdfa 	bl	800264c <HAL_RCC_GetPCLK2Freq>
 8004a58:	61b8      	str	r0, [r7, #24]
        break;
 8004a5a:	e020      	b.n	8004a9e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a90 <UART_SetConfig+0x290>)
 8004a5e:	61bb      	str	r3, [r7, #24]
        break;
 8004a60:	e01d      	b.n	8004a9e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a62:	f7fd fd71 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8004a66:	61b8      	str	r0, [r7, #24]
        break;
 8004a68:	e019      	b.n	8004a9e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a6e:	61bb      	str	r3, [r7, #24]
        break;
 8004a70:	e015      	b.n	8004a9e <UART_SetConfig+0x29e>
 8004a72:	bf00      	nop
 8004a74:	efff69f3 	.word	0xefff69f3
 8004a78:	40013800 	.word	0x40013800
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	40004400 	.word	0x40004400
 8004a84:	40004800 	.word	0x40004800
 8004a88:	40004c00 	.word	0x40004c00
 8004a8c:	40005000 	.word	0x40005000
 8004a90:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	77bb      	strb	r3, [r7, #30]
        break;
 8004a9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d073      	beq.n	8004b8c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	005a      	lsls	r2, r3, #1
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	441a      	add	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	2b0f      	cmp	r3, #15
 8004abe:	d916      	bls.n	8004aee <UART_SetConfig+0x2ee>
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ac6:	d212      	bcs.n	8004aee <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	f023 030f 	bic.w	r3, r3, #15
 8004ad0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	085b      	lsrs	r3, r3, #1
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	89fb      	ldrh	r3, [r7, #14]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	89fa      	ldrh	r2, [r7, #14]
 8004aea:	60da      	str	r2, [r3, #12]
 8004aec:	e04e      	b.n	8004b8c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	77bb      	strb	r3, [r7, #30]
 8004af2:	e04b      	b.n	8004b8c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004af4:	7ffb      	ldrb	r3, [r7, #31]
 8004af6:	2b08      	cmp	r3, #8
 8004af8:	d827      	bhi.n	8004b4a <UART_SetConfig+0x34a>
 8004afa:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <UART_SetConfig+0x300>)
 8004afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b00:	08004b25 	.word	0x08004b25
 8004b04:	08004b2d 	.word	0x08004b2d
 8004b08:	08004b35 	.word	0x08004b35
 8004b0c:	08004b4b 	.word	0x08004b4b
 8004b10:	08004b3b 	.word	0x08004b3b
 8004b14:	08004b4b 	.word	0x08004b4b
 8004b18:	08004b4b 	.word	0x08004b4b
 8004b1c:	08004b4b 	.word	0x08004b4b
 8004b20:	08004b43 	.word	0x08004b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b24:	f7fd fd70 	bl	8002608 <HAL_RCC_GetPCLK1Freq>
 8004b28:	61b8      	str	r0, [r7, #24]
        break;
 8004b2a:	e013      	b.n	8004b54 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b2c:	f7fd fd8e 	bl	800264c <HAL_RCC_GetPCLK2Freq>
 8004b30:	61b8      	str	r0, [r7, #24]
        break;
 8004b32:	e00f      	b.n	8004b54 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b34:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba4 <UART_SetConfig+0x3a4>)
 8004b36:	61bb      	str	r3, [r7, #24]
        break;
 8004b38:	e00c      	b.n	8004b54 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b3a:	f7fd fd05 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8004b3e:	61b8      	str	r0, [r7, #24]
        break;
 8004b40:	e008      	b.n	8004b54 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b46:	61bb      	str	r3, [r7, #24]
        break;
 8004b48:	e004      	b.n	8004b54 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	77bb      	strb	r3, [r7, #30]
        break;
 8004b52:	bf00      	nop
    }

    if (pclk != 0U)
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d018      	beq.n	8004b8c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	085a      	lsrs	r2, r3, #1
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	441a      	add	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	2b0f      	cmp	r3, #15
 8004b72:	d909      	bls.n	8004b88 <UART_SetConfig+0x388>
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b7a:	d205      	bcs.n	8004b88 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	60da      	str	r2, [r3, #12]
 8004b86:	e001      	b.n	8004b8c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b98:	7fbb      	ldrb	r3, [r7, #30]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3720      	adds	r7, #32
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	007a1200 	.word	0x007a1200

08004ba8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb4:	f003 0308 	and.w	r3, r3, #8
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1a:	f003 0304 	and.w	r3, r3, #4
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	f003 0310 	and.w	r3, r3, #16
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	f003 0320 	and.w	r3, r3, #32
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01a      	beq.n	8004cbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ca6:	d10a      	bne.n	8004cbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	605a      	str	r2, [r3, #4]
  }
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b098      	sub	sp, #96	@ 0x60
 8004cf0:	af02      	add	r7, sp, #8
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cfc:	f7fb ffae 	bl	8000c5c <HAL_GetTick>
 8004d00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0308 	and.w	r3, r3, #8
 8004d0c:	2b08      	cmp	r3, #8
 8004d0e:	d12e      	bne.n	8004d6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f88c 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d021      	beq.n	8004d6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d32:	e853 3f00 	ldrex	r3, [r3]
 8004d36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d50:	e841 2300 	strex	r3, r2, [r1]
 8004d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1e6      	bne.n	8004d2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e062      	b.n	8004e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d149      	bne.n	8004e10 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d84:	2200      	movs	r2, #0
 8004d86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f856 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d03c      	beq.n	8004e10 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	e853 3f00 	ldrex	r3, [r3]
 8004da2:	623b      	str	r3, [r7, #32]
   return(result);
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	461a      	mov	r2, r3
 8004db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004db4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dbc:	e841 2300 	strex	r3, r2, [r1]
 8004dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1e6      	bne.n	8004d96 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3308      	adds	r3, #8
 8004dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	e853 3f00 	ldrex	r3, [r3]
 8004dd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f023 0301 	bic.w	r3, r3, #1
 8004dde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3308      	adds	r3, #8
 8004de6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004de8:	61fa      	str	r2, [r7, #28]
 8004dea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dec:	69b9      	ldr	r1, [r7, #24]
 8004dee:	69fa      	ldr	r2, [r7, #28]
 8004df0:	e841 2300 	strex	r3, r2, [r1]
 8004df4:	617b      	str	r3, [r7, #20]
   return(result);
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e5      	bne.n	8004dc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e011      	b.n	8004e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3758      	adds	r7, #88	@ 0x58
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e4c:	e04f      	b.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e54:	d04b      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e56:	f7fb ff01 	bl	8000c5c <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d302      	bcc.n	8004e6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e04e      	b.n	8004f0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0304 	and.w	r3, r3, #4
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d037      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b80      	cmp	r3, #128	@ 0x80
 8004e82:	d034      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b40      	cmp	r3, #64	@ 0x40
 8004e88:	d031      	beq.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	f003 0308 	and.w	r3, r3, #8
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d110      	bne.n	8004eba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2208      	movs	r2, #8
 8004e9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 f838 	bl	8004f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2208      	movs	r2, #8
 8004eaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e029      	b.n	8004f0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69db      	ldr	r3, [r3, #28]
 8004ec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ec4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec8:	d111      	bne.n	8004eee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ed2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f000 f81e 	bl	8004f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2220      	movs	r2, #32
 8004ede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e00f      	b.n	8004f0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	69da      	ldr	r2, [r3, #28]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	bf0c      	ite	eq
 8004efe:	2301      	moveq	r3, #1
 8004f00:	2300      	movne	r3, #0
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	461a      	mov	r2, r3
 8004f06:	79fb      	ldrb	r3, [r7, #7]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d0a0      	beq.n	8004e4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b095      	sub	sp, #84	@ 0x54
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f26:	e853 3f00 	ldrex	r3, [r3]
 8004f2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e6      	bne.n	8004f1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3308      	adds	r3, #8
 8004f56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	e853 3f00 	ldrex	r3, [r3]
 8004f5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f78:	e841 2300 	strex	r3, r2, [r1]
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e5      	bne.n	8004f50 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d118      	bne.n	8004fbe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f023 0310 	bic.w	r3, r3, #16
 8004fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004faa:	61bb      	str	r3, [r7, #24]
 8004fac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	6979      	ldr	r1, [r7, #20]
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	e841 2300 	strex	r3, r2, [r1]
 8004fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1e6      	bne.n	8004f8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fd2:	bf00      	nop
 8004fd4:	3754      	adds	r7, #84	@ 0x54
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
	...

08004fe0 <siprintf>:
 8004fe0:	b40e      	push	{r1, r2, r3}
 8004fe2:	b510      	push	{r4, lr}
 8004fe4:	b09d      	sub	sp, #116	@ 0x74
 8004fe6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004fe8:	9002      	str	r0, [sp, #8]
 8004fea:	9006      	str	r0, [sp, #24]
 8004fec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ff0:	480a      	ldr	r0, [pc, #40]	@ (800501c <siprintf+0x3c>)
 8004ff2:	9107      	str	r1, [sp, #28]
 8004ff4:	9104      	str	r1, [sp, #16]
 8004ff6:	490a      	ldr	r1, [pc, #40]	@ (8005020 <siprintf+0x40>)
 8004ff8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ffc:	9105      	str	r1, [sp, #20]
 8004ffe:	2400      	movs	r4, #0
 8005000:	a902      	add	r1, sp, #8
 8005002:	6800      	ldr	r0, [r0, #0]
 8005004:	9301      	str	r3, [sp, #4]
 8005006:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005008:	f000 f98e 	bl	8005328 <_svfiprintf_r>
 800500c:	9b02      	ldr	r3, [sp, #8]
 800500e:	701c      	strb	r4, [r3, #0]
 8005010:	b01d      	add	sp, #116	@ 0x74
 8005012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005016:	b003      	add	sp, #12
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	2000000c 	.word	0x2000000c
 8005020:	ffff0208 	.word	0xffff0208

08005024 <memset>:
 8005024:	4402      	add	r2, r0
 8005026:	4603      	mov	r3, r0
 8005028:	4293      	cmp	r3, r2
 800502a:	d100      	bne.n	800502e <memset+0xa>
 800502c:	4770      	bx	lr
 800502e:	f803 1b01 	strb.w	r1, [r3], #1
 8005032:	e7f9      	b.n	8005028 <memset+0x4>

08005034 <__libc_init_array>:
 8005034:	b570      	push	{r4, r5, r6, lr}
 8005036:	4d0d      	ldr	r5, [pc, #52]	@ (800506c <__libc_init_array+0x38>)
 8005038:	4c0d      	ldr	r4, [pc, #52]	@ (8005070 <__libc_init_array+0x3c>)
 800503a:	1b64      	subs	r4, r4, r5
 800503c:	10a4      	asrs	r4, r4, #2
 800503e:	2600      	movs	r6, #0
 8005040:	42a6      	cmp	r6, r4
 8005042:	d109      	bne.n	8005058 <__libc_init_array+0x24>
 8005044:	4d0b      	ldr	r5, [pc, #44]	@ (8005074 <__libc_init_array+0x40>)
 8005046:	4c0c      	ldr	r4, [pc, #48]	@ (8005078 <__libc_init_array+0x44>)
 8005048:	f000 fc72 	bl	8005930 <_init>
 800504c:	1b64      	subs	r4, r4, r5
 800504e:	10a4      	asrs	r4, r4, #2
 8005050:	2600      	movs	r6, #0
 8005052:	42a6      	cmp	r6, r4
 8005054:	d105      	bne.n	8005062 <__libc_init_array+0x2e>
 8005056:	bd70      	pop	{r4, r5, r6, pc}
 8005058:	f855 3b04 	ldr.w	r3, [r5], #4
 800505c:	4798      	blx	r3
 800505e:	3601      	adds	r6, #1
 8005060:	e7ee      	b.n	8005040 <__libc_init_array+0xc>
 8005062:	f855 3b04 	ldr.w	r3, [r5], #4
 8005066:	4798      	blx	r3
 8005068:	3601      	adds	r6, #1
 800506a:	e7f2      	b.n	8005052 <__libc_init_array+0x1e>
 800506c:	080059d4 	.word	0x080059d4
 8005070:	080059d4 	.word	0x080059d4
 8005074:	080059d4 	.word	0x080059d4
 8005078:	080059d8 	.word	0x080059d8

0800507c <__retarget_lock_acquire_recursive>:
 800507c:	4770      	bx	lr

0800507e <__retarget_lock_release_recursive>:
 800507e:	4770      	bx	lr

08005080 <_free_r>:
 8005080:	b538      	push	{r3, r4, r5, lr}
 8005082:	4605      	mov	r5, r0
 8005084:	2900      	cmp	r1, #0
 8005086:	d041      	beq.n	800510c <_free_r+0x8c>
 8005088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800508c:	1f0c      	subs	r4, r1, #4
 800508e:	2b00      	cmp	r3, #0
 8005090:	bfb8      	it	lt
 8005092:	18e4      	addlt	r4, r4, r3
 8005094:	f000 f8e0 	bl	8005258 <__malloc_lock>
 8005098:	4a1d      	ldr	r2, [pc, #116]	@ (8005110 <_free_r+0x90>)
 800509a:	6813      	ldr	r3, [r2, #0]
 800509c:	b933      	cbnz	r3, 80050ac <_free_r+0x2c>
 800509e:	6063      	str	r3, [r4, #4]
 80050a0:	6014      	str	r4, [r2, #0]
 80050a2:	4628      	mov	r0, r5
 80050a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050a8:	f000 b8dc 	b.w	8005264 <__malloc_unlock>
 80050ac:	42a3      	cmp	r3, r4
 80050ae:	d908      	bls.n	80050c2 <_free_r+0x42>
 80050b0:	6820      	ldr	r0, [r4, #0]
 80050b2:	1821      	adds	r1, r4, r0
 80050b4:	428b      	cmp	r3, r1
 80050b6:	bf01      	itttt	eq
 80050b8:	6819      	ldreq	r1, [r3, #0]
 80050ba:	685b      	ldreq	r3, [r3, #4]
 80050bc:	1809      	addeq	r1, r1, r0
 80050be:	6021      	streq	r1, [r4, #0]
 80050c0:	e7ed      	b.n	800509e <_free_r+0x1e>
 80050c2:	461a      	mov	r2, r3
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	b10b      	cbz	r3, 80050cc <_free_r+0x4c>
 80050c8:	42a3      	cmp	r3, r4
 80050ca:	d9fa      	bls.n	80050c2 <_free_r+0x42>
 80050cc:	6811      	ldr	r1, [r2, #0]
 80050ce:	1850      	adds	r0, r2, r1
 80050d0:	42a0      	cmp	r0, r4
 80050d2:	d10b      	bne.n	80050ec <_free_r+0x6c>
 80050d4:	6820      	ldr	r0, [r4, #0]
 80050d6:	4401      	add	r1, r0
 80050d8:	1850      	adds	r0, r2, r1
 80050da:	4283      	cmp	r3, r0
 80050dc:	6011      	str	r1, [r2, #0]
 80050de:	d1e0      	bne.n	80050a2 <_free_r+0x22>
 80050e0:	6818      	ldr	r0, [r3, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	6053      	str	r3, [r2, #4]
 80050e6:	4408      	add	r0, r1
 80050e8:	6010      	str	r0, [r2, #0]
 80050ea:	e7da      	b.n	80050a2 <_free_r+0x22>
 80050ec:	d902      	bls.n	80050f4 <_free_r+0x74>
 80050ee:	230c      	movs	r3, #12
 80050f0:	602b      	str	r3, [r5, #0]
 80050f2:	e7d6      	b.n	80050a2 <_free_r+0x22>
 80050f4:	6820      	ldr	r0, [r4, #0]
 80050f6:	1821      	adds	r1, r4, r0
 80050f8:	428b      	cmp	r3, r1
 80050fa:	bf04      	itt	eq
 80050fc:	6819      	ldreq	r1, [r3, #0]
 80050fe:	685b      	ldreq	r3, [r3, #4]
 8005100:	6063      	str	r3, [r4, #4]
 8005102:	bf04      	itt	eq
 8005104:	1809      	addeq	r1, r1, r0
 8005106:	6021      	streq	r1, [r4, #0]
 8005108:	6054      	str	r4, [r2, #4]
 800510a:	e7ca      	b.n	80050a2 <_free_r+0x22>
 800510c:	bd38      	pop	{r3, r4, r5, pc}
 800510e:	bf00      	nop
 8005110:	20000334 	.word	0x20000334

08005114 <sbrk_aligned>:
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	4e0f      	ldr	r6, [pc, #60]	@ (8005154 <sbrk_aligned+0x40>)
 8005118:	460c      	mov	r4, r1
 800511a:	6831      	ldr	r1, [r6, #0]
 800511c:	4605      	mov	r5, r0
 800511e:	b911      	cbnz	r1, 8005126 <sbrk_aligned+0x12>
 8005120:	f000 fba4 	bl	800586c <_sbrk_r>
 8005124:	6030      	str	r0, [r6, #0]
 8005126:	4621      	mov	r1, r4
 8005128:	4628      	mov	r0, r5
 800512a:	f000 fb9f 	bl	800586c <_sbrk_r>
 800512e:	1c43      	adds	r3, r0, #1
 8005130:	d103      	bne.n	800513a <sbrk_aligned+0x26>
 8005132:	f04f 34ff 	mov.w	r4, #4294967295
 8005136:	4620      	mov	r0, r4
 8005138:	bd70      	pop	{r4, r5, r6, pc}
 800513a:	1cc4      	adds	r4, r0, #3
 800513c:	f024 0403 	bic.w	r4, r4, #3
 8005140:	42a0      	cmp	r0, r4
 8005142:	d0f8      	beq.n	8005136 <sbrk_aligned+0x22>
 8005144:	1a21      	subs	r1, r4, r0
 8005146:	4628      	mov	r0, r5
 8005148:	f000 fb90 	bl	800586c <_sbrk_r>
 800514c:	3001      	adds	r0, #1
 800514e:	d1f2      	bne.n	8005136 <sbrk_aligned+0x22>
 8005150:	e7ef      	b.n	8005132 <sbrk_aligned+0x1e>
 8005152:	bf00      	nop
 8005154:	20000330 	.word	0x20000330

08005158 <_malloc_r>:
 8005158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800515c:	1ccd      	adds	r5, r1, #3
 800515e:	f025 0503 	bic.w	r5, r5, #3
 8005162:	3508      	adds	r5, #8
 8005164:	2d0c      	cmp	r5, #12
 8005166:	bf38      	it	cc
 8005168:	250c      	movcc	r5, #12
 800516a:	2d00      	cmp	r5, #0
 800516c:	4606      	mov	r6, r0
 800516e:	db01      	blt.n	8005174 <_malloc_r+0x1c>
 8005170:	42a9      	cmp	r1, r5
 8005172:	d904      	bls.n	800517e <_malloc_r+0x26>
 8005174:	230c      	movs	r3, #12
 8005176:	6033      	str	r3, [r6, #0]
 8005178:	2000      	movs	r0, #0
 800517a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800517e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005254 <_malloc_r+0xfc>
 8005182:	f000 f869 	bl	8005258 <__malloc_lock>
 8005186:	f8d8 3000 	ldr.w	r3, [r8]
 800518a:	461c      	mov	r4, r3
 800518c:	bb44      	cbnz	r4, 80051e0 <_malloc_r+0x88>
 800518e:	4629      	mov	r1, r5
 8005190:	4630      	mov	r0, r6
 8005192:	f7ff ffbf 	bl	8005114 <sbrk_aligned>
 8005196:	1c43      	adds	r3, r0, #1
 8005198:	4604      	mov	r4, r0
 800519a:	d158      	bne.n	800524e <_malloc_r+0xf6>
 800519c:	f8d8 4000 	ldr.w	r4, [r8]
 80051a0:	4627      	mov	r7, r4
 80051a2:	2f00      	cmp	r7, #0
 80051a4:	d143      	bne.n	800522e <_malloc_r+0xd6>
 80051a6:	2c00      	cmp	r4, #0
 80051a8:	d04b      	beq.n	8005242 <_malloc_r+0xea>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	4639      	mov	r1, r7
 80051ae:	4630      	mov	r0, r6
 80051b0:	eb04 0903 	add.w	r9, r4, r3
 80051b4:	f000 fb5a 	bl	800586c <_sbrk_r>
 80051b8:	4581      	cmp	r9, r0
 80051ba:	d142      	bne.n	8005242 <_malloc_r+0xea>
 80051bc:	6821      	ldr	r1, [r4, #0]
 80051be:	1a6d      	subs	r5, r5, r1
 80051c0:	4629      	mov	r1, r5
 80051c2:	4630      	mov	r0, r6
 80051c4:	f7ff ffa6 	bl	8005114 <sbrk_aligned>
 80051c8:	3001      	adds	r0, #1
 80051ca:	d03a      	beq.n	8005242 <_malloc_r+0xea>
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	442b      	add	r3, r5
 80051d0:	6023      	str	r3, [r4, #0]
 80051d2:	f8d8 3000 	ldr.w	r3, [r8]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	bb62      	cbnz	r2, 8005234 <_malloc_r+0xdc>
 80051da:	f8c8 7000 	str.w	r7, [r8]
 80051de:	e00f      	b.n	8005200 <_malloc_r+0xa8>
 80051e0:	6822      	ldr	r2, [r4, #0]
 80051e2:	1b52      	subs	r2, r2, r5
 80051e4:	d420      	bmi.n	8005228 <_malloc_r+0xd0>
 80051e6:	2a0b      	cmp	r2, #11
 80051e8:	d917      	bls.n	800521a <_malloc_r+0xc2>
 80051ea:	1961      	adds	r1, r4, r5
 80051ec:	42a3      	cmp	r3, r4
 80051ee:	6025      	str	r5, [r4, #0]
 80051f0:	bf18      	it	ne
 80051f2:	6059      	strne	r1, [r3, #4]
 80051f4:	6863      	ldr	r3, [r4, #4]
 80051f6:	bf08      	it	eq
 80051f8:	f8c8 1000 	streq.w	r1, [r8]
 80051fc:	5162      	str	r2, [r4, r5]
 80051fe:	604b      	str	r3, [r1, #4]
 8005200:	4630      	mov	r0, r6
 8005202:	f000 f82f 	bl	8005264 <__malloc_unlock>
 8005206:	f104 000b 	add.w	r0, r4, #11
 800520a:	1d23      	adds	r3, r4, #4
 800520c:	f020 0007 	bic.w	r0, r0, #7
 8005210:	1ac2      	subs	r2, r0, r3
 8005212:	bf1c      	itt	ne
 8005214:	1a1b      	subne	r3, r3, r0
 8005216:	50a3      	strne	r3, [r4, r2]
 8005218:	e7af      	b.n	800517a <_malloc_r+0x22>
 800521a:	6862      	ldr	r2, [r4, #4]
 800521c:	42a3      	cmp	r3, r4
 800521e:	bf0c      	ite	eq
 8005220:	f8c8 2000 	streq.w	r2, [r8]
 8005224:	605a      	strne	r2, [r3, #4]
 8005226:	e7eb      	b.n	8005200 <_malloc_r+0xa8>
 8005228:	4623      	mov	r3, r4
 800522a:	6864      	ldr	r4, [r4, #4]
 800522c:	e7ae      	b.n	800518c <_malloc_r+0x34>
 800522e:	463c      	mov	r4, r7
 8005230:	687f      	ldr	r7, [r7, #4]
 8005232:	e7b6      	b.n	80051a2 <_malloc_r+0x4a>
 8005234:	461a      	mov	r2, r3
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	42a3      	cmp	r3, r4
 800523a:	d1fb      	bne.n	8005234 <_malloc_r+0xdc>
 800523c:	2300      	movs	r3, #0
 800523e:	6053      	str	r3, [r2, #4]
 8005240:	e7de      	b.n	8005200 <_malloc_r+0xa8>
 8005242:	230c      	movs	r3, #12
 8005244:	6033      	str	r3, [r6, #0]
 8005246:	4630      	mov	r0, r6
 8005248:	f000 f80c 	bl	8005264 <__malloc_unlock>
 800524c:	e794      	b.n	8005178 <_malloc_r+0x20>
 800524e:	6005      	str	r5, [r0, #0]
 8005250:	e7d6      	b.n	8005200 <_malloc_r+0xa8>
 8005252:	bf00      	nop
 8005254:	20000334 	.word	0x20000334

08005258 <__malloc_lock>:
 8005258:	4801      	ldr	r0, [pc, #4]	@ (8005260 <__malloc_lock+0x8>)
 800525a:	f7ff bf0f 	b.w	800507c <__retarget_lock_acquire_recursive>
 800525e:	bf00      	nop
 8005260:	2000032c 	.word	0x2000032c

08005264 <__malloc_unlock>:
 8005264:	4801      	ldr	r0, [pc, #4]	@ (800526c <__malloc_unlock+0x8>)
 8005266:	f7ff bf0a 	b.w	800507e <__retarget_lock_release_recursive>
 800526a:	bf00      	nop
 800526c:	2000032c 	.word	0x2000032c

08005270 <__ssputs_r>:
 8005270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005274:	688e      	ldr	r6, [r1, #8]
 8005276:	461f      	mov	r7, r3
 8005278:	42be      	cmp	r6, r7
 800527a:	680b      	ldr	r3, [r1, #0]
 800527c:	4682      	mov	sl, r0
 800527e:	460c      	mov	r4, r1
 8005280:	4690      	mov	r8, r2
 8005282:	d82d      	bhi.n	80052e0 <__ssputs_r+0x70>
 8005284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005288:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800528c:	d026      	beq.n	80052dc <__ssputs_r+0x6c>
 800528e:	6965      	ldr	r5, [r4, #20]
 8005290:	6909      	ldr	r1, [r1, #16]
 8005292:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005296:	eba3 0901 	sub.w	r9, r3, r1
 800529a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800529e:	1c7b      	adds	r3, r7, #1
 80052a0:	444b      	add	r3, r9
 80052a2:	106d      	asrs	r5, r5, #1
 80052a4:	429d      	cmp	r5, r3
 80052a6:	bf38      	it	cc
 80052a8:	461d      	movcc	r5, r3
 80052aa:	0553      	lsls	r3, r2, #21
 80052ac:	d527      	bpl.n	80052fe <__ssputs_r+0x8e>
 80052ae:	4629      	mov	r1, r5
 80052b0:	f7ff ff52 	bl	8005158 <_malloc_r>
 80052b4:	4606      	mov	r6, r0
 80052b6:	b360      	cbz	r0, 8005312 <__ssputs_r+0xa2>
 80052b8:	6921      	ldr	r1, [r4, #16]
 80052ba:	464a      	mov	r2, r9
 80052bc:	f000 fae6 	bl	800588c <memcpy>
 80052c0:	89a3      	ldrh	r3, [r4, #12]
 80052c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80052c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052ca:	81a3      	strh	r3, [r4, #12]
 80052cc:	6126      	str	r6, [r4, #16]
 80052ce:	6165      	str	r5, [r4, #20]
 80052d0:	444e      	add	r6, r9
 80052d2:	eba5 0509 	sub.w	r5, r5, r9
 80052d6:	6026      	str	r6, [r4, #0]
 80052d8:	60a5      	str	r5, [r4, #8]
 80052da:	463e      	mov	r6, r7
 80052dc:	42be      	cmp	r6, r7
 80052de:	d900      	bls.n	80052e2 <__ssputs_r+0x72>
 80052e0:	463e      	mov	r6, r7
 80052e2:	6820      	ldr	r0, [r4, #0]
 80052e4:	4632      	mov	r2, r6
 80052e6:	4641      	mov	r1, r8
 80052e8:	f000 faa6 	bl	8005838 <memmove>
 80052ec:	68a3      	ldr	r3, [r4, #8]
 80052ee:	1b9b      	subs	r3, r3, r6
 80052f0:	60a3      	str	r3, [r4, #8]
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	4433      	add	r3, r6
 80052f6:	6023      	str	r3, [r4, #0]
 80052f8:	2000      	movs	r0, #0
 80052fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fe:	462a      	mov	r2, r5
 8005300:	f000 fad2 	bl	80058a8 <_realloc_r>
 8005304:	4606      	mov	r6, r0
 8005306:	2800      	cmp	r0, #0
 8005308:	d1e0      	bne.n	80052cc <__ssputs_r+0x5c>
 800530a:	6921      	ldr	r1, [r4, #16]
 800530c:	4650      	mov	r0, sl
 800530e:	f7ff feb7 	bl	8005080 <_free_r>
 8005312:	230c      	movs	r3, #12
 8005314:	f8ca 3000 	str.w	r3, [sl]
 8005318:	89a3      	ldrh	r3, [r4, #12]
 800531a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800531e:	81a3      	strh	r3, [r4, #12]
 8005320:	f04f 30ff 	mov.w	r0, #4294967295
 8005324:	e7e9      	b.n	80052fa <__ssputs_r+0x8a>
	...

08005328 <_svfiprintf_r>:
 8005328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800532c:	4698      	mov	r8, r3
 800532e:	898b      	ldrh	r3, [r1, #12]
 8005330:	061b      	lsls	r3, r3, #24
 8005332:	b09d      	sub	sp, #116	@ 0x74
 8005334:	4607      	mov	r7, r0
 8005336:	460d      	mov	r5, r1
 8005338:	4614      	mov	r4, r2
 800533a:	d510      	bpl.n	800535e <_svfiprintf_r+0x36>
 800533c:	690b      	ldr	r3, [r1, #16]
 800533e:	b973      	cbnz	r3, 800535e <_svfiprintf_r+0x36>
 8005340:	2140      	movs	r1, #64	@ 0x40
 8005342:	f7ff ff09 	bl	8005158 <_malloc_r>
 8005346:	6028      	str	r0, [r5, #0]
 8005348:	6128      	str	r0, [r5, #16]
 800534a:	b930      	cbnz	r0, 800535a <_svfiprintf_r+0x32>
 800534c:	230c      	movs	r3, #12
 800534e:	603b      	str	r3, [r7, #0]
 8005350:	f04f 30ff 	mov.w	r0, #4294967295
 8005354:	b01d      	add	sp, #116	@ 0x74
 8005356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800535a:	2340      	movs	r3, #64	@ 0x40
 800535c:	616b      	str	r3, [r5, #20]
 800535e:	2300      	movs	r3, #0
 8005360:	9309      	str	r3, [sp, #36]	@ 0x24
 8005362:	2320      	movs	r3, #32
 8005364:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005368:	f8cd 800c 	str.w	r8, [sp, #12]
 800536c:	2330      	movs	r3, #48	@ 0x30
 800536e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800550c <_svfiprintf_r+0x1e4>
 8005372:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005376:	f04f 0901 	mov.w	r9, #1
 800537a:	4623      	mov	r3, r4
 800537c:	469a      	mov	sl, r3
 800537e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005382:	b10a      	cbz	r2, 8005388 <_svfiprintf_r+0x60>
 8005384:	2a25      	cmp	r2, #37	@ 0x25
 8005386:	d1f9      	bne.n	800537c <_svfiprintf_r+0x54>
 8005388:	ebba 0b04 	subs.w	fp, sl, r4
 800538c:	d00b      	beq.n	80053a6 <_svfiprintf_r+0x7e>
 800538e:	465b      	mov	r3, fp
 8005390:	4622      	mov	r2, r4
 8005392:	4629      	mov	r1, r5
 8005394:	4638      	mov	r0, r7
 8005396:	f7ff ff6b 	bl	8005270 <__ssputs_r>
 800539a:	3001      	adds	r0, #1
 800539c:	f000 80a7 	beq.w	80054ee <_svfiprintf_r+0x1c6>
 80053a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053a2:	445a      	add	r2, fp
 80053a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80053a6:	f89a 3000 	ldrb.w	r3, [sl]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 809f 	beq.w	80054ee <_svfiprintf_r+0x1c6>
 80053b0:	2300      	movs	r3, #0
 80053b2:	f04f 32ff 	mov.w	r2, #4294967295
 80053b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053ba:	f10a 0a01 	add.w	sl, sl, #1
 80053be:	9304      	str	r3, [sp, #16]
 80053c0:	9307      	str	r3, [sp, #28]
 80053c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80053c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80053c8:	4654      	mov	r4, sl
 80053ca:	2205      	movs	r2, #5
 80053cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053d0:	484e      	ldr	r0, [pc, #312]	@ (800550c <_svfiprintf_r+0x1e4>)
 80053d2:	f7fa ff05 	bl	80001e0 <memchr>
 80053d6:	9a04      	ldr	r2, [sp, #16]
 80053d8:	b9d8      	cbnz	r0, 8005412 <_svfiprintf_r+0xea>
 80053da:	06d0      	lsls	r0, r2, #27
 80053dc:	bf44      	itt	mi
 80053de:	2320      	movmi	r3, #32
 80053e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053e4:	0711      	lsls	r1, r2, #28
 80053e6:	bf44      	itt	mi
 80053e8:	232b      	movmi	r3, #43	@ 0x2b
 80053ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053ee:	f89a 3000 	ldrb.w	r3, [sl]
 80053f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80053f4:	d015      	beq.n	8005422 <_svfiprintf_r+0xfa>
 80053f6:	9a07      	ldr	r2, [sp, #28]
 80053f8:	4654      	mov	r4, sl
 80053fa:	2000      	movs	r0, #0
 80053fc:	f04f 0c0a 	mov.w	ip, #10
 8005400:	4621      	mov	r1, r4
 8005402:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005406:	3b30      	subs	r3, #48	@ 0x30
 8005408:	2b09      	cmp	r3, #9
 800540a:	d94b      	bls.n	80054a4 <_svfiprintf_r+0x17c>
 800540c:	b1b0      	cbz	r0, 800543c <_svfiprintf_r+0x114>
 800540e:	9207      	str	r2, [sp, #28]
 8005410:	e014      	b.n	800543c <_svfiprintf_r+0x114>
 8005412:	eba0 0308 	sub.w	r3, r0, r8
 8005416:	fa09 f303 	lsl.w	r3, r9, r3
 800541a:	4313      	orrs	r3, r2
 800541c:	9304      	str	r3, [sp, #16]
 800541e:	46a2      	mov	sl, r4
 8005420:	e7d2      	b.n	80053c8 <_svfiprintf_r+0xa0>
 8005422:	9b03      	ldr	r3, [sp, #12]
 8005424:	1d19      	adds	r1, r3, #4
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	9103      	str	r1, [sp, #12]
 800542a:	2b00      	cmp	r3, #0
 800542c:	bfbb      	ittet	lt
 800542e:	425b      	neglt	r3, r3
 8005430:	f042 0202 	orrlt.w	r2, r2, #2
 8005434:	9307      	strge	r3, [sp, #28]
 8005436:	9307      	strlt	r3, [sp, #28]
 8005438:	bfb8      	it	lt
 800543a:	9204      	strlt	r2, [sp, #16]
 800543c:	7823      	ldrb	r3, [r4, #0]
 800543e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005440:	d10a      	bne.n	8005458 <_svfiprintf_r+0x130>
 8005442:	7863      	ldrb	r3, [r4, #1]
 8005444:	2b2a      	cmp	r3, #42	@ 0x2a
 8005446:	d132      	bne.n	80054ae <_svfiprintf_r+0x186>
 8005448:	9b03      	ldr	r3, [sp, #12]
 800544a:	1d1a      	adds	r2, r3, #4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	9203      	str	r2, [sp, #12]
 8005450:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005454:	3402      	adds	r4, #2
 8005456:	9305      	str	r3, [sp, #20]
 8005458:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800551c <_svfiprintf_r+0x1f4>
 800545c:	7821      	ldrb	r1, [r4, #0]
 800545e:	2203      	movs	r2, #3
 8005460:	4650      	mov	r0, sl
 8005462:	f7fa febd 	bl	80001e0 <memchr>
 8005466:	b138      	cbz	r0, 8005478 <_svfiprintf_r+0x150>
 8005468:	9b04      	ldr	r3, [sp, #16]
 800546a:	eba0 000a 	sub.w	r0, r0, sl
 800546e:	2240      	movs	r2, #64	@ 0x40
 8005470:	4082      	lsls	r2, r0
 8005472:	4313      	orrs	r3, r2
 8005474:	3401      	adds	r4, #1
 8005476:	9304      	str	r3, [sp, #16]
 8005478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800547c:	4824      	ldr	r0, [pc, #144]	@ (8005510 <_svfiprintf_r+0x1e8>)
 800547e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005482:	2206      	movs	r2, #6
 8005484:	f7fa feac 	bl	80001e0 <memchr>
 8005488:	2800      	cmp	r0, #0
 800548a:	d036      	beq.n	80054fa <_svfiprintf_r+0x1d2>
 800548c:	4b21      	ldr	r3, [pc, #132]	@ (8005514 <_svfiprintf_r+0x1ec>)
 800548e:	bb1b      	cbnz	r3, 80054d8 <_svfiprintf_r+0x1b0>
 8005490:	9b03      	ldr	r3, [sp, #12]
 8005492:	3307      	adds	r3, #7
 8005494:	f023 0307 	bic.w	r3, r3, #7
 8005498:	3308      	adds	r3, #8
 800549a:	9303      	str	r3, [sp, #12]
 800549c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800549e:	4433      	add	r3, r6
 80054a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80054a2:	e76a      	b.n	800537a <_svfiprintf_r+0x52>
 80054a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80054a8:	460c      	mov	r4, r1
 80054aa:	2001      	movs	r0, #1
 80054ac:	e7a8      	b.n	8005400 <_svfiprintf_r+0xd8>
 80054ae:	2300      	movs	r3, #0
 80054b0:	3401      	adds	r4, #1
 80054b2:	9305      	str	r3, [sp, #20]
 80054b4:	4619      	mov	r1, r3
 80054b6:	f04f 0c0a 	mov.w	ip, #10
 80054ba:	4620      	mov	r0, r4
 80054bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054c0:	3a30      	subs	r2, #48	@ 0x30
 80054c2:	2a09      	cmp	r2, #9
 80054c4:	d903      	bls.n	80054ce <_svfiprintf_r+0x1a6>
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0c6      	beq.n	8005458 <_svfiprintf_r+0x130>
 80054ca:	9105      	str	r1, [sp, #20]
 80054cc:	e7c4      	b.n	8005458 <_svfiprintf_r+0x130>
 80054ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80054d2:	4604      	mov	r4, r0
 80054d4:	2301      	movs	r3, #1
 80054d6:	e7f0      	b.n	80054ba <_svfiprintf_r+0x192>
 80054d8:	ab03      	add	r3, sp, #12
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	462a      	mov	r2, r5
 80054de:	4b0e      	ldr	r3, [pc, #56]	@ (8005518 <_svfiprintf_r+0x1f0>)
 80054e0:	a904      	add	r1, sp, #16
 80054e2:	4638      	mov	r0, r7
 80054e4:	f3af 8000 	nop.w
 80054e8:	1c42      	adds	r2, r0, #1
 80054ea:	4606      	mov	r6, r0
 80054ec:	d1d6      	bne.n	800549c <_svfiprintf_r+0x174>
 80054ee:	89ab      	ldrh	r3, [r5, #12]
 80054f0:	065b      	lsls	r3, r3, #25
 80054f2:	f53f af2d 	bmi.w	8005350 <_svfiprintf_r+0x28>
 80054f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054f8:	e72c      	b.n	8005354 <_svfiprintf_r+0x2c>
 80054fa:	ab03      	add	r3, sp, #12
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	462a      	mov	r2, r5
 8005500:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <_svfiprintf_r+0x1f0>)
 8005502:	a904      	add	r1, sp, #16
 8005504:	4638      	mov	r0, r7
 8005506:	f000 f879 	bl	80055fc <_printf_i>
 800550a:	e7ed      	b.n	80054e8 <_svfiprintf_r+0x1c0>
 800550c:	08005998 	.word	0x08005998
 8005510:	080059a2 	.word	0x080059a2
 8005514:	00000000 	.word	0x00000000
 8005518:	08005271 	.word	0x08005271
 800551c:	0800599e 	.word	0x0800599e

08005520 <_printf_common>:
 8005520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005524:	4616      	mov	r6, r2
 8005526:	4698      	mov	r8, r3
 8005528:	688a      	ldr	r2, [r1, #8]
 800552a:	690b      	ldr	r3, [r1, #16]
 800552c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005530:	4293      	cmp	r3, r2
 8005532:	bfb8      	it	lt
 8005534:	4613      	movlt	r3, r2
 8005536:	6033      	str	r3, [r6, #0]
 8005538:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800553c:	4607      	mov	r7, r0
 800553e:	460c      	mov	r4, r1
 8005540:	b10a      	cbz	r2, 8005546 <_printf_common+0x26>
 8005542:	3301      	adds	r3, #1
 8005544:	6033      	str	r3, [r6, #0]
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	0699      	lsls	r1, r3, #26
 800554a:	bf42      	ittt	mi
 800554c:	6833      	ldrmi	r3, [r6, #0]
 800554e:	3302      	addmi	r3, #2
 8005550:	6033      	strmi	r3, [r6, #0]
 8005552:	6825      	ldr	r5, [r4, #0]
 8005554:	f015 0506 	ands.w	r5, r5, #6
 8005558:	d106      	bne.n	8005568 <_printf_common+0x48>
 800555a:	f104 0a19 	add.w	sl, r4, #25
 800555e:	68e3      	ldr	r3, [r4, #12]
 8005560:	6832      	ldr	r2, [r6, #0]
 8005562:	1a9b      	subs	r3, r3, r2
 8005564:	42ab      	cmp	r3, r5
 8005566:	dc26      	bgt.n	80055b6 <_printf_common+0x96>
 8005568:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800556c:	6822      	ldr	r2, [r4, #0]
 800556e:	3b00      	subs	r3, #0
 8005570:	bf18      	it	ne
 8005572:	2301      	movne	r3, #1
 8005574:	0692      	lsls	r2, r2, #26
 8005576:	d42b      	bmi.n	80055d0 <_printf_common+0xb0>
 8005578:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800557c:	4641      	mov	r1, r8
 800557e:	4638      	mov	r0, r7
 8005580:	47c8      	blx	r9
 8005582:	3001      	adds	r0, #1
 8005584:	d01e      	beq.n	80055c4 <_printf_common+0xa4>
 8005586:	6823      	ldr	r3, [r4, #0]
 8005588:	6922      	ldr	r2, [r4, #16]
 800558a:	f003 0306 	and.w	r3, r3, #6
 800558e:	2b04      	cmp	r3, #4
 8005590:	bf02      	ittt	eq
 8005592:	68e5      	ldreq	r5, [r4, #12]
 8005594:	6833      	ldreq	r3, [r6, #0]
 8005596:	1aed      	subeq	r5, r5, r3
 8005598:	68a3      	ldr	r3, [r4, #8]
 800559a:	bf0c      	ite	eq
 800559c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055a0:	2500      	movne	r5, #0
 80055a2:	4293      	cmp	r3, r2
 80055a4:	bfc4      	itt	gt
 80055a6:	1a9b      	subgt	r3, r3, r2
 80055a8:	18ed      	addgt	r5, r5, r3
 80055aa:	2600      	movs	r6, #0
 80055ac:	341a      	adds	r4, #26
 80055ae:	42b5      	cmp	r5, r6
 80055b0:	d11a      	bne.n	80055e8 <_printf_common+0xc8>
 80055b2:	2000      	movs	r0, #0
 80055b4:	e008      	b.n	80055c8 <_printf_common+0xa8>
 80055b6:	2301      	movs	r3, #1
 80055b8:	4652      	mov	r2, sl
 80055ba:	4641      	mov	r1, r8
 80055bc:	4638      	mov	r0, r7
 80055be:	47c8      	blx	r9
 80055c0:	3001      	adds	r0, #1
 80055c2:	d103      	bne.n	80055cc <_printf_common+0xac>
 80055c4:	f04f 30ff 	mov.w	r0, #4294967295
 80055c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055cc:	3501      	adds	r5, #1
 80055ce:	e7c6      	b.n	800555e <_printf_common+0x3e>
 80055d0:	18e1      	adds	r1, r4, r3
 80055d2:	1c5a      	adds	r2, r3, #1
 80055d4:	2030      	movs	r0, #48	@ 0x30
 80055d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055da:	4422      	add	r2, r4
 80055dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055e4:	3302      	adds	r3, #2
 80055e6:	e7c7      	b.n	8005578 <_printf_common+0x58>
 80055e8:	2301      	movs	r3, #1
 80055ea:	4622      	mov	r2, r4
 80055ec:	4641      	mov	r1, r8
 80055ee:	4638      	mov	r0, r7
 80055f0:	47c8      	blx	r9
 80055f2:	3001      	adds	r0, #1
 80055f4:	d0e6      	beq.n	80055c4 <_printf_common+0xa4>
 80055f6:	3601      	adds	r6, #1
 80055f8:	e7d9      	b.n	80055ae <_printf_common+0x8e>
	...

080055fc <_printf_i>:
 80055fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005600:	7e0f      	ldrb	r7, [r1, #24]
 8005602:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005604:	2f78      	cmp	r7, #120	@ 0x78
 8005606:	4691      	mov	r9, r2
 8005608:	4680      	mov	r8, r0
 800560a:	460c      	mov	r4, r1
 800560c:	469a      	mov	sl, r3
 800560e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005612:	d807      	bhi.n	8005624 <_printf_i+0x28>
 8005614:	2f62      	cmp	r7, #98	@ 0x62
 8005616:	d80a      	bhi.n	800562e <_printf_i+0x32>
 8005618:	2f00      	cmp	r7, #0
 800561a:	f000 80d1 	beq.w	80057c0 <_printf_i+0x1c4>
 800561e:	2f58      	cmp	r7, #88	@ 0x58
 8005620:	f000 80b8 	beq.w	8005794 <_printf_i+0x198>
 8005624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005628:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800562c:	e03a      	b.n	80056a4 <_printf_i+0xa8>
 800562e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005632:	2b15      	cmp	r3, #21
 8005634:	d8f6      	bhi.n	8005624 <_printf_i+0x28>
 8005636:	a101      	add	r1, pc, #4	@ (adr r1, 800563c <_printf_i+0x40>)
 8005638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800563c:	08005695 	.word	0x08005695
 8005640:	080056a9 	.word	0x080056a9
 8005644:	08005625 	.word	0x08005625
 8005648:	08005625 	.word	0x08005625
 800564c:	08005625 	.word	0x08005625
 8005650:	08005625 	.word	0x08005625
 8005654:	080056a9 	.word	0x080056a9
 8005658:	08005625 	.word	0x08005625
 800565c:	08005625 	.word	0x08005625
 8005660:	08005625 	.word	0x08005625
 8005664:	08005625 	.word	0x08005625
 8005668:	080057a7 	.word	0x080057a7
 800566c:	080056d3 	.word	0x080056d3
 8005670:	08005761 	.word	0x08005761
 8005674:	08005625 	.word	0x08005625
 8005678:	08005625 	.word	0x08005625
 800567c:	080057c9 	.word	0x080057c9
 8005680:	08005625 	.word	0x08005625
 8005684:	080056d3 	.word	0x080056d3
 8005688:	08005625 	.word	0x08005625
 800568c:	08005625 	.word	0x08005625
 8005690:	08005769 	.word	0x08005769
 8005694:	6833      	ldr	r3, [r6, #0]
 8005696:	1d1a      	adds	r2, r3, #4
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6032      	str	r2, [r6, #0]
 800569c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056a4:	2301      	movs	r3, #1
 80056a6:	e09c      	b.n	80057e2 <_printf_i+0x1e6>
 80056a8:	6833      	ldr	r3, [r6, #0]
 80056aa:	6820      	ldr	r0, [r4, #0]
 80056ac:	1d19      	adds	r1, r3, #4
 80056ae:	6031      	str	r1, [r6, #0]
 80056b0:	0606      	lsls	r6, r0, #24
 80056b2:	d501      	bpl.n	80056b8 <_printf_i+0xbc>
 80056b4:	681d      	ldr	r5, [r3, #0]
 80056b6:	e003      	b.n	80056c0 <_printf_i+0xc4>
 80056b8:	0645      	lsls	r5, r0, #25
 80056ba:	d5fb      	bpl.n	80056b4 <_printf_i+0xb8>
 80056bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056c0:	2d00      	cmp	r5, #0
 80056c2:	da03      	bge.n	80056cc <_printf_i+0xd0>
 80056c4:	232d      	movs	r3, #45	@ 0x2d
 80056c6:	426d      	negs	r5, r5
 80056c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056cc:	4858      	ldr	r0, [pc, #352]	@ (8005830 <_printf_i+0x234>)
 80056ce:	230a      	movs	r3, #10
 80056d0:	e011      	b.n	80056f6 <_printf_i+0xfa>
 80056d2:	6821      	ldr	r1, [r4, #0]
 80056d4:	6833      	ldr	r3, [r6, #0]
 80056d6:	0608      	lsls	r0, r1, #24
 80056d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80056dc:	d402      	bmi.n	80056e4 <_printf_i+0xe8>
 80056de:	0649      	lsls	r1, r1, #25
 80056e0:	bf48      	it	mi
 80056e2:	b2ad      	uxthmi	r5, r5
 80056e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80056e6:	4852      	ldr	r0, [pc, #328]	@ (8005830 <_printf_i+0x234>)
 80056e8:	6033      	str	r3, [r6, #0]
 80056ea:	bf14      	ite	ne
 80056ec:	230a      	movne	r3, #10
 80056ee:	2308      	moveq	r3, #8
 80056f0:	2100      	movs	r1, #0
 80056f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056f6:	6866      	ldr	r6, [r4, #4]
 80056f8:	60a6      	str	r6, [r4, #8]
 80056fa:	2e00      	cmp	r6, #0
 80056fc:	db05      	blt.n	800570a <_printf_i+0x10e>
 80056fe:	6821      	ldr	r1, [r4, #0]
 8005700:	432e      	orrs	r6, r5
 8005702:	f021 0104 	bic.w	r1, r1, #4
 8005706:	6021      	str	r1, [r4, #0]
 8005708:	d04b      	beq.n	80057a2 <_printf_i+0x1a6>
 800570a:	4616      	mov	r6, r2
 800570c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005710:	fb03 5711 	mls	r7, r3, r1, r5
 8005714:	5dc7      	ldrb	r7, [r0, r7]
 8005716:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800571a:	462f      	mov	r7, r5
 800571c:	42bb      	cmp	r3, r7
 800571e:	460d      	mov	r5, r1
 8005720:	d9f4      	bls.n	800570c <_printf_i+0x110>
 8005722:	2b08      	cmp	r3, #8
 8005724:	d10b      	bne.n	800573e <_printf_i+0x142>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	07df      	lsls	r7, r3, #31
 800572a:	d508      	bpl.n	800573e <_printf_i+0x142>
 800572c:	6923      	ldr	r3, [r4, #16]
 800572e:	6861      	ldr	r1, [r4, #4]
 8005730:	4299      	cmp	r1, r3
 8005732:	bfde      	ittt	le
 8005734:	2330      	movle	r3, #48	@ 0x30
 8005736:	f806 3c01 	strble.w	r3, [r6, #-1]
 800573a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800573e:	1b92      	subs	r2, r2, r6
 8005740:	6122      	str	r2, [r4, #16]
 8005742:	f8cd a000 	str.w	sl, [sp]
 8005746:	464b      	mov	r3, r9
 8005748:	aa03      	add	r2, sp, #12
 800574a:	4621      	mov	r1, r4
 800574c:	4640      	mov	r0, r8
 800574e:	f7ff fee7 	bl	8005520 <_printf_common>
 8005752:	3001      	adds	r0, #1
 8005754:	d14a      	bne.n	80057ec <_printf_i+0x1f0>
 8005756:	f04f 30ff 	mov.w	r0, #4294967295
 800575a:	b004      	add	sp, #16
 800575c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	f043 0320 	orr.w	r3, r3, #32
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	4832      	ldr	r0, [pc, #200]	@ (8005834 <_printf_i+0x238>)
 800576a:	2778      	movs	r7, #120	@ 0x78
 800576c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005770:	6823      	ldr	r3, [r4, #0]
 8005772:	6831      	ldr	r1, [r6, #0]
 8005774:	061f      	lsls	r7, r3, #24
 8005776:	f851 5b04 	ldr.w	r5, [r1], #4
 800577a:	d402      	bmi.n	8005782 <_printf_i+0x186>
 800577c:	065f      	lsls	r7, r3, #25
 800577e:	bf48      	it	mi
 8005780:	b2ad      	uxthmi	r5, r5
 8005782:	6031      	str	r1, [r6, #0]
 8005784:	07d9      	lsls	r1, r3, #31
 8005786:	bf44      	itt	mi
 8005788:	f043 0320 	orrmi.w	r3, r3, #32
 800578c:	6023      	strmi	r3, [r4, #0]
 800578e:	b11d      	cbz	r5, 8005798 <_printf_i+0x19c>
 8005790:	2310      	movs	r3, #16
 8005792:	e7ad      	b.n	80056f0 <_printf_i+0xf4>
 8005794:	4826      	ldr	r0, [pc, #152]	@ (8005830 <_printf_i+0x234>)
 8005796:	e7e9      	b.n	800576c <_printf_i+0x170>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	f023 0320 	bic.w	r3, r3, #32
 800579e:	6023      	str	r3, [r4, #0]
 80057a0:	e7f6      	b.n	8005790 <_printf_i+0x194>
 80057a2:	4616      	mov	r6, r2
 80057a4:	e7bd      	b.n	8005722 <_printf_i+0x126>
 80057a6:	6833      	ldr	r3, [r6, #0]
 80057a8:	6825      	ldr	r5, [r4, #0]
 80057aa:	6961      	ldr	r1, [r4, #20]
 80057ac:	1d18      	adds	r0, r3, #4
 80057ae:	6030      	str	r0, [r6, #0]
 80057b0:	062e      	lsls	r6, r5, #24
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	d501      	bpl.n	80057ba <_printf_i+0x1be>
 80057b6:	6019      	str	r1, [r3, #0]
 80057b8:	e002      	b.n	80057c0 <_printf_i+0x1c4>
 80057ba:	0668      	lsls	r0, r5, #25
 80057bc:	d5fb      	bpl.n	80057b6 <_printf_i+0x1ba>
 80057be:	8019      	strh	r1, [r3, #0]
 80057c0:	2300      	movs	r3, #0
 80057c2:	6123      	str	r3, [r4, #16]
 80057c4:	4616      	mov	r6, r2
 80057c6:	e7bc      	b.n	8005742 <_printf_i+0x146>
 80057c8:	6833      	ldr	r3, [r6, #0]
 80057ca:	1d1a      	adds	r2, r3, #4
 80057cc:	6032      	str	r2, [r6, #0]
 80057ce:	681e      	ldr	r6, [r3, #0]
 80057d0:	6862      	ldr	r2, [r4, #4]
 80057d2:	2100      	movs	r1, #0
 80057d4:	4630      	mov	r0, r6
 80057d6:	f7fa fd03 	bl	80001e0 <memchr>
 80057da:	b108      	cbz	r0, 80057e0 <_printf_i+0x1e4>
 80057dc:	1b80      	subs	r0, r0, r6
 80057de:	6060      	str	r0, [r4, #4]
 80057e0:	6863      	ldr	r3, [r4, #4]
 80057e2:	6123      	str	r3, [r4, #16]
 80057e4:	2300      	movs	r3, #0
 80057e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ea:	e7aa      	b.n	8005742 <_printf_i+0x146>
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	4632      	mov	r2, r6
 80057f0:	4649      	mov	r1, r9
 80057f2:	4640      	mov	r0, r8
 80057f4:	47d0      	blx	sl
 80057f6:	3001      	adds	r0, #1
 80057f8:	d0ad      	beq.n	8005756 <_printf_i+0x15a>
 80057fa:	6823      	ldr	r3, [r4, #0]
 80057fc:	079b      	lsls	r3, r3, #30
 80057fe:	d413      	bmi.n	8005828 <_printf_i+0x22c>
 8005800:	68e0      	ldr	r0, [r4, #12]
 8005802:	9b03      	ldr	r3, [sp, #12]
 8005804:	4298      	cmp	r0, r3
 8005806:	bfb8      	it	lt
 8005808:	4618      	movlt	r0, r3
 800580a:	e7a6      	b.n	800575a <_printf_i+0x15e>
 800580c:	2301      	movs	r3, #1
 800580e:	4632      	mov	r2, r6
 8005810:	4649      	mov	r1, r9
 8005812:	4640      	mov	r0, r8
 8005814:	47d0      	blx	sl
 8005816:	3001      	adds	r0, #1
 8005818:	d09d      	beq.n	8005756 <_printf_i+0x15a>
 800581a:	3501      	adds	r5, #1
 800581c:	68e3      	ldr	r3, [r4, #12]
 800581e:	9903      	ldr	r1, [sp, #12]
 8005820:	1a5b      	subs	r3, r3, r1
 8005822:	42ab      	cmp	r3, r5
 8005824:	dcf2      	bgt.n	800580c <_printf_i+0x210>
 8005826:	e7eb      	b.n	8005800 <_printf_i+0x204>
 8005828:	2500      	movs	r5, #0
 800582a:	f104 0619 	add.w	r6, r4, #25
 800582e:	e7f5      	b.n	800581c <_printf_i+0x220>
 8005830:	080059a9 	.word	0x080059a9
 8005834:	080059ba 	.word	0x080059ba

08005838 <memmove>:
 8005838:	4288      	cmp	r0, r1
 800583a:	b510      	push	{r4, lr}
 800583c:	eb01 0402 	add.w	r4, r1, r2
 8005840:	d902      	bls.n	8005848 <memmove+0x10>
 8005842:	4284      	cmp	r4, r0
 8005844:	4623      	mov	r3, r4
 8005846:	d807      	bhi.n	8005858 <memmove+0x20>
 8005848:	1e43      	subs	r3, r0, #1
 800584a:	42a1      	cmp	r1, r4
 800584c:	d008      	beq.n	8005860 <memmove+0x28>
 800584e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005856:	e7f8      	b.n	800584a <memmove+0x12>
 8005858:	4402      	add	r2, r0
 800585a:	4601      	mov	r1, r0
 800585c:	428a      	cmp	r2, r1
 800585e:	d100      	bne.n	8005862 <memmove+0x2a>
 8005860:	bd10      	pop	{r4, pc}
 8005862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800586a:	e7f7      	b.n	800585c <memmove+0x24>

0800586c <_sbrk_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4d06      	ldr	r5, [pc, #24]	@ (8005888 <_sbrk_r+0x1c>)
 8005870:	2300      	movs	r3, #0
 8005872:	4604      	mov	r4, r0
 8005874:	4608      	mov	r0, r1
 8005876:	602b      	str	r3, [r5, #0]
 8005878:	f000 f84c 	bl	8005914 <_sbrk>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d102      	bne.n	8005886 <_sbrk_r+0x1a>
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	b103      	cbz	r3, 8005886 <_sbrk_r+0x1a>
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	bd38      	pop	{r3, r4, r5, pc}
 8005888:	20000328 	.word	0x20000328

0800588c <memcpy>:
 800588c:	440a      	add	r2, r1
 800588e:	4291      	cmp	r1, r2
 8005890:	f100 33ff 	add.w	r3, r0, #4294967295
 8005894:	d100      	bne.n	8005898 <memcpy+0xc>
 8005896:	4770      	bx	lr
 8005898:	b510      	push	{r4, lr}
 800589a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800589e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058a2:	4291      	cmp	r1, r2
 80058a4:	d1f9      	bne.n	800589a <memcpy+0xe>
 80058a6:	bd10      	pop	{r4, pc}

080058a8 <_realloc_r>:
 80058a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ac:	4607      	mov	r7, r0
 80058ae:	4614      	mov	r4, r2
 80058b0:	460d      	mov	r5, r1
 80058b2:	b921      	cbnz	r1, 80058be <_realloc_r+0x16>
 80058b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058b8:	4611      	mov	r1, r2
 80058ba:	f7ff bc4d 	b.w	8005158 <_malloc_r>
 80058be:	b92a      	cbnz	r2, 80058cc <_realloc_r+0x24>
 80058c0:	f7ff fbde 	bl	8005080 <_free_r>
 80058c4:	4625      	mov	r5, r4
 80058c6:	4628      	mov	r0, r5
 80058c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058cc:	f000 f81a 	bl	8005904 <_malloc_usable_size_r>
 80058d0:	4284      	cmp	r4, r0
 80058d2:	4606      	mov	r6, r0
 80058d4:	d802      	bhi.n	80058dc <_realloc_r+0x34>
 80058d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058da:	d8f4      	bhi.n	80058c6 <_realloc_r+0x1e>
 80058dc:	4621      	mov	r1, r4
 80058de:	4638      	mov	r0, r7
 80058e0:	f7ff fc3a 	bl	8005158 <_malloc_r>
 80058e4:	4680      	mov	r8, r0
 80058e6:	b908      	cbnz	r0, 80058ec <_realloc_r+0x44>
 80058e8:	4645      	mov	r5, r8
 80058ea:	e7ec      	b.n	80058c6 <_realloc_r+0x1e>
 80058ec:	42b4      	cmp	r4, r6
 80058ee:	4622      	mov	r2, r4
 80058f0:	4629      	mov	r1, r5
 80058f2:	bf28      	it	cs
 80058f4:	4632      	movcs	r2, r6
 80058f6:	f7ff ffc9 	bl	800588c <memcpy>
 80058fa:	4629      	mov	r1, r5
 80058fc:	4638      	mov	r0, r7
 80058fe:	f7ff fbbf 	bl	8005080 <_free_r>
 8005902:	e7f1      	b.n	80058e8 <_realloc_r+0x40>

08005904 <_malloc_usable_size_r>:
 8005904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005908:	1f18      	subs	r0, r3, #4
 800590a:	2b00      	cmp	r3, #0
 800590c:	bfbc      	itt	lt
 800590e:	580b      	ldrlt	r3, [r1, r0]
 8005910:	18c0      	addlt	r0, r0, r3
 8005912:	4770      	bx	lr

08005914 <_sbrk>:
 8005914:	4a04      	ldr	r2, [pc, #16]	@ (8005928 <_sbrk+0x14>)
 8005916:	6811      	ldr	r1, [r2, #0]
 8005918:	4603      	mov	r3, r0
 800591a:	b909      	cbnz	r1, 8005920 <_sbrk+0xc>
 800591c:	4903      	ldr	r1, [pc, #12]	@ (800592c <_sbrk+0x18>)
 800591e:	6011      	str	r1, [r2, #0]
 8005920:	6810      	ldr	r0, [r2, #0]
 8005922:	4403      	add	r3, r0
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	4770      	bx	lr
 8005928:	20000338 	.word	0x20000338
 800592c:	20000340 	.word	0x20000340

08005930 <_init>:
 8005930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005932:	bf00      	nop
 8005934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005936:	bc08      	pop	{r3}
 8005938:	469e      	mov	lr, r3
 800593a:	4770      	bx	lr

0800593c <_fini>:
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	bf00      	nop
 8005940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005942:	bc08      	pop	{r3}
 8005944:	469e      	mov	lr, r3
 8005946:	4770      	bx	lr
