// Seed: 1326780914
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7, id_8;
  assign module_1.id_7 = 0;
  id_9(
      .id_0(), .id_1(1), .id_2(id_1), .id_3(id_3)
  );
  uwire id_10;
  assign id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1
    , id_12,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_1,
      id_4,
      id_2,
      id_9
  );
endmodule
