#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Apr 22 22:44:28 2020
# Process ID: 22812
# Current directory: /home/pdp/PDP/sim/zynq_sim
# Command line: vivado
# Log file: /home/pdp/PDP/sim/zynq_sim/vivado.log
# Journal file: /home/pdp/PDP/sim/zynq_sim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pdp/PDP/sim/zynq_sim/zynq_sim.xpr
INFO: [Project 1-313] Project file moved from 'D:/PDP/sim/zynq_sim' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_bram_ctrl_1_1
design_1_axi_bram_ctrl_0_1
design_1_clk_wiz_0_0

INFO: [Project 1-230] Project 'zynq_sim.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6508.645 ; gain = 79.363 ; free physical = 3234 ; free virtual = 6418
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_bram_ctrl_0_1 design_1_axi_bram_ctrl_1_1 design_1_uart_0_0 design_1_clk_wiz_0_0 design_1_cpu_0_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_way_width' by 0 for port or parameter 'cache_way_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_index_width' by 9 for port or parameter 'cache_index_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_offset_width' by 2 for port or parameter 'cache_offset_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_address_width' by 21 for port or parameter 'cache_address_width'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:crossbar_wrap:1.0 - crossbar_wrap_0
Adding component instance block -- xilinx.com:module_ref:axi_full2lite_converter:1.0 - axi_full2lite_conver_0
Adding component instance block -- xilinx.com:module_ref:cpu:1.0 - cpu_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:module_ref:bram:1.0 - bram_0
Adding component instance block -- xilinx.com:module_ref:bram:1.0 - bram_1
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - uart_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /bram_0/bram_clk_a(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /bram_0/bram_rst_a(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_1/bram_clk_a(clk) and /bram_1/bram_clk_a(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_1/bram_rst_a(rst) and /bram_1/bram_rst_a(undef)
Excluding slave segment /uart_0/axi/reg0 from address space /axi_full2lite_conver_0/m_axi.
Excluding slave segment /crossbar_wrap_0/cpu_s_axi/reg0 from address space /cpu_0/axi.
Successfully read diagram <design_1> from BD file </home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_bram_ctrl_0_1 (AXI BRAM Controller 4.1) from revision 0 to revision 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /bram_0/bram_rst_a(undef) and /axi_bram_ctrl_0_upgraded_ipi/bram_rst_a(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /bram_0/bram_clk_a(undef) and /axi_bram_ctrl_0_upgraded_ipi/bram_clk_a(clk)
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_1_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_1_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_bram_ctrl_1_1 (AXI BRAM Controller 4.1) from revision 0 to revision 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /bram_1/bram_rst_a(undef) and /axi_bram_ctrl_1_upgraded_ipi/bram_rst_a(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /bram_1/bram_clk_a(undef) and /axi_bram_ctrl_1_upgraded_ipi/bram_clk_a(clk)
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 2 to revision 4
INFO: [IP_Flow 19-1972] Upgraded design_1_cpu_0_0 from cpu_v1_0 1.0 to cpu_v1_0 1.0
Excluding slave segment /crossbar_wrap_0/cpu_s_axi/reg0 from address space /cpu_0/axi.
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_0_0 from uart_v1_0 1.0 to uart_v1_0 1.0
Excluding slave segment /uart_0/axi/reg0 from address space /axi_full2lite_conver_0/m_axi.
Wrote  : </home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pdp/PDP/sim/zynq_sim/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 6742.539 ; gain = 136.711 ; free physical = 3012 ; free virtual = 6256
export_ip_user_files -of_objects [get_ips {design_1_axi_bram_ctrl_0_1 design_1_axi_bram_ctrl_1_1 design_1_uart_0_0 design_1_clk_wiz_0_0 design_1_cpu_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_full2lite_conver_0/m_axi> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </cpu_0/axi> are excluded.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-927] Following properties on pin /crossbar_wrap_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_full2lite_conver_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /cpu_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /uart_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/bram_1/bram_addr_a'(13) to net 'axi_bram_ctrl_1_bram_addr_a'(25) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/bram_1/bram_addr_a'(13) to net 'axi_bram_ctrl_1_bram_addr_a'(25) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block crossbar_wrap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full2lite_conver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
Exporting to file /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/sim_scripts -ip_user_files_dir /home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files -ipstatic_source_dir /home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/modelsim} {questa=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/questa} {ies=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/ies} {xcelium=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/xcelium} {vcs=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/vcs} {riviera=/home/pdp/PDP/sim/zynq_sim/zynq_sim.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_vivado_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vivado_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj testbench_vivado_1_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/mlite_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/bus_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bus_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/cpu_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/cache_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cache_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_axi_rd_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_axi_wr_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/mem_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/mem_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/mlite_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mlite_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/pc_next.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_next'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/reg_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_bank'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/mlite/shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar_axi_rd_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar_axi_wr_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_base.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar_base'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_wrap_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/crossbar_wrap.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar_wrap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/axi_full2lite_converter_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_full2lite_rd_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_full2lite_wr_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/axi_full2lite_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_full2lite_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart_axi_rd_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_axi_rd_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart_axi_wr_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_axi_wr_cntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/boot_pack_zynq.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/boot_pack_zynq_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/main_pack_opcodes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/rtl/platform/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_cpu_0_0/sim/design_1_cpu_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_cpu_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_crossbar_wrap_0_0/sim/design_1_crossbar_wrap_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_crossbar_wrap_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_axi_full2lite_conver_0_0/sim/design_1_axi_full2lite_conver_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_full2lite_conver_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_uart_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_bram_0_0/sim/design_1_bram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_bram_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_bram_1_0/sim/design_1_bram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_bram_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/sim/design_1_axi_bram_ctrl_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/zynq_sim/zynq_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pdp/PDP/sim/testbench_vivado_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_vivado_1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim'
xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_bram_ctrl_v4_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_vivado_1_behav xil_defaultlib.testbench_vivado_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 031034dadac84d16b9a98eedefd0beab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_bram_ctrl_v4_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_vivado_1_behav xil_defaultlib.testbench_vivado_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_2.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.axi_full2lite_converter_pack
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.boot_pack_zynq
Compiling package xil_defaultlib.boot_pack_zynq_sim
Compiling package xil_defaultlib.main_pack_opcodes
Compiling package xil_defaultlib.mlite_pack
Compiling package xil_defaultlib.cpu_pack
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.crossbar_pack
Compiling package xil_defaultlib.crossbar_wrap_pack
Compiling package xil_defaultlib.uart_pack
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_2.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_1 [design_1_axi_bram_ctrl_0_1_defau...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.wrap_brst [\wrap_brst(c_axi_addr_width=25,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.wr_chnl [\wr_chnl(c_axi_addr_width=25,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.rd_chnl [\rd_chnl(c_axi_addr_width=25,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.full_axi [\full_axi(c_s_axi_addr_width=25,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=83...]
Compiling architecture design_1_axi_bram_ctrl_1_1_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_1 [design_1_axi_bram_ctrl_1_1_defau...]
Compiling architecture behavioral of entity xil_defaultlib.axi_full2lite_wr_cntrl [axi_full2lite_wr_cntrl_default]
Compiling architecture behavioral of entity xil_defaultlib.axi_full2lite_rd_cntrl [axi_full2lite_rd_cntrl_default]
Compiling architecture behavioral of entity xil_defaultlib.axi_full2lite_converter [axi_full2lite_converter_default]
Compiling architecture design_1_axi_full2lite_conver_0_0_arch of entity xil_defaultlib.design_1_axi_full2lite_conver_0_0 [design_1_axi_full2lite_conver_0_...]
Compiling architecture behavioral of entity xil_defaultlib.bram [\bram(select_app="simb")(1,4)\]
Compiling architecture design_1_bram_0_0_arch of entity xil_defaultlib.design_1_bram_0_0 [design_1_bram_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [\bram(select_app="main")(1,4)\]
Compiling architecture design_1_bram_1_0_arch of entity xil_defaultlib.design_1_bram_1_0 [design_1_bram_1_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.cache_cntrl [\cache_cntrl(cache_way_width=0,c...]
Compiling architecture logic of entity xil_defaultlib.pc_next [pc_next_default]
Compiling architecture logic of entity xil_defaultlib.mem_ctrl [mem_ctrl_default]
Compiling architecture logic of entity xil_defaultlib.control [control_default]
Compiling architecture ram_block of entity xil_defaultlib.reg_bank [\reg_bank(memory_type="DUAL_PORT...]
Compiling architecture logic of entity xil_defaultlib.bus_mux [bus_mux_default]
Compiling architecture logic of entity xil_defaultlib.alu [\alu(1,7)\]
Compiling architecture logic of entity xil_defaultlib.shifter [\shifter(1,7)\]
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture logic of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture logic of entity xil_defaultlib.mlite_cpu [\mlite_cpu(memory_type="DUAL_POR...]
Compiling architecture behavioral of entity xil_defaultlib.cpu_axi_wr_cntrl [\cpu_axi_wr_cntrl(cache_offset_w...]
Compiling architecture behavioral of entity xil_defaultlib.cpu_axi_rd_cntrl [\cpu_axi_rd_cntrl(cache_offset_w...]
Compiling architecture behavioral of entity xil_defaultlib.cpu [\cpu(shifter_type="DEFAULT",alu_...]
Compiling architecture design_1_cpu_0_0_arch of entity xil_defaultlib.design_1_cpu_0_0 [design_1_cpu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_axi_wr_cntrl [\crossbar_axi_wr_cntrl(axi_slave...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_axi_rd_cntrl [\crossbar_axi_rd_cntrl(axi_slave...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=1,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=32,input_no...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=8,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=3,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=2,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=4,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=1,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=0,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=2,input_no=...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_base [\crossbar_base(width=32,input_no...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar [\crossbar(axi_address_width=32,a...]
Compiling architecture behavioral of entity xil_defaultlib.crossbar_wrap [\crossbar_wrap(0,95)(0,95)\]
Compiling architecture design_1_crossbar_wrap_0_0_arch of entity xil_defaultlib.design_1_crossbar_wrap_0_0 [design_1_crossbar_wrap_0_0_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture rtl of entity xil_defaultlib.uart_core [\uart_core(clock_frequency=49400...]
Compiling architecture rtl of entity xil_defaultlib.uart_fifo [\uart_fifo(fifo_width=8,fifo_dep...]
Compiling architecture behavioral of entity xil_defaultlib.uart_axi_wr_cntrl [\uart_axi_wr_cntrl(log_file="uar...]
Compiling architecture behavioral of entity xil_defaultlib.uart_axi_rd_cntrl [\uart_axi_rd_cntrl(axi_address_w...]
Compiling architecture behavioral of entity xil_defaultlib.uart [\uart(log_file="uart_output.txt"...]
Compiling architecture design_1_uart_0_0_arch of entity xil_defaultlib.design_1_uart_0_0 [design_1_uart_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_vivado_1
Built simulation snapshot testbench_vivado_1_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim/xsim.dir/testbench_vivado_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 22 22:46:52 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6889.688 ; gain = 0.000 ; free physical = 2749 ; free virtual = 6131
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pdp/PDP/sim/zynq_sim/zynq_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_vivado_1_behav -key {Behavioral:sim_1:Functional:testbench_vivado_1} -tclbatch {testbench_vivado_1.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//axi_full2lite_conver_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//axi_full2lite_conver_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//cpu_0/axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//crossbar_wrap_0/bram_m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//crossbar_wrap_0/cpu_s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//crossbar_wrap_0/ram_m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//crossbar_wrap_0/uart_m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /testbench_vivado_1/design_1_wrapper_inst/design_1_i//uart_0/axi
Time resolution is 1 ps
source testbench_vivado_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_vivado_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 6987.445 ; gain = 97.758 ; free physical = 2679 ; free virtual = 6087
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6987.445 ; gain = 0.000 ; free physical = 2686 ; free virtual = 6099
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 22 22:47:42 2020...
