[INF:CM0023] Creating log file ../../build/tests/WildConn/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<50> s<49> l<1>
n<> u<1> t<Module_keyword> p<17> s<2> l<1>
n<MOD> u<2> t<StringConst> p<17> s<16> l<1>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<1>
n<> u<4> t<IntVec_TypeLogic> p<5> l<1>
n<> u<5> t<Data_type> p<6> c<4> l<1>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1>
n<> u<7> t<Net_port_type> p<8> c<6> l<1>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1>
n<a> u<9> t<StringConst> p<10> l<2>
n<> u<10> t<Ansi_port_declaration> p<16> c<8> s<15> l<1>
n<> u<11> t<Data_type_or_implicit> p<12> l<3>
n<> u<12> t<Net_port_type> p<13> c<11> l<3>
n<> u<13> t<Net_port_header> p<15> c<12> s<14> l<3>
n<b> u<14> t<StringConst> p<15> l<3>
n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<3>
n<> u<16> t<List_of_port_declarations> p<17> c<10> l<1>
n<> u<17> t<Module_ansi_header> p<18> c<1> l<1>
n<> u<18> t<Module_declaration> p<19> c<17> l<1>
n<> u<19> t<Description> p<49> c<18> s<48> l<1>
n<> u<20> t<Module_keyword> p<36> s<21> l<7>
n<top> u<21> t<StringConst> p<36> s<35> l<7>
n<> u<22> t<PortDir_Inp> p<27> s<26> l<7>
n<> u<23> t<IntVec_TypeLogic> p<24> l<7>
n<> u<24> t<Data_type> p<25> c<23> l<7>
n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<7>
n<> u<26> t<Net_port_type> p<27> c<25> l<7>
n<> u<27> t<Net_port_header> p<29> c<22> s<28> l<7>
n<a> u<28> t<StringConst> p<29> l<8>
n<> u<29> t<Ansi_port_declaration> p<35> c<27> s<34> l<7>
n<> u<30> t<Data_type_or_implicit> p<31> l<9>
n<> u<31> t<Net_port_type> p<32> c<30> l<9>
n<> u<32> t<Net_port_header> p<34> c<31> s<33> l<9>
n<b> u<33> t<StringConst> p<34> l<9>
n<> u<34> t<Ansi_port_declaration> p<35> c<32> l<9>
n<> u<35> t<List_of_port_declarations> p<36> c<29> l<7>
n<> u<36> t<Module_ansi_header> p<47> c<20> s<46> l<7>
n<MOD> u<37> t<StringConst> p<44> s<43> l<12>
n<u1> u<38> t<StringConst> p<39> l<12>
n<> u<39> t<Name_of_instance> p<43> c<38> s<42> l<12>
n<> u<40> t<DotStar> p<41> l<14>
n<> u<41> t<Named_port_connection> p<42> c<40> l<14>
n<> u<42> t<List_of_port_connections> p<43> c<41> l<14>
n<> u<43> t<Hierarchical_instance> p<44> c<39> l<12>
n<> u<44> t<Module_instantiation> p<45> c<37> l<12>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<12>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<12>
n<> u<47> t<Module_declaration> p<48> c<36> l<7>
n<> u<48> t<Description> p<49> c<47> l<7>
n<> u<49> t<Source_text> p<50> c<19> l<1>
n<> u<50> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "MOD".

[WRN:PA0205] dut.sv:7: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@MOD".

[INF:CP0303] dut.sv:7: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:7: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/WildConn/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin), parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::builtin::array), parent:builtin
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::builtin::queue), parent:builtin
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::builtin::string), parent:builtin
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::builtin::system), parent:builtin
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@MOD (work@MOD), file:dut.sv, line:1, parent:work@top
  |vpiDefName:work@MOD
  |vpiFullName:work@MOD
  |vpiPort:
  \_port: (a), line:2, parent:work@MOD
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MOD.a), line:2, parent:work@MOD
        |vpiName:a
        |vpiFullName:work@MOD.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:3, parent:work@MOD
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@MOD.b), line:3, parent:work@MOD
        |vpiName:b
        |vpiFullName:work@MOD.b
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@MOD.a), line:2, parent:work@MOD
  |vpiNet:
  \_logic_net: (work@MOD.b), line:3, parent:work@MOD
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:7, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (a), line:8, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:8, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:9, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:9, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.a), line:8, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:9, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:7
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), line:8, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:8, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:9, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:9, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiModule:
  \_module: work@MOD (work@top.u1), file:dut.sv, line:12, parent:work@top
    |vpiDefName:work@MOD
    |vpiName:u1
    |vpiFullName:work@top.u1
    |vpiPort:
    \_port: (a), line:2, parent:work@top.u1
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), line:14
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@top.a), line:8, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.u1.a), line:2, parent:work@top.u1
          |vpiName:a
          |vpiFullName:work@top.u1.a
          |vpiNetType:36
    |vpiPort:
    \_port: (b), line:3, parent:work@top.u1
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (b), line:14
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@top.b), line:9, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.u1.b), line:3, parent:work@top.u1
          |vpiName:b
          |vpiFullName:work@top.u1.b
          |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@top.u1.a), line:2, parent:work@top.u1
    |vpiNet:
    \_logic_net: (work@top.u1.b), line:3, parent:work@top.u1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:7
  |vpiNet:
  \_logic_net: (work@top.a), line:8, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:9, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

