// Seed: 3457391694
module module_0 (
    id_1
);
  inout supply1 id_1;
  assign id_1 = -1;
  assign id_1 = 1;
  wire id_2, id_3;
  assign id_1 = &id_1 + 1'b0;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wire id_2,
    input  tri0 id_3,
    output wor  id_4,
    input  tri0 id_5
);
  logic id_7 = ~id_5;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_1 = 0;
  logic [-1 : 1 'h0 ^  1] id_8, id_9 = id_5;
endmodule
