\doxysection{NVIC\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\hypertarget{struct_n_v_i_c___reg_def__t}{}\label{struct_n_v_i_c___reg_def__t}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}


{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_ac00a34631cedcc431ca68e634410bac3}{ISER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_ac1caa7c9648d47f5a8fc13179351fca1}{RESERVED0}} \mbox{[}24\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a9277c2bfdae8353c09f1f696e7f00462}{ICER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_af958e5470fafa63acddf63f9508a6486}{RESERVED1}} \mbox{[}24\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_add8b1c3105369c0842f5f9923740b632}{ISPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a56caadf015e5252ca01e53698ed23344}{RESERVED2}} \mbox{[}24\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_add0d559fb755dc4375545ff3f5919f10}{ICPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a993d178091021c0e2c090c9b9a36d5f8}{RESERVED3}} \mbox{[}24\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_ae0350e505f697df1c5d5516f9dc434c3}{IABR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a025a2be6d339a6f45f786de590144365}{RESERVED4}} \mbox{[}56\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a57ba3a0dfe22a59876fb6b15390a5b40}{IPR}} \mbox{[}60\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_a055048d0ea7b966cc3cb224fb4b88a27}{RESERVED5}} \mbox{[}644\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___reg_def__t_ae5d28eb51c43c333293dbf312fbaede9}{STIR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00562}{562}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_n_v_i_c___reg_def__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_n_v_i_c___reg_def__t_ae0350e505f697df1c5d5516f9dc434c3}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_ae0350e505f697df1c5d5516f9dc434c3} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+IABR\mbox{[}8\mbox{]}}

Interrupt Active Bit Registers 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00576}{576}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a9277c2bfdae8353c09f1f696e7f00462}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a9277c2bfdae8353c09f1f696e7f00462} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+ICER\mbox{[}8\mbox{]}}

Interrupt Clear-\/\+Enable Registers 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00567}{567}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_add0d559fb755dc4375545ff3f5919f10}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_add0d559fb755dc4375545ff3f5919f10} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+ICPR\mbox{[}8\mbox{]}}

Interrupt Clear-\/\+Pending Registers 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00573}{573}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a57ba3a0dfe22a59876fb6b15390a5b40}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IPR}{IPR}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a57ba3a0dfe22a59876fb6b15390a5b40} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+IPR\mbox{[}60\mbox{]}}

Interrupt Priority Registers (240 bytes / 4) 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00579}{579}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_ac00a34631cedcc431ca68e634410bac3}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_ac00a34631cedcc431ca68e634410bac3} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+ISER\mbox{[}8\mbox{]}}

Interrupt Set-\/\+Enable Registers 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00564}{564}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_add8b1c3105369c0842f5f9923740b632}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_add8b1c3105369c0842f5f9923740b632} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+ISPR\mbox{[}8\mbox{]}}

Interrupt Set-\/\+Pending Registers 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00570}{570}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_ac1caa7c9648d47f5a8fc13179351fca1}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_ac1caa7c9648d47f5a8fc13179351fca1} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED0\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00565}{565}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_af958e5470fafa63acddf63f9508a6486}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_af958e5470fafa63acddf63f9508a6486} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED1\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00568}{568}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a56caadf015e5252ca01e53698ed23344}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a56caadf015e5252ca01e53698ed23344} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED2\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00571}{571}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a993d178091021c0e2c090c9b9a36d5f8}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a993d178091021c0e2c090c9b9a36d5f8} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED3\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00574}{574}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a025a2be6d339a6f45f786de590144365}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a025a2be6d339a6f45f786de590144365} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED4\mbox{[}56\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00577}{577}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_a055048d0ea7b966cc3cb224fb4b88a27}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_a055048d0ea7b966cc3cb224fb4b88a27} 
uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED5\mbox{[}644\mbox{]}}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00580}{580}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_n_v_i_c___reg_def__t_ae5d28eb51c43c333293dbf312fbaede9}\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \label{struct_n_v_i_c___reg_def__t_ae5d28eb51c43c333293dbf312fbaede9} 
volatile uint32\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t\+::\+STIR}

Software Trigger Interrupt Reg 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00582}{582}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
