<root><simulation><result_generated_time />2023-05-16 14:53:05<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 16384, 'I': 401408, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />37/54</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [128, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 8)]], [[('C', 4), ('K', 8)], [('C', 2)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OX', 2), ('OY', 8), ('C', 2)]], [], []]<O />[[[('C', 4)], [('C', 2)]], [[('K', 8)], [('OX', 2), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 2), ('C', 4)], [('C', 4), ('K', 4), ('K', 4), ('OX', 7), ('OY', 7)], []]<I />[[('OX', 2), ('OX', 2), ('C', 4), ('C', 4), ('K', 4), ('K', 4)], [('OX', 7), ('OY', 7)], []]<O />[[('OX', 2), ('OX', 2), ('C', 4), ('C', 4)], [('K', 4), ('K', 4), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [16.0, 4, 49, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [8.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 131072, 131072], 'I': [512, 3211264, 3211264], 'O': [32, 3211264, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [1.0, 0.1, 0.0], 'O': [0.06, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.2, 0.0], 'I': [1.0, 0.2, 0.0], 'O': [0.06, 0.2, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 131072], 'I': [512, 3211264, 3211264], 'O': [32, 802816, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 802816, 3211264]}<total_unit_count />{'W': [1024, 64, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [128, 128, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[802816, 802816], [802816, 16384], [16384, 0]]<I />[[6422528, 401408], [401408, 401408], [401408, 0]]<O />[[(6021120, 6422528), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(6021120, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[100352, 100352], [12544, 256], [64, 0]]<I />[[802816, 50176], [6272, 6272], [1568, 0]]<O />[[(752640, 802816), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([752640, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112326182.9<mem_energy_breakdown><W />[70.3, 1344.4, 85.2]<I />[288.1, 1243.0, 2088.3]<O />[562.4, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8393<utilization_without_data_loading />0.9423<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8393<mac_utilize_temporal_without_data_loading />0.9423</mac_array_utilization><latency><latency_cycle_with_data_loading />59780<latency_cycle_without_data_loading />53248<ideal_computing_cycle />50176<data_loading><load_cycle_total />6532<load_cycle_individual />{'W': [4, 256, 0], 'I': [128, 6272, 0]}<load_cycle_combined />{'W': 256, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />3072<mem_stall_cycle_individual />{'W': [[-50175], [-50160, -37620], [-50176, -50176]], 'I': [[-50175], [-2688, 3072], [-50176, -50176]], 'O': [[-50176], [-50176, -43904], [-43904, -48608]]}<mem_stall_cycle_shared />{'W': [[-50175], [-50160, 3072], [0, 0]], 'I': [[-50175], [-2688, 3072], [0, 0]], 'O': [[-50176], [-50176, -43904], [-43904, -48608]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 131072, 131072], 'I': [512, 3211264, 3211264], 'O': [32, 3211264, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [2048, 131072, 131072], 'I': [65536, 3211264, 3211264], 'O': [4096, 3211264, 3211264]}<loop_cycles_each_level />{'W': [16, 50176, 50176], 'I': [1024, 50176, 50176], 'O': [64, 50176, 50176]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [16, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.5], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.5], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [128.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 8.0], [1024.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [1024.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [1024.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.5], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [1216.0, 130.6], [66.6, 64.0]], 'I': [[8.0, 8.0], [1216.0, 130.6], [66.6, 64.0]], 'O': [[8.0, 0.5], [1216.0, 130.6], [66.6, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [16, 16, 3136], [50176, 50176, 1]], 'I': [[1, 1, 50176], [64, 1024, 49], [50176, 50176, 1]], 'O': [[1, 1, 50176], [64, 64, 784], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 16, 3136], [4, 16, 3136]], [[256, 50176, 1], [64, 50176, 1]]], 'I': [[0, 1, 50176], [[8, 1024, 49], [128, 1024, 49]], [[6272, 50176, 1], [1568, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 64, 784], [8, 64, 784]], [[6272, 50176, 1], [1568, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-16, -12], [-49920, -50112]], 'I': [[-1], [-56, 64], [-43904, -48608]], 'O': [[-1], [-64, -56], [-43904, -48608]]}<single_stall_count />{'W': [50175, 3135, 0], 'I': [50175, 48, 0], 'O': [50176, 784, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [12540, 0], 'I': [3072, 0], 'O': [6272, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50176, -50176], [-43904, -50176]], 1: [[-34564, -50176], [-43904, -43904]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>