// Seed: 3062019530
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire [1  *  -1 : 1  &&  1 'd0] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  inout wire id_1;
  logic id_7;
  ;
  assign id_7[-1] = id_5[-1] - ~id_1 && 1;
endmodule
