// Seed: 964915216
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  always @(posedge id_3 or posedge id_3) begin
    {1, id_2} <= id_2 * 1;
    id_0[1]   <= 1;
  end
endmodule
