<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dmi—dmi_mux.v
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    12-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff1c00;">
        5.6%
    </td>
    <td class="headerCovSummaryEntry">
        1
    </td>
    <td class="headerCovSummaryEntry">
        18
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    ahb_hello_world_dccm
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // DMI core aperture ranges from 0x00 to 0x4F. Addresses starting from 0x50</span>
<span id="L2"><span class="lineNum">       2</span>              : // and above are considered uncore.</span>
<span id="L3"><span class="lineNum">       3</span>              : </span>
<span id="L4"><span class="lineNum">       4</span>              : module dmi_mux (</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              :     // Core access enable</span>
<span id="L7"><span class="lineNum">       7</span> <span class="tlaGNC tlaBgGNC">           3 :     input wire core_enable,</span></span>
<span id="L8"><span class="lineNum">       8</span>              :     // Uncore access enable</span>
<span id="L9"><span class="lineNum">       9</span> <span class="tlaUNC tlaBgUNC">           0 :     input wire uncore_enable,</span></span>
<span id="L10"><span class="lineNum">      10</span>              : </span>
<span id="L11"><span class="lineNum">      11</span>              :     // DMI upstream</span>
<span id="L12"><span class="lineNum">      12</span> <span class="tlaUNC">           0 :     input  wire        dmi_en,</span></span>
<span id="L13"><span class="lineNum">      13</span> <span class="tlaUNC">           0 :     input  wire        dmi_wr_en,</span></span>
<span id="L14"><span class="lineNum">      14</span> <span class="tlaUNC">           0 :     input  wire [ 6:0] dmi_addr,</span></span>
<span id="L15"><span class="lineNum">      15</span> <span class="tlaUNC">           0 :     input  wire [31:0] dmi_wdata,</span></span>
<span id="L16"><span class="lineNum">      16</span> <span class="tlaUNC">           0 :     output wire [31:0] dmi_rdata,</span></span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              :     // DMI downstream for core</span>
<span id="L19"><span class="lineNum">      19</span> <span class="tlaUNC">           0 :     output wire        dmi_core_en,</span></span>
<span id="L20"><span class="lineNum">      20</span> <span class="tlaUNC">           0 :     output wire        dmi_core_wr_en,</span></span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaUNC">           0 :     output wire [ 6:0] dmi_core_addr,</span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaUNC">           0 :     output wire [31:0] dmi_core_wdata,</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaUNC">           0 :     input  wire [31:0] dmi_core_rdata,</span></span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span>              :     // DMI downstream for uncore</span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaUNC">           0 :     output wire        dmi_uncore_en,</span></span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaUNC">           0 :     output wire        dmi_uncore_wr_en,</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaUNC">           0 :     output wire [ 6:0] dmi_uncore_addr,</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaUNC">           0 :     output wire [31:0] dmi_uncore_wdata,</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaUNC">           0 :     input  wire [31:0] dmi_uncore_rdata</span></span>
<span id="L31"><span class="lineNum">      31</span>              : );</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC">           0 :   logic is_uncore_aperture;</span></span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span>              :   // Uncore address decoder</span>
<span id="L35"><span class="lineNum">      35</span>              :   assign is_uncore_aperture = (dmi_addr[6] &amp; (dmi_addr[5] | dmi_addr[4]));</span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span>              :   // Core signals</span>
<span id="L38"><span class="lineNum">      38</span>              :   assign dmi_core_en        = dmi_en &amp; ~is_uncore_aperture &amp; core_enable;</span>
<span id="L39"><span class="lineNum">      39</span>              :   assign dmi_core_wr_en     = dmi_wr_en &amp; ~is_uncore_aperture &amp; core_enable;</span>
<span id="L40"><span class="lineNum">      40</span>              :   assign dmi_core_addr      = dmi_addr;</span>
<span id="L41"><span class="lineNum">      41</span>              :   assign dmi_core_wdata     = dmi_wdata;</span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :   // Uncore signals</span>
<span id="L44"><span class="lineNum">      44</span>              :   assign dmi_uncore_en      = dmi_en &amp; is_uncore_aperture &amp; uncore_enable;</span>
<span id="L45"><span class="lineNum">      45</span>              :   assign dmi_uncore_wr_en   = dmi_wr_en &amp; is_uncore_aperture &amp; uncore_enable;</span>
<span id="L46"><span class="lineNum">      46</span>              :   assign dmi_uncore_addr    = dmi_addr;</span>
<span id="L47"><span class="lineNum">      47</span>              :   assign dmi_uncore_wdata   = dmi_wdata;</span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span>              :   // Read mux</span>
<span id="L50"><span class="lineNum">      50</span>              :   assign dmi_rdata          = is_uncore_aperture ? dmi_uncore_rdata : dmi_core_rdata;</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
