<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>
defines: 
time_elapsed: 1.036s
ram usage: 39164 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprw3163e5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>: Top level module &#34;work@top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>: Cannot find a module definition for &#34;work@top::demo&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprw3163e5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprw3163e5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprw3163e5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiPort:
   \_port: (clock), line:1
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1
         |vpiName:clock
         |vpiFullName:work@top.clock
         |vpiNetType:36
   |vpiPort:
   \_port: (ctrl), line:1
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:1
         |vpiName:ctrl
         |vpiFullName:work@top.ctrl
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_ref_obj: (uut.read), line:9
       |vpiName:uut.read
       |vpiFullName:work@top.uut.read
     |vpiLhs:
     \_ref_obj: (read), line:9
       |vpiName:read
       |vpiFullName:work@top.read
   |vpiContAssign:
   \_cont_assign: , line:10
     |vpiRhs:
     \_ref_obj: (uut.write), line:10
       |vpiName:uut.write
       |vpiFullName:work@top.uut.write
     |vpiLhs:
     \_ref_obj: (write), line:10
       |vpiName:write
       |vpiFullName:work@top.write
   |vpiContAssign:
   \_cont_assign: , line:11
     |vpiRhs:
     \_ref_obj: (uut.ready), line:11
       |vpiName:uut.ready
       |vpiFullName:work@top.uut.ready
     |vpiLhs:
     \_ref_obj: (ready), line:11
       |vpiName:ready
       |vpiFullName:work@top.ready
   |vpiNet:
   \_logic_net: (clock), line:1
   |vpiNet:
   \_logic_net: (ctrl), line:1
   |vpiNet:
   \_logic_net: (read), line:2
     |vpiName:read
     |vpiFullName:work@top.read
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (write), line:2
     |vpiName:write
     |vpiFullName:work@top.write
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ready), line:2
     |vpiName:ready
     |vpiFullName:work@top.ready
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (clock), line:1, parent:work@top
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1, parent:work@top
         |vpiName:clock
         |vpiFullName:work@top.clock
         |vpiNetType:36
   |vpiPort:
   \_port: (ctrl), line:1, parent:work@top
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:1, parent:work@top
         |vpiName:ctrl
         |vpiFullName:work@top.ctrl
   |vpiModule:
   \_module: work@top::demo (uut), file:<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>, line:4, parent:work@top
     |vpiDefName:work@top::demo
     |vpiName:uut
     |vpiFullName:work@top.uut
     |vpiPort:
     \_port: (clock), parent:uut
       |vpiName:clock
       |vpiHighConn:
       \_ref_obj: (clock), line:5
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:1, parent:work@top
     |vpiPort:
     \_port: (ctrl), parent:uut
       |vpiName:ctrl
       |vpiHighConn:
       \_ref_obj: (ctrl), line:6
         |vpiName:ctrl
         |vpiActual:
         \_logic_net: (ctrl), line:1, parent:work@top
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv</a>, line:1
   |vpiNet:
   \_logic_net: (clock), line:1, parent:work@top
   |vpiNet:
   \_logic_net: (ctrl), line:1, parent:work@top
   |vpiNet:
   \_logic_net: (read), line:2, parent:work@top
     |vpiName:read
     |vpiFullName:work@top.read
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (write), line:2, parent:work@top
     |vpiName:write
     |vpiFullName:work@top.write
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ready), line:2, parent:work@top
     |vpiName:ready
     |vpiFullName:work@top.ready
     |vpiNetType:36
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \clock of type 44
Object: \ctrl of type 44
Object: \uut of type 32
Object: \clock of type 44
Object: \ctrl of type 44
Object: \clock of type 36
Object: \ctrl of type 36
Object: \read of type 36
Object: \write of type 36
Object: \ready of type 36
Object: \work_top of type 32
Object: \clock of type 44
Object: \ctrl of type 44
Object:  of type 8
Object: \read of type 608
Object: \uut.read of type 608
Object:  of type 8
Object: \write of type 608
Object: \uut.write of type 608
Object:  of type 8
Object: \ready of type 608
Object: \uut.ready of type 608
Object: \clock of type 36
Object: \ctrl of type 36
Object: \read of type 36
Object: \write of type 36
Object: \ready of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top::demo&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341320] str=&#39;\work_top::demo&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341460] str=&#39;\clock&#39; port=3
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23415d0] str=&#39;\ctrl&#39; port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341320] str=&#39;\work_top::demo&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341460] str=&#39;\clock&#39; basic_prep port=3 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23415d0] str=&#39;\ctrl&#39; basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2340bb0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>.0-1.0&gt; [0x2340df0] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>.0-1.0&gt; [0x2341080] str=&#39;\ctrl&#39; input port=2
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341200] str=&#39;\uut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341750] str=&#39;\work_top::demo&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x23418b0] str=&#39;\clock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x23419d0] str=&#39;\clock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341b80] str=&#39;\ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341ca0] str=&#39;\ctrl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x2341ec0] str=&#39;\read&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x2342030] str=&#39;\write&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x23421a0] str=&#39;\ready&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342480]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342680] str=&#39;\read&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342810] str=&#39;\uut.read&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x23429a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x2342ac0] str=&#39;\write&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x2342c80] str=&#39;\uut.write&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x2342e10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x2342f30] str=&#39;\ready&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x23430f0] str=&#39;\uut.ready&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2340bb0] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>.0-1.0&gt; [0x2340df0] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-1" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:1</a>.0-1.0&gt; [0x2341080] str=&#39;\ctrl&#39; input basic_prep port=2 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341200] str=&#39;\uut&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2341750] str=&#39;\work_top::demo&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x23418b0] str=&#39;\clock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x23419d0 -&gt; 0x2340df0] str=&#39;\clock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341b80] str=&#39;\ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:4</a>.0-4.0&gt; [0x2341ca0 -&gt; 0x2341080] str=&#39;\ctrl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x2341ec0] str=&#39;\read&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x2342030] str=&#39;\write&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-2" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:2</a>.0-2.0&gt; [0x23421a0] str=&#39;\ready&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342480] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342680 -&gt; 0x2341ec0] str=&#39;\read&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>.0-9.0&gt; [0x2342810 -&gt; 0x2358f90] str=&#39;\uut.read&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x23429a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x2342ac0 -&gt; 0x2342030] str=&#39;\write&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>.0-10.0&gt; [0x2342c80 -&gt; 0x23596f0] str=&#39;\uut.write&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x2342e10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x2342f30 -&gt; 0x23421a0] str=&#39;\ready&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>.0-11.0&gt; [0x23430f0 -&gt; 0x2359810] str=&#39;\uut.ready&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:0</a>.0-0.0&gt; [0x2358f90] str=&#39;\uut.read&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:0</a>.0-0.0&gt; [0x23596f0] str=&#39;\uut.write&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-0" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:0</a>.0-0.0&gt; [0x2359810] str=&#39;\uut.ready&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-9" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:9</a>: Warning: Identifier `\uut.read&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:10</a>: Warning: Identifier `\uut.write&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/basic05.sv.html#l-11" target="file-frame">third_party/tools/yosys/tests/sva/basic05.sv:11</a>: Warning: Identifier `\uut.ready&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_top::demo&#39; referenced in module `work_top&#39; in cell `uut&#39; does not have a port named &#39;ctrl&#39;.

</pre>
</body>