// Seed: 3863269089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_13 = (1);
  wire id_18 = id_4;
  supply0 id_19;
  wire id_20;
  assign id_7 = 1;
  always @(1 == 1'b0 or 1 - id_19) begin
    id_13 <= 1;
  end
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    output tri id_16
    , id_24,
    input supply1 id_17,
    input supply1 id_18,
    input wor id_19,
    input wire id_20,
    output uwire id_21,
    output supply0 id_22
);
  wire id_25;
  wire id_26, id_27;
  module_0(
      id_26,
      id_27,
      id_26,
      id_25,
      id_27,
      id_27,
      id_25,
      id_25,
      id_25,
      id_27,
      id_27,
      id_27,
      id_24,
      id_25,
      id_26,
      id_25,
      id_26
  );
  always id_24 = #1 id_0;
endmodule
