// Seed: 3688740350
module module_0 (
    input logic id_0
    , id_11 = id_2,
    input logic id_1,
    input logic id_2#(
        .id_12(id_0),
        .id_13(1)
    ),
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10
);
  assign id_9 = id_7;
  defparam id_14 = 1;
  logic id_15 = 1'b0;
  always id_13 = 1;
  initial assign id_15 = id_12;
endmodule
