$date
	Wed Nov 21 02:29:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_johnson_tb $end
$var wire 3 ! Out [2:0] $end
$var reg 1 " Clock $end
$var reg 1 # Reset $end
$var reg 1 $ Up_down $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 3 & out [2:0] $end
$var wire 1 # reset $end
$var wire 1 $ up_down $end
$var reg 3 ' out_tmp [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b0 %
0$
0#
0"
bx !
$end
#10000
1#
#15000
b0 !
b0 &
b0 '
1"
#20000
0"
0#
#40000
b1 !
b1 &
b1 '
1"
#50000
0"
#60000
b11 !
b11 &
b11 '
1"
b1 %
#70000
0"
#80000
b111 !
b111 &
b111 '
1"
b10 %
#90000
0"
#100000
b110 !
b110 &
b110 '
1"
b11 %
#110000
0"
#120000
b0 !
b0 &
b0 '
1"
b100 %
#130000
0"
#140000
b1 !
b1 &
b1 '
1"
b101 %
#150000
0"
#160000
b11 !
b11 &
b11 '
1"
b110 %
#170000
0"
#180000
b111 !
b111 &
b111 '
1"
b111 %
#190000
0"
#200000
b110 !
b110 &
b110 '
1"
b1000 %
#210000
0"
#220000
b0 !
b0 &
b0 '
1"
b1001 %
#230000
0"
#240000
1$
b1010 %
#250000
b110 !
b110 &
b110 '
1"
#260000
0"
#270000
b111 !
b111 &
b111 '
1"
b1011 %
#280000
0"
#290000
b11 !
b11 &
b11 '
1"
b1100 %
#300000
0"
#310000
b1 !
b1 &
b1 '
1"
b1101 %
#320000
0"
#330000
b0 !
b0 &
b0 '
1"
b1110 %
#340000
0"
#350000
b110 !
b110 &
b110 '
1"
b1111 %
#360000
0"
#370000
b111 !
b111 &
b111 '
1"
b10000 %
#380000
0"
#390000
b11 !
b11 &
b11 '
1"
b10001 %
#400000
0"
#410000
b1 !
b1 &
b1 '
1"
b10010 %
#420000
0"
#430000
b0 !
b0 &
b0 '
1"
b10011 %
#440000
0"
#450000
b10100 %
