

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue May 16 13:43:06 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   00FFFA                     __pcinit:
    52                           	callstack 0
    53   00FFFA                     start_initialization:
    54                           	callstack 0
    55   00FFFA                     __initialization:
    56                           	callstack 0
    57   00FFFA                     end_of_initialization:
    58                           	callstack 0
    59   00FFFA                     __end_of__initialization:
    60                           	callstack 0
    61   00FFFA  0100               	movlb	0
    62   00FFFC  EFFB  F07F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 2 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 13 in file "Application.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  2    4[None  ] int 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    88 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   00FFF6                     __ptext0:
   102                           	callstack 0
   103   00FFF6                     _main:
   104                           	callstack 31
   105   00FFF6  EF00  F000         	goto	start
   106   00FFFA                     __end_of_main:
   107                           	callstack 0
   108   000000                     
   109                           	psect	rparam
   110   000000                     
   111                           	psect	idloc
   112                           
   113                           ;Config register IDLOC0 @ 0x200000
   114                           ;	unspecified, using default values
   115   200000                     	org	2097152
   116   200000  FF                 	db	255
   117                           
   118                           ;Config register IDLOC1 @ 0x200001
   119                           ;	unspecified, using default values
   120   200001                     	org	2097153
   121   200001  FF                 	db	255
   122                           
   123                           ;Config register IDLOC2 @ 0x200002
   124                           ;	unspecified, using default values
   125   200002                     	org	2097154
   126   200002  FF                 	db	255
   127                           
   128                           ;Config register IDLOC3 @ 0x200003
   129                           ;	unspecified, using default values
   130   200003                     	org	2097155
   131   200003  FF                 	db	255
   132                           
   133                           ;Config register IDLOC4 @ 0x200004
   134                           ;	unspecified, using default values
   135   200004                     	org	2097156
   136   200004  FF                 	db	255
   137                           
   138                           ;Config register IDLOC5 @ 0x200005
   139                           ;	unspecified, using default values
   140   200005                     	org	2097157
   141   200005  FF                 	db	255
   142                           
   143                           ;Config register IDLOC6 @ 0x200006
   144                           ;	unspecified, using default values
   145   200006                     	org	2097158
   146   200006  FF                 	db	255
   147                           
   148                           ;Config register IDLOC7 @ 0x200007
   149                           ;	unspecified, using default values
   150   200007                     	org	2097159
   151   200007  FF                 	db	255
   152                           
   153                           	psect	config
   154                           
   155                           ; Padding undefined space
   156   300000                     	org	3145728
   157   300000  FF                 	db	255
   158                           
   159                           ;Config register CONFIG1H @ 0x300001
   160                           ;	Oscillator Selection bits
   161                           ;	OSC = HS, HS oscillator
   162                           ;	Fail-Safe Clock Monitor Enable bit
   163                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   164                           ;	Internal/External Oscillator Switchover bit
   165                           ;	IESO = OFF, Oscillator Switchover mode disabled
   166   300001                     	org	3145729
   167   300001  02                 	db	2
   168                           
   169                           ;Config register CONFIG2L @ 0x300002
   170                           ;	Power-up Timer Enable bit
   171                           ;	PWRT = OFF, PWRT disabled
   172                           ;	Brown-out Reset Enable bits
   173                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   174                           ;	Brown Out Reset Voltage bits
   175                           ;	BORV = 1, 
   176   300002                     	org	3145730
   177   300002  09                 	db	9
   178                           
   179                           ;Config register CONFIG2H @ 0x300003
   180                           ;	Watchdog Timer Enable bit
   181                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   182                           ;	Watchdog Timer Postscale Select bits
   183                           ;	WDTPS = 32768, 1:32768
   184   300003                     	org	3145731
   185   300003  1E                 	db	30
   186                           
   187                           ; Padding undefined space
   188   300004                     	org	3145732
   189   300004  FF                 	db	255
   190                           
   191                           ;Config register CONFIG3H @ 0x300005
   192                           ;	CCP2 MUX bit
   193                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   194                           ;	PORTB A/D Enable bit
   195                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   196                           ;	Low-Power Timer1 Oscillator Enable bit
   197                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   198                           ;	MCLR Pin Enable bit
   199                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   200   300005                     	org	3145733
   201   300005  81                 	db	129
   202                           
   203                           ;Config register CONFIG4L @ 0x300006
   204                           ;	Stack Full/Underflow Reset Enable bit
   205                           ;	STVREN = ON, Stack full/underflow will cause Reset
   206                           ;	Single-Supply ICSP Enable bit
   207                           ;	LVP = OFF, Single-Supply ICSP disabled
   208                           ;	Extended Instruction Set Enable bit
   209                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   210                           ;	Background Debugger Enable bit
   211                           ;	DEBUG = 0x1, unprogrammed default
   212   300006                     	org	3145734
   213   300006  81                 	db	129
   214                           
   215                           ; Padding undefined space
   216   300007                     	org	3145735
   217   300007  FF                 	db	255
   218                           
   219                           ;Config register CONFIG5L @ 0x300008
   220                           ;	Code Protection bit
   221                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   222                           ;	Code Protection bit
   223                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   224                           ;	Code Protection bit
   225                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   226                           ;	Code Protection bit
   227                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   228   300008                     	org	3145736
   229   300008  0F                 	db	15
   230                           
   231                           ;Config register CONFIG5H @ 0x300009
   232                           ;	Boot Block Code Protection bit
   233                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   234                           ;	Data EEPROM Code Protection bit
   235                           ;	CPD = OFF, Data EEPROM not code-protected
   236   300009                     	org	3145737
   237   300009  C0                 	db	192
   238                           
   239                           ;Config register CONFIG6L @ 0x30000A
   240                           ;	Write Protection bit
   241                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   242                           ;	Write Protection bit
   243                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   244                           ;	Write Protection bit
   245                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   246                           ;	Write Protection bit
   247                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   248   30000A                     	org	3145738
   249   30000A  0F                 	db	15
   250                           
   251                           ;Config register CONFIG6H @ 0x30000B
   252                           ;	Configuration Register Write Protection bit
   253                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   254                           ;	Boot Block Write Protection bit
   255                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   256                           ;	Data EEPROM Write Protection bit
   257                           ;	WRTD = OFF, Data EEPROM not write-protected
   258   30000B                     	org	3145739
   259   30000B  E0                 	db	224
   260                           
   261                           ;Config register CONFIG7L @ 0x30000C
   262                           ;	Table Read Protection bit
   263                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   264                           ;	Table Read Protection bit
   265                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   266                           ;	Table Read Protection bit
   267                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   268                           ;	Table Read Protection bit
   269                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   270   30000C                     	org	3145740
   271   30000C  0F                 	db	15
   272                           
   273                           ;Config register CONFIG7H @ 0x30000D
   274                           ;	Boot Block Table Read Protection bit
   275                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   276   30000D                     	org	3145741
   277   30000D  40                 	db	64
   278                           tosu	equ	0xFFF
   279                           tosh	equ	0xFFE
   280                           tosl	equ	0xFFD
   281                           stkptr	equ	0xFFC
   282                           pclatu	equ	0xFFB
   283                           pclath	equ	0xFFA
   284                           pcl	equ	0xFF9
   285                           tblptru	equ	0xFF8
   286                           tblptrh	equ	0xFF7
   287                           tblptrl	equ	0xFF6
   288                           tablat	equ	0xFF5
   289                           prodh	equ	0xFF4
   290                           prodl	equ	0xFF3
   291                           indf0	equ	0xFEF
   292                           postinc0	equ	0xFEE
   293                           postdec0	equ	0xFED
   294                           preinc0	equ	0xFEC
   295                           plusw0	equ	0xFEB
   296                           fsr0h	equ	0xFEA
   297                           fsr0l	equ	0xFE9
   298                           wreg	equ	0xFE8
   299                           indf1	equ	0xFE7
   300                           postinc1	equ	0xFE6
   301                           postdec1	equ	0xFE5
   302                           preinc1	equ	0xFE4
   303                           plusw1	equ	0xFE3
   304                           fsr1h	equ	0xFE2
   305                           fsr1l	equ	0xFE1
   306                           bsr	equ	0xFE0
   307                           indf2	equ	0xFDF
   308                           postinc2	equ	0xFDE
   309                           postdec2	equ	0xFDD
   310                           preinc2	equ	0xFDC
   311                           plusw2	equ	0xFDB
   312                           fsr2h	equ	0xFDA
   313                           fsr2l	equ	0xFD9
   314                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue May 16 13:43:06 2023

                      l5 FFF6                      l681 FFF6                     _main FFF6  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization FFFA             __end_of_main FFFA                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0080  
__end_of__initialization FFFA            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFFA  
                __ramtop 1000                  __ptext0 FFF6     end_of_initialization FFFA  
    start_initialization FFFA                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
