// Seed: 1946946573
module module_0 (
    input supply1 id_0,
    output supply0 id_1
    , id_9,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    input wor id_7
);
  assign id_2 = id_9;
  wire id_10;
  assign module_1.id_0 = 0;
  logic id_11;
  assign id_6 = -1;
  tri0 id_12;
  ;
  assign id_12 = id_7;
  wire id_13 = id_7 + id_10 & -1;
  initial begin : LABEL_0
    id_9 = id_10;
  end
  tri1 id_14 = id_4 | id_4;
  assign id_12 = 1 && 1'b0;
  logic id_15 = 1;
endmodule
macromodule module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  wire id_5;
endmodule
