// Seed: 1698534924
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  id_4 :
  assert property (@(posedge ~id_3) id_4)
  else $display(id_3, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_2) if (0 == 1) assert (1);
  logic [7:0] id_4, id_5 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4[1] = 1;
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wor id_5
    , id_7
);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
