Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Sun Feb  7 13:06:54 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file tran_dut_control_sets_placed.rpt
| Design       : tran_dut
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             198 |           85 |
| Yes          | No                    | No                     |             242 |          119 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1505 |          513 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                             Enable Signal                            |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|  clk         | u_stream_adapt/Delay13_toDel_1                                       |                                                                      |                4 |             13 |         3.25 |
|  clk         |                                                                      |                                                                      |                9 |             14 |         1.56 |
|  clk         | u_tran_dut_tc/enb_1_8_0                                              | u_ldpc_encoder/frame_counter_out1[0]_i_1__0_n_0                      |                4 |             14 |         3.50 |
|  clk         | u_interleaver_dut/row_counter_out1                                   | reset_x                                                              |                5 |             15 |         3.00 |
|  clk         | u_stream_adapt/frame_counter_out1[0]_i_2_n_0                         | u_stream_adapt/frame_counter_out1[0]_i_1_n_0                         |                4 |             16 |         4.00 |
|  clk         | u_tran_dut_tc/HDL_Counter_out1                                       | u_tran_dut_tc/reset_x_0                                              |                4 |             16 |         4.00 |
|  clk         | u_bch_encoder/u_p2s/counter[0]_i_2_n_0                               | u_bch_encoder/u_p2s/counter[0]_i_1_n_0                               |                4 |             16 |         4.00 |
|  clk         | u_ldpc_encoder/u_address_calculator/slot_counter_out1_rep[7]_i_2_n_0 | u_ldpc_encoder/u_address_calculator/slot_counter_out1_rep[7]_i_1_n_0 |               20 |             41 |         2.05 |
|  clk         | clk_enable                                                           |                                                                      |               14 |             42 |         3.00 |
|  clk         | u_tran_dut_tc/E[0]                                                   |                                                                      |              101 |            192 |         1.90 |
|  clk         |                                                                      | reset_x                                                              |               85 |            198 |         2.33 |
|  clk         | u_tran_dut_tc/enb_1_8_0                                              | reset_x                                                              |              147 |            439 |         2.99 |
|  clk         | u_tran_dut_tc/enb_1_8_1                                              | reset_x                                                              |              169 |            448 |         2.65 |
|  clk         | clk_enable                                                           | reset_x                                                              |              156 |            500 |         3.21 |
+--------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+


