Hash,Commit Message,Author Name,Author Email,Committor Name,Committor Email,Author Date,Author Timezone,Committor Date,Committor Timezone,in_main_branch,merge,modified_files,parents,deletions,insertions,lines,files,dmm_unit_size,dmm_unit_complexity,dmm_unit_interfacing
564d1f02583ac4b0afcb967bde0be01b896210eb,initial commit,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-17 17:24:57+08:00,-28800,2016-03-17 17:24:57+08:00,-28800,True,False,['artiq_hardware.tex'],[],0,76,76,1,,,
623620a5e05beabaee3a6b37a63951ed2542098f,fewer DACs and more ADCs,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-18 20:03:08+08:00,-28800,2016-03-18 20:03:08+08:00,-28800,True,False,['artiq_hardware.tex'],['564d1f02583ac4b0afcb967bde0be01b896210eb'],1,1,2,1,,,
48a67598e83c3dd2346fd4642980bf9bec8ff496,gitignore,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-03-18 13:07:03+01:00,-3600,2016-03-18 14:26:14+01:00,-3600,True,False,['.gitignore'],['623620a5e05beabaee3a6b37a63951ed2542098f'],0,3,3,1,,,
e505d7c0ca3769a1a203489b0ab873f5e2f23015,"ttl connectors, mch, upgrade",Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-03-18 14:21:22+01:00,-3600,2016-03-18 14:26:14+01:00,-3600,True,False,['artiq_hardware.tex'],['48a67598e83c3dd2346fd4642980bf9bec8ff496'],3,5,8,1,,,
3a6fcdeecd8f8d2715b5e01937f7517fa0e99c58,remote upgrades,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-18 21:44:33+08:00,-28800,2016-03-18 21:44:33+08:00,-28800,True,False,['artiq_hardware.tex'],['e505d7c0ca3769a1a203489b0ab873f5e2f23015'],1,1,2,1,,,
43a1df8a09d9e45d3e3d16d1705f402015b00ba6,add overview diagram,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-18 22:48:32+08:00,-28800,2016-03-18 22:48:32+08:00,-28800,True,False,"['artiq_hardware.tex', 'overview.dia', 'overview.pdf']",['3a6fcdeecd8f8d2715b5e01937f7517fa0e99c58'],0,2,2,3,,,
b062dee97cf4a542665fb181656bfe64072c4c6e,add authors/background,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-19 17:53:18+08:00,-28800,2016-03-19 17:53:18+08:00,-28800,True,False,"['artiq_hardware.tex', 'm_labs_logo.pdf']",['43a1df8a09d9e45d3e3d16d1705f402015b00ba6'],4,25,29,2,,,
ccf1d9d5504631d118b3863fd9d95eb2ea6c10b5,"mention FPGA netboot option, 1:1 ADC/DAC ratio seems a requirement",Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-19 19:03:59+08:00,-28800,2016-03-19 19:03:59+08:00,-28800,True,False,['artiq_hardware.tex'],['b062dee97cf4a542665fb181656bfe64072c4c6e'],2,2,4,1,,,
97e03c621f5187eb5ca73863f48a09c95f6f10ff,fewer ADCs option,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-22 00:15:25+08:00,-28800,2016-03-22 00:15:25+08:00,-28800,True,False,['artiq_hardware.tex'],['ccf1d9d5504631d118b3863fd9d95eb2ea6c10b5'],0,2,2,1,,,
de1cc5c03673a63188d253f91f77f9847632548f,ground FMC pins,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-22 00:15:38+08:00,-28800,2016-03-22 00:15:38+08:00,-28800,True,False,['artiq_hardware.tex'],['97e03c621f5187eb5ca73863f48a09c95f6f10ff'],1,1,2,1,,,
8aee683e3d7570040107b0e6756a3b287810b37b,add AD5370 SPI DAC to standalone box,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-22 00:26:43+08:00,-28800,2016-03-22 00:26:43+08:00,-28800,True,False,['artiq_hardware.tex'],['de1cc5c03673a63188d253f91f77f9847632548f'],1,3,4,1,,,
6abbc6d5332ae852c7a0597b0eacc549ec6e8824,SMP + other connector option instead of FMC for RF daughter cards,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-29 17:59:34+08:00,-28800,2016-03-29 17:59:34+08:00,-28800,True,False,['artiq_hardware.tex'],['8aee683e3d7570040107b0e6756a3b287810b37b'],0,2,2,1,,,
e5a0a797e9673ca21f69c25b7a441dfeff13083f,RF daughter cards (Daniel),Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-03-29 18:07:45+08:00,-28800,2016-03-29 18:07:45+08:00,-28800,True,False,['artiq_hardware.tex'],['6abbc6d5332ae852c7a0597b0eacc549ec6e8824'],4,10,14,1,,,
397b27961177c6b80dfeb26e1f6adc795a4c9da0,"device renaming, FPGA choice, castellated prototyping modules",Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-04-08 14:41:26+08:00,-28800,2016-04-08 14:41:26+08:00,-28800,True,False,"['artiq_hardware.tex', 'overview.dia', 'overview.pdf']",['e5a0a797e9673ca21f69c25b7a441dfeff13083f'],32,45,77,3,,,
34d356528f85c54d4d2aabd5203b3c5719188a44,clock and castellated module details,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-04-08 16:58:39+08:00,-28800,2016-04-08 16:58:39+08:00,-28800,True,False,['artiq_hardware.tex'],['397b27961177c6b80dfeb26e1f6adc795a4c9da0'],1,3,4,1,,,
bcbad0773b99e3228d8d9517cfdf286eb149ce0b,upgrade mechanism,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-21 10:51:04+08:00,-28800,2016-08-21 10:51:04+08:00,-28800,True,False,['artiq_hardware.tex'],['34d356528f85c54d4d2aabd5203b3c5719188a44'],1,1,2,1,,,
91b5fe4a22e987795cb964ee5dad09e33d44c3e0,VHDCI on Metlino,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-21 10:51:27+08:00,-28800,2016-08-21 10:51:27+08:00,-28800,True,False,['artiq_hardware.tex'],['bcbad0773b99e3228d8d9517cfdf286eb149ce0b'],0,2,2,1,,,
42add6f77e52f06d146845c985d7c7a24037d8db,ultrascale,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-21 10:52:10+08:00,-28800,2016-08-21 10:52:10+08:00,-28800,True,False,['artiq_hardware.tex'],['91b5fe4a22e987795cb964ee5dad09e33d44c3e0'],2,2,4,1,,,
e09451fe2b2cd1db8f9dc074d1b3b0f19436eed6,8 DAC channels note,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-21 10:53:37+08:00,-28800,2016-08-21 10:53:37+08:00,-28800,True,False,['artiq_hardware.tex'],['42add6f77e52f06d146845c985d7c7a24037d8db'],0,2,2,1,,,
b00c0eb068472036395a9cc565863657b2ad2db6,SDRAM details,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-21 10:53:43+08:00,-28800,2016-08-21 10:53:43+08:00,-28800,True,False,['artiq_hardware.tex'],['e09451fe2b2cd1db8f9dc074d1b3b0f19436eed6'],1,3,4,1,,,
9ec1cb0181e7c7f57ea26afbb33f6c49618c2610,add gateware spec from Joe,Sebastien Bourdeauducq,sb@m-labs.hk,Sebastien Bourdeauducq,sb@m-labs.hk,2016-08-23 15:56:14+08:00,-28800,2016-08-23 15:56:14+08:00,-28800,True,False,['two_tone_spec.tex'],['b00c0eb068472036395a9cc565863657b2ad2db6'],0,275,275,1,,,
05612306779ec5e7a6b184138eedbba3c467ca2e,two_tone_spec: rewrite,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-08-31 16:55:33+02:00,-7200,2016-08-31 16:55:33+02:00,-7200,True,False,['two_tone_spec.tex'],['9ec1cb0181e7c7f57ea26afbb33f6c49618c2610'],212,135,347,1,,,
3795c7a2474af72f9689f1f2731c215858a60ceb,merge two_tone_spec into artiq_hardware,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-08-31 16:58:06+02:00,-7200,2016-08-31 16:58:06+02:00,-7200,True,False,"['artiq_hardware.tex', 'two_tone_spec.tex']",['05612306779ec5e7a6b184138eedbba3c467ca2e'],198,192,390,2,,,
6123efd130fdfad920fd356ac4cee56f3f66f814,fpga recommendation,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-09-06 11:48:54+02:00,-7200,2016-09-06 11:48:54+02:00,-7200,True,False,['artiq_hardware.tex'],['3795c7a2474af72f9689f1f2731c215858a60ceb'],0,173,173,1,,,
03a239cbebeb529de1d111c88a08b948f8e0ae6d,add DAC/DATA rate cases,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-09-07 01:22:54+02:00,-7200,2016-09-07 01:22:54+02:00,-7200,True,False,['artiq_hardware.tex'],['6123efd130fdfad920fd356ac4cee56f3f66f814'],21,35,56,1,,,
0c8b6a160b546aeed94cb5c398ed48cefabbdd7d,refine freq recommendation,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2016-09-07 15:11:56+02:00,-7200,2016-09-07 15:11:56+02:00,-7200,True,False,['artiq_hardware.tex'],['03a239cbebeb529de1d111c88a08b948f8e0ae6d'],7,7,14,1,,,
1cec6224bfaf148cba14a5a1f69f537966d6887b,add README with transfer note,Robert Jordens,jordens@gmail.com,Robert Jordens,jordens@gmail.com,2017-03-29 19:29:51+02:00,-7200,2017-03-29 19:29:51+02:00,-7200,True,False,['README.md'],['0c8b6a160b546aeed94cb5c398ed48cefabbdd7d'],0,14,14,1,,,
