<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86FixupLEAs.cpp source code [llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86FixupLEAs.cpp.html'>X86FixupLEAs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86FixupLEAs.cpp - use or replace LEA instructions -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the pass that finds instructions that can be</i></td></tr>
<tr><th id="10">10</th><td><i>// re-written as LEA instructions in order to reduce pipeline delays.</i></td></tr>
<tr><th id="11">11</th><td><i>// It replaces LEAs with ADD/INC/DEC when that is better for size/speed.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/FIXUPLEA_DESC" data-ref="_M/FIXUPLEA_DESC">FIXUPLEA_DESC</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"X86 LEA Fixup"</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/FIXUPLEA_NAME" data-ref="_M/FIXUPLEA_NAME">FIXUPLEA_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"x86-fixup-LEAs"</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> FIXUPLEA_NAME</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLEAs = {&quot;x86-fixup-LEAs&quot;, &quot;NumLEAs&quot;, &quot;Number of LEA instructions created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLEAs" title='NumLEAs' data-ref="NumLEAs">NumLEAs</dfn>, <q>"Number of LEA instructions created"</q>);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> {</td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::FixupLEAPass::RegUsageState" title='(anonymous namespace)::FixupLEAPass::RegUsageState' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState">RegUsageState</dfn> { <dfn class="tu enum" id="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_NotUsed" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_NotUsed' data-type='0' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_NotUsed">RU_NotUsed</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_Write' data-type='1' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write">RU_Write</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Read" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_Read' data-type='2' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Read">RU_Read</dfn> };</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">/// Given a machine register, look for the instruction</i></td></tr>
<tr><th id="39">39</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// which writes it in the current basic block. If found,</i></td></tr>
<tr><th id="40">40</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// try to replace it with an equivalent LEA instruction.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// If replacement succeeds, then also process the newly created</i></td></tr>
<tr><th id="42">42</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// instruction.</i></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::seekLEAFixup' data-type='void (anonymous namespace)::FixupLEAPass::seekLEAFixup(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">seekLEAFixup</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="1p">p</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="2I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="2I">I</dfn>,</td></tr>
<tr><th id="44">44</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">/// Given a memory access or LEA instruction</i></td></tr>
<tr><th id="47">47</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// whose address mode uses a base and/or index register, look for</i></td></tr>
<tr><th id="48">48</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// an opportunity to replace the instruction which sets the base or index</i></td></tr>
<tr><th id="49">49</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// register with an equivalent LEA instruction.</i></td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstruction' data-type='void (anonymous namespace)::FixupLEAPass::processInstruction(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="4I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="4I">I</dfn>,</td></tr>
<tr><th id="51">51</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">/// Given a LEA instruction which is unprofitable</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// on SlowLEA targets try to replace it with an equivalent ADD instruction.</i></td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstructionForSlowLEA' data-type='void (anonymous namespace)::FixupLEAPass::processInstructionForSlowLEA(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstructionForSlowLEA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="6I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="6I">I</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">/// Given a LEA instruction which is unprofitable</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// on SNB+ try to replace it with other instructions.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// According to Intel's Optimization Reference Manual:</i></td></tr>
<tr><th id="61">61</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// " For LEA instructions with three source operands and some specific</i></td></tr>
<tr><th id="62">62</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  ///   situations, instruction latency has increased to 3 cycles, and must</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  ///   dispatch via port 1:</i></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// - LEA that has all three source operands: base, index, and offset</i></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// - LEA that uses base and index registers where the base is EBP, RBP,</i></td></tr>
<tr><th id="66">66</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  ///   or R13</i></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// - LEA that uses RIP relative addressing mode</i></td></tr>
<tr><th id="68">68</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// - LEA that uses 16-bit addressing mode "</i></td></tr>
<tr><th id="69">69</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  /// This function currently handles the first 2 cases only.</i></td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstrForSlow3OpLEA' data-type='llvm::MachineInstr * (anonymous namespace)::FixupLEAPass::processInstrForSlow3OpLEA(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">processInstrForSlow3OpLEA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="8MI">MI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9MBB">MBB</dfn>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb">/// Look for LEAs that are really two address LEAs that we might be able to</i></td></tr>
<tr><th id="74">74</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb">  /// turn into regular ADD instructions.</i></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb" title='(anonymous namespace)::FixupLEAPass::optTwoAddrLEA' data-type='bool (anonymous namespace)::FixupLEAPass::optTwoAddrLEA(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB, bool OptIncDec, bool UseLEAForSP) const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb">optTwoAddrLEA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="10I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="10I">I</dfn>,</td></tr>
<tr><th id="76">76</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="11MBB">MBB</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12OptIncDec" title='OptIncDec' data-type='bool' data-ref="12OptIncDec">OptIncDec</dfn>,</td></tr>
<tr><th id="77">77</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="13UseLEAForSP" title='UseLEAForSP' data-type='bool' data-ref="13UseLEAForSP">UseLEAForSP</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Determine if an instruction references a machine register</i></td></tr>
<tr><th id="80">80</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// and, if so, whether it reads or writes the register.</i></td></tr>
<tr><th id="81">81</th><td>  <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState" title='(anonymous namespace)::FixupLEAPass::RegUsageState' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState">RegUsageState</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::usesRegister' data-type='(anonymous namespace)::FixupLEAPass::RegUsageState (anonymous namespace)::FixupLEAPass::usesRegister(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator I)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">usesRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="14p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="14p">p</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='MachineBasicBlock::iterator' data-ref="15I">I</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">/// Step backwards through a basic block, looking</i></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// for an instruction which writes a register within</i></td></tr>
<tr><th id="85">85</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">  /// a maximum of INSTR_DISTANCE_THRESHOLD instruction latency cycles.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::searchBackwards' data-type='MachineBasicBlock::iterator (anonymous namespace)::FixupLEAPass::searchBackwards(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">searchBackwards</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="16p">p</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="17I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="17I">I</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// if an instruction can be converted to an</i></td></tr>
<tr><th id="91">91</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// equivalent LEA, insert the new instruction into the basic block</i></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// and return a pointer to it. Otherwise, return zero.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::postRAConvertToLEA' data-type='llvm::MachineInstr * (anonymous namespace)::FixupLEAPass::postRAConvertToLEA(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI) const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">postRAConvertToLEA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB">MBB</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="20MBBI">MBBI</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>public</b>:</td></tr>
<tr><th id="97">97</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::FixupLEAPass::ID" title='(anonymous namespace)::FixupLEAPass::ID' data-type='char' data-ref="(anonymousnamespace)::FixupLEAPass::ID">ID</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112FixupLEAPass11getPassNameEv" title='(anonymous namespace)::FixupLEAPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::FixupLEAPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#27" title="&quot;X86 LEA Fixup&quot;" data-ref="_M/FIXUPLEA_DESC">FIXUPLEA_DESC</a>; }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPassC1Ev" title='(anonymous namespace)::FixupLEAPass::FixupLEAPass' data-type='void (anonymous namespace)::FixupLEAPass::FixupLEAPass()' data-ref="_ZN12_GLOBAL__N_112FixupLEAPassC1Ev">FixupLEAPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::ID" title='(anonymous namespace)::FixupLEAPass::ID' data-use='a' data-ref="(anonymousnamespace)::FixupLEAPass::ID">ID</a>) { }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Loop over all of the basic blocks,</i></td></tr>
<tr><th id="104">104</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// replacing instructions by equivalent LEA instructions</i></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// if needed and when possible.</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::FixupLEAPass::runOnMachineFunction' data-type='bool (anonymous namespace)::FixupLEAPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>) override;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_112FixupLEAPass21getRequiredPropertiesEv">// This pass runs after regalloc and doesn't support VReg operands.</i></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112FixupLEAPass21getRequiredPropertiesEv" title='(anonymous namespace)::FixupLEAPass::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::FixupLEAPass::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="111">111</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><b>private</b>:</td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> <dfn class="tu decl" id="(anonymousnamespace)::FixupLEAPass::TSM" title='(anonymous namespace)::FixupLEAPass::TSM' data-type='llvm::TargetSchedModel' data-ref="(anonymousnamespace)::FixupLEAPass::TSM">TSM</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</dfn>;</td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::FixupLEAPass::TRI" title='(anonymous namespace)::FixupLEAPass::TRI' data-type='const llvm::X86RegisterInfo *' data-ref="(anonymousnamespace)::FixupLEAPass::TRI">TRI</dfn>;</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::FixupLEAPass::ID" title='(anonymous namespace)::FixupLEAPass::ID' data-type='char' data-ref="(anonymousnamespace)::FixupLEAPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeFixupLEAPassPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;X86 LEA Fixup&quot;, &quot;x86-fixup-LEAs&quot;, &amp;FixupLEAPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;FixupLEAPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeFixupLEAPassPassFlag; void llvm::initializeFixupLEAPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeFixupLEAPassPassFlag, initializeFixupLEAPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>, <a class="macro" href="#28" title="&quot;x86-fixup-LEAs&quot;" data-ref="_M/FIXUPLEA_NAME">FIXUPLEA_NAME</a>, <a class="macro" href="#27" title="&quot;X86 LEA Fixup&quot;" data-ref="_M/FIXUPLEA_DESC">FIXUPLEA_DESC</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="126">126</th><td><a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::postRAConvertToLEA' data-type='llvm::MachineInstr * (anonymous namespace)::FixupLEAPass::postRAConvertToLEA(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI) const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">postRAConvertToLEA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB">MBB</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="23MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="23MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#23MBBI" title='MBBI' data-ref="23MBBI">MBBI</a>;</td></tr>
<tr><th id="129">129</th><td>  <b>switch</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV32rr&apos; in namespace &apos;llvm::X86&apos;">MOV32rr</span>:</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV64rr&apos; in namespace &apos;llvm::X86&apos;">MOV64rr</span>: {</td></tr>
<tr><th id="132">132</th><td>    <em>const</em> MachineOperand &amp;Src = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="133">133</th><td>    <em>const</em> MachineOperand &amp;Dest = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="134">134</th><td>    MachineInstr *NewMI =</td></tr>
<tr><th id="135">135</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="136">136</th><td>                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(MI.getOpcode() == X86::<span class='error' title="no member named &apos;MOV32rr&apos; in namespace &apos;llvm::X86&apos;">MOV32rr</span> ? X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span></td></tr>
<tr><th id="137">137</th><td>                                                        : X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>))</td></tr>
<tr><th id="138">138</th><td>            .add(Dest)</td></tr>
<tr><th id="139">139</th><td>            .add(Src)</td></tr>
<tr><th id="140">140</th><td>            .addImm(<var>1</var>)</td></tr>
<tr><th id="141">141</th><td>            .addReg(<var>0</var>)</td></tr>
<tr><th id="142">142</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="143">143</th><td>            .addReg(<var>0</var>);</td></tr>
<tr><th id="144">144</th><td>    <b>return</b> NewMI;</td></tr>
<tr><th id="145">145</th><td>  }</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</a>())</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>switch</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri32&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32</span>:</td></tr>
<tr><th id="153">153</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri8&apos; in namespace &apos;llvm::X86&apos;">ADD64ri8</span>:</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri32_DB&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32_DB</span>:</td></tr>
<tr><th id="155">155</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri8_DB&apos; in namespace &apos;llvm::X86&apos;">ADD64ri8_DB</span>:</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>:</td></tr>
<tr><th id="157">157</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri8&apos; in namespace &apos;llvm::X86&apos;">ADD32ri8</span>:</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri_DB&apos; in namespace &apos;llvm::X86&apos;">ADD32ri_DB</span>:</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri8_DB&apos; in namespace &apos;llvm::X86&apos;">ADD32ri8_DB</span>:</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri&apos; in namespace &apos;llvm::X86&apos;">ADD16ri</span>:</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri8&apos; in namespace &apos;llvm::X86&apos;">ADD16ri8</span>:</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri_DB&apos; in namespace &apos;llvm::X86&apos;">ADD16ri_DB</span>:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri8_DB&apos; in namespace &apos;llvm::X86&apos;">ADD16ri8_DB</span>:</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (!MI.getOperand(<var>2</var>).isImm()) {</td></tr>
<tr><th id="165">165</th><td>      <i>// convertToThreeAddress will call getImm()</i></td></tr>
<tr><th id="166">166</th><td><i>      // which requires isImm() to be true</i></td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td>    <b>break</b>;</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16rr&apos; in namespace &apos;llvm::X86&apos;">ADD16rr</span>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16rr_DB&apos; in namespace &apos;llvm::X86&apos;">ADD16rr_DB</span>:</td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).getReg() != MI.getOperand(<var>2</var>).getReg()) {</td></tr>
<tr><th id="173">173</th><td>      <i>// if src1 != src2, then convertToThreeAddress will</i></td></tr>
<tr><th id="174">174</th><td><i>      // need to create a Virtual register, which we cannot do</i></td></tr>
<tr><th id="175">175</th><td><i>      // after register allocation.</i></td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col5 decl" id="25MFI" title='MFI' data-type='MachineFunction::iterator' data-ref="25MFI">MFI</dfn> = <a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</a>-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_124127112" title='llvm::X86InstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_124127112">convertToThreeAddress</a>(<span class='refarg'><a class="local col5 ref" href="#25MFI" title='MFI' data-ref="25MFI">MFI</a></span>, <span class='refarg'><a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18createX86FixupLEAsEv" title='llvm::createX86FixupLEAs' data-ref="_ZN4llvm18createX86FixupLEAsEv">createX86FixupLEAs</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112FixupLEAPassC1Ev" title='(anonymous namespace)::FixupLEAPass::FixupLEAPass' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPassC1Ev">(</a>); }</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL5isLEAj" title='isLEA' data-type='bool isLEA(unsigned int Opcode)' data-ref="_ZL5isLEAj">isLEA</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26Opcode" title='Opcode' data-type='unsigned int' data-ref="26Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="186">186</th><td>  <b>return</b> Opcode == X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span> || Opcode == X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span> ||</td></tr>
<tr><th id="187">187</th><td>         Opcode == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>;</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::FixupLEAPass::runOnMachineFunction' data-type='bool (anonymous namespace)::FixupLEAPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="27MF">MF</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col8 decl" id="28ST" title='ST' data-type='const llvm::X86Subtarget &amp;' data-ref="28ST">ST</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="local col9 decl" id="29IsSlowLEA" title='IsSlowLEA' data-type='bool' data-ref="29IsSlowLEA">IsSlowLEA</dfn> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7slowLEAEv" title='llvm::X86Subtarget::slowLEA' data-ref="_ZNK4llvm12X86Subtarget7slowLEAEv">slowLEA</a>();</td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <dfn class="local col0 decl" id="30IsSlow3OpsLEA" title='IsSlow3OpsLEA' data-type='bool' data-ref="30IsSlow3OpsLEA">IsSlow3OpsLEA</dfn> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget11slow3OpsLEAEv" title='llvm::X86Subtarget::slow3OpsLEA' data-ref="_ZNK4llvm12X86Subtarget11slow3OpsLEAEv">slow3OpsLEA</a>();</td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="local col1 decl" id="31LEAUsesAG" title='LEAUsesAG' data-type='bool' data-ref="31LEAUsesAG">LEAUsesAG</dfn> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9LEAusesAGEv" title='llvm::X86Subtarget::LEAusesAG' data-ref="_ZNK4llvm12X86Subtarget9LEAusesAGEv">LEAusesAG</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32OptIncDec" title='OptIncDec' data-type='bool' data-ref="32OptIncDec">OptIncDec</dfn> = !<a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget10slowIncDecEv" title='llvm::X86Subtarget::slowIncDec' data-ref="_ZNK4llvm12X86Subtarget10slowIncDecEv">slowIncDec</a>() || <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>();</td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <dfn class="local col3 decl" id="33UseLEAForSP" title='UseLEAForSP' data-type='bool' data-ref="33UseLEAForSP">UseLEAForSP</dfn> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget11useLeaForSPEv" title='llvm::X86Subtarget::useLeaForSP' data-ref="_ZNK4llvm12X86Subtarget11useLeaForSPEv">useLeaForSP</a>();</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  TSM.init(<span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetSubtargetInfo *&apos; with an rvalue of type &apos;const llvm::X86Subtarget *&apos;">&amp;</span>ST);</td></tr>
<tr><th id="203">203</th><td>  <a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-use='w' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</a> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="204">204</th><td>  <a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TRI" title='(anonymous namespace)::FixupLEAPass::TRI' data-use='w' data-ref="(anonymousnamespace)::FixupLEAPass::TRI">TRI</a> = <a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;Start X86FixupLEAs\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Start X86FixupLEAs\n"</q>;);</td></tr>
<tr><th id="207">207</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn> : <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>) {</td></tr>
<tr><th id="208">208</th><td>    <i>// First pass. Try to remove or optimize existing LEAs.</i></td></tr>
<tr><th id="209">209</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35I" title='I' data-type='MachineBasicBlock::iterator' data-ref="35I">I</dfn> = <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>) {</td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL5isLEAj" title='isLEA' data-use='c' data-ref="_ZL5isLEAj">isLEA</a>(<a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="211">211</th><td>        <b>continue</b>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb" title='(anonymous namespace)::FixupLEAPass::optTwoAddrLEA' data-use='c' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb">optTwoAddrLEA</a>(<span class='refarg'><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>, <a class="local col2 ref" href="#32OptIncDec" title='OptIncDec' data-ref="32OptIncDec">OptIncDec</a>, <a class="local col3 ref" href="#33UseLEAForSP" title='UseLEAForSP' data-ref="33UseLEAForSP">UseLEAForSP</a>))</td></tr>
<tr><th id="214">214</th><td>        <b>continue</b>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>      <b>if</b> (<a class="local col9 ref" href="#29IsSlowLEA" title='IsSlowLEA' data-ref="29IsSlowLEA">IsSlowLEA</a>) {</td></tr>
<tr><th id="217">217</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstructionForSlowLEA' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstructionForSlowLEA</a>(<span class='refarg'><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>);</td></tr>
<tr><th id="218">218</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#30IsSlow3OpsLEA" title='IsSlow3OpsLEA' data-ref="30IsSlow3OpsLEA">IsSlow3OpsLEA</a>) {</td></tr>
<tr><th id="219">219</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="36NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="36NewMI"><a class="local col6 ref" href="#36NewMI" title='NewMI' data-ref="36NewMI">NewMI</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstrForSlow3OpLEA' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">processInstrForSlow3OpLEA</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>)) {</td></tr>
<tr><th id="220">220</th><td>          <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>);</td></tr>
<tr><th id="221">221</th><td>          <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#36NewMI" title='NewMI' data-ref="36NewMI">NewMI</a>;</td></tr>
<tr><th id="222">222</th><td>        }</td></tr>
<tr><th id="223">223</th><td>      }</td></tr>
<tr><th id="224">224</th><td>    }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <i>// Second pass for creating LEAs. This may reverse some of the</i></td></tr>
<tr><th id="227">227</th><td><i>    // transformations above.</i></td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (<a class="local col1 ref" href="#31LEAUsesAG" title='LEAUsesAG' data-ref="31LEAUsesAG">LEAUsesAG</a>) {</td></tr>
<tr><th id="229">229</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="37I" title='I' data-type='MachineBasicBlock::iterator' data-ref="37I">I</dfn> = <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a>)</td></tr>
<tr><th id="230">230</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstruction</a>(<span class='refarg'><a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>);</td></tr>
<tr><th id="231">231</th><td>    }</td></tr>
<tr><th id="232">232</th><td>  }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;End X86FixupLEAs\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"End X86FixupLEAs\n"</q>;);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<a class="tu type" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState" title='(anonymous namespace)::FixupLEAPass::RegUsageState' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState">RegUsageState</a></td></tr>
<tr><th id="240">240</th><td><a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::usesRegister' data-type='FixupLEAPass::RegUsageState (anonymous namespace)::FixupLEAPass::usesRegister(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator I)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">usesRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="38p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="38p">p</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39I" title='I' data-type='MachineBasicBlock::iterator' data-ref="39I">I</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState" title='(anonymous namespace)::FixupLEAPass::RegUsageState' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState">RegUsageState</a> <dfn class="local col0 decl" id="40RegUsage" title='RegUsage' data-type='(anonymous namespace)::FixupLEAPass::RegUsageState' data-ref="40RegUsage">RegUsage</dfn> = <a class="tu enum" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_NotUsed" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_NotUsed' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_NotUsed">RU_NotUsed</a>;</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42i" title='i' data-type='unsigned int' data-ref="42i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a> &lt; <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>) {</td></tr>
<tr><th id="245">245</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="43opnd" title='opnd' data-type='llvm::MachineOperand &amp;' data-ref="43opnd">opnd</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42i" title='i' data-ref="42i">i</a>);</td></tr>
<tr><th id="246">246</th><td>    <b>if</b> (<a class="local col3 ref" href="#43opnd" title='opnd' data-ref="43opnd">opnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#43opnd" title='opnd' data-ref="43opnd">opnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#38p" title='p' data-ref="38p">p</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="local col3 ref" href="#43opnd" title='opnd' data-ref="43opnd">opnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="248">248</th><td>        <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_Write' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write">RU_Write</a>;</td></tr>
<tr><th id="249">249</th><td>      <a class="local col0 ref" href="#40RegUsage" title='RegUsage' data-ref="40RegUsage">RegUsage</a> = <a class="tu enum" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Read" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_Read' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Read">RU_Read</a>;</td></tr>
<tr><th id="250">250</th><td>    }</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <a class="local col0 ref" href="#40RegUsage" title='RegUsage' data-ref="40RegUsage">RegUsage</a>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">/// getPreviousInstr - Given a reference to an instruction in a basic</i></td></tr>
<tr><th id="256">256</th><td><i class="doc" data-doc="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">/// block, return a reference to the previous instruction in the block,</i></td></tr>
<tr><th id="257">257</th><td><i class="doc" data-doc="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">/// wrapping around to the last instruction of the block if the block</i></td></tr>
<tr><th id="258">258</th><td><i class="doc" data-doc="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">/// branches to itself.</i></td></tr>
<tr><th id="259">259</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE" title='getPreviousInstr' data-type='bool getPreviousInstr(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">getPreviousInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="44I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="44I">I</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>) {</td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="262">262</th><td>    <b>if</b> (<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isPredecessorEPKS0_" title='llvm::MachineBasicBlock::isPredecessor' data-ref="_ZNK4llvm17MachineBasicBlock13isPredecessorEPKS0_">isPredecessor</a>(&amp;<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>)) {</td></tr>
<tr><th id="263">263</th><td>      <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td>    } <b>else</b></td></tr>
<tr><th id="266">266</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>;</td></tr>
<tr><th id="269">269</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="273">273</th><td><a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::searchBackwards' data-type='MachineBasicBlock::iterator (anonymous namespace)::FixupLEAPass::searchBackwards(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">searchBackwards</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="46p">p</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="47I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="47I">I</dfn>,</td></tr>
<tr><th id="274">274</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="48MBB">MBB</dfn>) {</td></tr>
<tr><th id="275">275</th><td>  <em>int</em> <dfn class="local col9 decl" id="49InstrDistance" title='InstrDistance' data-type='int' data-ref="49InstrDistance">InstrDistance</dfn> = <var>1</var>;</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="50CurInst" title='CurInst' data-type='MachineBasicBlock::iterator' data-ref="50CurInst">CurInst</dfn>;</td></tr>
<tr><th id="277">277</th><td>  <em>static</em> <em>const</em> <em>int</em> <dfn class="local col1 decl" id="51INSTR_DISTANCE_THRESHOLD" title='INSTR_DISTANCE_THRESHOLD' data-type='const int' data-ref="51INSTR_DISTANCE_THRESHOLD">INSTR_DISTANCE_THRESHOLD</dfn> = <var>5</var>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a>;</td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52Found" title='Found' data-type='bool' data-ref="52Found">Found</dfn>;</td></tr>
<tr><th id="281">281</th><td>  <a class="local col2 ref" href="#52Found" title='Found' data-ref="52Found">Found</a> = <a class="tu ref" href="#_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE" title='getPreviousInstr' data-use='c' data-ref="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">getPreviousInstr</a>(<span class='refarg'><a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a></span>, <span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a></span>);</td></tr>
<tr><th id="282">282</th><td>  <b>while</b> (<a class="local col2 ref" href="#52Found" title='Found' data-ref="52Found">Found</a> &amp;&amp; <a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a>) {</td></tr>
<tr><th id="283">283</th><td>    <b>if</b> (<a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="284">284</th><td>      <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (<a class="local col9 ref" href="#49InstrDistance" title='InstrDistance' data-ref="49InstrDistance">InstrDistance</a> &gt; <a class="local col1 ref" href="#51INSTR_DISTANCE_THRESHOLD" title='INSTR_DISTANCE_THRESHOLD' data-ref="51INSTR_DISTANCE_THRESHOLD">INSTR_DISTANCE_THRESHOLD</a>)</td></tr>
<tr><th id="286">286</th><td>      <b>break</b>; <i>// too far back to make a difference</i></td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::usesRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12usesRegisterERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">usesRegister</a>(<span class='refarg'><a class="local col6 ref" href="#46p" title='p' data-ref="46p">p</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a>) == <a class="tu enum" href="#(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write" title='(anonymous namespace)::FixupLEAPass::RegUsageState::RU_Write' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::RegUsageState::RU_Write">RU_Write</a>) {</td></tr>
<tr><th id="288">288</th><td>      <b>return</b> <a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a>;</td></tr>
<tr><th id="289">289</th><td>    }</td></tr>
<tr><th id="290">290</th><td>    <a class="local col9 ref" href="#49InstrDistance" title='InstrDistance' data-ref="49InstrDistance">InstrDistance</a> += <a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TSM" title='(anonymous namespace)::FixupLEAPass::TSM' data-use='m' data-ref="(anonymousnamespace)::FixupLEAPass::TSM">TSM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a>);</td></tr>
<tr><th id="291">291</th><td>    <a class="local col2 ref" href="#52Found" title='Found' data-ref="52Found">Found</a> = <a class="tu ref" href="#_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE" title='getPreviousInstr' data-use='c' data-ref="_ZL16getPreviousInstrRN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">getPreviousInstr</a>(<span class='refarg'><a class="local col0 ref" href="#50CurInst" title='CurInst' data-ref="50CurInst">CurInst</a></span>, <span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a></span>);</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL19isInefficientLEARegj" title='isInefficientLEAReg' data-type='bool isInefficientLEAReg(unsigned int Reg)' data-ref="_ZL19isInefficientLEARegj">isInefficientLEAReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="53Reg" title='Reg' data-type='unsigned int' data-ref="53Reg">Reg</dfn>) {</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> Reg == X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span> || Reg == X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span> ||</td></tr>
<tr><th id="298">298</th><td>         Reg == X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span> || Reg == X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>;</td></tr>
<tr><th id="299">299</th><td>}</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL12isRegOperandRKN4llvm14MachineOperandE" title='isRegOperand' data-type='bool isRegOperand(const llvm::MachineOperand &amp; Op)' data-ref="_ZL12isRegOperandRKN4llvm14MachineOperandE">isRegOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="54Op">Op</dfn>) {</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> Op.isReg() &amp;&amp; Op.getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i class="doc" data-doc="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_">/// Returns true if this LEA uses base an index registers, and the base register</i></td></tr>
<tr><th id="306">306</th><td><i class="doc" data-doc="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_">/// is known to be inefficient for the subtarget.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_">// TODO: use a variant scheduling class to model the latency profile</i></td></tr>
<tr><th id="308">308</th><td><i class="doc" data-doc="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_">// of LEA instructions, and implement this logic as a scheduling predicate.</i></td></tr>
<tr><th id="309">309</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_" title='hasInefficientLEABaseReg' data-type='bool hasInefficientLEABaseReg(const llvm::MachineOperand &amp; Base, const llvm::MachineOperand &amp; Index)' data-ref="_ZL24hasInefficientLEABaseRegRKN4llvm14MachineOperandES2_">hasInefficientLEABaseReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="55Base">Base</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56Index" title='Index' data-type='const llvm::MachineOperand &amp;' data-ref="56Index">Index</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <a class="local col5 ref" href="#55Base" title='Base' data-ref="55Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="tu ref" href="#_ZL19isInefficientLEARegj" title='isInefficientLEAReg' data-use='c' data-ref="_ZL19isInefficientLEARegj">isInefficientLEAReg</a>(<a class="local col5 ref" href="#55Base" title='Base' data-ref="55Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="312">312</th><td>         <a class="tu ref" href="#_ZL12isRegOperandRKN4llvm14MachineOperandE" title='isRegOperand' data-use='c' data-ref="_ZL12isRegOperandRKN4llvm14MachineOperandE">isRegOperand</a>(<a class="local col6 ref" href="#56Index" title='Index' data-ref="56Index">Index</a>);</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL12hasLEAOffsetRKN4llvm14MachineOperandE" title='hasLEAOffset' data-type='bool hasLEAOffset(const llvm::MachineOperand &amp; Offset)' data-ref="_ZL12hasLEAOffsetRKN4llvm14MachineOperandE">hasLEAOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="57Offset">Offset</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> (<a class="local col7 ref" href="#57Offset" title='Offset' data-ref="57Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#57Offset" title='Offset' data-ref="57Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) || <a class="local col7 ref" href="#57Offset" title='Offset' data-ref="57Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>();</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15getADDrrFromLEAj" title='getADDrrFromLEA' data-type='unsigned int getADDrrFromLEA(unsigned int LEAOpcode)' data-ref="_ZL15getADDrrFromLEAj">getADDrrFromLEA</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58LEAOpcode" title='LEAOpcode' data-type='unsigned int' data-ref="58LEAOpcode">LEAOpcode</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <b>switch</b> (<a class="local col8 ref" href="#58LEAOpcode" title='LEAOpcode' data-ref="58LEAOpcode">LEAOpcode</a>) {</td></tr>
<tr><th id="321">321</th><td>  <b>default</b>:</td></tr>
<tr><th id="322">322</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected LEA instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp&quot;, 322)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected LEA instruction"</q>);</td></tr>
<tr><th id="323">323</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>:</td></tr>
<tr><th id="324">324</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>:</td></tr>
<tr><th id="325">325</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;ADD32rr&apos; in namespace &apos;llvm::X86&apos;">ADD32rr</span>;</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>:</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;ADD64rr&apos; in namespace &apos;llvm::X86&apos;">ADD64rr</span>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15getADDriFromLEAjRKN4llvm14MachineOperandE" title='getADDriFromLEA' data-type='unsigned int getADDriFromLEA(unsigned int LEAOpcode, const llvm::MachineOperand &amp; Offset)' data-ref="_ZL15getADDriFromLEAjRKN4llvm14MachineOperandE">getADDriFromLEA</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59LEAOpcode" title='LEAOpcode' data-type='unsigned int' data-ref="59LEAOpcode">LEAOpcode</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="60Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="60Offset">Offset</dfn>) {</td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="local col1 decl" id="61IsInt8" title='IsInt8' data-type='bool' data-ref="61IsInt8">IsInt8</dfn> = <a class="local col0 ref" href="#60Offset" title='Offset' data-ref="60Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#60Offset" title='Offset' data-ref="60Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="334">334</th><td>  <b>switch</b> (<a class="local col9 ref" href="#59LEAOpcode" title='LEAOpcode' data-ref="59LEAOpcode">LEAOpcode</a>) {</td></tr>
<tr><th id="335">335</th><td>  <b>default</b>:</td></tr>
<tr><th id="336">336</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected LEA instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp&quot;, 336)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected LEA instruction"</q>);</td></tr>
<tr><th id="337">337</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>:</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>:</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> IsInt8 ? X86::<span class='error' title="no member named &apos;ADD32ri8&apos; in namespace &apos;llvm::X86&apos;">ADD32ri8</span> : X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>;</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>:</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> IsInt8 ? X86::<span class='error' title="no member named &apos;ADD64ri8&apos; in namespace &apos;llvm::X86&apos;">ADD64ri8</span> : X86::<span class='error' title="no member named &apos;ADD64ri32&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32</span>;</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16getINCDECFromLEAjb" title='getINCDECFromLEA' data-type='unsigned int getINCDECFromLEA(unsigned int LEAOpcode, bool IsINC)' data-ref="_ZL16getINCDECFromLEAjb">getINCDECFromLEA</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62LEAOpcode" title='LEAOpcode' data-type='unsigned int' data-ref="62LEAOpcode">LEAOpcode</dfn>, <em>bool</em> <dfn class="local col3 decl" id="63IsINC" title='IsINC' data-type='bool' data-ref="63IsINC">IsINC</dfn>) {</td></tr>
<tr><th id="346">346</th><td>  <b>switch</b> (<a class="local col2 ref" href="#62LEAOpcode" title='LEAOpcode' data-ref="62LEAOpcode">LEAOpcode</a>) {</td></tr>
<tr><th id="347">347</th><td>  <b>default</b>:</td></tr>
<tr><th id="348">348</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected LEA instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp&quot;, 348)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected LEA instruction"</q>);</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>:</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> IsINC ? X86::<span class='error' title="no member named &apos;INC32r&apos; in namespace &apos;llvm::X86&apos;">INC32r</span> : X86::<span class='error' title="no member named &apos;DEC32r&apos; in namespace &apos;llvm::X86&apos;">DEC32r</span>;</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>:</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> IsINC ? X86::<span class='error' title="no member named &apos;INC64r&apos; in namespace &apos;llvm::X86&apos;">INC64r</span> : X86::<span class='error' title="no member named &apos;DEC64r&apos; in namespace &apos;llvm::X86&apos;">DEC64r</span>;</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb" title='(anonymous namespace)::FixupLEAPass::optTwoAddrLEA' data-type='bool (anonymous namespace)::FixupLEAPass::optTwoAddrLEA(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB, bool OptIncDec, bool UseLEAForSP) const' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb">optTwoAddrLEA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="64I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="64I">I</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB">MBB</dfn>, <em>bool</em> <dfn class="local col6 decl" id="66OptIncDec" title='OptIncDec' data-type='bool' data-ref="66OptIncDec">OptIncDec</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                 <em>bool</em> <dfn class="local col7 decl" id="67UseLEAForSP" title='UseLEAForSP' data-type='bool' data-ref="67UseLEAForSP">UseLEAForSP</dfn>) <em>const</em> {</td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="68MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="69Base">Base</dfn> =    <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="363">363</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="70Scale" title='Scale' data-type='const llvm::MachineOperand &amp;' data-ref="70Scale">Scale</dfn> =   <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>);</td></tr>
<tr><th id="364">364</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71Index" title='Index' data-type='const llvm::MachineOperand &amp;' data-ref="71Index">Index</dfn> =   <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="365">365</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="72Disp" title='Disp' data-type='const llvm::MachineOperand &amp;' data-ref="72Disp">Disp</dfn> =    <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="366">366</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="73Segment" title='Segment' data-type='const llvm::MachineOperand &amp;' data-ref="73Segment">Segment</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col3 ref" href="#73Segment" title='Segment' data-ref="73Segment">Segment</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var> || !<a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col0 ref" href="#70Scale" title='Scale' data-ref="70Scale">Scale</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <var>1</var> ||</td></tr>
<tr><th id="369">369</th><td>      !<a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</a>-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::X86InstrInfo::isSafeToClobberEFLAGS' data-ref="_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isSafeToClobberEFLAGS</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>))</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74DestReg" title='DestReg' data-type='unsigned int' data-ref="74DestReg">DestReg</dfn>  = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="373">373</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75BaseReg" title='BaseReg' data-type='unsigned int' data-ref="75BaseReg">BaseReg</dfn>  = <a class="local col9 ref" href="#69Base" title='Base' data-ref="69Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="374">374</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76IndexReg" title='IndexReg' data-type='unsigned int' data-ref="76IndexReg">IndexReg</dfn> = <a class="local col1 ref" href="#71Index" title='Index' data-ref="71Index">Index</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// Don't change stack adjustment LEAs.</i></td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (UseLEAForSP &amp;&amp; (DestReg == X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span> || DestReg == X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>))</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// LEA64_32 has 64-bit operands but 32-bit result.</i></td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) {</td></tr>
<tr><th id="382">382</th><td>    <b>if</b> (BaseReg != <var>0</var>)</td></tr>
<tr><th id="383">383</th><td>      BaseReg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(BaseReg, X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (IndexReg != <var>0</var>)</td></tr>
<tr><th id="385">385</th><td>      IndexReg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(IndexReg, X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="77NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="77NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i>// Look for lea(%reg1, %reg2), %reg1 or lea(%reg2, %reg1), %reg1</i></td></tr>
<tr><th id="391">391</th><td><i>  // which can be turned into add %reg2, %reg1</i></td></tr>
<tr><th id="392">392</th><td>  <b>if</b> (<a class="local col5 ref" href="#75BaseReg" title='BaseReg' data-ref="75BaseReg">BaseReg</a> != <var>0</var> &amp;&amp; <a class="local col6 ref" href="#76IndexReg" title='IndexReg' data-ref="76IndexReg">IndexReg</a> != <var>0</var> &amp;&amp; <a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="393">393</th><td>      (<a class="local col4 ref" href="#74DestReg" title='DestReg' data-ref="74DestReg">DestReg</a> == <a class="local col5 ref" href="#75BaseReg" title='BaseReg' data-ref="75BaseReg">BaseReg</a> || <a class="local col4 ref" href="#74DestReg" title='DestReg' data-ref="74DestReg">DestReg</a> == <a class="local col6 ref" href="#76IndexReg" title='IndexReg' data-ref="76IndexReg">IndexReg</a>)) {</td></tr>
<tr><th id="394">394</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="78NewOpcode">NewOpcode</dfn> = <a class="tu ref" href="#_ZL15getADDrrFromLEAj" title='getADDrrFromLEA' data-use='c' data-ref="_ZL15getADDrrFromLEAj">getADDrrFromLEA</a>(<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="395">395</th><td>    <b>if</b> (<a class="local col4 ref" href="#74DestReg" title='DestReg' data-ref="74DestReg">DestReg</a> != <a class="local col5 ref" href="#75BaseReg" title='BaseReg' data-ref="75BaseReg">BaseReg</a>)</td></tr>
<tr><th id="396">396</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#75BaseReg" title='BaseReg' data-ref="75BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#76IndexReg" title='IndexReg' data-ref="76IndexReg">IndexReg</a></span>);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>    <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) {</td></tr>
<tr><th id="399">399</th><td>      <i>// TODO: Do we need the super register implicit use?</i></td></tr>
<tr><th id="400">400</th><td>      NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="401">401</th><td>        .addReg(BaseReg).addReg(IndexReg)</td></tr>
<tr><th id="402">402</th><td>        .addReg(Base.getReg(), RegState::Implicit)</td></tr>
<tr><th id="403">403</th><td>        .addReg(Index.getReg(), RegState::Implicit);</td></tr>
<tr><th id="404">404</th><td>    } <b>else</b> {</td></tr>
<tr><th id="405">405</th><td>      NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="406">406</th><td>        .addReg(BaseReg).addReg(IndexReg);</td></tr>
<tr><th id="407">407</th><td>    }</td></tr>
<tr><th id="408">408</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74DestReg" title='DestReg' data-ref="74DestReg">DestReg</a> == <a class="local col5 ref" href="#75BaseReg" title='BaseReg' data-ref="75BaseReg">BaseReg</a> &amp;&amp; <a class="local col6 ref" href="#76IndexReg" title='IndexReg' data-ref="76IndexReg">IndexReg</a> == <var>0</var>) {</td></tr>
<tr><th id="409">409</th><td>    <i>// This is an LEA with only a base register and a displacement,</i></td></tr>
<tr><th id="410">410</th><td><i>    // We can use ADDri or INC/DEC.</i></td></tr>
<tr><th id="411">411</th><td><i></i></td></tr>
<tr><th id="412">412</th><td><i>    // Does this LEA have one these forms:</i></td></tr>
<tr><th id="413">413</th><td><i>    // lea  %reg, 1(%reg)</i></td></tr>
<tr><th id="414">414</th><td><i>    // lea  %reg, -1(%reg)</i></td></tr>
<tr><th id="415">415</th><td>    <b>if</b> (<a class="local col6 ref" href="#66OptIncDec" title='OptIncDec' data-ref="66OptIncDec">OptIncDec</a> &amp;&amp; (<a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var> || <a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var>)) {</td></tr>
<tr><th id="416">416</th><td>      <em>bool</em> <dfn class="local col9 decl" id="79IsINC" title='IsINC' data-type='bool' data-ref="79IsINC">IsINC</dfn> = <a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var>;</td></tr>
<tr><th id="417">417</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="80NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="80NewOpcode">NewOpcode</dfn> = <a class="tu ref" href="#_ZL16getINCDECFromLEAjb" title='getINCDECFromLEA' data-use='c' data-ref="_ZL16getINCDECFromLEAjb">getINCDECFromLEA</a>(<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col9 ref" href="#79IsINC" title='IsINC' data-ref="79IsINC">IsINC</a>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>      <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) {</td></tr>
<tr><th id="420">420</th><td>        <i>// TODO: Do we need the super register implicit use?</i></td></tr>
<tr><th id="421">421</th><td>        NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="422">422</th><td>          .addReg(BaseReg).addReg(Base.getReg(), RegState::Implicit);</td></tr>
<tr><th id="423">423</th><td>      } <b>else</b> {</td></tr>
<tr><th id="424">424</th><td>        NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="425">425</th><td>          .addReg(BaseReg);</td></tr>
<tr><th id="426">426</th><td>      }</td></tr>
<tr><th id="427">427</th><td>    } <b>else</b> {</td></tr>
<tr><th id="428">428</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="81NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="81NewOpcode">NewOpcode</dfn> = <a class="tu ref" href="#_ZL15getADDriFromLEAjRKN4llvm14MachineOperandE" title='getADDriFromLEA' data-use='c' data-ref="_ZL15getADDriFromLEAjRKN4llvm14MachineOperandE">getADDriFromLEA</a>(<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col2 ref" href="#72Disp" title='Disp' data-ref="72Disp">Disp</a>);</td></tr>
<tr><th id="429">429</th><td>      <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) {</td></tr>
<tr><th id="430">430</th><td>        <i>// TODO: Do we need the super register implicit use?</i></td></tr>
<tr><th id="431">431</th><td>        NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="432">432</th><td>          .addReg(BaseReg).addImm(Disp.getImm())</td></tr>
<tr><th id="433">433</th><td>          .addReg(Base.getReg(), RegState::Implicit);</td></tr>
<tr><th id="434">434</th><td>      } <b>else</b> {</td></tr>
<tr><th id="435">435</th><td>        NewMI = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpcode), DestReg)</td></tr>
<tr><th id="436">436</th><td>          .addReg(BaseReg).addImm(Disp.getImm());</td></tr>
<tr><th id="437">437</th><td>      }</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td>  } <b>else</b></td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>);</td></tr>
<tr><th id="443">443</th><td>  <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#77NewMI" title='NewMI' data-ref="77NewMI">NewMI</a>;</td></tr>
<tr><th id="444">444</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstruction' data-type='void (anonymous namespace)::FixupLEAPass::processInstruction(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="82I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="82I">I</dfn>,</td></tr>
<tr><th id="448">448</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="83MBB">MBB</dfn>) {</td></tr>
<tr><th id="449">449</th><td>  <i>// Process a load, store, or LEA instruction.</i></td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>;</td></tr>
<tr><th id="451">451</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="85Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="85Desc">Desc</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="452">452</th><td>  <em>int</em> <dfn class="local col6 decl" id="86AddrOffset" title='AddrOffset' data-type='int' data-ref="86AddrOffset">AddrOffset</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col6 ref" href="#86AddrOffset" title='AddrOffset' data-ref="86AddrOffset">AddrOffset</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="454">454</th><td>    <a class="local col6 ref" href="#86AddrOffset" title='AddrOffset' data-ref="86AddrOffset">AddrOffset</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc">Desc</a>);</td></tr>
<tr><th id="455">455</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="87p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="87p">p</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86AddrOffset" title='AddrOffset' data-ref="86AddrOffset">AddrOffset</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (p.isReg() &amp;&amp; p.getReg() != X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>) {</td></tr>
<tr><th id="457">457</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::seekLEAFixup' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">seekLEAFixup</a>(<span class='refarg'><a class="local col7 ref" href="#87p" title='p' data-ref="87p">p</a></span>, <span class='refarg'><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>);</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="88q" title='q' data-type='llvm::MachineOperand &amp;' data-ref="88q">q</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86AddrOffset" title='AddrOffset' data-ref="86AddrOffset">AddrOffset</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (q.isReg() &amp;&amp; q.getReg() != X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>) {</td></tr>
<tr><th id="461">461</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::seekLEAFixup' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">seekLEAFixup</a>(<span class='refarg'><a class="local col8 ref" href="#88q" title='q' data-ref="88q">q</a></span>, <span class='refarg'><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>);</td></tr>
<tr><th id="462">462</th><td>    }</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::seekLEAFixup' data-type='void (anonymous namespace)::FixupLEAPass::seekLEAFixup(llvm::MachineOperand &amp; p, MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass12seekLEAFixupERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">seekLEAFixup</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="89p" title='p' data-type='llvm::MachineOperand &amp;' data-ref="89p">p</dfn>,</td></tr>
<tr><th id="467">467</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="90I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="90I">I</dfn>,</td></tr>
<tr><th id="468">468</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="91MBB">MBB</dfn>) {</td></tr>
<tr><th id="469">469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92MBI" title='MBI' data-type='MachineBasicBlock::iterator' data-ref="92MBI">MBI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::searchBackwards' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass15searchBackwardsERN4llvm14MachineOperandERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">searchBackwards</a>(<span class='refarg'><a class="local col9 ref" href="#89p" title='p' data-ref="89p">p</a></span>, <span class='refarg'><a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a></span>);</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (<a class="local col2 ref" href="#92MBI" title='MBI' data-ref="92MBI">MBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>)) {</td></tr>
<tr><th id="471">471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="93NewMI">NewMI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::FixupLEAPass::postRAConvertToLEA' data-use='c' data-ref="_ZNK12_GLOBAL__N_112FixupLEAPass18postRAConvertToLEAERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">postRAConvertToLEA</a>(<span class='refarg'><a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#92MBI" title='MBI' data-ref="92MBI">MBI</a></span>);</td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (<a class="local col3 ref" href="#93NewMI" title='NewMI' data-ref="93NewMI">NewMI</a>) {</td></tr>
<tr><th id="473">473</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#32" title='NumLEAs' data-ref="NumLEAs">NumLEAs</a>;</td></tr>
<tr><th id="474">474</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Candidate to replace:&quot;; MBI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Candidate to replace:"</q>; <a class="local col2 ref" href="#92MBI" title='MBI' data-ref="92MBI">MBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="475">475</th><td>      <i>// now to replace with an equivalent LEA...</i></td></tr>
<tr><th id="476">476</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Replaced by: &quot;; NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Replaced by: "</q>; <a class="local col3 ref" href="#93NewMI" title='NewMI' data-ref="93NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="477">477</th><td>      <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#92MBI" title='MBI' data-ref="92MBI">MBI</a>);</td></tr>
<tr><th id="478">478</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="94J" title='J' data-type='MachineBasicBlock::iterator' data-ref="94J">J</dfn> =</td></tr>
<tr><th id="479">479</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"><b>static_cast</b></a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt;(<a class="local col3 ref" href="#93NewMI" title='NewMI' data-ref="93NewMI">NewMI</a>);</td></tr>
<tr><th id="480">480</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass18processInstructionERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#94J" title='J' data-ref="94J">J</a></span>, <span class='refarg'><a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a></span>);</td></tr>
<tr><th id="481">481</th><td>    }</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstructionForSlowLEA' data-type='void (anonymous namespace)::FixupLEAPass::processInstructionForSlowLEA(MachineBasicBlock::iterator &amp; I, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE">processInstructionForSlowLEA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="95I" title='I' data-type='MachineBasicBlock::iterator &amp;' data-ref="95I">I</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="96MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="96MBB">MBB</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>;</td></tr>
<tr><th id="488">488</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="98Opcode" title='Opcode' data-type='const unsigned int' data-ref="98Opcode">Opcode</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="99Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="99Dst">Dst</dfn> =     <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="491">491</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="100Base">Base</dfn> =    <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="492">492</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="101Scale" title='Scale' data-type='const llvm::MachineOperand &amp;' data-ref="101Scale">Scale</dfn> =   <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>);</td></tr>
<tr><th id="493">493</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102Index" title='Index' data-type='const llvm::MachineOperand &amp;' data-ref="102Index">Index</dfn> =   <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="494">494</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="103Offset">Offset</dfn> =  <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="495">495</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104Segment" title='Segment' data-type='const llvm::MachineOperand &amp;' data-ref="104Segment">Segment</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (<a class="local col4 ref" href="#104Segment" title='Segment' data-ref="104Segment">Segment</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var> || !<a class="local col3 ref" href="#103Offset" title='Offset' data-ref="103Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="498">498</th><td>      !<a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</a>-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::X86InstrInfo::isSafeToClobberEFLAGS' data-ref="_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isSafeToClobberEFLAGS</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>))</td></tr>
<tr><th id="499">499</th><td>    <b>return</b>;</td></tr>
<tr><th id="500">500</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="105DstR" title='DstR' data-type='const unsigned int' data-ref="105DstR">DstR</dfn> = <a class="local col9 ref" href="#99Dst" title='Dst' data-ref="99Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="106SrcR1" title='SrcR1' data-type='const unsigned int' data-ref="106SrcR1">SrcR1</dfn> = <a class="local col0 ref" href="#100Base" title='Base' data-ref="100Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="502">502</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="107SrcR2" title='SrcR2' data-type='const unsigned int' data-ref="107SrcR2">SrcR2</dfn> = <a class="local col2 ref" href="#102Index" title='Index' data-ref="102Index">Index</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> ((<a class="local col6 ref" href="#106SrcR1" title='SrcR1' data-ref="106SrcR1">SrcR1</a> == <var>0</var> || <a class="local col6 ref" href="#106SrcR1" title='SrcR1' data-ref="106SrcR1">SrcR1</a> != <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a>) &amp;&amp; (<a class="local col7 ref" href="#107SrcR2" title='SrcR2' data-ref="107SrcR2">SrcR2</a> == <var>0</var> || <a class="local col7 ref" href="#107SrcR2" title='SrcR2' data-ref="107SrcR2">SrcR2</a> != <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a>))</td></tr>
<tr><th id="504">504</th><td>    <b>return</b>;</td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (<a class="local col1 ref" href="#101Scale" title='Scale' data-ref="101Scale">Scale</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="506">506</th><td>    <b>return</b>;</td></tr>
<tr><th id="507">507</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Candidate to replace:&quot;; I-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Candidate to replace:"</q>; <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="508">508</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Replaced by: &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Replaced by: "</q>;);</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="108NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="510">510</th><td>  <i>// Make ADD instruction for two registers writing to LEA's destination</i></td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (<a class="local col6 ref" href="#106SrcR1" title='SrcR1' data-ref="106SrcR1">SrcR1</a> != <var>0</var> &amp;&amp; <a class="local col7 ref" href="#107SrcR2" title='SrcR2' data-ref="107SrcR2">SrcR2</a> != <var>0</var>) {</td></tr>
<tr><th id="512">512</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="109ADDrr" title='ADDrr' data-type='const llvm::MCInstrDesc &amp;' data-ref="109ADDrr">ADDrr</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(getADDrrFromLEA(Opcode));</td></tr>
<tr><th id="513">513</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="110Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="110Src">Src</dfn> = <a class="local col6 ref" href="#106SrcR1" title='SrcR1' data-ref="106SrcR1">SrcR1</a> == <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a> ? <a class="local col2 ref" href="#102Index" title='Index' data-ref="102Index">Index</a> : <a class="local col0 ref" href="#100Base" title='Base' data-ref="100Base">Base</a>;</td></tr>
<tr><th id="514">514</th><td>    <a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a> =</td></tr>
<tr><th id="515">515</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>, <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col9 ref" href="#109ADDrr" title='ADDrr' data-ref="109ADDrr">ADDrr</a>, <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#110Src" title='Src' data-ref="110Src">Src</a>);</td></tr>
<tr><th id="516">516</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td>  <i>// Make ADD instruction for immediate</i></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Offset" title='Offset' data-ref="103Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) {</td></tr>
<tr><th id="520">520</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="111ADDri" title='ADDri' data-type='const llvm::MCInstrDesc &amp;' data-ref="111ADDri">ADDri</dfn> =</td></tr>
<tr><th id="521">521</th><td>        TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(getADDriFromLEA(Opcode, Offset));</td></tr>
<tr><th id="522">522</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112SrcR" title='SrcR' data-type='const llvm::MachineOperand &amp;' data-ref="112SrcR">SrcR</dfn> = <a class="local col6 ref" href="#106SrcR1" title='SrcR1' data-ref="106SrcR1">SrcR1</a> == <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a> ? <a class="local col0 ref" href="#100Base" title='Base' data-ref="100Base">Base</a> : <a class="local col2 ref" href="#102Index" title='Index' data-ref="102Index">Index</a>;</td></tr>
<tr><th id="523">523</th><td>    <a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>, <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#111ADDri" title='ADDri' data-ref="111ADDri">ADDri</a>, <a class="local col5 ref" href="#105DstR" title='DstR' data-ref="105DstR">DstR</a>)</td></tr>
<tr><th id="524">524</th><td>                .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#112SrcR" title='SrcR' data-ref="112SrcR">SrcR</a>)</td></tr>
<tr><th id="525">525</th><td>                .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#103Offset" title='Offset' data-ref="103Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="526">526</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (<a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a>) {</td></tr>
<tr><th id="529">529</th><td>    <a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>);</td></tr>
<tr><th id="530">530</th><td>    <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a>;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="535">535</th><td><a class="tu type" href="#(anonymousnamespace)::FixupLEAPass" title='(anonymous namespace)::FixupLEAPass' data-ref="(anonymousnamespace)::FixupLEAPass">FixupLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupLEAPass::processInstrForSlow3OpLEA' data-type='llvm::MachineInstr * (anonymous namespace)::FixupLEAPass::processInstrForSlow3OpLEA(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">processInstrForSlow3OpLEA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn>,</td></tr>
<tr><th id="536">536</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>) {</td></tr>
<tr><th id="537">537</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="115LEAOpcode" title='LEAOpcode' data-type='const unsigned int' data-ref="115LEAOpcode">LEAOpcode</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="116Dst">Dst</dfn> =     <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="540">540</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="117Base">Base</dfn> =    <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="541">541</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="118Scale" title='Scale' data-type='const llvm::MachineOperand &amp;' data-ref="118Scale">Scale</dfn> =   <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>);</td></tr>
<tr><th id="542">542</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="119Index" title='Index' data-type='const llvm::MachineOperand &amp;' data-ref="119Index">Index</dfn> =   <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="120Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="120Offset">Offset</dfn> =  <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="544">544</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="121Segment" title='Segment' data-type='const llvm::MachineOperand &amp;' data-ref="121Segment">Segment</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (!(TII-&gt;<span class='error' title="no member named &apos;isThreeOperandsLEA&apos; in &apos;llvm::X86InstrInfo&apos;">isThreeOperandsLEA</span>(MI) ||</td></tr>
<tr><th id="547">547</th><td>        hasInefficientLEABaseReg(Base, Index)) ||</td></tr>
<tr><th id="548">548</th><td>      !TII-&gt;isSafeToClobberEFLAGS(MBB, MI) ||</td></tr>
<tr><th id="549">549</th><td>      Segment.getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>)</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122DstR" title='DstR' data-type='unsigned int' data-ref="122DstR">DstR</dfn> = <a class="local col6 ref" href="#116Dst" title='Dst' data-ref="116Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="553">553</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123BaseR" title='BaseR' data-type='unsigned int' data-ref="123BaseR">BaseR</dfn> = <a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="554">554</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124IndexR" title='IndexR' data-type='unsigned int' data-ref="124IndexR">IndexR</dfn> = <a class="local col9 ref" href="#119Index" title='Index' data-ref="119Index">Index</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125SSDstR" title='SSDstR' data-type='unsigned int' data-ref="125SSDstR">SSDstR</dfn> =</td></tr>
<tr><th id="556">556</th><td>      (LEAOpcode == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>) ? getX86SubSuperRegister(DstR, <var>64</var>) : DstR;</td></tr>
<tr><th id="557">557</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126IsScale1" title='IsScale1' data-type='bool' data-ref="126IsScale1">IsScale1</dfn> = <a class="local col8 ref" href="#118Scale" title='Scale' data-ref="118Scale">Scale</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var>;</td></tr>
<tr><th id="558">558</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127IsInefficientBase" title='IsInefficientBase' data-type='bool' data-ref="127IsInefficientBase">IsInefficientBase</dfn> = <a class="tu ref" href="#_ZL19isInefficientLEARegj" title='isInefficientLEAReg' data-use='c' data-ref="_ZL19isInefficientLEARegj">isInefficientLEAReg</a>(<a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a>);</td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128IsInefficientIndex" title='IsInefficientIndex' data-type='bool' data-ref="128IsInefficientIndex">IsInefficientIndex</dfn> = <a class="tu ref" href="#_ZL19isInefficientLEARegj" title='isInefficientLEAReg' data-use='c' data-ref="_ZL19isInefficientLEARegj">isInefficientLEAReg</a>(<a class="local col4 ref" href="#124IndexR" title='IndexR' data-ref="124IndexR">IndexR</a>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <i>// Skip these cases since it takes more than 2 instructions</i></td></tr>
<tr><th id="562">562</th><td><i>  // to replace the LEA instruction.</i></td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col7 ref" href="#127IsInefficientBase" title='IsInefficientBase' data-ref="127IsInefficientBase">IsInefficientBase</a> &amp;&amp; <a class="local col5 ref" href="#125SSDstR" title='SSDstR' data-ref="125SSDstR">SSDstR</a> == <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a> &amp;&amp; !<a class="local col6 ref" href="#126IsScale1" title='IsScale1' data-ref="126IsScale1">IsScale1</a>)</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (LEAOpcode == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span> &amp;&amp; IsInefficientBase &amp;&amp;</td></tr>
<tr><th id="566">566</th><td>      (IsInefficientIndex || !IsScale1))</td></tr>
<tr><th id="567">567</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="129DL" title='DL' data-type='const llvm::DebugLoc' data-ref="129DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="570">570</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="130ADDrr" title='ADDrr' data-type='const llvm::MCInstrDesc &amp;' data-ref="130ADDrr">ADDrr</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(getADDrrFromLEA(LEAOpcode));</td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="131ADDri" title='ADDri' data-type='const llvm::MCInstrDesc &amp;' data-ref="131ADDri">ADDri</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(getADDriFromLEA(LEAOpcode, Offset));</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Candidate to replace:&quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Candidate to replace:"</q>; <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="574">574</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { dbgs() &lt;&lt; &quot;FixLEA: Replaced by: &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FixLEA: Replaced by: "</q>;);</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i>// First try to replace LEA with one or two (for the 3-op LEA case)</i></td></tr>
<tr><th id="577">577</th><td><i>  // add instructions:</i></td></tr>
<tr><th id="578">578</th><td><i>  // 1.lea (%base,%index,1), %base =&gt; add %index,%base</i></td></tr>
<tr><th id="579">579</th><td><i>  // 2.lea (%base,%index,1), %index =&gt; add %base,%index</i></td></tr>
<tr><th id="580">580</th><td>  <b>if</b> (<a class="local col6 ref" href="#126IsScale1" title='IsScale1' data-ref="126IsScale1">IsScale1</a> &amp;&amp; (<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a> == <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a> || <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a> == <a class="local col4 ref" href="#124IndexR" title='IndexR' data-ref="124IndexR">IndexR</a>)) {</td></tr>
<tr><th id="581">581</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="132Src">Src</dfn> = <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a> == <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a> ? <a class="local col9 ref" href="#119Index" title='Index' data-ref="119Index">Index</a> : <a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a>;</td></tr>
<tr><th id="582">582</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="133NewMI">NewMI</dfn> =</td></tr>
<tr><th id="583">583</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col0 ref" href="#130ADDrr" title='ADDrr' data-ref="130ADDrr">ADDrr</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#132Src" title='Src' data-ref="132Src">Src</a>);</td></tr>
<tr><th id="584">584</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#133NewMI" title='NewMI' data-ref="133NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="585">585</th><td>    <i>// Create ADD instruction for the Offset in case of 3-Ops LEA.</i></td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL12hasLEAOffsetRKN4llvm14MachineOperandE" title='hasLEAOffset' data-use='c' data-ref="_ZL12hasLEAOffsetRKN4llvm14MachineOperandE">hasLEAOffset</a>(<a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>)) {</td></tr>
<tr><th id="587">587</th><td>      <a class="local col3 ref" href="#133NewMI" title='NewMI' data-ref="133NewMI">NewMI</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col1 ref" href="#131ADDri" title='ADDri' data-ref="131ADDri">ADDri</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>);</td></tr>
<tr><th id="588">588</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#133NewMI" title='NewMI' data-ref="133NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="589">589</th><td>    }</td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <a class="local col3 ref" href="#133NewMI" title='NewMI' data-ref="133NewMI">NewMI</a>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>  <i>// If the base is inefficient try switching the index and base operands,</i></td></tr>
<tr><th id="593">593</th><td><i>  // otherwise just break the 3-Ops LEA inst into 2-Ops LEA + ADD instruction:</i></td></tr>
<tr><th id="594">594</th><td><i>  // lea offset(%base,%index,scale),%dst =&gt;</i></td></tr>
<tr><th id="595">595</th><td><i>  // lea (%base,%index,scale); add offset,%dst</i></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (!<a class="local col7 ref" href="#127IsInefficientBase" title='IsInefficientBase' data-ref="127IsInefficientBase">IsInefficientBase</a> || (!<a class="local col8 ref" href="#128IsInefficientIndex" title='IsInefficientIndex' data-ref="128IsInefficientIndex">IsInefficientIndex</a> &amp;&amp; <a class="local col6 ref" href="#126IsScale1" title='IsScale1' data-ref="126IsScale1">IsScale1</a>)) {</td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="134NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="134NewMI">NewMI</dfn> = BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(LEAOpcode))</td></tr>
<tr><th id="598">598</th><td>                              .add(Dst)</td></tr>
<tr><th id="599">599</th><td>                              .add(IsInefficientBase ? Index : Base)</td></tr>
<tr><th id="600">600</th><td>                              .add(Scale)</td></tr>
<tr><th id="601">601</th><td>                              .add(IsInefficientBase ? Base : Index)</td></tr>
<tr><th id="602">602</th><td>                              .addImm(<var>0</var>)</td></tr>
<tr><th id="603">603</th><td>                              .add(Segment);</td></tr>
<tr><th id="604">604</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#134NewMI" title='NewMI' data-ref="134NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="605">605</th><td>    <i>// Create ADD instruction for the Offset in case of 3-Ops LEA.</i></td></tr>
<tr><th id="606">606</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL12hasLEAOffsetRKN4llvm14MachineOperandE" title='hasLEAOffset' data-use='c' data-ref="_ZL12hasLEAOffsetRKN4llvm14MachineOperandE">hasLEAOffset</a>(<a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>)) {</td></tr>
<tr><th id="607">607</th><td>      <a class="local col4 ref" href="#134NewMI" title='NewMI' data-ref="134NewMI">NewMI</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col1 ref" href="#131ADDri" title='ADDri' data-ref="131ADDri">ADDri</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>);</td></tr>
<tr><th id="608">608</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#134NewMI" title='NewMI' data-ref="134NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="609">609</th><td>    }</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="local col4 ref" href="#134NewMI" title='NewMI' data-ref="134NewMI">NewMI</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td>  <i>// Handle the rest of the cases with inefficient base register:</i></td></tr>
<tr><th id="613">613</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SSDstR != BaseR &amp;&amp; &quot;SSDstR == BaseR should be handled already!&quot;) ? void (0) : __assert_fail (&quot;SSDstR != BaseR &amp;&amp; \&quot;SSDstR == BaseR should be handled already!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp&quot;, 613, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125SSDstR" title='SSDstR' data-ref="125SSDstR">SSDstR</a> != <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a> &amp;&amp; <q>"SSDstR == BaseR should be handled already!"</q>);</td></tr>
<tr><th id="614">614</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsInefficientBase &amp;&amp; &quot;efficient base should be handled already!&quot;) ? void (0) : __assert_fail (&quot;IsInefficientBase &amp;&amp; \&quot;efficient base should be handled already!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp&quot;, 614, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#127IsInefficientBase" title='IsInefficientBase' data-ref="127IsInefficientBase">IsInefficientBase</a> &amp;&amp; <q>"efficient base should be handled already!"</q>);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <i>// lea (%base,%index,1), %dst =&gt; mov %base,%dst; add %index,%dst</i></td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col6 ref" href="#126IsScale1" title='IsScale1' data-ref="126IsScale1">IsScale1</a> &amp;&amp; !<a class="tu ref" href="#_ZL12hasLEAOffsetRKN4llvm14MachineOperandE" title='hasLEAOffset' data-use='c' data-ref="_ZL12hasLEAOffsetRKN4llvm14MachineOperandE">hasLEAOffset</a>(<a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>)) {</td></tr>
<tr><th id="618">618</th><td>    <em>bool</em> <dfn class="local col5 decl" id="135BIK" title='BIK' data-type='bool' data-ref="135BIK">BIK</dfn> = <a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp; <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a> != <a class="local col4 ref" href="#124IndexR" title='IndexR' data-ref="124IndexR">IndexR</a>;</td></tr>
<tr><th id="619">619</th><td>    <a class="tu member" href="#(anonymousnamespace)::FixupLEAPass::TII" title='(anonymous namespace)::FixupLEAPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupLEAPass::TII">TII</a>-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>, <a class="local col3 ref" href="#123BaseR" title='BaseR' data-ref="123BaseR">BaseR</a>, <a class="local col5 ref" href="#135BIK" title='BIK' data-ref="135BIK">BIK</a>);</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { MI.getPrevNode()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getPrevNodeEv" title='llvm::ilist_node_with_parent::getPrevNode' data-ref="_ZN4llvm22ilist_node_with_parent11getPrevNodeEv">getPrevNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="136NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="136NewMI">NewMI</dfn> =</td></tr>
<tr><th id="623">623</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col0 ref" href="#130ADDrr" title='ADDrr' data-ref="130ADDrr">ADDrr</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Index" title='Index' data-ref="119Index">Index</a>);</td></tr>
<tr><th id="624">624</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#136NewMI" title='NewMI' data-ref="136NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="625">625</th><td>    <b>return</b> <a class="local col6 ref" href="#136NewMI" title='NewMI' data-ref="136NewMI">NewMI</a>;</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td>  <i>// lea offset(%base,%index,scale), %dst =&gt;</i></td></tr>
<tr><th id="628">628</th><td><i>  // lea offset( ,%index,scale), %dst; add %base,%dst</i></td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="137NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="137NewMI">NewMI</dfn> = BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(LEAOpcode))</td></tr>
<tr><th id="630">630</th><td>                            .add(Dst)</td></tr>
<tr><th id="631">631</th><td>                            .addReg(<var>0</var>)</td></tr>
<tr><th id="632">632</th><td>                            .add(Scale)</td></tr>
<tr><th id="633">633</th><td>                            .add(Index)</td></tr>
<tr><th id="634">634</th><td>                            .add(Offset)</td></tr>
<tr><th id="635">635</th><td>                            .add(Segment);</td></tr>
<tr><th id="636">636</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#137NewMI" title='NewMI' data-ref="137NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <a class="local col7 ref" href="#137NewMI" title='NewMI' data-ref="137NewMI">NewMI</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col9 ref" href="#129DL" title='DL' data-ref="129DL">DL</a>, <a class="local col0 ref" href="#130ADDrr" title='ADDrr' data-ref="130ADDrr">ADDrr</a>, <a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#122DstR" title='DstR' data-ref="122DstR">DstR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a>);</td></tr>
<tr><th id="639">639</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-fixup-LEAs&quot;)) { NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#137NewMI" title='NewMI' data-ref="137NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="640">640</th><td>  <b>return</b> <a class="local col7 ref" href="#137NewMI" title='NewMI' data-ref="137NewMI">NewMI</a>;</td></tr>
<tr><th id="641">641</th><td>}</td></tr>
<tr><th id="642">642</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
