{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.41,
          "width": 0.41
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.15
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "courtyards_overlap|128805001|88620001|769229ae-2410-4433-811e-e450060373b2|aed9d8ac-fb41-4517-a2d3-5677b855dfbe"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "ignore",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_copper_edge_clearance": 0.075,
        "min_hole_clearance": 0.19999999999999998,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.09999999999999999,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.09
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.15
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "lpddr5-sodimm.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "110Ohm-diff-lpddr5-clk",
        "nets": [
          "/LPDDR5/LPDDR5.CK_A_N",
          "/LPDDR5/LPDDR5.CK_A_P",
          "/LPDDR5/LPDDR5.RDQS_A_0_N",
          "/LPDDR5/LPDDR5.RDQS_A_0_P",
          "/LPDDR5/LPDDR5.RDQS_A_1_N",
          "/LPDDR5/LPDDR5.RDQS_A_1_P",
          "/LPDDR5/LPDDR5.WCK_A_0_N",
          "/LPDDR5/LPDDR5.WCK_A_0_P",
          "/LPDDR5/LPDDR5.WCK_A_1_N",
          "/LPDDR5/LPDDR5.WCK_A_1_P",
          "/SODIMM/LPDDR5_HV.CK_A_N",
          "/SODIMM/LPDDR5_HV.CK_A_P",
          "/SODIMM/LPDDR5_HV.RDQS_A_0_N",
          "/SODIMM/LPDDR5_HV.RDQS_A_0_P",
          "/SODIMM/LPDDR5_HV.RDQS_A_1_N",
          "/SODIMM/LPDDR5_HV.RDQS_A_1_P",
          "/SODIMM/LPDDR5_HV.WCK_A_0_N",
          "/SODIMM/LPDDR5_HV.WCK_A_0_P",
          "/SODIMM/LPDDR5_HV.WCK_A_1_N",
          "/SODIMM/LPDDR5_HV.WCK_A_1_P",
          "/Translators/CK_A_{VTI}_N",
          "/Translators/CK_A_{VTI}_P",
          "/Translators/CK_A_{VT}_N",
          "/Translators/CK_A_{VT}_P",
          "/Translators/RDQS_{VTI}_A0_N",
          "/Translators/RDQS_{VTI}_A0_P",
          "/Translators/RDQS_{VTI}_A1_N",
          "/Translators/RDQS_{VTI}_A1_P",
          "/Translators/RDQS_{VT}_A0_N",
          "/Translators/RDQS_{VT}_A0_P",
          "/Translators/RDQS_{VT}_A1_N",
          "/Translators/RDQS_{VT}_A1_P",
          "/Translators/WCK_A0_{VTI}_N",
          "/Translators/WCK_A0_{VTI}_P",
          "/Translators/WCK_A0_{VT}_N",
          "/Translators/WCK_A0_{VT}_P",
          "/Translators/WCK_A1_{VTI}_N",
          "/Translators/WCK_A1_{VTI}_P",
          "/Translators/WCK_A1_{VT}_N",
          "/Translators/WCK_A1_{VT}_P"
        ],
        "pcb_color": "rgb(255, 0, 185)",
        "schematic_color": "rgb(255, 0, 181)",
        "track_width": 0.15,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "65Ohm-se-lpddr5-cmd/ctrl",
        "nets": [
          "/LPDDR5/LPDDR5.CA_A0",
          "/LPDDR5/LPDDR5.CA_A1",
          "/LPDDR5/LPDDR5.CA_A2",
          "/LPDDR5/LPDDR5.CA_A3",
          "/LPDDR5/LPDDR5.CA_A4",
          "/LPDDR5/LPDDR5.CA_A5",
          "/LPDDR5/LPDDR5.CA_A6",
          "/LPDDR5/LPDDR5.CS_A0",
          "/LPDDR5/LPDDR5.CS_A1",
          "/SODIMM/LPDDR5_HV.CA_A0",
          "/SODIMM/LPDDR5_HV.CA_A1",
          "/SODIMM/LPDDR5_HV.CA_A2",
          "/SODIMM/LPDDR5_HV.CA_A3",
          "/SODIMM/LPDDR5_HV.CA_A4",
          "/SODIMM/LPDDR5_HV.CA_A5",
          "/SODIMM/LPDDR5_HV.CA_A6",
          "/SODIMM/LPDDR5_HV.CS_A0",
          "/SODIMM/LPDDR5_HV.CS_A1",
          "/Translators/CA_{VTI}_A0",
          "/Translators/CA_{VTI}_A1",
          "/Translators/CA_{VTI}_A2",
          "/Translators/CA_{VTI}_A3",
          "/Translators/CA_{VTI}_A4",
          "/Translators/CA_{VTI}_A5",
          "/Translators/CA_{VTI}_A6",
          "/Translators/CA_{VT}_A0",
          "/Translators/CA_{VT}_A1",
          "/Translators/CA_{VT}_A2",
          "/Translators/CA_{VT}_A3",
          "/Translators/CA_{VT}_A4",
          "/Translators/CA_{VT}_A5",
          "/Translators/CA_{VT}_A6",
          "/Translators/CS_{VTI}_A0",
          "/Translators/CS_{VTI}_A1",
          "/Translators/CS_{VT}_A0",
          "/Translators/CS_{VT}_A1"
        ],
        "pcb_color": "rgb(255, 245, 5)",
        "schematic_color": "rgb(255, 216, 82)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "65Ohm-se-lpddr5-data",
        "nets": [
          "/LPDDR5/LPDDR5.DMI_A0",
          "/LPDDR5/LPDDR5.DMI_A1",
          "/LPDDR5/LPDDR5.DQ_A0",
          "/LPDDR5/LPDDR5.DQ_A1",
          "/LPDDR5/LPDDR5.DQ_A10",
          "/LPDDR5/LPDDR5.DQ_A11",
          "/LPDDR5/LPDDR5.DQ_A12",
          "/LPDDR5/LPDDR5.DQ_A13",
          "/LPDDR5/LPDDR5.DQ_A14",
          "/LPDDR5/LPDDR5.DQ_A15",
          "/LPDDR5/LPDDR5.DQ_A2",
          "/LPDDR5/LPDDR5.DQ_A3",
          "/LPDDR5/LPDDR5.DQ_A4",
          "/LPDDR5/LPDDR5.DQ_A5",
          "/LPDDR5/LPDDR5.DQ_A6",
          "/LPDDR5/LPDDR5.DQ_A7",
          "/LPDDR5/LPDDR5.DQ_A8",
          "/LPDDR5/LPDDR5.DQ_A9",
          "/SODIMM/LPDDR5_HV.DQ_A0",
          "/SODIMM/LPDDR5_HV.DQ_A1",
          "/SODIMM/LPDDR5_HV.DQ_A10",
          "/SODIMM/LPDDR5_HV.DQ_A11",
          "/SODIMM/LPDDR5_HV.DQ_A12",
          "/SODIMM/LPDDR5_HV.DQ_A13",
          "/SODIMM/LPDDR5_HV.DQ_A14",
          "/SODIMM/LPDDR5_HV.DQ_A15",
          "/SODIMM/LPDDR5_HV.DQ_A2",
          "/SODIMM/LPDDR5_HV.DQ_A3",
          "/SODIMM/LPDDR5_HV.DQ_A4",
          "/SODIMM/LPDDR5_HV.DQ_A5",
          "/SODIMM/LPDDR5_HV.DQ_A6",
          "/SODIMM/LPDDR5_HV.DQ_A7",
          "/SODIMM/LPDDR5_HV.DQ_A8",
          "/SODIMM/LPDDR5_HV.DQ_A9",
          "/Translators/DQA_{VTI}0",
          "/Translators/DQA_{VTI}1",
          "/Translators/DQA_{VTI}10",
          "/Translators/DQA_{VTI}11",
          "/Translators/DQA_{VTI}12",
          "/Translators/DQA_{VTI}13",
          "/Translators/DQA_{VTI}14",
          "/Translators/DQA_{VTI}15",
          "/Translators/DQA_{VTI}2",
          "/Translators/DQA_{VTI}3",
          "/Translators/DQA_{VTI}4",
          "/Translators/DQA_{VTI}5",
          "/Translators/DQA_{VTI}6",
          "/Translators/DQA_{VTI}7",
          "/Translators/DQA_{VTI}8",
          "/Translators/DQA_{VTI}9",
          "/Translators/DQA_{VT}0",
          "/Translators/DQA_{VT}1",
          "/Translators/DQA_{VT}10",
          "/Translators/DQA_{VT}11",
          "/Translators/DQA_{VT}12",
          "/Translators/DQA_{VT}13",
          "/Translators/DQA_{VT}14",
          "/Translators/DQA_{VT}15",
          "/Translators/DQA_{VT}2",
          "/Translators/DQA_{VT}3",
          "/Translators/DQA_{VT}4",
          "/Translators/DQA_{VT}5",
          "/Translators/DQA_{VT}6",
          "/Translators/DQA_{VT}7",
          "/Translators/DQA_{VT}8",
          "/Translators/DQA_{VT}9"
        ],
        "pcb_color": "rgb(5, 255, 53)",
        "schematic_color": "rgb(83, 255, 34)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "nets": [
          "+1V8",
          "/Power supply/VLED",
          "FPGA_VDDQ",
          "VDD1",
          "VDD2H",
          "VDD2L",
          "VDDQ",
          "VDD_TL"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 0, 0)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 11.811023622047244
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": "lpddr5-sodimm.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "Pg. ",
      "intersheets_ref_short": false,
      "intersheets_ref_show": true,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "239015f0-3f9a-4270-9961-5849571f87d5",
      ""
    ],
    [
      "afd026d6-1a56-4fdd-8c33-af6dc6bd4334",
      "Translators"
    ],
    [
      "00000000-0000-0000-0000-00005fdc4a05",
      "SODIMM"
    ],
    [
      "00000000-0000-0000-0000-00005ff943ac",
      "LPDDR5"
    ],
    [
      "6dc6d680-4b07-4d6c-9fb2-b5a24aa4dc23",
      "Power supply"
    ],
    [
      "8adcc1be-2c9d-4a74-8495-a80f2576dd72",
      "LDO"
    ],
    [
      "7f9a7a05-e476-41f3-bab7-e77bd3fded50",
      "LDO1"
    ],
    [
      "c5e88e8f-0d93-4d57-bc0c-201a3548a517",
      "LDO2"
    ],
    [
      "c657c8c0-fcbe-4585-877c-cc834091467a",
      "LDO3"
    ]
  ],
  "text_variables": {}
}
