0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/KANG Jian/Desktop/Verilog_everyday/dc_shell_prj_temp/behav_sim/BCD_encoder_tb.v,1556185774,verilog,,,,BCD_encoder_tb,,,,,,,,
C:/Users/KANG Jian/Desktop/Verilog_everyday/dc_shell_prj_temp/rtl/BCD_encoder.v,1555943051,verilog,,C:/Users/KANG Jian/Desktop/Verilog_everyday/dc_shell_prj_temp/behav_sim/BCD_encoder_tb.v,,BCD_encoder,,,,,,,,
C:/Users/KANG Jian/Desktop/Verilog_everyday/fpga_test/bcd_encoder_test/bcd_encoder_test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
