{"Source Block": ["oh/elink/dv/elink_e16_model.v@4317:4333@HdlStmProcess", "   //#######################################\n   //# Architectural entries state tracking\n   //# (written/read transactions tracking)\n   //#######################################\n\n   always @ (posedge txo_lclk or posedge reset)\n     if(reset)\n       fifo_trans[AE+1:0] <= {{(AE+1){1'b0}},1'b1};\n     else if(tran_written & ~tran_read)\n       fifo_trans[AE+1:0] <= {fifo_trans[AE:0],1'b0};\n     else if(tran_read & ~tran_written)\n       fifo_trans[AE+1:0] <= {1'b0,fifo_trans[AE+1:1]};\n\n   //# we start new read if:\n   //# 1. there is an indication of the first written transaction\n   //# 2. transaction is read and the new one is written at the same cycle\n   //# 3. transaction is read but there are more already written indicated by fifo_trans\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[4322, "   always @ (posedge txo_lclk or posedge reset)\n"], [4323, "     if(reset)\n"], [4324, "       fifo_trans[AE+1:0] <= {{(AE+1){1'b0}},1'b1};\n"], [4325, "     else if(tran_written & ~tran_read)\n"], [4326, "       fifo_trans[AE+1:0] <= {fifo_trans[AE:0],1'b0};\n"], [4327, "     else if(tran_read & ~tran_written)\n"], [4328, "       fifo_trans[AE+1:0] <= {1'b0,fifo_trans[AE+1:1]};\n"]], "Add": [[4328, "   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n"], [4328, "                                      traninfo1_tlc[2*LW-1:0],\n"], [4328, "                                      traninfo2_tlc[2*LW-1:4]};\n"]]}}