<stg><name>dut</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_V = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_V_2 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_V_3 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_V_4 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_V_5 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_V_6 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_V_7 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_V_8 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp_V_9 = alloca i27

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:9  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i27* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [1 x i8]* @p_str167)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:10  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i27* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str156, i32 0, i32 0, [1 x i8]* @p_str157, [1 x i8]* @p_str158, [1 x i8]* @p_str159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str160, [1 x i8]* @p_str161)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="27">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i27* %strm_in_V_V), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="27">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i27* %strm_out_V_V), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i4 [ 0, %.preheader.preheader ], [ %i, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln23 = icmp eq i4 %i_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln23, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:0  %tmp_V_14 = call i27 @_ssdm_op_Read.ap_fifo.volatile.i27P(i27* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:1  switch i4 %i_0, label %branch8 [
    i4 0, label %..preheader.backedge_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch7:0  store i27 %tmp_V_14, i27* %tmp_V_8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch6:0  store i27 %tmp_V_14, i27* %tmp_V_7

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch5:0  store i27 %tmp_V_14, i27* %tmp_V_6

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch4:0  store i27 %tmp_V_14, i27* %tmp_V_5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch3:0  store i27 %tmp_V_14, i27* %tmp_V_4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch2:0  store i27 %tmp_V_14, i27* %tmp_V_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch1:0  store i27 %tmp_V_14, i27* %tmp_V_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
..preheader.backedge_crit_edge:0  store i27 %tmp_V_14, i27* %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
..preheader.backedge_crit_edge:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
branch8:0  store i27 %tmp_V_14, i27* %tmp_V_9

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
<literal name="i_0" val="!2"/>
<literal name="i_0" val="!3"/>
<literal name="i_0" val="!4"/>
<literal name="i_0" val="!5"/>
<literal name="i_0" val="!6"/>
<literal name="i_0" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="27">
<![CDATA[
:0  %tmp_V_load = load i27* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="27" op_0_bw="27">
<![CDATA[
:1  %tmp_V_2_load = load i27* %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27">
<![CDATA[
:2  %tmp_V_3_load = load i27* %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V_3_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="27" op_0_bw="27">
<![CDATA[
:3  %tmp_V_4_load = load i27* %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="27" op_0_bw="27">
<![CDATA[
:4  %tmp_V_5_load = load i27* %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="27" op_0_bw="27">
<![CDATA[
:5  %tmp_V_6_load = load i27* %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="27">
<![CDATA[
:6  %tmp_V_7_load = load i27* %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="27" op_0_bw="27">
<![CDATA[
:7  %tmp_V_8_load = load i27* %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="27" op_0_bw="27">
<![CDATA[
:8  %tmp_V_9_load = load i27* %tmp_V_9

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="54" op_0_bw="54" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="16" op_11_bw="16" op_12_bw="13" op_13_bw="10" op_14_bw="14" op_15_bw="15" op_16_bw="14" op_17_bw="12" op_18_bw="13" op_19_bw="13" op_20_bw="14" op_21_bw="15" op_22_bw="11" op_23_bw="12" op_24_bw="13" op_25_bw="9" op_26_bw="9" op_27_bw="11" op_28_bw="13" op_29_bw="13" op_30_bw="12" op_31_bw="12" op_32_bw="10" op_33_bw="10" op_34_bw="13" op_35_bw="12" op_36_bw="15" op_37_bw="11" op_38_bw="12" op_39_bw="12" op_40_bw="14" op_41_bw="9" op_42_bw="12" op_43_bw="13" op_44_bw="9" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="10" op_49_bw="12" op_50_bw="12" op_51_bw="11" op_52_bw="9" op_53_bw="9" op_54_bw="11" op_55_bw="12" op_56_bw="12" op_57_bw="9" op_58_bw="13" op_59_bw="11" op_60_bw="9" op_61_bw="12" op_62_bw="13" op_63_bw="11" op_64_bw="9" op_65_bw="9" op_66_bw="11" op_67_bw="11" op_68_bw="9" op_69_bw="12" op_70_bw="11" op_71_bw="11" op_72_bw="14" op_73_bw="11" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="11" op_78_bw="11" op_79_bw="13" op_80_bw="13" op_81_bw="11" op_82_bw="14" op_83_bw="12" op_84_bw="13" op_85_bw="14" op_86_bw="15" op_87_bw="13" op_88_bw="10" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="11" op_93_bw="10" op_94_bw="11" op_95_bw="10" op_96_bw="11" op_97_bw="12" op_98_bw="12" op_99_bw="10" op_100_bw="10" op_101_bw="12" op_102_bw="10" op_103_bw="12" op_104_bw="10" op_105_bw="11" op_106_bw="10" op_107_bw="11" op_108_bw="11" op_109_bw="11" op_110_bw="13" op_111_bw="12" op_112_bw="12" op_113_bw="10" op_114_bw="11" op_115_bw="10" op_116_bw="11" op_117_bw="10" op_118_bw="13" op_119_bw="15" op_120_bw="13" op_121_bw="12" op_122_bw="10" op_123_bw="10" op_124_bw="11" op_125_bw="10" op_126_bw="11" op_127_bw="12" op_128_bw="12" op_129_bw="10" op_130_bw="11" op_131_bw="10" op_132_bw="12" op_133_bw="12" op_134_bw="14" op_135_bw="11" op_136_bw="27">
<![CDATA[
:9  %call_ret = call fastcc { i27, i27 } @mlp_xcel(i27 %tmp_V_load, i27 %tmp_V_2_load, i27 %tmp_V_3_load, i27 %tmp_V_4_load, i27 %tmp_V_5_load, i27 %tmp_V_6_load, i27 %tmp_V_7_load, i27 %tmp_V_8_load, i27 %tmp_V_9_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="54" op_0_bw="54" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="16" op_11_bw="16" op_12_bw="13" op_13_bw="10" op_14_bw="14" op_15_bw="15" op_16_bw="14" op_17_bw="12" op_18_bw="13" op_19_bw="13" op_20_bw="14" op_21_bw="15" op_22_bw="11" op_23_bw="12" op_24_bw="13" op_25_bw="9" op_26_bw="9" op_27_bw="11" op_28_bw="13" op_29_bw="13" op_30_bw="12" op_31_bw="12" op_32_bw="10" op_33_bw="10" op_34_bw="13" op_35_bw="12" op_36_bw="15" op_37_bw="11" op_38_bw="12" op_39_bw="12" op_40_bw="14" op_41_bw="9" op_42_bw="12" op_43_bw="13" op_44_bw="9" op_45_bw="11" op_46_bw="12" op_47_bw="13" op_48_bw="10" op_49_bw="12" op_50_bw="12" op_51_bw="11" op_52_bw="9" op_53_bw="9" op_54_bw="11" op_55_bw="12" op_56_bw="12" op_57_bw="9" op_58_bw="13" op_59_bw="11" op_60_bw="9" op_61_bw="12" op_62_bw="13" op_63_bw="11" op_64_bw="9" op_65_bw="9" op_66_bw="11" op_67_bw="11" op_68_bw="9" op_69_bw="12" op_70_bw="11" op_71_bw="11" op_72_bw="14" op_73_bw="11" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="11" op_78_bw="11" op_79_bw="13" op_80_bw="13" op_81_bw="11" op_82_bw="14" op_83_bw="12" op_84_bw="13" op_85_bw="14" op_86_bw="15" op_87_bw="13" op_88_bw="10" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="11" op_93_bw="10" op_94_bw="11" op_95_bw="10" op_96_bw="11" op_97_bw="12" op_98_bw="12" op_99_bw="10" op_100_bw="10" op_101_bw="12" op_102_bw="10" op_103_bw="12" op_104_bw="10" op_105_bw="11" op_106_bw="10" op_107_bw="11" op_108_bw="11" op_109_bw="11" op_110_bw="13" op_111_bw="12" op_112_bw="12" op_113_bw="10" op_114_bw="11" op_115_bw="10" op_116_bw="11" op_117_bw="10" op_118_bw="13" op_119_bw="15" op_120_bw="13" op_121_bw="12" op_122_bw="10" op_123_bw="10" op_124_bw="11" op_125_bw="10" op_126_bw="11" op_127_bw="12" op_128_bw="12" op_129_bw="10" op_130_bw="11" op_131_bw="10" op_132_bw="12" op_133_bw="12" op_134_bw="14" op_135_bw="11" op_136_bw="27">
<![CDATA[
:9  %call_ret = call fastcc { i27, i27 } @mlp_xcel(i27 %tmp_V_load, i27 %tmp_V_2_load, i27 %tmp_V_3_load, i27 %tmp_V_4_load, i27 %tmp_V_5_load, i27 %tmp_V_6_load, i27 %tmp_V_7_load, i27 %tmp_V_8_load, i27 %tmp_V_9_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="27" op_0_bw="54">
<![CDATA[
:10  %mean_output_V = extractvalue { i27, i27 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="mean_output_V"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="27" op_0_bw="54">
<![CDATA[
:11  %variance_output_V = extractvalue { i27, i27 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="variance_output_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i27P(i27* %strm_out_V_V, i27 %mean_output_V)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="0">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i27P(i27* %strm_out_V_V, i27 %variance_output_V)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0">
<![CDATA[
:14  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
