

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_160_1'
================================================================
* Date:           Sun Oct 12 09:48:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32794|    32794|  0.328 ms|  0.328 ms|  32794|  32794|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_160_1  |    32792|    32792|        26|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     649|     192|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     649|     319|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U77  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln160_fu_205_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln160_fu_199_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln161_fu_259_p2   |       xor|   0|  0|  33|          32|          33|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  71|          65|          53|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_15    |   9|          2|   16|         32|
    |i_fu_68                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335  |  13|   0|   13|          0|
    |add_i2_reg_355                                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                      |   1|   0|    1|          0|
    |i_fu_68                                                                               |  16|   0|   16|          0|
    |sig_reg_360                                                                           |  32|   0|   32|          0|
    |tmp_6_reg_340                                                                         |  32|   0|   32|          0|
    |tmp_7_reg_350                                                                         |  32|   0|   32|          0|
    |trunc_ln161_reg_315                                                                   |   2|   0|    2|          0|
    |trunc_ln_reg_365                                                                      |  16|   0|   16|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335  |  64|  32|   13|          0|
    |tmp_6_reg_340                                                                         |  64|  32|   32|          0|
    |trunc_ln161_reg_315                                                                   |  64|  32|    2|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 649| 192|  351|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_828_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_828_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_828_p_opcode                                                                   |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_828_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_828_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_613_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_613_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_613_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_613_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_832_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_832_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_832_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_832_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_836_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_836_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_836_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|grp_fu_836_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_160_1|  return value|
|x_address0                                                                            |  out|   13|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_2_address0                                                                          |  out|   13|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_4_address0                                                                          |  out|   13|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_6_address0                                                                          |  out|   13|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

