// Seed: 3320552128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = (-1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input logic   id_1
);
  initial id_3 <= 1;
  assign id_4 = id_3;
  wire id_5;
  rtran (.id_0((1'h0) - -1), .id_1(-1'b0), .id_2(id_3.id_1), .id_3(id_0));
  wire id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6
  );
endmodule
