#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12965a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1293c50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1294b10 .functor NOT 1, L_0x130f300, C4<0>, C4<0>, C4<0>;
L_0x130f010 .functor XOR 8, L_0x130edb0, L_0x130ef70, C4<00000000>, C4<00000000>;
L_0x130f1f0 .functor XOR 8, L_0x130f010, L_0x130f120, C4<00000000>, C4<00000000>;
v0x130c990_0 .net *"_ivl_10", 7 0, L_0x130f120;  1 drivers
v0x130ca90_0 .net *"_ivl_12", 7 0, L_0x130f1f0;  1 drivers
v0x130cb70_0 .net *"_ivl_2", 7 0, L_0x130ed10;  1 drivers
v0x130cc30_0 .net *"_ivl_4", 7 0, L_0x130edb0;  1 drivers
v0x130cd10_0 .net *"_ivl_6", 7 0, L_0x130ef70;  1 drivers
v0x130ce40_0 .net *"_ivl_8", 7 0, L_0x130f010;  1 drivers
v0x130cf20_0 .net "areset", 0 0, L_0x12951c0;  1 drivers
v0x130cfc0_0 .var "clk", 0 0;
v0x130d060_0 .net "predict_history_dut", 6 0, v0x130bbb0_0;  1 drivers
v0x130d1b0_0 .net "predict_history_ref", 6 0, L_0x130eb80;  1 drivers
v0x130d250_0 .net "predict_pc", 6 0, L_0x130de10;  1 drivers
v0x130d2f0_0 .net "predict_taken_dut", 0 0, v0x130be80_0;  1 drivers
v0x130d390_0 .net "predict_taken_ref", 0 0, L_0x130e9c0;  1 drivers
v0x130d430_0 .net "predict_valid", 0 0, v0x1308e50_0;  1 drivers
v0x130d4d0_0 .var/2u "stats1", 223 0;
v0x130d570_0 .var/2u "strobe", 0 0;
v0x130d630_0 .net "tb_match", 0 0, L_0x130f300;  1 drivers
v0x130d7e0_0 .net "tb_mismatch", 0 0, L_0x1294b10;  1 drivers
v0x130d880_0 .net "train_history", 6 0, L_0x130e3c0;  1 drivers
v0x130d940_0 .net "train_mispredicted", 0 0, L_0x130e260;  1 drivers
v0x130d9e0_0 .net "train_pc", 6 0, L_0x130e550;  1 drivers
v0x130daa0_0 .net "train_taken", 0 0, L_0x130e040;  1 drivers
v0x130db40_0 .net "train_valid", 0 0, v0x13097d0_0;  1 drivers
v0x130dbe0_0 .net "wavedrom_enable", 0 0, v0x13098a0_0;  1 drivers
v0x130dc80_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1309940_0;  1 drivers
v0x130dd20_0 .net "wavedrom_title", 511 0, v0x1309a20_0;  1 drivers
L_0x130ed10 .concat [ 7 1 0 0], L_0x130eb80, L_0x130e9c0;
L_0x130edb0 .concat [ 7 1 0 0], L_0x130eb80, L_0x130e9c0;
L_0x130ef70 .concat [ 7 1 0 0], v0x130bbb0_0, v0x130be80_0;
L_0x130f120 .concat [ 7 1 0 0], L_0x130eb80, L_0x130e9c0;
L_0x130f300 .cmp/eeq 8, L_0x130ed10, L_0x130f1f0;
S_0x12dadf0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1293c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x12e6530 .param/l "LNT" 0 3 22, C4<01>;
P_0x12e6570 .param/l "LT" 0 3 22, C4<10>;
P_0x12e65b0 .param/l "SNT" 0 3 22, C4<00>;
P_0x12e65f0 .param/l "ST" 0 3 22, C4<11>;
P_0x12e6630 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x12c0c90 .functor XOR 7, v0x1306ff0_0, L_0x130de10, C4<0000000>, C4<0000000>;
L_0x12af8a0 .functor XOR 7, L_0x130e3c0, L_0x130e550, C4<0000000>, C4<0000000>;
v0x12d3c20_0 .net *"_ivl_11", 0 0, L_0x130e8d0;  1 drivers
L_0x7f391e0dc1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12d3ef0_0 .net *"_ivl_12", 0 0, L_0x7f391e0dc1c8;  1 drivers
L_0x7f391e0dc210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1294940_0 .net *"_ivl_16", 6 0, L_0x7f391e0dc210;  1 drivers
v0x1294b80_0 .net *"_ivl_4", 1 0, L_0x130e6e0;  1 drivers
v0x1294d50_0 .net *"_ivl_6", 8 0, L_0x130e7e0;  1 drivers
L_0x7f391e0dc180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12952b0_0 .net *"_ivl_9", 1 0, L_0x7f391e0dc180;  1 drivers
v0x1306cd0_0 .net "areset", 0 0, L_0x12951c0;  alias, 1 drivers
v0x1306d90_0 .net "clk", 0 0, v0x130cfc0_0;  1 drivers
v0x1306e50 .array "pht", 0 127, 1 0;
v0x1306f10_0 .net "predict_history", 6 0, L_0x130eb80;  alias, 1 drivers
v0x1306ff0_0 .var "predict_history_r", 6 0;
v0x13070d0_0 .net "predict_index", 6 0, L_0x12c0c90;  1 drivers
v0x13071b0_0 .net "predict_pc", 6 0, L_0x130de10;  alias, 1 drivers
v0x1307290_0 .net "predict_taken", 0 0, L_0x130e9c0;  alias, 1 drivers
v0x1307350_0 .net "predict_valid", 0 0, v0x1308e50_0;  alias, 1 drivers
v0x1307410_0 .net "train_history", 6 0, L_0x130e3c0;  alias, 1 drivers
v0x13074f0_0 .net "train_index", 6 0, L_0x12af8a0;  1 drivers
v0x13075d0_0 .net "train_mispredicted", 0 0, L_0x130e260;  alias, 1 drivers
v0x1307690_0 .net "train_pc", 6 0, L_0x130e550;  alias, 1 drivers
v0x1307770_0 .net "train_taken", 0 0, L_0x130e040;  alias, 1 drivers
v0x1307830_0 .net "train_valid", 0 0, v0x13097d0_0;  alias, 1 drivers
E_0x12a6520 .event posedge, v0x1306cd0_0, v0x1306d90_0;
L_0x130e6e0 .array/port v0x1306e50, L_0x130e7e0;
L_0x130e7e0 .concat [ 7 2 0 0], L_0x12c0c90, L_0x7f391e0dc180;
L_0x130e8d0 .part L_0x130e6e0, 1, 1;
L_0x130e9c0 .functor MUXZ 1, L_0x7f391e0dc1c8, L_0x130e8d0, v0x1308e50_0, C4<>;
L_0x130eb80 .functor MUXZ 7, L_0x7f391e0dc210, v0x1306ff0_0, v0x1308e50_0, C4<>;
S_0x1297dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x12dadf0;
 .timescale -12 -12;
v0x12d3800_0 .var/i "i", 31 0;
S_0x1307a50 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1293c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1307c00 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x12951c0 .functor BUFZ 1, v0x1308f20_0, C4<0>, C4<0>, C4<0>;
L_0x7f391e0dc0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13086e0_0 .net *"_ivl_10", 0 0, L_0x7f391e0dc0a8;  1 drivers
L_0x7f391e0dc0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x13087c0_0 .net *"_ivl_14", 6 0, L_0x7f391e0dc0f0;  1 drivers
L_0x7f391e0dc138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x13088a0_0 .net *"_ivl_18", 6 0, L_0x7f391e0dc138;  1 drivers
L_0x7f391e0dc018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1308960_0 .net *"_ivl_2", 6 0, L_0x7f391e0dc018;  1 drivers
L_0x7f391e0dc060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1308a40_0 .net *"_ivl_6", 0 0, L_0x7f391e0dc060;  1 drivers
v0x1308b70_0 .net "areset", 0 0, L_0x12951c0;  alias, 1 drivers
v0x1308c10_0 .net "clk", 0 0, v0x130cfc0_0;  alias, 1 drivers
v0x1308ce0_0 .net "predict_pc", 6 0, L_0x130de10;  alias, 1 drivers
v0x1308db0_0 .var "predict_pc_r", 6 0;
v0x1308e50_0 .var "predict_valid", 0 0;
v0x1308f20_0 .var "reset", 0 0;
v0x1308fc0_0 .net "tb_match", 0 0, L_0x130f300;  alias, 1 drivers
v0x1309080_0 .net "train_history", 6 0, L_0x130e3c0;  alias, 1 drivers
v0x1309170_0 .var "train_history_r", 6 0;
v0x1309230_0 .net "train_mispredicted", 0 0, L_0x130e260;  alias, 1 drivers
v0x1309300_0 .var "train_mispredicted_r", 0 0;
v0x13093a0_0 .net "train_pc", 6 0, L_0x130e550;  alias, 1 drivers
v0x13095a0_0 .var "train_pc_r", 6 0;
v0x1309660_0 .net "train_taken", 0 0, L_0x130e040;  alias, 1 drivers
v0x1309730_0 .var "train_taken_r", 0 0;
v0x13097d0_0 .var "train_valid", 0 0;
v0x13098a0_0 .var "wavedrom_enable", 0 0;
v0x1309940_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1309a20_0 .var "wavedrom_title", 511 0;
E_0x12a59c0/0 .event negedge, v0x1306d90_0;
E_0x12a59c0/1 .event posedge, v0x1306d90_0;
E_0x12a59c0 .event/or E_0x12a59c0/0, E_0x12a59c0/1;
L_0x130de10 .functor MUXZ 7, L_0x7f391e0dc018, v0x1308db0_0, v0x1308e50_0, C4<>;
L_0x130e040 .functor MUXZ 1, L_0x7f391e0dc060, v0x1309730_0, v0x13097d0_0, C4<>;
L_0x130e260 .functor MUXZ 1, L_0x7f391e0dc0a8, v0x1309300_0, v0x13097d0_0, C4<>;
L_0x130e3c0 .functor MUXZ 7, L_0x7f391e0dc0f0, v0x1309170_0, v0x13097d0_0, C4<>;
L_0x130e550 .functor MUXZ 7, L_0x7f391e0dc138, v0x13095a0_0, v0x13097d0_0, C4<>;
S_0x1307cc0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1307a50;
 .timescale -12 -12;
v0x1307f20_0 .var/2u "arfail", 0 0;
v0x1308000_0 .var "async", 0 0;
v0x13080c0_0 .var/2u "datafail", 0 0;
v0x1308160_0 .var/2u "srfail", 0 0;
E_0x12a5770 .event posedge, v0x1306d90_0;
E_0x12869f0 .event negedge, v0x1306d90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x12a5770;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x12869f0;
    %load/vec4 v0x1308fc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13080c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %wait E_0x12a5770;
    %load/vec4 v0x1308fc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1307f20_0, 0, 1;
    %wait E_0x12a5770;
    %load/vec4 v0x1308fc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1308160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %load/vec4 v0x1308160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1307f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1308000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x13080c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1308000_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1308220 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1307a50;
 .timescale -12 -12;
v0x1308420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1308500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1307a50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1309ca0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1293c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x12e7820 .functor XOR 7, L_0x130de10, v0x130b9e0_0, C4<0000000>, C4<0000000>;
L_0x12e7890 .functor XOR 7, L_0x130e550, L_0x130e3c0, C4<0000000>, C4<0000000>;
v0x130a700 .array "PHT", 0 127, 1 0;
v0x130b7e0_0 .net "areset", 0 0, L_0x12951c0;  alias, 1 drivers
v0x130b8f0_0 .net "clk", 0 0, v0x130cfc0_0;  alias, 1 drivers
v0x130b9e0_0 .var "global_history", 6 0;
v0x130ba80_0 .var "next_global_history", 6 0;
v0x130bbb0_0 .var "predict_history", 6 0;
v0x130bc90_0 .net "predict_index", 6 0, L_0x12e7820;  1 drivers
v0x130bd70_0 .net "predict_pc", 6 0, L_0x130de10;  alias, 1 drivers
v0x130be80_0 .var "predict_taken", 0 0;
v0x130bf40_0 .net "predict_valid", 0 0, v0x1308e50_0;  alias, 1 drivers
v0x130bfe0_0 .net "train_history", 6 0, L_0x130e3c0;  alias, 1 drivers
v0x130c0f0_0 .net "train_index", 6 0, L_0x12e7890;  1 drivers
v0x130c1d0_0 .net "train_mispredicted", 0 0, L_0x130e260;  alias, 1 drivers
v0x130c2c0_0 .net "train_pc", 6 0, L_0x130e550;  alias, 1 drivers
v0x130c3d0_0 .net "train_taken", 0 0, L_0x130e040;  alias, 1 drivers
v0x130c4c0_0 .net "train_valid", 0 0, v0x13097d0_0;  alias, 1 drivers
v0x130a700_0 .array/port v0x130a700, 0;
E_0x12ece90/0 .event anyedge, v0x1306cd0_0, v0x1307350_0, v0x130bc90_0, v0x130a700_0;
v0x130a700_1 .array/port v0x130a700, 1;
v0x130a700_2 .array/port v0x130a700, 2;
v0x130a700_3 .array/port v0x130a700, 3;
v0x130a700_4 .array/port v0x130a700, 4;
E_0x12ece90/1 .event anyedge, v0x130a700_1, v0x130a700_2, v0x130a700_3, v0x130a700_4;
v0x130a700_5 .array/port v0x130a700, 5;
v0x130a700_6 .array/port v0x130a700, 6;
v0x130a700_7 .array/port v0x130a700, 7;
v0x130a700_8 .array/port v0x130a700, 8;
E_0x12ece90/2 .event anyedge, v0x130a700_5, v0x130a700_6, v0x130a700_7, v0x130a700_8;
v0x130a700_9 .array/port v0x130a700, 9;
v0x130a700_10 .array/port v0x130a700, 10;
v0x130a700_11 .array/port v0x130a700, 11;
v0x130a700_12 .array/port v0x130a700, 12;
E_0x12ece90/3 .event anyedge, v0x130a700_9, v0x130a700_10, v0x130a700_11, v0x130a700_12;
v0x130a700_13 .array/port v0x130a700, 13;
v0x130a700_14 .array/port v0x130a700, 14;
v0x130a700_15 .array/port v0x130a700, 15;
v0x130a700_16 .array/port v0x130a700, 16;
E_0x12ece90/4 .event anyedge, v0x130a700_13, v0x130a700_14, v0x130a700_15, v0x130a700_16;
v0x130a700_17 .array/port v0x130a700, 17;
v0x130a700_18 .array/port v0x130a700, 18;
v0x130a700_19 .array/port v0x130a700, 19;
v0x130a700_20 .array/port v0x130a700, 20;
E_0x12ece90/5 .event anyedge, v0x130a700_17, v0x130a700_18, v0x130a700_19, v0x130a700_20;
v0x130a700_21 .array/port v0x130a700, 21;
v0x130a700_22 .array/port v0x130a700, 22;
v0x130a700_23 .array/port v0x130a700, 23;
v0x130a700_24 .array/port v0x130a700, 24;
E_0x12ece90/6 .event anyedge, v0x130a700_21, v0x130a700_22, v0x130a700_23, v0x130a700_24;
v0x130a700_25 .array/port v0x130a700, 25;
v0x130a700_26 .array/port v0x130a700, 26;
v0x130a700_27 .array/port v0x130a700, 27;
v0x130a700_28 .array/port v0x130a700, 28;
E_0x12ece90/7 .event anyedge, v0x130a700_25, v0x130a700_26, v0x130a700_27, v0x130a700_28;
v0x130a700_29 .array/port v0x130a700, 29;
v0x130a700_30 .array/port v0x130a700, 30;
v0x130a700_31 .array/port v0x130a700, 31;
v0x130a700_32 .array/port v0x130a700, 32;
E_0x12ece90/8 .event anyedge, v0x130a700_29, v0x130a700_30, v0x130a700_31, v0x130a700_32;
v0x130a700_33 .array/port v0x130a700, 33;
v0x130a700_34 .array/port v0x130a700, 34;
v0x130a700_35 .array/port v0x130a700, 35;
v0x130a700_36 .array/port v0x130a700, 36;
E_0x12ece90/9 .event anyedge, v0x130a700_33, v0x130a700_34, v0x130a700_35, v0x130a700_36;
v0x130a700_37 .array/port v0x130a700, 37;
v0x130a700_38 .array/port v0x130a700, 38;
v0x130a700_39 .array/port v0x130a700, 39;
v0x130a700_40 .array/port v0x130a700, 40;
E_0x12ece90/10 .event anyedge, v0x130a700_37, v0x130a700_38, v0x130a700_39, v0x130a700_40;
v0x130a700_41 .array/port v0x130a700, 41;
v0x130a700_42 .array/port v0x130a700, 42;
v0x130a700_43 .array/port v0x130a700, 43;
v0x130a700_44 .array/port v0x130a700, 44;
E_0x12ece90/11 .event anyedge, v0x130a700_41, v0x130a700_42, v0x130a700_43, v0x130a700_44;
v0x130a700_45 .array/port v0x130a700, 45;
v0x130a700_46 .array/port v0x130a700, 46;
v0x130a700_47 .array/port v0x130a700, 47;
v0x130a700_48 .array/port v0x130a700, 48;
E_0x12ece90/12 .event anyedge, v0x130a700_45, v0x130a700_46, v0x130a700_47, v0x130a700_48;
v0x130a700_49 .array/port v0x130a700, 49;
v0x130a700_50 .array/port v0x130a700, 50;
v0x130a700_51 .array/port v0x130a700, 51;
v0x130a700_52 .array/port v0x130a700, 52;
E_0x12ece90/13 .event anyedge, v0x130a700_49, v0x130a700_50, v0x130a700_51, v0x130a700_52;
v0x130a700_53 .array/port v0x130a700, 53;
v0x130a700_54 .array/port v0x130a700, 54;
v0x130a700_55 .array/port v0x130a700, 55;
v0x130a700_56 .array/port v0x130a700, 56;
E_0x12ece90/14 .event anyedge, v0x130a700_53, v0x130a700_54, v0x130a700_55, v0x130a700_56;
v0x130a700_57 .array/port v0x130a700, 57;
v0x130a700_58 .array/port v0x130a700, 58;
v0x130a700_59 .array/port v0x130a700, 59;
v0x130a700_60 .array/port v0x130a700, 60;
E_0x12ece90/15 .event anyedge, v0x130a700_57, v0x130a700_58, v0x130a700_59, v0x130a700_60;
v0x130a700_61 .array/port v0x130a700, 61;
v0x130a700_62 .array/port v0x130a700, 62;
v0x130a700_63 .array/port v0x130a700, 63;
v0x130a700_64 .array/port v0x130a700, 64;
E_0x12ece90/16 .event anyedge, v0x130a700_61, v0x130a700_62, v0x130a700_63, v0x130a700_64;
v0x130a700_65 .array/port v0x130a700, 65;
v0x130a700_66 .array/port v0x130a700, 66;
v0x130a700_67 .array/port v0x130a700, 67;
v0x130a700_68 .array/port v0x130a700, 68;
E_0x12ece90/17 .event anyedge, v0x130a700_65, v0x130a700_66, v0x130a700_67, v0x130a700_68;
v0x130a700_69 .array/port v0x130a700, 69;
v0x130a700_70 .array/port v0x130a700, 70;
v0x130a700_71 .array/port v0x130a700, 71;
v0x130a700_72 .array/port v0x130a700, 72;
E_0x12ece90/18 .event anyedge, v0x130a700_69, v0x130a700_70, v0x130a700_71, v0x130a700_72;
v0x130a700_73 .array/port v0x130a700, 73;
v0x130a700_74 .array/port v0x130a700, 74;
v0x130a700_75 .array/port v0x130a700, 75;
v0x130a700_76 .array/port v0x130a700, 76;
E_0x12ece90/19 .event anyedge, v0x130a700_73, v0x130a700_74, v0x130a700_75, v0x130a700_76;
v0x130a700_77 .array/port v0x130a700, 77;
v0x130a700_78 .array/port v0x130a700, 78;
v0x130a700_79 .array/port v0x130a700, 79;
v0x130a700_80 .array/port v0x130a700, 80;
E_0x12ece90/20 .event anyedge, v0x130a700_77, v0x130a700_78, v0x130a700_79, v0x130a700_80;
v0x130a700_81 .array/port v0x130a700, 81;
v0x130a700_82 .array/port v0x130a700, 82;
v0x130a700_83 .array/port v0x130a700, 83;
v0x130a700_84 .array/port v0x130a700, 84;
E_0x12ece90/21 .event anyedge, v0x130a700_81, v0x130a700_82, v0x130a700_83, v0x130a700_84;
v0x130a700_85 .array/port v0x130a700, 85;
v0x130a700_86 .array/port v0x130a700, 86;
v0x130a700_87 .array/port v0x130a700, 87;
v0x130a700_88 .array/port v0x130a700, 88;
E_0x12ece90/22 .event anyedge, v0x130a700_85, v0x130a700_86, v0x130a700_87, v0x130a700_88;
v0x130a700_89 .array/port v0x130a700, 89;
v0x130a700_90 .array/port v0x130a700, 90;
v0x130a700_91 .array/port v0x130a700, 91;
v0x130a700_92 .array/port v0x130a700, 92;
E_0x12ece90/23 .event anyedge, v0x130a700_89, v0x130a700_90, v0x130a700_91, v0x130a700_92;
v0x130a700_93 .array/port v0x130a700, 93;
v0x130a700_94 .array/port v0x130a700, 94;
v0x130a700_95 .array/port v0x130a700, 95;
v0x130a700_96 .array/port v0x130a700, 96;
E_0x12ece90/24 .event anyedge, v0x130a700_93, v0x130a700_94, v0x130a700_95, v0x130a700_96;
v0x130a700_97 .array/port v0x130a700, 97;
v0x130a700_98 .array/port v0x130a700, 98;
v0x130a700_99 .array/port v0x130a700, 99;
v0x130a700_100 .array/port v0x130a700, 100;
E_0x12ece90/25 .event anyedge, v0x130a700_97, v0x130a700_98, v0x130a700_99, v0x130a700_100;
v0x130a700_101 .array/port v0x130a700, 101;
v0x130a700_102 .array/port v0x130a700, 102;
v0x130a700_103 .array/port v0x130a700, 103;
v0x130a700_104 .array/port v0x130a700, 104;
E_0x12ece90/26 .event anyedge, v0x130a700_101, v0x130a700_102, v0x130a700_103, v0x130a700_104;
v0x130a700_105 .array/port v0x130a700, 105;
v0x130a700_106 .array/port v0x130a700, 106;
v0x130a700_107 .array/port v0x130a700, 107;
v0x130a700_108 .array/port v0x130a700, 108;
E_0x12ece90/27 .event anyedge, v0x130a700_105, v0x130a700_106, v0x130a700_107, v0x130a700_108;
v0x130a700_109 .array/port v0x130a700, 109;
v0x130a700_110 .array/port v0x130a700, 110;
v0x130a700_111 .array/port v0x130a700, 111;
v0x130a700_112 .array/port v0x130a700, 112;
E_0x12ece90/28 .event anyedge, v0x130a700_109, v0x130a700_110, v0x130a700_111, v0x130a700_112;
v0x130a700_113 .array/port v0x130a700, 113;
v0x130a700_114 .array/port v0x130a700, 114;
v0x130a700_115 .array/port v0x130a700, 115;
v0x130a700_116 .array/port v0x130a700, 116;
E_0x12ece90/29 .event anyedge, v0x130a700_113, v0x130a700_114, v0x130a700_115, v0x130a700_116;
v0x130a700_117 .array/port v0x130a700, 117;
v0x130a700_118 .array/port v0x130a700, 118;
v0x130a700_119 .array/port v0x130a700, 119;
v0x130a700_120 .array/port v0x130a700, 120;
E_0x12ece90/30 .event anyedge, v0x130a700_117, v0x130a700_118, v0x130a700_119, v0x130a700_120;
v0x130a700_121 .array/port v0x130a700, 121;
v0x130a700_122 .array/port v0x130a700, 122;
v0x130a700_123 .array/port v0x130a700, 123;
v0x130a700_124 .array/port v0x130a700, 124;
E_0x12ece90/31 .event anyedge, v0x130a700_121, v0x130a700_122, v0x130a700_123, v0x130a700_124;
v0x130a700_125 .array/port v0x130a700, 125;
v0x130a700_126 .array/port v0x130a700, 126;
v0x130a700_127 .array/port v0x130a700, 127;
E_0x12ece90/32 .event anyedge, v0x130a700_125, v0x130a700_126, v0x130a700_127, v0x130b9e0_0;
E_0x12ece90 .event/or E_0x12ece90/0, E_0x12ece90/1, E_0x12ece90/2, E_0x12ece90/3, E_0x12ece90/4, E_0x12ece90/5, E_0x12ece90/6, E_0x12ece90/7, E_0x12ece90/8, E_0x12ece90/9, E_0x12ece90/10, E_0x12ece90/11, E_0x12ece90/12, E_0x12ece90/13, E_0x12ece90/14, E_0x12ece90/15, E_0x12ece90/16, E_0x12ece90/17, E_0x12ece90/18, E_0x12ece90/19, E_0x12ece90/20, E_0x12ece90/21, E_0x12ece90/22, E_0x12ece90/23, E_0x12ece90/24, E_0x12ece90/25, E_0x12ece90/26, E_0x12ece90/27, E_0x12ece90/28, E_0x12ece90/29, E_0x12ece90/30, E_0x12ece90/31, E_0x12ece90/32;
S_0x130a400 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x1309ca0;
 .timescale 0 0;
v0x130a600_0 .var/i "i", 31 0;
S_0x130c770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1293c50;
 .timescale -12 -12;
E_0x12ed180 .event anyedge, v0x130d570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x130d570_0;
    %nor/r;
    %assign/vec4 v0x130d570_0, 0;
    %wait E_0x12ed180;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1307a50;
T_4 ;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1309300_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x13095a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308e50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1308db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1308000_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1307cc0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1308500;
    %join;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308e50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1308db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308e50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13095a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1309300_0, 0;
    %wait E_0x12869f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5770;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5770;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1308500;
    %join;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1308db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1308e50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13095a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1309300_0, 0;
    %wait E_0x12869f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1308f20_0, 0;
    %wait E_0x12a5770;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5770;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1309730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1309170_0, 0;
    %wait E_0x12a5770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13097d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5770;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1308500;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a59c0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x13097d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1309730_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x13095a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1308db0_0, 0;
    %assign/vec4 v0x1308e50_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1309170_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1309300_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12dadf0;
T_5 ;
    %wait E_0x12a6520;
    %load/vec4 v0x1306cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1297dd0;
    %jmp t_0;
    .scope S_0x1297dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d3800_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x12d3800_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x12d3800_0;
    %store/vec4a v0x1306e50, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x12d3800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d3800_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x12dadf0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1306ff0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1307350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1306ff0_0;
    %load/vec4 v0x1307290_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1306ff0_0, 0;
T_5.5 ;
    %load/vec4 v0x1307830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1306e50, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1307770_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1306e50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1306e50, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1306e50, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1307770_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1306e50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x13074f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1306e50, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x13075d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1307410_0;
    %load/vec4 v0x1307770_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1306ff0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1309ca0;
T_6 ;
    %wait E_0x12a6520;
    %load/vec4 v0x130b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x130a400;
    %jmp t_2;
    .scope S_0x130a400;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130a600_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x130a600_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x130a600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130a700, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x130a600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130a600_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x130b9e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x130ba80_0, 0;
    %end;
    .scope S_0x1309ca0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x130c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x130c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130a700, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x130c0f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130a700, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x130c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x130bfe0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x130c3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x130b9e0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x130b9e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x130c3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x130ba80_0, 0;
    %load/vec4 v0x130ba80_0;
    %assign/vec4 v0x130b9e0_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x130bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x130b9e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x130bc90_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x130ba80_0, 0;
    %load/vec4 v0x130ba80_0;
    %assign/vec4 v0x130b9e0_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1309ca0;
T_7 ;
    %wait E_0x12ece90;
    %load/vec4 v0x130b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130be80_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x130bbb0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x130bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x130bc90_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x130a700, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x130be80_0, 0, 1;
    %load/vec4 v0x130b9e0_0;
    %store/vec4 v0x130bbb0_0, 0, 7;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130be80_0, 0, 1;
    %load/vec4 v0x130b9e0_0;
    %store/vec4 v0x130bbb0_0, 0, 7;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1293c50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130cfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130d570_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1293c50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x130cfc0_0;
    %inv;
    %store/vec4 v0x130cfc0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1293c50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1308c10_0, v0x130d7e0_0, v0x130cfc0_0, v0x130cf20_0, v0x130d430_0, v0x130d250_0, v0x130db40_0, v0x130daa0_0, v0x130d940_0, v0x130d880_0, v0x130d9e0_0, v0x130d390_0, v0x130d2f0_0, v0x130d1b0_0, v0x130d060_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1293c50;
T_11 ;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1293c50;
T_12 ;
    %wait E_0x12a59c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130d4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
    %load/vec4 v0x130d630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130d4d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x130d390_0;
    %load/vec4 v0x130d390_0;
    %load/vec4 v0x130d2f0_0;
    %xor;
    %load/vec4 v0x130d390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x130d1b0_0;
    %load/vec4 v0x130d1b0_0;
    %load/vec4 v0x130d060_0;
    %xor;
    %load/vec4 v0x130d1b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x130d4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130d4d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter4/response2/top_module.sv";
