INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sources_1/new/better_i2s_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module better_i2s_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sources_1/new/better_i2s_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module better_i2s_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sources_1/new/delay_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sim_1/new/i2s_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
