<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1763</identifier><datestamp>2011-12-15T09:10:57Z</datestamp><dc:title>Optimization and realization of sub 100nm channel length lateral asymmetric channel P-MOSFETS</dc:title><dc:creator>HEMKAR, M</dc:creator><dc:creator>VASI, J</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>CHENG, B</dc:creator><dc:creator>WOO, JCS</dc:creator><dc:description>Lateral Asymmetric Channel (LAC) p-MOSFETs with channel lengths down to 100 nm are optimized, fabricated and characterized as part of this study. We show, for the first time, the results of extensive experiments done on LAC p-MOSFETs, including the effect of tilt angle of V-T adjust implant, on the device performance. Both uniform and asymmetric devices are fabricated on the same wafer for more accurate comparison.</dc:description><dc:publisher>SPIE-INT SOC OPTICAL ENGINEERING</dc:publisher><dc:date>2011-10-23T20:21:12Z</dc:date><dc:date>2011-12-15T09:10:57Z</dc:date><dc:date>2011-10-23T20:21:12Z</dc:date><dc:date>2011-12-15T09:10:57Z</dc:date><dc:date>2000</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II,3975,584-587</dc:identifier><dc:identifier>0-8194-3601-1</dc:identifier><dc:identifier>0277-786X</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15225</dc:identifier><dc:identifier>http://hdl.handle.net/100/1763</dc:identifier><dc:source>10th International Workshop on the Physics of Semiconductor Devices (IWPSD 99),NEW DELHI, INDIA,DEC 14-18, 1999</dc:source><dc:language>English</dc:language></oai_dc:dc>