<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_S_Rb_A_cd32f444</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_S_Rb_A_cd32f444'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_S_Rb_A_cd32f444')">rsnoc_z_H_R_U_S_Rb_A_cd32f444</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.27</td>
<td class="s5 cl rt"><a href="mod400.html#Line" > 53.33</a></td>
<td class="s5 cl rt"><a href="mod400.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod400.html#Toggle" >  6.45</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod400.html#Branch" > 39.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod400.html#inst_tag_30054"  onclick="showContent('inst_tag_30054')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A</a></td>
<td class="s3 cl rt"> 37.27</td>
<td class="s5 cl rt"><a href="mod400.html#Line" > 53.33</a></td>
<td class="s5 cl rt"><a href="mod400.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod400.html#Toggle" >  6.45</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod400.html#Branch" > 39.29</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_U_S_Rb_A_cd32f444'>
<hr>
<a name="inst_tag_30054"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_30054" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.27</td>
<td class="s5 cl rt"><a href="mod400.html#Line" > 53.33</a></td>
<td class="s5 cl rt"><a href="mod400.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod400.html#Toggle" >  6.45</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod400.html#Branch" > 39.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.89</td>
<td class="s3 cl rt"> 34.55</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.65</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 28.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod500.html#inst_tag_31716" >Rb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1925_1.html#inst_tag_169082" id="tag_urg_inst_169082">FsmCurState</a></td>
<td class="s0 cl rt">  7.57</td>
<td class="s1 cl rt"> 11.32</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.61</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31262" id="tag_urg_inst_31262">uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1758.html#inst_tag_148321" id="tag_urg_inst_148321">umm08edd</a></td>
<td class="s1 cl rt"> 17.78</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod168.html#inst_tag_12952" id="tag_urg_inst_12952">umm36693</a></td>
<td class="s1 cl rt"> 17.78</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_S_Rb_A_cd32f444'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod400.html" >rsnoc_z_H_R_U_S_Rb_A_cd32f444</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>40233</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>40242</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>40252</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>40293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>40309</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>40329</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
40232                   	always @( ByteSel  or u_4b20  or u_c0b1  or u_c8d0  or u_d5b3 ) begin
40233      1/1          		case ( ByteSel )
40234      <font color = "red">0/1     ==>  			2'b11 : u_baa4 = u_c8d0 ;</font>
40235      <font color = "red">0/1     ==>  			2'b10 : u_baa4 = u_4b20 ;</font>
40236      <font color = "red">0/1     ==>  			2'b01 : u_baa4 = u_c0b1 ;</font>
40237      1/1          			2'b0  : u_baa4 = u_d5b3 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
40238                   		endcase
40239                   	end
40240                   	assign uInt_Tail_caseSel = { Sm_WT , ( Sm_RD0 | Sm_WH3 ) } ;
40241                   	always @( RxLcl_Tail or uInt_Tail_caseSel ) begin
40242      1/1          		case ( uInt_Tail_caseSel )
40243      <font color = "red">0/1     ==>  			2'b01   : Int_Tail = 1'b1 ;</font>
40244      <font color = "red">0/1     ==>  			2'b10   : Int_Tail = RxLcl_Tail ;</font>
40245      1/1          			2'b0    : Int_Tail = 1'b0 ;
40246      <font color = "red">0/1     ==>  			default : Int_Tail = 1'b0 ;</font>
40247                   		endcase
40248                   	end
40249                   	assign uInt_Vld_caseSel =
40250                   		{ ( Sm_WD3 | Sm_WD2 | Sm_WD1 | Sm_WD0 ) , ( Sm_RD2 | Sm_RD1 | Sm_RD0 ) , Sm_RD3 } ;
40251                   	always @( Done or RxLcl_Vld or uInt_Vld_caseSel ) begin
40252      1/1          		case ( uInt_Vld_caseSel )
40253      <font color = "red">0/1     ==>  			3'b001  : Int_Vld = Done ;</font>
40254      <font color = "red">0/1     ==>  			3'b010  : Int_Vld = 1'b1 ;</font>
40255      <font color = "red">0/1     ==>  			3'b100  : Int_Vld = 1'b0 ;</font>
40256      1/1          			3'b0    : Int_Vld = RxLcl_Vld ;
40257      1/1          			default : Int_Vld = 1'b0 ;
40258                   		endcase
40259                   	end
40260                   	rsnoc_z_H_R_U_P_F_4fb9df67_A1011 uf4fb9df67(
40261                   		.Rx_Data( Int_Data )
40262                   	,	.Rx_Head( Int_Head )
40263                   	,	.Rx_Tail( Int_Tail )
40264                   	,	.RxRdy( Int_Rdy )
40265                   	,	.RxVld( Int_Vld )
40266                   	,	.Sys_Clk( Sys_Clk )
40267                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
40268                   	,	.Sys_Clk_En( Sys_Clk_En )
40269                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
40270                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
40271                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
40272                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
40273                   	,	.Sys_Pwr_Idle( IntPwr_Idle )
40274                   	,	.Sys_Pwr_WakeUp( IntPwr_WakeUp )
40275                   	,	.Tx_Data( TxLcl_Data )
40276                   	,	.Tx_Head( TxLcl_Head )
40277                   	,	.Tx_Tail( TxLcl_Tail )
40278                   	,	.TxRdy( Tx1Rdy )
40279                   	,	.TxVld( Tx1Vld )
40280                   	);
40281                   	assign Sm_RH2 = CurState == 4'b0011;
40282                   	assign Sm_WH2 = CurState == 4'b1001;
40283                   	assign AHCe = RxLcl_Vld &amp; Int_Rdy &amp; ( Sm_RH2 | Sm_WH2 );
40284                   	assign Sm_RH3 = CurState == 4'b0100;
40285                   	assign ALCe = RxLcl_Vld &amp; Int_Rdy &amp; ( Sm_RH3 | Sm_WH3 );
40286                   	assign Bus_Addr = { u_14a , u_8951 };
40287                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
40288      1/1          		if ( ! Sys_Clk_RstN )
40289      1/1          			u_14a &lt;= #1.0 ( 10'b0 );
40290      1/1          		else if ( AHCe )
40291      <font color = "red">0/1     ==>  			u_14a &lt;= #1.0 ( RxLcl_Data &amp; ~ { 10 { 1'b0 }  } );</font>
                        MISSING_ELSE
40292                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
40293      1/1          		if ( ! Sys_Clk_RstN )
40294      1/1          			u_8951 &lt;= #1.0 ( 8'b0 );
40295      1/1          		else if ( ALCe )
40296      <font color = "red">0/1     ==>  			u_8951 &lt;= #1.0 ( RxLcl_Data [9:2] &amp; ~ { 8 { 1'b0 }  } );</font>
                        MISSING_ELSE
40297                   	assign Bus_Last = Sm_RD0 &amp; Int_Rdy | Sm_WD0 &amp; RxLcl_Vld;
40298                   	assign Be = { 4 { ( RxLcl_Vld &amp; RxLcl_Data [8] ) }  } &amp; u_a61;
40299                   	assign Bus_WrBitEn = { { 8 { Be [3] } } , { 8 { Be [2] } } , { 8 { Be [1] } } , { 8 { Be [0] } } };
40300                   	rsnoc_z_T_C_S_C_L_R_Mm_36693_O4 umm36693(
40301                   		.I_1011( 4'b1000 ) , .I_1100( 4'b0100 ) , .I_1101( 4'b0010 ) , .I_1110( 4'b0001 ) , .O( u_a61 ) , .Sel( CurState )
40302                   	);
40303                   	assign Bus_WrData = { RxLcl_Data [7:0] , RxLcl_Data [7:0] , RxLcl_Data [7:0] , RxLcl_Data [7:0] };
40304                   	assign Bus_WrEn = Sm_WD3 | Sm_WD2 | Sm_WD1 | Sm_WD0;
40305                   	assign Rx_Rdy = RxLcl_Rdy;
40306                   	assign uRxLcl_Rdy_caseSel =
40307                   		{ ( Sm_WD2 | Sm_WD1 | Sm_WD0 ) , Sm_WD3 , ( Sm_RD3 | Sm_RD2 | Sm_RD1 | Sm_RD0 ) } ;
40308                   	always @( Done or Int_Rdy or uRxLcl_Rdy_caseSel ) begin
40309      1/1          		case ( uRxLcl_Rdy_caseSel )
40310      <font color = "red">0/1     ==>  			3'b001  : RxLcl_Rdy = 1'b0 ;</font>
40311      <font color = "red">0/1     ==>  			3'b010  : RxLcl_Rdy = Done ;</font>
40312      <font color = "red">0/1     ==>  			3'b100  : RxLcl_Rdy = 1'b1 ;</font>
40313      1/1          			3'b0    : RxLcl_Rdy = Int_Rdy ;
40314      1/1          			default : RxLcl_Rdy = 1'b0 ;
40315                   		endcase
40316                   	end
40317                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; IntPwr_Idle;
40318                   	assign Sys_Pwr_WakeUp = RxLcl_Vld;
40319                   	assign Tx_Data = TxLcl_Data;
40320                   	assign Tx_Head = TxLcl_Head;
40321                   	assign Tx_Tail = TxLcl_Tail;
40322                   	assign TxLcl_Vld = Tx1Vld &amp; ~ Mask;
40323                   	assign Tx_Vld = TxLcl_Vld;
40324                   	assign u_5ed0 = RxLcl_Data [1:0];
40325                   	assign IllLen = RxLcl_Vld &amp; Sm_H1 &amp; ~ ( u_5ed0 == 2'b11 );
40326                   	// synopsys translate_off
40327                   	// synthesis translate_off
40328                   	always @( posedge Sys_Clk )
40329      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
40330      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllLen ) !== 1'b0 ) begin
40331      <font color = "grey">unreachable  </font>				dontStop = 0;
40332      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
40333      <font color = "grey">unreachable  </font>				if (!dontStop) begin
40334      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;RegAdapt: only 32 bit access supported on Service network.&quot; );
40335      <font color = "grey">unreachable  </font>					$stop;
40336                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
40337                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod400.html" >rsnoc_z_H_R_U_S_Rb_A_cd32f444</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40217
 EXPRESSION (Bus_RdEn ? ({2'b1, u_baa4}) : (StartSel ? Hdr1 : RxLcl_Data))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40217
 SUB-EXPRESSION (StartSel ? Hdr1 : RxLcl_Data)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod400.html" >rsnoc_z_H_R_U_S_Rb_A_cd32f444</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">310</td>
<td class="rt">20</td>
<td class="rt">6.45  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">17</td>
<td class="rt">10.97 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">20</td>
<td class="rt">6.45  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">17</td>
<td class="rt">10.97 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Bus_Addr[17:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Bus_Done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Bus_RdData[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdData[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Bus_RdEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Bus_WrBitEn[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Bus_WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Bus_WrEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod400.html" >rsnoc_z_H_R_U_S_Rb_A_cd32f444</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">28</td>
<td class="rt">11</td>
<td class="rt">39.29 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">40217</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">40233</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">40242</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">40252</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">40309</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40217      	assign Int_Data = Bus_RdEn ? { 2'b01 , u_baa4 } : ( StartSel ? Hdr1 : RxLcl_Data );
           	                           <font color = "red">-1-</font>                               <font color = "red">-2-</font>   
           	                           <font color = "red">==></font>                               <font color = "red">==></font>   
           	                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40233      		case ( ByteSel )
           		<font color = "red">-1-</font>  
40234      			2'b11 : u_baa4 = u_c8d0 ;
           <font color = "red">			==></font>
40235      			2'b10 : u_baa4 = u_4b20 ;
           <font color = "red">			==></font>
40236      			2'b01 : u_baa4 = u_c0b1 ;
           <font color = "red">			==></font>
40237      			2'b0  : u_baa4 = u_d5b3 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40242      		case ( uInt_Tail_caseSel )
           		<font color = "red">-1-</font>                 
40243      			2'b01   : Int_Tail = 1'b1 ;
           <font color = "red">			==></font>
40244      			2'b10   : Int_Tail = RxLcl_Tail ;
           <font color = "red">			==></font>
40245      			2'b0    : Int_Tail = 1'b0 ;
           <font color = "green">			==></font>
40246      			default : Int_Tail = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40252      		case ( uInt_Vld_caseSel )
           		<font color = "red">-1-</font>                
40253      			3'b001  : Int_Vld = Done ;
           <font color = "red">			==></font>
40254      			3'b010  : Int_Vld = 1'b1 ;
           <font color = "red">			==></font>
40255      			3'b100  : Int_Vld = 1'b0 ;
           <font color = "red">			==></font>
40256      			3'b0    : Int_Vld = RxLcl_Vld ;
           <font color = "green">			==></font>
40257      			default : Int_Vld = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40288      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
40289      			u_14a <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
40290      		else if ( AHCe )
           		     <font color = "red">-2-</font>  
40291      			u_14a <= #1.0 ( RxLcl_Data & ~ { 10 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40293      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
40294      			u_8951 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
40295      		else if ( ALCe )
           		     <font color = "red">-2-</font>  
40296      			u_8951 <= #1.0 ( RxLcl_Data [9:2] & ~ { 8 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40309      		case ( uRxLcl_Rdy_caseSel )
           		<font color = "red">-1-</font>                  
40310      			3'b001  : RxLcl_Rdy = 1'b0 ;
           <font color = "red">			==></font>
40311      			3'b010  : RxLcl_Rdy = Done ;
           <font color = "red">			==></font>
40312      			3'b100  : RxLcl_Rdy = 1'b1 ;
           <font color = "red">			==></font>
40313      			3'b0    : RxLcl_Rdy = Int_Rdy ;
           <font color = "green">			==></font>
40314      			default : RxLcl_Rdy = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30054">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_S_Rb_A_cd32f444">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
