

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sat Apr 23 08:35:15 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.358 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2086|     2086| 10.430 us | 10.430 us |  2086|  2086|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%log_table_i = alloca [4096 x i16], align 2"   --->   Operation 41 'alloca' 'log_table_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%transformer_0_out = alloca [32 x i35], align 8"   --->   Operation 42 'alloca' 'transformer_0_out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V = alloca [16 x i35], align 8" [firmware/myproject.cpp:168]   --->   Operation 43 'alloca' 'mlp_dimensions_reduced_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.83>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%data_in_V_read = call i560 @_ssdm_op_Read.ap_vld.i560P(i560* %data_in_V)"   --->   Operation 44 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.83ns)   --->   "%call_ret3 = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2(i560 %data_in_V_read)"   --->   Operation 45 'call' 'call_ret3' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 46 [1/2] (3.56ns)   --->   "%call_ret3 = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2(i560 %data_in_V_read)"   --->   Operation 46 'call' 'call_ret3' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%embedded_with_cls_1_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 0"   --->   Operation 47 'extractvalue' 'embedded_with_cls_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%embedded_with_cls_3_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 1"   --->   Operation 48 'extractvalue' 'embedded_with_cls_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%embedded_with_cls_5_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 2"   --->   Operation 49 'extractvalue' 'embedded_with_cls_5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%embedded_with_cls_7_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 3"   --->   Operation 50 'extractvalue' 'embedded_with_cls_7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%embedded_with_cls_9_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 4"   --->   Operation 51 'extractvalue' 'embedded_with_cls_9_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%embedded_with_cls_11_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 5"   --->   Operation 52 'extractvalue' 'embedded_with_cls_11_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%embedded_with_cls_13_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 6"   --->   Operation 53 'extractvalue' 'embedded_with_cls_13_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%embedded_with_cls_15_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 7"   --->   Operation 54 'extractvalue' 'embedded_with_cls_15_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%embedded_with_cls_17_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 8"   --->   Operation 55 'extractvalue' 'embedded_with_cls_17_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%embedded_with_cls_19_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 9"   --->   Operation 56 'extractvalue' 'embedded_with_cls_19_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%embedded_with_cls_21_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 10"   --->   Operation 57 'extractvalue' 'embedded_with_cls_21_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%embedded_with_cls_23_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 11"   --->   Operation 58 'extractvalue' 'embedded_with_cls_23_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%embedded_with_cls_25_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 12"   --->   Operation 59 'extractvalue' 'embedded_with_cls_25_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%embedded_with_cls_27_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 13"   --->   Operation 60 'extractvalue' 'embedded_with_cls_27_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%embedded_with_cls_29_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 14"   --->   Operation 61 'extractvalue' 'embedded_with_cls_29_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%embedded_with_cls_31_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret3, 15"   --->   Operation 62 'extractvalue' 'embedded_with_cls_31_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.06>
ST_6 : Operation 63 [2/2] (4.06ns)   --->   "call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)" [firmware/myproject.cpp:91]   --->   Operation 63 'call' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)" [firmware/nnet_utils/nnet_activation.h:350->firmware/myproject.cpp:198]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)" [firmware/myproject.cpp:91]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)" [firmware/nnet_utils/nnet_activation.h:350->firmware/myproject.cpp:198]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%transformer_0_out_addr = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 0" [firmware/myproject.cpp:170]   --->   Operation 67 'getelementptr' 'transformer_0_out_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [2/2] (1.15ns)   --->   "%transformer_0_out_load = load i35* %transformer_0_out_addr, align 16" [firmware/myproject.cpp:170]   --->   Operation 68 'load' 'transformer_0_out_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_1 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 2" [firmware/myproject.cpp:170]   --->   Operation 69 'getelementptr' 'transformer_0_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (1.15ns)   --->   "%transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16" [firmware/myproject.cpp:170]   --->   Operation 70 'load' 'transformer_0_out_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 71 [1/2] (1.15ns)   --->   "%transformer_0_out_load = load i35* %transformer_0_out_addr, align 16" [firmware/myproject.cpp:170]   --->   Operation 71 'load' 'transformer_0_out_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 0" [firmware/myproject.cpp:170]   --->   Operation 72 'getelementptr' 'mlp_dimensions_reduced_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load, i35* %mlp_dimensions_reduced_V_addr, align 8" [firmware/myproject.cpp:170]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 74 [1/2] (1.15ns)   --->   "%transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16" [firmware/myproject.cpp:170]   --->   Operation 74 'load' 'transformer_0_out_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_1 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 1" [firmware/myproject.cpp:170]   --->   Operation 75 'getelementptr' 'mlp_dimensions_reduced_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_1, i35* %mlp_dimensions_reduced_V_addr_1, align 8" [firmware/myproject.cpp:170]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_2 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 4" [firmware/myproject.cpp:170]   --->   Operation 77 'getelementptr' 'transformer_0_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [2/2] (1.15ns)   --->   "%transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16" [firmware/myproject.cpp:170]   --->   Operation 78 'load' 'transformer_0_out_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_3 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 6" [firmware/myproject.cpp:170]   --->   Operation 79 'getelementptr' 'transformer_0_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (1.15ns)   --->   "%transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16" [firmware/myproject.cpp:170]   --->   Operation 80 'load' 'transformer_0_out_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 81 [1/2] (1.15ns)   --->   "%transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16" [firmware/myproject.cpp:170]   --->   Operation 81 'load' 'transformer_0_out_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_2 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 2" [firmware/myproject.cpp:170]   --->   Operation 82 'getelementptr' 'mlp_dimensions_reduced_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_2, i35* %mlp_dimensions_reduced_V_addr_2, align 8" [firmware/myproject.cpp:170]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 84 [1/2] (1.15ns)   --->   "%transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16" [firmware/myproject.cpp:170]   --->   Operation 84 'load' 'transformer_0_out_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_3 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 3" [firmware/myproject.cpp:170]   --->   Operation 85 'getelementptr' 'mlp_dimensions_reduced_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_3, i35* %mlp_dimensions_reduced_V_addr_3, align 8" [firmware/myproject.cpp:170]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_4 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 8" [firmware/myproject.cpp:170]   --->   Operation 87 'getelementptr' 'transformer_0_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [2/2] (1.15ns)   --->   "%transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16" [firmware/myproject.cpp:170]   --->   Operation 88 'load' 'transformer_0_out_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_5 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 10" [firmware/myproject.cpp:170]   --->   Operation 89 'getelementptr' 'transformer_0_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (1.15ns)   --->   "%transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16" [firmware/myproject.cpp:170]   --->   Operation 90 'load' 'transformer_0_out_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 91 [1/2] (1.15ns)   --->   "%transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16" [firmware/myproject.cpp:170]   --->   Operation 91 'load' 'transformer_0_out_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_4 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 4" [firmware/myproject.cpp:170]   --->   Operation 92 'getelementptr' 'mlp_dimensions_reduced_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_4, i35* %mlp_dimensions_reduced_V_addr_4, align 8" [firmware/myproject.cpp:170]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 94 [1/2] (1.15ns)   --->   "%transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16" [firmware/myproject.cpp:170]   --->   Operation 94 'load' 'transformer_0_out_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_5 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 5" [firmware/myproject.cpp:170]   --->   Operation 95 'getelementptr' 'mlp_dimensions_reduced_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_5, i35* %mlp_dimensions_reduced_V_addr_5, align 8" [firmware/myproject.cpp:170]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_6 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 12" [firmware/myproject.cpp:170]   --->   Operation 97 'getelementptr' 'transformer_0_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/2] (1.15ns)   --->   "%transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16" [firmware/myproject.cpp:170]   --->   Operation 98 'load' 'transformer_0_out_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_7 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 14" [firmware/myproject.cpp:170]   --->   Operation 99 'getelementptr' 'transformer_0_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (1.15ns)   --->   "%transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16" [firmware/myproject.cpp:170]   --->   Operation 100 'load' 'transformer_0_out_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 101 [1/2] (1.15ns)   --->   "%transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16" [firmware/myproject.cpp:170]   --->   Operation 101 'load' 'transformer_0_out_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_6 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 6" [firmware/myproject.cpp:170]   --->   Operation 102 'getelementptr' 'mlp_dimensions_reduced_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_6, i35* %mlp_dimensions_reduced_V_addr_6, align 8" [firmware/myproject.cpp:170]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 104 [1/2] (1.15ns)   --->   "%transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16" [firmware/myproject.cpp:170]   --->   Operation 104 'load' 'transformer_0_out_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_7 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 7" [firmware/myproject.cpp:170]   --->   Operation 105 'getelementptr' 'mlp_dimensions_reduced_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_7, i35* %mlp_dimensions_reduced_V_addr_7, align 8" [firmware/myproject.cpp:170]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_8 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 16" [firmware/myproject.cpp:170]   --->   Operation 107 'getelementptr' 'transformer_0_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (1.15ns)   --->   "%transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16" [firmware/myproject.cpp:170]   --->   Operation 108 'load' 'transformer_0_out_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_9 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 18" [firmware/myproject.cpp:170]   --->   Operation 109 'getelementptr' 'transformer_0_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (1.15ns)   --->   "%transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16" [firmware/myproject.cpp:170]   --->   Operation 110 'load' 'transformer_0_out_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 111 [1/2] (1.15ns)   --->   "%transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16" [firmware/myproject.cpp:170]   --->   Operation 111 'load' 'transformer_0_out_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_8 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 8" [firmware/myproject.cpp:170]   --->   Operation 112 'getelementptr' 'mlp_dimensions_reduced_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_8, i35* %mlp_dimensions_reduced_V_addr_8, align 8" [firmware/myproject.cpp:170]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 114 [1/2] (1.15ns)   --->   "%transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16" [firmware/myproject.cpp:170]   --->   Operation 114 'load' 'transformer_0_out_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_9 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 9" [firmware/myproject.cpp:170]   --->   Operation 115 'getelementptr' 'mlp_dimensions_reduced_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_9, i35* %mlp_dimensions_reduced_V_addr_9, align 8" [firmware/myproject.cpp:170]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_10 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 20" [firmware/myproject.cpp:170]   --->   Operation 117 'getelementptr' 'transformer_0_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [2/2] (1.15ns)   --->   "%transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16" [firmware/myproject.cpp:170]   --->   Operation 118 'load' 'transformer_0_out_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_11 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 22" [firmware/myproject.cpp:170]   --->   Operation 119 'getelementptr' 'transformer_0_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [2/2] (1.15ns)   --->   "%transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16" [firmware/myproject.cpp:170]   --->   Operation 120 'load' 'transformer_0_out_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 121 [1/2] (1.15ns)   --->   "%transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16" [firmware/myproject.cpp:170]   --->   Operation 121 'load' 'transformer_0_out_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_10 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 10" [firmware/myproject.cpp:170]   --->   Operation 122 'getelementptr' 'mlp_dimensions_reduced_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_10, i35* %mlp_dimensions_reduced_V_addr_10, align 8" [firmware/myproject.cpp:170]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 124 [1/2] (1.15ns)   --->   "%transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16" [firmware/myproject.cpp:170]   --->   Operation 124 'load' 'transformer_0_out_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_11 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 11" [firmware/myproject.cpp:170]   --->   Operation 125 'getelementptr' 'mlp_dimensions_reduced_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_11, i35* %mlp_dimensions_reduced_V_addr_11, align 8" [firmware/myproject.cpp:170]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_12 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 24" [firmware/myproject.cpp:170]   --->   Operation 127 'getelementptr' 'transformer_0_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (1.15ns)   --->   "%transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16" [firmware/myproject.cpp:170]   --->   Operation 128 'load' 'transformer_0_out_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_13 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 26" [firmware/myproject.cpp:170]   --->   Operation 129 'getelementptr' 'transformer_0_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [2/2] (1.15ns)   --->   "%transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16" [firmware/myproject.cpp:170]   --->   Operation 130 'load' 'transformer_0_out_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 1.75>
ST_15 : Operation 131 [1/2] (1.15ns)   --->   "%transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16" [firmware/myproject.cpp:170]   --->   Operation 131 'load' 'transformer_0_out_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_12 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 12" [firmware/myproject.cpp:170]   --->   Operation 132 'getelementptr' 'mlp_dimensions_reduced_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_12, i35* %mlp_dimensions_reduced_V_addr_12, align 8" [firmware/myproject.cpp:170]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 134 [1/2] (1.15ns)   --->   "%transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16" [firmware/myproject.cpp:170]   --->   Operation 134 'load' 'transformer_0_out_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_13 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 13" [firmware/myproject.cpp:170]   --->   Operation 135 'getelementptr' 'mlp_dimensions_reduced_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_13, i35* %mlp_dimensions_reduced_V_addr_13, align 8" [firmware/myproject.cpp:170]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_14 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 28" [firmware/myproject.cpp:170]   --->   Operation 137 'getelementptr' 'transformer_0_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [2/2] (1.15ns)   --->   "%transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16" [firmware/myproject.cpp:170]   --->   Operation 138 'load' 'transformer_0_out_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_15 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 30" [firmware/myproject.cpp:170]   --->   Operation 139 'getelementptr' 'transformer_0_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [2/2] (1.15ns)   --->   "%transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16" [firmware/myproject.cpp:170]   --->   Operation 140 'load' 'transformer_0_out_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 141 [1/2] (1.15ns)   --->   "%transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16" [firmware/myproject.cpp:170]   --->   Operation 141 'load' 'transformer_0_out_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_14 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 14" [firmware/myproject.cpp:170]   --->   Operation 142 'getelementptr' 'mlp_dimensions_reduced_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_14, i35* %mlp_dimensions_reduced_V_addr_14, align 8" [firmware/myproject.cpp:170]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 144 [1/2] (1.15ns)   --->   "%transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16" [firmware/myproject.cpp:170]   --->   Operation 144 'load' 'transformer_0_out_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_15 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 15" [firmware/myproject.cpp:170]   --->   Operation 145 'getelementptr' 'mlp_dimensions_reduced_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_15, i35* %mlp_dimensions_reduced_V_addr_15, align 8" [firmware/myproject.cpp:170]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_16 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 32" [firmware/myproject.cpp:170]   --->   Operation 147 'getelementptr' 'transformer_0_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (1.15ns)   --->   "%transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16" [firmware/myproject.cpp:170]   --->   Operation 148 'load' 'transformer_0_out_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_17 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 34" [firmware/myproject.cpp:170]   --->   Operation 149 'getelementptr' 'transformer_0_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [2/2] (1.15ns)   --->   "%transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16" [firmware/myproject.cpp:170]   --->   Operation 150 'load' 'transformer_0_out_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 151 [1/2] (1.15ns)   --->   "%transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16" [firmware/myproject.cpp:170]   --->   Operation 151 'load' 'transformer_0_out_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_16 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 16" [firmware/myproject.cpp:170]   --->   Operation 152 'getelementptr' 'mlp_dimensions_reduced_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_16, i35* %mlp_dimensions_reduced_V_addr_16, align 8" [firmware/myproject.cpp:170]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 154 [1/2] (1.15ns)   --->   "%transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16" [firmware/myproject.cpp:170]   --->   Operation 154 'load' 'transformer_0_out_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_17 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 17" [firmware/myproject.cpp:170]   --->   Operation 155 'getelementptr' 'mlp_dimensions_reduced_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_17, i35* %mlp_dimensions_reduced_V_addr_17, align 8" [firmware/myproject.cpp:170]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_18 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 36" [firmware/myproject.cpp:170]   --->   Operation 157 'getelementptr' 'transformer_0_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [2/2] (1.15ns)   --->   "%transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16" [firmware/myproject.cpp:170]   --->   Operation 158 'load' 'transformer_0_out_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_19 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 38" [firmware/myproject.cpp:170]   --->   Operation 159 'getelementptr' 'transformer_0_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [2/2] (1.15ns)   --->   "%transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16" [firmware/myproject.cpp:170]   --->   Operation 160 'load' 'transformer_0_out_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 1.75>
ST_18 : Operation 161 [1/2] (1.15ns)   --->   "%transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16" [firmware/myproject.cpp:170]   --->   Operation 161 'load' 'transformer_0_out_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_18 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 18" [firmware/myproject.cpp:170]   --->   Operation 162 'getelementptr' 'mlp_dimensions_reduced_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_18, i35* %mlp_dimensions_reduced_V_addr_18, align 8" [firmware/myproject.cpp:170]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 164 [1/2] (1.15ns)   --->   "%transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16" [firmware/myproject.cpp:170]   --->   Operation 164 'load' 'transformer_0_out_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_19 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 19" [firmware/myproject.cpp:170]   --->   Operation 165 'getelementptr' 'mlp_dimensions_reduced_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_19, i35* %mlp_dimensions_reduced_V_addr_19, align 8" [firmware/myproject.cpp:170]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_20 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 40" [firmware/myproject.cpp:170]   --->   Operation 167 'getelementptr' 'transformer_0_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [2/2] (1.15ns)   --->   "%transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16" [firmware/myproject.cpp:170]   --->   Operation 168 'load' 'transformer_0_out_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_21 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 42" [firmware/myproject.cpp:170]   --->   Operation 169 'getelementptr' 'transformer_0_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [2/2] (1.15ns)   --->   "%transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16" [firmware/myproject.cpp:170]   --->   Operation 170 'load' 'transformer_0_out_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 171 [1/2] (1.15ns)   --->   "%transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16" [firmware/myproject.cpp:170]   --->   Operation 171 'load' 'transformer_0_out_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_20 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 20" [firmware/myproject.cpp:170]   --->   Operation 172 'getelementptr' 'mlp_dimensions_reduced_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_20, i35* %mlp_dimensions_reduced_V_addr_20, align 8" [firmware/myproject.cpp:170]   --->   Operation 173 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 174 [1/2] (1.15ns)   --->   "%transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16" [firmware/myproject.cpp:170]   --->   Operation 174 'load' 'transformer_0_out_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_21 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 21" [firmware/myproject.cpp:170]   --->   Operation 175 'getelementptr' 'mlp_dimensions_reduced_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_21, i35* %mlp_dimensions_reduced_V_addr_21, align 8" [firmware/myproject.cpp:170]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_22 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 44" [firmware/myproject.cpp:170]   --->   Operation 177 'getelementptr' 'transformer_0_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [2/2] (1.15ns)   --->   "%transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16" [firmware/myproject.cpp:170]   --->   Operation 178 'load' 'transformer_0_out_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_23 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 46" [firmware/myproject.cpp:170]   --->   Operation 179 'getelementptr' 'transformer_0_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [2/2] (1.15ns)   --->   "%transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16" [firmware/myproject.cpp:170]   --->   Operation 180 'load' 'transformer_0_out_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 181 [1/2] (1.15ns)   --->   "%transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16" [firmware/myproject.cpp:170]   --->   Operation 181 'load' 'transformer_0_out_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_22 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 22" [firmware/myproject.cpp:170]   --->   Operation 182 'getelementptr' 'mlp_dimensions_reduced_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_22, i35* %mlp_dimensions_reduced_V_addr_22, align 8" [firmware/myproject.cpp:170]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 184 [1/2] (1.15ns)   --->   "%transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16" [firmware/myproject.cpp:170]   --->   Operation 184 'load' 'transformer_0_out_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_23 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 23" [firmware/myproject.cpp:170]   --->   Operation 185 'getelementptr' 'mlp_dimensions_reduced_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_23, i35* %mlp_dimensions_reduced_V_addr_23, align 8" [firmware/myproject.cpp:170]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_24 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 48" [firmware/myproject.cpp:170]   --->   Operation 187 'getelementptr' 'transformer_0_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [2/2] (1.15ns)   --->   "%transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16" [firmware/myproject.cpp:170]   --->   Operation 188 'load' 'transformer_0_out_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_25 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 50" [firmware/myproject.cpp:170]   --->   Operation 189 'getelementptr' 'transformer_0_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [2/2] (1.15ns)   --->   "%transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16" [firmware/myproject.cpp:170]   --->   Operation 190 'load' 'transformer_0_out_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 1.75>
ST_21 : Operation 191 [1/2] (1.15ns)   --->   "%transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16" [firmware/myproject.cpp:170]   --->   Operation 191 'load' 'transformer_0_out_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_24 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 24" [firmware/myproject.cpp:170]   --->   Operation 192 'getelementptr' 'mlp_dimensions_reduced_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_24, i35* %mlp_dimensions_reduced_V_addr_24, align 8" [firmware/myproject.cpp:170]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 194 [1/2] (1.15ns)   --->   "%transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16" [firmware/myproject.cpp:170]   --->   Operation 194 'load' 'transformer_0_out_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_25 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 25" [firmware/myproject.cpp:170]   --->   Operation 195 'getelementptr' 'mlp_dimensions_reduced_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_25, i35* %mlp_dimensions_reduced_V_addr_25, align 8" [firmware/myproject.cpp:170]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_26 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 52" [firmware/myproject.cpp:170]   --->   Operation 197 'getelementptr' 'transformer_0_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [2/2] (1.15ns)   --->   "%transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16" [firmware/myproject.cpp:170]   --->   Operation 198 'load' 'transformer_0_out_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_27 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 54" [firmware/myproject.cpp:170]   --->   Operation 199 'getelementptr' 'transformer_0_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [2/2] (1.15ns)   --->   "%transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16" [firmware/myproject.cpp:170]   --->   Operation 200 'load' 'transformer_0_out_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 1.75>
ST_22 : Operation 201 [1/2] (1.15ns)   --->   "%transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16" [firmware/myproject.cpp:170]   --->   Operation 201 'load' 'transformer_0_out_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_26 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 26" [firmware/myproject.cpp:170]   --->   Operation 202 'getelementptr' 'mlp_dimensions_reduced_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_26, i35* %mlp_dimensions_reduced_V_addr_26, align 8" [firmware/myproject.cpp:170]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 204 [1/2] (1.15ns)   --->   "%transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16" [firmware/myproject.cpp:170]   --->   Operation 204 'load' 'transformer_0_out_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_27 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 27" [firmware/myproject.cpp:170]   --->   Operation 205 'getelementptr' 'mlp_dimensions_reduced_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_27, i35* %mlp_dimensions_reduced_V_addr_27, align 8" [firmware/myproject.cpp:170]   --->   Operation 206 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_28 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 56" [firmware/myproject.cpp:170]   --->   Operation 207 'getelementptr' 'transformer_0_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [2/2] (1.15ns)   --->   "%transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16" [firmware/myproject.cpp:170]   --->   Operation 208 'load' 'transformer_0_out_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_29 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 58" [firmware/myproject.cpp:170]   --->   Operation 209 'getelementptr' 'transformer_0_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [2/2] (1.15ns)   --->   "%transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16" [firmware/myproject.cpp:170]   --->   Operation 210 'load' 'transformer_0_out_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 1.75>
ST_23 : Operation 211 [1/2] (1.15ns)   --->   "%transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16" [firmware/myproject.cpp:170]   --->   Operation 211 'load' 'transformer_0_out_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_28 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 28" [firmware/myproject.cpp:170]   --->   Operation 212 'getelementptr' 'mlp_dimensions_reduced_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_28, i35* %mlp_dimensions_reduced_V_addr_28, align 8" [firmware/myproject.cpp:170]   --->   Operation 213 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 214 [1/2] (1.15ns)   --->   "%transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16" [firmware/myproject.cpp:170]   --->   Operation 214 'load' 'transformer_0_out_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_29 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 29" [firmware/myproject.cpp:170]   --->   Operation 215 'getelementptr' 'mlp_dimensions_reduced_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_29, i35* %mlp_dimensions_reduced_V_addr_29, align 8" [firmware/myproject.cpp:170]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_30 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 60" [firmware/myproject.cpp:170]   --->   Operation 217 'getelementptr' 'transformer_0_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [2/2] (1.15ns)   --->   "%transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16" [firmware/myproject.cpp:170]   --->   Operation 218 'load' 'transformer_0_out_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_31 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 62" [firmware/myproject.cpp:170]   --->   Operation 219 'getelementptr' 'transformer_0_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [2/2] (1.15ns)   --->   "%transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16" [firmware/myproject.cpp:170]   --->   Operation 220 'load' 'transformer_0_out_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 1.75>
ST_24 : Operation 221 [1/2] (1.15ns)   --->   "%transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16" [firmware/myproject.cpp:170]   --->   Operation 221 'load' 'transformer_0_out_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_30 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 30" [firmware/myproject.cpp:170]   --->   Operation 222 'getelementptr' 'mlp_dimensions_reduced_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_30, i35* %mlp_dimensions_reduced_V_addr_30, align 8" [firmware/myproject.cpp:170]   --->   Operation 223 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 224 [1/2] (1.15ns)   --->   "%transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16" [firmware/myproject.cpp:170]   --->   Operation 224 'load' 'transformer_0_out_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_31 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 31" [firmware/myproject.cpp:170]   --->   Operation 225 'getelementptr' 'mlp_dimensions_reduced_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_31, i35* %mlp_dimensions_reduced_V_addr_31, align 8" [firmware/myproject.cpp:170]   --->   Operation 226 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 227 [10/10] (0.00ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 227 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.35>
ST_26 : Operation 228 [9/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 228 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 4.35>
ST_27 : Operation 229 [8/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 229 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 4.35>
ST_28 : Operation 230 [7/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 230 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 4.35>
ST_29 : Operation 231 [6/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 231 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 4.35>
ST_30 : Operation 232 [5/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 232 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 4.35>
ST_31 : Operation 233 [4/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 233 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 4.35>
ST_32 : Operation 234 [3/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 234 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 4.35>
ST_33 : Operation 235 [2/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 235 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 3.90>
ST_34 : Operation 236 [1/10] (2.74ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 236 'call' 'call_ret2' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%mlp_out = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 237 'extractvalue' 'mlp_out' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%mlp_out_1 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 238 'extractvalue' 'mlp_out_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%mlp_out_2 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 239 'extractvalue' 'mlp_out_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%mlp_out_3 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 240 'extractvalue' 'mlp_out_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%mlp_out_4 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 4" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185]   --->   Operation 241 'extractvalue' 'mlp_out_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%mlp_out_red_0_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out, i32 10, i32 25)" [firmware/myproject.cpp:194]   --->   Operation 242 'partselect' 'mlp_out_red_0_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%mlp_out_red_1_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_1, i32 10, i32 25)" [firmware/myproject.cpp:194]   --->   Operation 243 'partselect' 'mlp_out_red_1_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%mlp_out_red_2_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_2, i32 10, i32 25)" [firmware/myproject.cpp:194]   --->   Operation 244 'partselect' 'mlp_out_red_2_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%mlp_out_red_3_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_3, i32 10, i32 25)" [firmware/myproject.cpp:194]   --->   Operation 245 'partselect' 'mlp_out_red_3_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%mlp_out_red_4_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_4, i32 10, i32 25)" [firmware/myproject.cpp:194]   --->   Operation 246 'partselect' 'mlp_out_red_4_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [3/3] (1.15ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 247 'call' 'call_ret_i' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.69>
ST_35 : Operation 248 [2/3] (3.69ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 248 'call' 'call_ret_i' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 3.69>
ST_36 : Operation 249 [1/3] (3.69ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 249 'call' 'call_ret_i' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 0" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 250 'extractvalue' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_15 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 1" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 251 'extractvalue' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%p_Val2_1 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 2" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 252 'extractvalue' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%p_Val2_2 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 3" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 253 'extractvalue' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%p_Val2_3 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 4" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198]   --->   Operation 254 'extractvalue' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_s, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:198]   --->   Operation 255 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%y_V_8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_15, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:198]   --->   Operation 256 'partselect' 'y_V_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%y_V_9 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:198]   --->   Operation 257 'partselect' 'y_V_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%y_V_10 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_2, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:198]   --->   Operation 258 'partselect' 'y_V_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%y_V_11 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_3, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:198]   --->   Operation 259 'partselect' 'y_V_11' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.15>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i12 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 260 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.00ns)   --->   "%log_table_i_addr = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 261 'getelementptr' 'log_table_i_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 262 [2/2] (1.15ns)   --->   "%log_table_i_load = load i16* %log_table_i_addr, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 262 'load' 'log_table_i_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_37 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i12 %y_V_8 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 263 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%log_table_i_addr_1 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_1" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 264 'getelementptr' 'log_table_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 265 [2/2] (1.15ns)   --->   "%log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 265 'load' 'log_table_i_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 38 <SV = 37> <Delay = 1.15>
ST_38 : Operation 266 [1/2] (1.15ns)   --->   "%log_table_i_load = load i16* %log_table_i_addr, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 266 'load' 'log_table_i_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 267 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %res_0_V_write_assign to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 268 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 269 [1/2] (1.15ns)   --->   "%log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 269 'load' 'log_table_i_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_38 : Operation 270 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 270 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i26 %res_1_V_write_assign to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 271 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i12 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 272 'zext' 'zext_ln364_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 273 [1/1] (0.00ns)   --->   "%log_table_i_addr_2 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 273 'getelementptr' 'log_table_i_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 274 [2/2] (1.15ns)   --->   "%log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 274 'load' 'log_table_i_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i12 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 275 'zext' 'zext_ln364_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 276 [1/1] (0.00ns)   --->   "%log_table_i_addr_3 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_3" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 276 'getelementptr' 'log_table_i_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 277 [2/2] (1.15ns)   --->   "%log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 277 'load' 'log_table_i_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i35P(i35* %data_out_0_V, i35 %sext_ln728)" [firmware/myproject.cpp:198]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i35P(i35* %data_out_1_V, i35 %sext_ln728_1)" [firmware/myproject.cpp:198]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.15>
ST_39 : Operation 280 [1/2] (1.15ns)   --->   "%log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 280 'load' 'log_table_i_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_2, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 281 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i26 %res_2_V_write_assign to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 282 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 283 [1/2] (1.15ns)   --->   "%log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 283 'load' 'log_table_i_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_3, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 284 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i26 %res_3_V_write_assign to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 285 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln364_4 = zext i12 %y_V_11 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 286 'zext' 'zext_ln364_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%log_table_i_addr_4 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_4" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 287 'getelementptr' 'log_table_i_addr_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 288 [2/2] (1.15ns)   --->   "%log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 288 'load' 'log_table_i_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i35P(i35* %data_out_2_V, i35 %sext_ln728_2)" [firmware/myproject.cpp:198]   --->   Operation 289 'write' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i35P(i35* %data_out_3_V, i35 %sext_ln728_3)" [firmware/myproject.cpp:198]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 1.15>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i35* %data_out_4_V), !map !220"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i35* %data_out_3_V), !map !226"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i35* %data_out_2_V), !map !232"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i35* %data_out_1_V), !map !238"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i35* %data_out_0_V), !map !244"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i560* %data_in_V), !map !250"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !321"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !325"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 299 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i560* %data_in_V, [7 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %data_out_0_V, i35* %data_out_1_V, i35* %data_out_2_V, i35* %data_out_3_V, i35* %data_out_4_V, [7 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:38]   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:39]   --->   Operation 302 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 303 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 16)" [firmware/myproject.cpp:41]   --->   Operation 303 'write' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 5)" [firmware/myproject.cpp:42]   --->   Operation 304 'write' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 305 [1/2] (1.15ns)   --->   "%log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 305 'load' 'log_table_i_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_40 : Operation 306 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_4, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 306 'bitconcatenate' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %res_4_V_write_assign to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198]   --->   Operation 307 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i35P(i35* %data_out_4_V, i35 %sext_ln728_4)" [firmware/myproject.cpp:198]   --->   Operation 308 'write' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:203]   --->   Operation 309 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.84ns
The critical path consists of the following:
	wire read on port 'data_in_V' [32]  (0 ns)
	'call' operation ('call_ret3') to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [33]  (3.84 ns)

 <State 5>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ret3') to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [33]  (3.56 ns)

 <State 6>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln91', firmware/myproject.cpp:91) to 'transformer' [50]  (4.06 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('transformer_0_out_addr', firmware/myproject.cpp:170) [51]  (0 ns)
	'load' operation ('transformer_0_out_load', firmware/myproject.cpp:170) on array 'transformer_0_out' [52]  (1.16 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load', firmware/myproject.cpp:170) on array 'transformer_0_out' [52]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [54]  (0.594 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_2', firmware/myproject.cpp:170) on array 'transformer_0_out' [60]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_2', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [62]  (0.594 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_4', firmware/myproject.cpp:170) on array 'transformer_0_out' [68]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_4', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [70]  (0.594 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_6', firmware/myproject.cpp:170) on array 'transformer_0_out' [76]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_6', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [78]  (0.594 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_8', firmware/myproject.cpp:170) on array 'transformer_0_out' [84]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_8', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [86]  (0.594 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_10', firmware/myproject.cpp:170) on array 'transformer_0_out' [92]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_10', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [94]  (0.594 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_12', firmware/myproject.cpp:170) on array 'transformer_0_out' [100]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_12', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [102]  (0.594 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_14', firmware/myproject.cpp:170) on array 'transformer_0_out' [108]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_14', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [110]  (0.594 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_16', firmware/myproject.cpp:170) on array 'transformer_0_out' [116]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_16', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [118]  (0.594 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_18', firmware/myproject.cpp:170) on array 'transformer_0_out' [124]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_18', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [126]  (0.594 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_20', firmware/myproject.cpp:170) on array 'transformer_0_out' [132]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_20', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [134]  (0.594 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_22', firmware/myproject.cpp:170) on array 'transformer_0_out' [140]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_22', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [142]  (0.594 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_24', firmware/myproject.cpp:170) on array 'transformer_0_out' [148]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_24', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [150]  (0.594 ns)

 <State 22>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_26', firmware/myproject.cpp:170) on array 'transformer_0_out' [156]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_26', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [158]  (0.594 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_28', firmware/myproject.cpp:170) on array 'transformer_0_out' [164]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_28', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [166]  (0.594 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_30', firmware/myproject.cpp:170) on array 'transformer_0_out' [172]  (1.16 ns)
	'store' operation ('store_ln170', firmware/myproject.cpp:170) of variable 'transformer_0_out_load_30', firmware/myproject.cpp:170 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:168 [174]  (0.594 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 27>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 28>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 29>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 30>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 31>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 32>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 33>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (4.36 ns)

 <State 34>: 3.9ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:185) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [179]  (2.75 ns)
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [191]  (1.16 ns)

 <State 35>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [191]  (3.69 ns)

 <State 36>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:198) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [191]  (3.69 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('log_table_i_addr', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198) [199]  (0 ns)
	'load' operation ('log_table_i_load', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198) on array 'log_table_i' [200]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	'load' operation ('log_table_i_load', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198) on array 'log_table_i' [200]  (1.16 ns)

 <State 39>: 1.16ns
The critical path consists of the following:
	'load' operation ('log_table_i_load_2', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198) on array 'log_table_i' [212]  (1.16 ns)

 <State 40>: 1.16ns
The critical path consists of the following:
	'load' operation ('log_table_i_load_4', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:198) on array 'log_table_i' [224]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
