// Seed: 499937021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  ;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1,
    input wire id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0
    , id_2
);
  logic id_3;
  always @(id_2) begin : LABEL_0
    id_3 <= id_2 ** id_2 - id_2;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
