\documentclass[pageno]{jpaper}
\pdfoutput=1
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{array}
\usepackage{textcomp}
\usepackage{xcolor}
%\usepackage[hyphens]{url}
\usepackage{flushend}

\usepackage{algorithmic}
\usepackage[ruled,vlined,linesnumbered]{algorithm2e}
%\usepackage{subfigure}
 

\usepackage{hyperref}
\usepackage{comment}


\usepackage{tikz}
\usepackage{xcolor}
\usepackage{pifont}
\usepackage{tcolorbox}
%\usepackage{subcaption}
\usepackage{wrapfig}

   %correct mark
\newcommand{\cmark}{\ding{52}}
%x mark
\newcommand{\xmark}{\ding{56}}%


\newcommand*\circled[1]{\tikz[baseline=(char.base)]{
            \node[shape=circle,fill,inner sep=1pt] (char) {\textcolor{white}{#1}};}}


%replace XXX with the submission number you are given from the ASPLOS submission site.
%\newcommand{\asplossubmissionnumber}{258}

\newcommand{\hoda}[1]{\textcolor{red}{Hoda: \em #1 }}
\newcommand{\ghadeer}[1]{\textcolor{blue}{Ghadeer: \em #1 }}

\usepackage[normalem]{ulem}

\begin{document}


\title{
  Exploiting Parallel Memory Write Requests for Covert Channel Attacks in Integrated CPU-GPU Systems}

%for single author (just remove % characters)
\author{%
  {\rm Ghadeer\ Almusaddar} \\
  galmusa1@binghamton.edu  \\
Binghamton University
\and
{\rm Hoda Naghibijouybari}\\
hnaghibi@binghamton.edu \\
Binghamton University
} % end author



\date{}
\maketitle

\thispagestyle{empty}

\begin{abstract}
In heterogeneous SoCs, accelerators like integrated GPUs (iGPUs) are integrated on the same chip as CPUs, sharing the memory subsystem. In such systems, the massive memory requests from throughput-oriented accelerators significantly interfere with CPU memory requests. In addition to the large performance impact, this interference provides an attacker with a strong leakage vector for covert attacks across the processors, which is hard to achieve across the cores in a multi-core CPU. In this paper, we demonstrate that parallel memory write requests of the iGPU and more specifically, the management policy of the write buffer in the memory controller (MC) can lead to significantly stalling CPU memory read requests in heterogeneous SoCs.

We characterize the slowdown on the shared read and write buffers in the memory controller and exploit it to build a cross-processor covert channel in Intel-based integrated CPU-GPU systems. We develop two attack variants that achieve a bandwidth of 1.65 kbps and 4.41 kbps and error rates of 0.49\% and 4.32\% respectively. 

%We also present a proof-of-concept CPU-GPU side channel attack in which a spy application on the CPU monitors the contention on the memory controller to extract information about a victim application running on the GPU. 
\end{abstract}

%draft #1
% \input{sections/draft_1/1_intro.tex}
% \input{sections/draft_1/2_background.tex}
% \input{sections/draft_1/3_motivation&challenges.tex}
% \input{sections/draft_1/4_attack_details.tex}
% \input{sections/draft_1/6_discussion.tex}
% %\input{sections/4_reverse_engineerin.tex}
% \input{sections/draft_1/5_eval.tex}
% \input{sections/draft_1/7_side_channel_attack.tex}
% %\input{sections/8_attack_variations.tex}
% \input{sections/draft_1/mitigations.tex}
% \input{sections/draft_1/9_related_work.tex}
% \input{sections/draft_1/10_conclusion.tex}


%draft #2
\input{sections/draft_2/intro.tex}
\input{sections/draft_2/background.tex}
\input{sections/draft_2/threat_model.tex}
\input{sections/draft_2/motivation.tex}
\input{sections/draft_2/contention_source.tex}
\input{sections/draft_2/attack_design.tex}
\input{sections/draft_2/attack_eval.tex}
%\input{sections/draft_2/side_channel.tex}
\input{sections/draft_2/discussion.tex}
\input{sections/draft_2/mitigations.tex}
\input{sections/draft_2/related_work.tex}
\input{sections/draft_2/conclusion.tex}
%\input{sections/draft_2/appendix.tex}


%\section{Acknowledgements}


\bibliographystyle{plain}
\bibliography{main}


\end{document}

