// Seed: 3418685948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wire id_2
);
  logic id_4;
  logic [7:0] id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6, id_7;
  parameter id_8 = 1;
  assign id_6 = id_5[1'b0 : 1];
  always
    if (1)
      `define pp_9 0
endmodule
