{
    "nl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/53-openroad-fillinsertion/dynamic_noise_reduction.nl.v",
    "pnl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/53-openroad-fillinsertion/dynamic_noise_reduction.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/54-odb-cellfrequencytables/dynamic_noise_reduction.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/54-odb-cellfrequencytables/dynamic_noise_reduction.odb",
    "sdc": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/53-openroad-fillinsertion/dynamic_noise_reduction.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/55-openroad-rcx/nom/dynamic_noise_reduction.nom.spef",
        "min_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/55-openroad-rcx/min/dynamic_noise_reduction.min.spef",
        "max_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/55-openroad-rcx/max/dynamic_noise_reduction.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/05-yosys-jsonheader/dynamic_noise_reduction.h.json",
    "vh": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/28-odb-writeverilogheader/dynamic_noise_reduction.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 6,
        "design__inferred_latch__count": 0,
        "design__instance__count": 4469,
        "design__instance__area": 27091,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.018682116642594337,
        "power__switching__total": 0.022221092134714127,
        "power__leakage__total": 2.992486969333186e-08,
        "power__total": 0.040903240442276,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25521843694138435,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25521843694138435,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1.330808167999841,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.741308813094948,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.330808,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25821087665543974,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25821087665543974,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.1134851134076198,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.8705463263329699,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -5.003782418929569,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.8705463263329699,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.765313,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25433242343152407,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25433242343152407,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.7552708672252051,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.958664064155793,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.755271,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 8,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25352365369078667,
        "clock__skew__worst_setup": 0.25352365369078667,
        "timing__hold__ws": 0.7357793471644182,
        "timing__setup__ws": -1.0441567905849531,
        "timing__hold__tns": 0,
        "timing__setup__tns": -6.9149505856371105,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.0441567905849531,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.735779,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 33,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 300.0 300.0",
        "design__core__bbox": "5.52 10.88 294.4 288.32",
        "design__io": 52,
        "design__die__area": 90000,
        "design__core__area": 80146.9,
        "design__instance__count__stdcell": 4469,
        "design__instance__area__stdcell": 27091,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.338017,
        "design__instance__utilization__stdcell": 0.338017,
        "design__instance__count__class:inverter": 68,
        "design__instance__count__class:sequential_cell": 16,
        "design__instance__count__class:multi_input_combinational_cell": 2911,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 6058,
        "design__instance__count__class:tap_cell": 1144,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 50,
        "design__io__hpwl": 14763753,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 243.78,
        "design__instance__displacement__mean": 0.052,
        "design__instance__displacement__max": 6.86,
        "route__wirelength__estimated": 80026.4,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 316,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 4,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 2,
        "antenna__violating__pins": 2,
        "route__antenna_violation__count": 2,
        "antenna_diodes_count": 10,
        "design__instance__count__class:antenna_cell": 10,
        "route__net": 3348,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1190,
        "route__wirelength__iter:1": 85615,
        "route__drc_errors__iter:2": 571,
        "route__wirelength__iter:2": 85142,
        "route__drc_errors__iter:3": 557,
        "route__wirelength__iter:3": 84921,
        "route__drc_errors__iter:4": 23,
        "route__wirelength__iter:4": 84816,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 84818,
        "route__drc_errors": 0,
        "route__wirelength": 84818,
        "route__vias": 23217,
        "route__vias__singlecut": 23217,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 541.37,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2543287041842864,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2543287041842864,
        "timing__hold__ws__corner:min_tt_025C_1v80": 1.295705468481378,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.799330846359673,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.295705,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25711059009576676,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25711059009576676,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.1170691354770779,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.7322160862661078,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -3.6771662311446653,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.7322160862661078,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.702829,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 9,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25352365369078667,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25352365369078667,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.7357793471644182,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 7.001688316201296,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.735779,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2568041130211512,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2568041130211512,
        "timing__hold__ws__corner:max_tt_025C_1v80": 1.3677794839438986,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.6396621191560214,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.367779,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25986410980816566,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25986410980816566,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.1178638331405801,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.0441567905849531,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -6.9149505856371105,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.0441567905849531,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.829864,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 13,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25591227084024676,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25591227084024676,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.7766750240557581,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 6.908203093991817,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.776675,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0
    }
}