From a942a0a4fa1a0b7031fb401216d5fb3ab85347bd Mon Sep 17 00:00:00 2001
From: gong jian bo <ryder.gong@nxp.com>
Date: Fri, 28 May 2021 17:23:36 +0800
Subject: [PATCH] change can clock to 40 mhz

---
 arch/arm/dts/fsl-s32-gen1.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/dts/fsl-s32-gen1.dtsi b/arch/arm/dts/fsl-s32-gen1.dtsi
index 4a72cfb340..991bc6840f 100644
--- a/arch/arm/dts/fsl-s32-gen1.dtsi
+++ b/arch/arm/dts/fsl-s32-gen1.dtsi
@@ -339,7 +339,7 @@
 				<S32GEN1_XBAR_2X_FREQ>,
 				<40000000>,
 				<40000000>,
-				<80000000>,
+				<40000000>,
 				<125000000>,
 				<100000000>,
 				/* If S32G274A Rev < 2, CLK_QSPI_2X maximum
-- 
2.25.1

