diff --git a/arch/arm/cpu/armv7/mx6/Makefile b/arch/arm/cpu/armv7/mx6/Makefile
index 0ea14ce..1a4d9f5 100644
--- a/arch/arm/cpu/armv7/mx6/Makefile
+++ b/arch/arm/cpu/armv7/mx6/Makefile
@@ -10,6 +10,7 @@
 obj-y	:= soc.o clock.o
 obj-$(CONFIG_SPL_BUILD)	     += ddr.o
 obj-$(CONFIG_SECURE_BOOT)    += hab.o
+obj-$(CONFIG_UBOOT_LOGO_ENABLE) += ipu.o
 obj-$(CONFIG_MP)             += mp.o
 ifdef CONFIG_MX6UL
 obj-$(CONFIG_CMD_BEE)        += bee.o
diff --git a/arch/arm/cpu/armv7/mx6/clock.c b/arch/arm/cpu/armv7/mx6/clock.c
index 1cc910b..7375b0c 100644
--- a/arch/arm/cpu/armv7/mx6/clock.c
+++ b/arch/arm/cpu/armv7/mx6/clock.c
@@ -12,6 +12,9 @@
 #include <asm/arch/crm_regs.h>
 #include <asm/arch/clock.h>
 #include <asm/arch/sys_proto.h>
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#include <asm/imx-common/mxc_ipu.h>
+#endif
 
 enum pll_clocks {
 	PLL_SYS,	/* System PLL */
@@ -22,6 +25,11 @@ enum pll_clocks {
 	PLL_VIDEO,	/* AUDIO PLL */
 };
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#define PLL5_FREQ_MIN	650000000
+#define PLL5_FREQ_MAX	1300000000
+#endif
+
 struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
 
 #ifdef CONFIG_MXC_OCOTP
@@ -908,6 +916,461 @@ void mxs_set_vadcclk(void)
 }
 #endif
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+static int config_lvds_clk(u32 ipu, u32 di, u32 freq, bool split_mode)
+{
+	u32 divider;
+	unsigned int reg;
+#ifdef LVDS_CLOCK_SRC_PLL5
+	u32 pre_div_rate;
+	u32 test_div_sel = 2;
+	u32 control3 = 0;
+	u64 temp64;
+	u32 mfn, mfd = 1000000;
+#endif
+
+	printf("config_ipu_lvds_clk: freq = %d.\r\n", freq);
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_set);
+#endif
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Disable the PLL */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg |= BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg &= ~BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+#endif
+
+	/*
+	 * Need to follow a strict procedure when changing the LDB
+	 * clock, else we can introduce a glitch. Things to keep in
+	 * mind:
+	 * 1. The current and new parent clocks must be disabled.
+	 * 2. The default clock for ldb_dio_clk is mmdc_ch1 which has
+	 * no CG bit.
+	 * 3. In the RTL implementation of the LDB_DI_CLK_SEL mux
+	 * the top four options are in one mux and the PLL3 option along
+	 * with another option is in the second mux. There is third mux
+	 * used to decide between the first and second mux.
+	 * The code below switches the parent to the bottom mux first
+	 * and then manipulates the top mux. This ensures that no glitch
+	 * will enter the divider.
+	 *
+	 * Need to disable MMDC_CH1 clock manually as there is no CG bit
+	 * for this clock. The only way to disable this clock is to move
+	 * it topll3_sw_clk and then to disable pll3_sw_clk
+	 * Make sure periph2_clk2_sel is set to pll3_sw_clk
+	 */
+	reg = __raw_readl(&imx_ccm->cbcmr);
+	reg &= ~(1 << 20);
+	__raw_writel(reg, &imx_ccm->cbcmr);
+	
+	/*
+	 * Set MMDC_CH1 mask bit.
+	 */
+	reg = __raw_readl(&imx_ccm->ccdr);
+	reg |= 1 << 16;
+	__raw_writel(reg, &imx_ccm->ccdr);
+
+	/*
+	 * Set the periph2_clk_sel to the top mux so that
+	 * mmdc_ch1 is from pll3_sw_clk.
+	 */
+	reg = __raw_readl(&imx_ccm->cbcdr);
+	reg |= 1 << 26;
+	__raw_writel(reg, &imx_ccm->cbcdr);
+
+	/*
+	 * Wait for the clock switch.
+	 */
+	while (__raw_readl(&imx_ccm->cdhipr))
+		;
+	
+	/*
+	 * Disable pll3_sw_clk by selecting the bypass clock source.
+	 */
+	reg = __raw_readl(&imx_ccm->ccsr);
+	reg |= 1 << 0;
+	__raw_writel(reg, &imx_ccm->ccsr);
+
+	/*
+	 * Set the ldb_di0_clk and ldb_di1_clk to 111b.
+	 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	reg |= ((7 << 9) | (7 << 12));
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+
+	/*
+	 * Set the ldb_di0_clk and ldb_di1_clk to 100b.
+	 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	reg &= ~((7 << 9) | (7 << 12));
+	reg |= ((4 << 9) | (4 << 12));
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set ldb_di_clk clock source to PLL5 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	if (di == 0) {
+		reg &= ~(0x7 << 9);
+		reg |= (0x0 << 9);
+	} else if (di == 1) {
+		reg &= ~(0x7 << 12);
+		reg |= (0x0 << 12);
+	}
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+#else
+	/* Set ldb_di_clk clock source to PLL2 PFD0 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	if (di == 0) {
+		reg &= ~(0x7 << 9);
+		reg |= (0x1 << 9);
+	} else if (di == 1) {
+	reg &= ~(0x7 << 12);
+		reg |= (0x1 << 12);
+	}
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+#endif
+
+	/*
+	 * Unbypass pll3_sw_clk.
+	 */
+	reg = __raw_readl(&imx_ccm->ccsr);
+	reg &= ~(1 << 0);
+	__raw_writel(reg, &imx_ccm->ccsr);
+
+	/*
+	 * Set the periph2_clk_sel back to the bottom mux so that
+	 * mmdc_ch1 is from its original parent.
+	 */
+	reg = __raw_readl(&imx_ccm->cbcdr);
+	reg &= ~(1 << 26);
+	__raw_writel(reg, &imx_ccm->cbcdr);
+
+	/*
+	 * Wait for the clock switch.
+	 */
+	while (__raw_readl(&imx_ccm->cdhipr))
+		;
+	/*
+	 * Clear MMDC_CH1 mask bit.
+	 */
+	reg = __raw_readl(&imx_ccm->ccdr);
+	reg &= ~(1 << 16);
+	__raw_writel(reg, &imx_ccm->ccdr);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set PLL5 Clock */
+	pre_div_rate = freq;
+	while (pre_div_rate < PLL5_FREQ_MIN) {
+		pre_div_rate *= 2;
+		/*
+		 * test_div_sel field values:
+		 * 2 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 0 -> Divide by 4
+		 *
+		 * control3 field values:
+		 * 0 -> Divide by 1
+	 * 1 -> Divide by 2
+		 * 3 -> Divide by 4
+		 */
+		if (test_div_sel != 0)
+			test_div_sel --;
+		else {
+			control3 ++;
+			if (control3 == 2)
+				control3 ++;
+		}
+	}
+	divider = pre_div_rate / MXC_HCLK;
+	temp64 = (u64) (pre_div_rate - (divider * MXC_HCLK));
+	temp64 *= mfd;
+	do_div(temp64, MXC_HCLK);
+	mfn = temp64;
+
+	reg = __raw_readl(&imx_ccm->analog_pll_video)
+			& ~(BM_ANADIG_PLL_VIDEO_DIV_SELECT | BM_ANADIG_PLL_VIDEO_TEST_DIV_SELECT);
+	reg |= (divider |
+		(test_div_sel << BP_ANADIG_PLL_VIDEO_TEST_DIV_SELECT));
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+	__raw_writel(mfn, &imx_ccm->analog_pll_video_num);
+	__raw_writel(mfd, &imx_ccm->analog_pll_video_denom);
+
+	reg = __raw_readl(&imx_ccm->ana_misc2)
+		& ~BM_ANADIG_ANA_MISC2_CONTROL3;
+	reg |= control3 << BP_ANADIG_ANA_MISC2_CONTROL3;
+	__raw_writel(reg, &imx_ccm->ana_misc2);
+
+	/* Enable the PLL power */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_POWERDOWN;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	/* Wait for PLL to lock */
+	while((__raw_readl(&imx_ccm->analog_pll_video) & BM_ANADIG_PLL_VIDEO_LOCK) == 0)
+		printf("wait for pll5 lock.\n");
+
+	/* Enable the PLL output */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg |= BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	printf("config_ipu_lvds_clk: set pll5 clock to %dHz.\r\n", decode_pll(PLL_VIDEO, MXC_HCLK));
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_clr);
+#endif
+#else
+	/* Set PLL2 PFD0 Clock */
+	divider = (decode_pll(PLL_BUS, MXC_HCLK) / 1000000) * 18 / (freq / 1000000);
+	if(divider < 12)
+		divider = 12;
+	if(divider > 35)
+		divider = 35;
+
+	printf("config_ipu_lvds_clk: set pll2_pfd0 clock to %dMHz, divider = %d.\r\n", decode_pll(PLL_BUS, MXC_HCLK) /1000000  / divider * 18, divider);
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_clr);
+#endif
+
+	reg = __raw_readl(&imx_ccm->analog_pfd_528);
+	reg &= ~BM_ANADIG_PFD_528_PFD0_FRAC;
+	reg |= (divider << BP_ANADIG_PFD_528_PFD0_FRAC);
+	__raw_writel(BM_ANADIG_PFD_528_PFD0_FRAC, &imx_ccm->analog_pfd_528_clr);
+	__raw_writel(reg, &imx_ccm->analog_pfd_528_set);
+#endif
+
+	if(split_mode){	
+		/* Set ipu_di clock to ldb_di_clk/3.5 */
+		reg = __raw_readl(&imx_ccm->cscmr2);
+		if (di == 0)
+			reg &= ~(0x1 << 10);
+		else if (di == 1)
+			reg &= ~(0x1 << 11);
+	}else {
+		/* Set ipu_di clock to ldb_di_clk/7 */
+		reg = __raw_readl(&imx_ccm->cscmr2);
+		if (di == 0)
+			reg |= (0x1 << 10);
+		else if (di == 1)
+			reg |= (0x1 << 11);
+	}
+
+	__raw_writel(reg, &imx_ccm->cscmr2);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set ipu_di_clk clock source to ldb_di_clk, and root clock pre-multiplexer from PLL5, ipu_di_podf divide by 1 */
+        if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+        if (ipu == 2) {
+                reg = __raw_readl(&imx_ccm->cscdr2);
+                if (di == 0) {
+                        reg &= ~(0x1FF << 0);
+                        reg |= ((3 << 0) | (2 << 6));
+                } else if (di == 1) {
+                        reg &= ~(0x1FF << 9);
+                        reg |= ((4 << 9) | (2 << 15));
+                }
+                __raw_writel(reg, &imx_ccm->cscdr2);
+        }
+#else
+	/* Set ipu_di_clk clock source to ldb_di_clk, and root clock pre-multiplexer from PLL2 PFD0, ipu_di_podf divide by 1 */
+	if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (3 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (3 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+	if (ipu == 2) {
+		reg = __raw_readl(&imx_ccm->cscdr2);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (3 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (3 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->cscdr2);
+	}
+#endif
+	return 0;
+}
+
+static int config_ipu_di_clk(u32 ipu, u32 di, u32 freq)
+{
+	unsigned int reg;
+
+	u32 pre_div_rate, divider;
+	u32 test_div_sel = 2;
+	u32 control3 = 0;
+	u64 temp64;
+	u32 mfn, mfd = 1000000;
+
+	printf("config_ipu_di_clk: freq = %d.\r\n", freq);
+
+	/* Set PLL5 Clock */
+	/* Disable the PLL first */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg |= BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg &= ~BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	pre_div_rate = freq * 2;
+	while (pre_div_rate < PLL5_FREQ_MIN) {
+		pre_div_rate *= 2;
+		/*
+		 * test_div_sel field values:
+		 * 2 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 0 -> Divide by 4
+		 *
+		 * control3 field values:
+		 * 0 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 3 -> Divide by 4
+		 */
+		if (test_div_sel != 0)
+			test_div_sel --;
+		else {
+			control3 ++;
+			if (control3 == 2)
+				control3 ++;
+		}
+	}
+	divider = pre_div_rate / MXC_HCLK;
+	temp64 = (u64) (pre_div_rate - (divider * MXC_HCLK));
+	temp64 *= mfd;
+	do_div(temp64, MXC_HCLK);
+	mfn = temp64;
+
+	reg = __raw_readl(&imx_ccm->analog_pll_video)
+			& ~(BM_ANADIG_PLL_VIDEO_DIV_SELECT | 			BM_ANADIG_PLL_VIDEO_TEST_DIV_SELECT);
+	reg |= (divider |
+		(test_div_sel << BP_ANADIG_PLL_VIDEO_TEST_DIV_SELECT));
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+	__raw_writel(mfn, &imx_ccm->analog_pll_video_num);
+	__raw_writel(mfd, &imx_ccm->analog_pll_video_denom);
+
+	reg = __raw_readl(&imx_ccm->ana_misc2)
+		& ~BM_ANADIG_ANA_MISC2_CONTROL3;
+	reg |= control3 << BP_ANADIG_ANA_MISC2_CONTROL3;
+	__raw_writel(reg, &imx_ccm->ana_misc2);
+
+	/* Enable the PLL power */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_POWERDOWN;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+	/* Wait for PLL to lock */
+	while((__raw_readl(&imx_ccm->analog_pll_video) & BM_ANADIG_PLL_VIDEO_LOCK) == 0)
+		printf("wait for pll5 lock.\n");
+
+	/* Enable the PLL output */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg |= BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	printf("config_ipu_di_clk: set pll5 clock to %dHz.\r\n", decode_pll(PLL_VIDEO, MXC_HCLK));
+
+	/* Set ipu_di_clk clock source to pre-muxed ipu di clock, divided by 2, and root clock pre-muxed from PLL5 */
+	if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~0x000001FF;
+			reg |= ((0 << 0) | (1 << 3) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~0x0003FE00;
+			reg |= ((0 << 9) | (1 << 12) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+	if (ipu == 2) {
+		reg = __raw_readl(&imx_ccm->cscdr2);
+		if (di == 0) {
+			reg &= ~0x000001FF;
+			reg |= ((0 << 0) | (1 << 3) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~0x0003FE00;
+			reg |= ((0 << 9) | (1 << 12) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->cscdr2);
+	}
+
+	return 0;
+}
+
+/*!
+ *
+ * @param clk_type  clock type, e.g MXC_IPU1_LVDS_DI0_CLK, MXC_IPU1_DI0_CLK, etc.
+ * @param freq		targeted freq in Hz
+ * @return          0 if successful; non-zero otherwise
+ */
+int display_clk_config(u32 clk_type, u32 freq, bool split_mode)
+{
+	switch (clk_type) {
+	case MXC_IPU1_LVDS_DI0_CLK:
+		if (config_lvds_clk(1, 0, freq, split_mode))
+			return -1;
+		break;
+	case MXC_IPU1_LVDS_DI1_CLK:
+		if (config_lvds_clk(1, 1, freq, split_mode))
+			return -1;
+		break;
+	case MXC_IPU2_LVDS_DI0_CLK:
+		if (config_lvds_clk(2, 0, freq, split_mode))
+ 			return -1;
+		break;
+	case MXC_IPU2_LVDS_DI1_CLK:
+		if (config_lvds_clk(2, 1, freq, split_mode))
+ 			return -1;
+		break;
+	case MXC_IPU1_DI0_CLK:
+		if (config_ipu_di_clk(1, 0, freq))
+			return -1;
+		break;
+	case MXC_IPU1_DI1_CLK:
+		if (config_ipu_di_clk(1, 1, freq))
+			return -1;
+		break;
+	case MXC_IPU2_DI0_CLK:
+		if (config_ipu_di_clk(2, 0, freq))
+			return -1;
+		break;
+	case MXC_IPU2_DI1_CLK:
+		if (config_ipu_di_clk(2, 1, freq))
+			return -1;
+		break;
+	default:
+		printf("Unsupported or invalid clock type! :(\n");
+		return -1;
+	}
+
+	return 0;
+}
+#endif
+
 #ifdef CONFIG_FEC_MXC
 int enable_fec_anatop_clock(int fec_id, enum enet_freq freq)
 {
diff --git a/arch/arm/cpu/armv7/mx6/ipu.c b/arch/arm/cpu/armv7/mx6/ipu.c
new file mode 100644
index 0000000..e65feb7
--- /dev/null
+++ b/arch/arm/cpu/armv7/mx6/ipu.c
@@ -0,0 +1,3416 @@
+/***************************************************************************
+*
+*    ipu.c
+*
+*    IPU initialization, connect each module and build a link from memory to  
+* display .
+*
+*
+***************************************************************************/
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/errno.h>
+#include <asm/errno.h>
+#include <linux/string.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/ipuv3h_reg_def.h>
+#include <asm/imx-common/iomux-v3.h>
+#include <asm/imx-common/mxc_ipu.h>
+
+
+//#define DISPLAY_EBA0 		(PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE - 0x2000000)
+#define DISPLAY_EBA0		CONFIG_FB_BASE
+
+// DI counter definitions
+#define DI_COUNTER_BASECLK 	0
+#define DI_COUNTER_IHSYNC   	1
+#define DI_COUNTER_1		   	1
+#define DI_COUNTER_HSYNC   		2
+#define DI_COUNTER_VSYNC   		3
+#define DI_COUNTER_AFIELD    	4
+#define DI_COUNTER_ALINE    		5
+#define DI_COUNTER_APIXEL   		6
+#define DI_COUNTER_7   			7
+
+#define DI_COMMAND_WAVEFORM 0
+#define DI_DATAWR_WAVEFORM  1
+#define DI_DATARD_WAVEFORM  2
+#define DI_SDC_WAVEFORM     3
+#define DI_SERIAL_WAVEFORM  4
+
+#define DI_RS_SIGNAL        0
+#define DI_WR_SIGNAL        1
+#define DI_RD_SIGNAL        1
+#define DI_SER_CLK_SIGNAL   1
+#define DI_CS_SIGNAL        2
+#define DI_NOUSE_SIGNAL     3
+
+#define DI_DEN_SIGNAL       0
+
+#define DC_CHANNEL_READ					0
+#define DC_CHANNEL_DC_SYNC_OR_ASYNC	1
+#define DC_CHANNEL_DC_ASYNC				2
+#define DC_CHANNEL_COMMAND_1			3
+#define DC_CHANNEL_COMMAND_2			4
+#define DC_CHANNEL_DP_PRIMARY			5
+#define DC_CHANNEL_DP_SECONDARY			6
+
+typedef struct {
+	unsigned int channel;
+	unsigned int xv;
+	unsigned int yv;
+	unsigned int xb;
+	unsigned int yb;
+	unsigned int nsb_b;
+	unsigned int cf;
+	unsigned int sx;
+	unsigned int sy;
+	unsigned int ns;
+	unsigned int sdx;
+	unsigned int sm;
+	unsigned int scc;
+	unsigned int sce;
+	unsigned int sdy;
+	unsigned int sdrx;
+	unsigned int sdry;
+	unsigned int bpp;
+	unsigned int dec_sel;
+	unsigned int dim;
+	unsigned int so;
+	unsigned int bndm;
+	unsigned int bm;
+	unsigned int rot;
+	unsigned int hf;
+	unsigned int vf;
+	unsigned int the;
+	unsigned int cap;
+	unsigned int cae;
+	unsigned int fw;
+	unsigned int fh;
+	unsigned int eba0;
+	unsigned int eba1;
+	unsigned int ilo;
+	unsigned int npb;
+	unsigned int pfs;
+	unsigned int alu;
+	unsigned int albm;
+	unsigned int id;
+	unsigned int th;
+	unsigned int sl;
+	unsigned int wid0;
+	unsigned int wid1;
+	unsigned int wid2;
+	unsigned int wid3;
+	unsigned int ofs0;
+	unsigned int ofs1;
+	unsigned int ofs2;
+	unsigned int ofs3;
+	unsigned int ubo;
+	unsigned int vbo;
+}ipu_channel_parameter_t;
+
+
+void ipu_write_field(unsigned int IPU, unsigned int ID_addr, unsigned int ID_mask, unsigned int data)
+{
+	unsigned int rdata; 
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	
+	if (IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+
+	ID_addr += IPU_BASE_ADDRE;
+	rdata = readl(ID_addr);
+	rdata &= ~ID_mask;
+	rdata |= (data*(ID_mask & -ID_mask))&ID_mask;
+	writel(rdata, ID_addr);
+}
+
+void config_idmac_interleaved_channel(unsigned int IPU, ipu_channel_parameter_t ipu_channel_params)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	int w0_d0=0, w0_d1=0, w0_d2=0, w0_d3=0, w0_d4=0, w1_d0=0, w1_d1=0, w1_d2=0, w1_d3=0, w1_d4=0;
+
+	if (IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+    
+	w0_d0 = ipu_channel_params.xb<<19 | ipu_channel_params.yv<<10  |ipu_channel_params.xv;
+	w0_d1 = ipu_channel_params.sy<<26 | ipu_channel_params.sx<<14  | ipu_channel_params.cf<<13  | ipu_channel_params.nsb_b<<12 \
+		| ipu_channel_params.yb;
+	w0_d2 = ipu_channel_params.sm<<22 | ipu_channel_params.sdx<<15 | ipu_channel_params.ns<<5   | ipu_channel_params.sy>>6;
+	w0_d3 = ipu_channel_params.fw<<29 | ipu_channel_params.cae<<28 | ipu_channel_params.cap<<27 | ipu_channel_params.the<<26  \
+		| ipu_channel_params.vf<<25 | ipu_channel_params.hf<<24 | ipu_channel_params.rot<<23 | ipu_channel_params.bm<<21 \
+		| ipu_channel_params.bndm<<18 | ipu_channel_params.so<<17 | ipu_channel_params.dim<<16 | ipu_channel_params.dec_sel<<14 \
+		| ipu_channel_params.bpp<<11 | ipu_channel_params.sdry<<10 | ipu_channel_params.sdrx<<9 | ipu_channel_params.sdy<<2 \
+		| ipu_channel_params.sce<<1 | ipu_channel_params.scc;
+	w0_d4 = ipu_channel_params.fh<<10 | ipu_channel_params.fw>>3;
+
+	w1_d0 = ipu_channel_params.eba1<<29 | ipu_channel_params.eba0;
+	w1_d1 = ipu_channel_params.ilo<<26  | ipu_channel_params.eba1>>3;
+	w1_d2 = ipu_channel_params.th<<31   | ipu_channel_params.id<<29   | ipu_channel_params.albm<<26 \
+		| ipu_channel_params.alu<<25  | ipu_channel_params.pfs<<21 | ipu_channel_params.npb<<14 | ipu_channel_params.ilo>>6;
+	w1_d3 = ipu_channel_params.wid3<<29 | ipu_channel_params.wid2<<26 | ipu_channel_params.wid1<<23 | ipu_channel_params.wid0<<20 \
+		| ipu_channel_params.sl<<6   | ipu_channel_params.th>>1;
+	w1_d4 = ipu_channel_params.ofs3<<15 | ipu_channel_params.ofs2<<10 | ipu_channel_params.ofs1<<5 | ipu_channel_params.ofs0;
+
+	writel(w0_d0, IPU_BASE_ADDRE + CPMEM_WORD0_DATA0_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d1, IPU_BASE_ADDRE + CPMEM_WORD0_DATA1_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d2, IPU_BASE_ADDRE + CPMEM_WORD0_DATA2_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d3, IPU_BASE_ADDRE + CPMEM_WORD0_DATA3_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d4, IPU_BASE_ADDRE + CPMEM_WORD0_DATA4_INT__ADDR + (ipu_channel_params.channel<<6));
+
+	writel(w1_d0, IPU_BASE_ADDRE + CPMEM_WORD1_DATA0_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d1, IPU_BASE_ADDRE + CPMEM_WORD1_DATA1_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d2, IPU_BASE_ADDRE + CPMEM_WORD1_DATA2_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d3, IPU_BASE_ADDRE + CPMEM_WORD1_DATA3_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d4, IPU_BASE_ADDRE + CPMEM_WORD1_DATA4_INT__ADDR + (ipu_channel_params.channel<<6));
+}
+
+void dmfc_config(unsigned int IPU)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+
+	if(IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+
+	// Same as _ipu_dmfc_init() in kernel
+	writel(0x202020F6, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN_DEF__ADDR);
+#ifdef IPU_USE_DC_CHANNEL
+	writel(0x00000088, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN__ADDR);
+	writel(0x00009694, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN__ADDR);
+#else
+	writel(0x00000090, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN__ADDR);
+	writel(0x0000968A, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN__ADDR);
+#endif
+	writel(0x2020F6F6, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN_DEF__ADDR);
+
+	// Set sync refresh channels and CSI->mem channel as high priority, copy from kernel
+	writel(0x18800001, IPU_BASE_ADDRE + IPU_IDMAC_CH_PRI_1__ADDR);
+
+	// Set MCU_T to divide MCU access window into 2, copy from kernel
+	writel(0x00400000 | (8 << 18), IPU_BASE_ADDRE + IPU_IPU_DISP_GEN__ADDR);
+}
+
+void dp_config(unsigned int IPU)
+{
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC, 0);
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC, 0); //SAT mode is zero
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC, 0); //GAMUT en (RGB...)
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC, 0); //CSC Disable
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_COC_SYNC, 0); //no cursor
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC, 0); //color keying disabled
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWAM_SYNC, 1); //1=global alpha,0=local alpha
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC, 1); //1=graphic is FG,0=graphic is BG
+}
+
+void microcode_config (int ipu_num, int word, int stop, char opcode[10], int lf, int af, int operand, int mapping, int waveform, int gluelogic, int sync)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	unsigned int LowWord = 0;
+	unsigned int HighWord = 0;
+	unsigned int opcode_fixed;
+
+	if  (ipu_num==2)
+	   IPU_BASE_ADDRE=IPU2_ARB_BASE_ADDR;
+
+//=========================================================================================================	
+	//HLG - HOLD WORD GENERIC:  hold operand in register for next operating, without display access 
+	if (!strcmp(opcode, "HLG")){
+							    //[4:0] = 15'b0
+		LowWord = LowWord | (operand << 5);         //[31:5]
+
+		HighWord = HighWord | (operand >> 27);      //[36:32]
+		opcode_fixed = 0x0;            		    //0-0
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRITE DATA to display
+	if (!strcmp(opcode, "WROD")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		opcode_fixed = 0x18 | (lf << 1);            //1-1-0-lf-0
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND HOLD ADDRESS in REGISTER, Adding Mapped Address to held data and hold in register
+	if (!strcmp(opcode, "HLOAR")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		//1 0 0 0 1 1 1 AF:  AF - Address shift flag is defined by user:
+		//0: 24bit LSB operating or no operating,
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x8E | (af << 0);            //1-0-0-0-1-1-1-AF
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND WRITE ADDRESS to DISPLAY, Adding Mapped Address to held data and write to display
+	if (!strcmp(opcode, "WROAR")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		//1 1 0 0 1 1 1 AF:  AF - Address shift flag is defined by user:
+		//0: 24bit LSB operating or no operating,
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0xCE | (af << 0);            //1-1-0-0-1-1-1-AF
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND HOLD DATA in REGISTER, Adding Mapped Address to held data and hold in register
+	if (!strcmp(opcode, "HLODR")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8C;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRODR -  WRITE_DATA_OPCODE - ATTACH AND WRITE DATA to DISPLAY, 
+	//Adding Mapped Data to hold data in internal register and write to display
+	if (!strcmp(opcode, "WRODR")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0xCC;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRITE BIT CHANNEL. merging 1bit mask from IDMAC mask channel with data and write to display
+	if (!strcmp(opcode, "WRBC")){
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		opcode_fixed = 0x19B;                       //
+		HighWord = HighWord | (opcode_fixed << 0);  //[40:32]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT CLOCK - Waiting N clocks
+	if (!strcmp(opcode, "WCLK")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		mapping = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0xC9;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - 3 microcodes command loop for  checking display status by POLLING READ. THE WSTS_II has to be used immediately after WSTS _III
+	if (!strcmp(opcode, "WSTS_III")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8B;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - second command in  3 microcode commands loop or first command in 2 microcode commands loop for  checking display status by POLLING READ. THE WSTS_I has to be used immediately after WSTS_II
+	if (!strcmp(opcode, "WSTS_II")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8A;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - third command in  3 microcode commands loop or second command in 2 microcode commands loop or first command in one command loop for  checking display status by POLLING READ.
+	if (!strcmp(opcode, "WSTS_I")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x89;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD ADDRESS in REGISTER: display's address which is calculated by IPU, is stored in register
+	if (!strcmp(opcode, "HLOA")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		//1 0 1 0 AF:  AF - Address shift flag is defined by user: 
+		//0: 24bit LSB operating or no operating, 
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x14 | (af << 0);            //1-0-1-0-AF
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD ADDRESS in REGISTER: display's address which is calculated by IPU, is stored in register
+	if (!strcmp(opcode, "WROA")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		//1 0 1 0 AF:  AF - Address shift flag is defined by user: 
+		//0: 24bit LSB operating or no operating, 
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x1C | (af << 0);            //1-1-1-0-AF
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD DATA in REGISTER
+	if (!strcmp(opcode, "HLOD")){
+		sync = 0;//fixed
+		gluelogic=0;//fixed
+		waveform=0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		opcode_fixed = 0x10;                        //1-0-0-0-0
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRG - Write 24bit word to DI and Hold the word in register
+	//WRITE WORD GENERIC
+	//This opcode is used for sending "a user's code", which is stored in microcode memory  to  a display
+	//NO MAPPING
+	if (!strcmp(opcode, "WRG")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (operand << 15);        //[31:15]
+
+		HighWord = HighWord | (operand >> 17);      //[38:32]
+		opcode_fixed = 1;                           //0-1
+		HighWord = HighWord | (opcode_fixed << 7);  //[40:39]
+		HighWord = HighWord | (stop << 9);          //[41]		
+	}
+//=========================================================================================================	
+        //RD - Read command parameters:
+	if (!strcmp(opcode, "RD")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//operand - means delay value in DI_CLK for display's data latching by DI, defined by user
+		//number of IPU's clock to latch data from DI. after WSTS cycle start
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x88;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //WAIT FOR ACKNOWLEDGE
+	if (!strcmp(opcode, "WACK")){
+		mapping = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//operand - means delay value in DI_CLK for display's data latching by DI, defined by user
+		//number of IPU's clock to latch data from DI. after WSTS cycle start
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		opcode_fixed = 0x11A;                       //
+		HighWord = HighWord | (opcode_fixed << 0);  //[40:32]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //HMA  - HOLD_MICROCODE_ADDRESS - hold operand in special Microcode address register
+	if (!strcmp(opcode, "HMA")){
+		                                            //[4:0]
+		//Microcode address defined by user
+		LowWord = LowWord | (operand << 5);         //[12:5]
+		opcode_fixed = 0x2;                         //
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//========================================================================================================= 
+		//HMA1  - HOLD_MICROCODE_ADDRESS - hold operand in special Microcode address register
+	if (!strcmp(opcode, "HMA1")){
+													//[4:0]
+		//Microcode address defined by user
+		LowWord = LowWord | (operand << 5); 		//[12:5]
+		opcode_fixed = 0x1; 						//
+		HighWord = HighWord | (opcode_fixed << 5);	//[40:37]
+		HighWord = HighWord | (stop << 9);			//[41]
+
+	}
+//=========================================================================================================	
+        //BMA  - BRANCH_MICROCODE_ADDRESS jump to Microcode address which is stored at 
+	//special Microcode address register
+	if (!strcmp(opcode, "BMA")){
+		                                            //[36:0] ==0
+		LowWord = LowWord | sync; 		//[2:0]
+		LowWord = LowWord | (operand << 5); 		//[12:5]
+		opcode_fixed = 0x3;                         //
+		HighWord = HighWord | (af << 3);	//[35]
+		HighWord = HighWord | (lf << 4);	//[36]
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //Additional information for event masking
+	if (!strcmp(opcode, "MSK")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		stop = 0;//fixed 
+		//(no mapping)
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		//[32-28] - 0
+                //[27] e0m- event 0 mask, defined by user
+                //[26] e1m - event 1 mask, defined by user
+                //[25] e2m - event 2 mask, defined by user
+                //[24] e3m - event 3 mask, defined by user
+                //[23] nfm- new frame mask , defined by user
+                //[22] nlm- new line mask , defined by user
+                //[21] nfldm- new field mask , defined by user
+                //[20] eofm- end of frame mask, defined by user
+                //[19] eolm- end of line mask, defined by user
+                //[18] eofldm-  end of field mask, defined by user
+                //[17] nadm- new address mask, defined by user
+                //[16] ncm- new channel mask, defined by user
+                //[15] dm - data mask, defined by user 
+		LowWord = LowWord | (operand   << 15);      //[19:15]
+
+		HighWord = HighWord | (operand >> 17);      //[32]
+		opcode_fixed = 0xC8;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+		
+	writel(LowWord, IPU_BASE_ADDRE + IPU_MEM_DC_MICROCODE_BASE_ADDR + word * 8);
+	writel(HighWord, IPU_BASE_ADDRE + IPU_MEM_DC_MICROCODE_BASE_ADDR + word * 8 + 4);
+}
+
+void microcode_event(int ipu_num, int channel, char event[8], int priority, int address)
+{
+   if(channel == 0){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NL_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NF_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_EOF_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOL_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0, priority);
+     }//NEW_DATA
+   }//channel 0 ******************************************************************************
+
+//*************************************************************************************   
+   if(channel == 1){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NL_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NF_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_EOF_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOL_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1, priority);
+     }//NEW_DATA
+   }//channel 1 ****************************************************************************************
+
+//*************************************************************************************   
+   if(channel == 2){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NL_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NF_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_EOF_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOL_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2, priority);
+     }//NEW_DATA
+   }//channel 2 ****************************************************************************************
+   
+//*************************************************************************************   
+   if(channel == 5){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NL_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NF_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_EOF_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOL_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5, priority);
+     }//NEW_DATA
+   }//channel 5 ****************************************************************************************
+
+//*************************************************************************************   
+   if(channel == 6){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NL_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NF_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_EOF_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOL_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6, priority);
+     }//NEW_DATA
+   }//channel 6 ****************************************************************************************
+
+   
+}
+
+
+#ifdef DISPLAY_INTERLACED
+void dc_config_interlaced(struct disp_dev *dev)
+{
+	unsigned int microCodeAddr_DATA;
+	int mapping = 1;
+	u32 if_fmt_bpp = dev->if_fmt_bpp; 
+	unsigned int IPU = dev->ipu_id; 
+	unsigned int DI = dev->ipu_di;
+	struct disp_timing *tm = dev->timing;
+
+	if(if_fmt_bpp == 24)
+		mapping = 1;
+	else if (if_fmt_bpp == 18)
+		mapping = 2;
+	else /*if (DISPLAY_IF_BPP == 16) */
+		mapping = 4;
+
+	microCodeAddr_DATA = 1;
+
+	//DATA
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_DATA,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+#ifdef IPU_USE_DC_CHANNEL
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NL",			3,	microCodeAddr_DATA);  //prior=3
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOL",			2,	microCodeAddr_DATA);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_1  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1, 1);  //select dc_display 1 to link channel #1
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, DI);  //DC channel 1 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, 1 - DI);  //DC channel 5 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__W_SIZE_1, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_1__ST_ADDR_1, 0);  //START ADDRESS OF CHANNEL
+
+#else
+
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NL",			3,	microCodeAddr_DATA);  //prior=3
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOL",			2,	microCodeAddr_DATA);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_5  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5, 1);  //select dc_display 1 to link channel #5
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, DI);  //DC channel 5 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, 1 - DI);  //DC channel 1 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__W_SIZE_5, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_5__ST_ADDR_5, 0);  //START ADDRESS OF CHANNEL
+#endif
+
+	//GENERAL 
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_5, 1);  //sets the priority of channel #5 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_1, 1);  //sets the priority of channel #1 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__MASK4CHAN_5, 0);  // mask channel is associated to the sync flow via DC (without DP)
+	ipu_write_field(IPU, IPU_DC_GEN__MASK_EN, 0);  // mask channel is disabled.(mask channel can associated with different IDMAC channels)
+	ipu_write_field(IPU, IPU_DC_GEN__DC_CH5_TYPE, 0);  // alternate sync or asyn flow
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_1_6, 2);  //DC channel #1 handles sync flow
+
+	//DISP_CONF  
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1, 0);  //automatical address increase by 1
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__DISP_TYP_1, 2);  //paralel display without byte enable
+	ipu_write_field(IPU, IPU_DC_DISP_CONF2_1__SL_1, tm->hactive);  //stride line
+
+	//DC_UGDE 
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__NF_NL_1, 0);  //NL->0,NF->1,NFIELD->2
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__AUTORESTART_1, 0);  //no autorestart
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ODD_EN_1, 0);  // disable 'odd'
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_ODD_START_1, 1);  //words 1 1st part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_START_1, 5);  //word 2 2nd part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_PRIORITY_1,  1);  //enabled. all others are disabled.
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x1);  //DC_CHANNEL_DC_SYNC_OR_ASYNC
+#else
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x3);  //DC_CHANNEL_DP_PRIMARY
+#endif
+	ipu_write_field(IPU, IPU_DC_UGDE1_1__STEP_1, 0);  //every data
+	ipu_write_field(IPU, IPU_DC_UGDE1_2__OFFSET_DT_1, 0);  //no offset
+	ipu_write_field(IPU, IPU_DC_UGDE1_3__STEP_REPEAT_1, (tm->hactive - 1));
+
+	//DC_MAP, same as _ipu_init_dc_mappings() in kernel
+	// config DC mapping point 1, IPU_PIX_FMT_RGB24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_0, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_0, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_1, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_1, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_2, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_2, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0, 2);
+
+	// config DC mapping point 2, IPU_PIX_FMT_RGB666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_3, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_3, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_4, 11);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_4, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_5, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_5, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1, 3);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1, 5);
+
+	// config DC mapping point 3, IPU_PIX_FMT_YUV444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_6, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_6, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_7, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_7, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_8, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_8, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2, 6);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2, 8);
+
+	// config DC mapping point 4, IPU_PIX_FMT_RGB565
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_9, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_9, 0xF8);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_10, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_10, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_11, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_11, 0xF8);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3, 9);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3, 11);
+
+	// config DC mapping point 5, IPU_PIX_FMT_LVDS666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_12, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_12, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_13, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_13, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_14, 21);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_14, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4, 12);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4, 14);
+
+	// config DC mapping point 6,7, IPU_PIX_FMT_VYUY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_15, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_15, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_16, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_16, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_17, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_17, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5, 17);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_18, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_18, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_19, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_19, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_OFFSET_20, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_MASK_20, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6, 20);
+
+	// config DC mapping point 8,9, IPU_PIX_FMT_UYVY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7, 20);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8, 17);
+
+	// config DC mapping point 10,11, IPU_PIX_FMT_YUYV
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10, 15);
+
+	// config DC mapping point 12,13, IPU_PIX_FMT_YVYU
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12, 15);
+
+	// config DC mapping point 14, IPU_PIX_FMT_GBR24, IPU_PIX_FMT_VYU444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13, 1);
+
+	// config DC mapping point 15, IPU_PIX_FMT_BGR24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14, 0);
+}
+#else
+void dc_config(struct disp_dev *dev)
+{
+	unsigned int microCodeAddr_NL, microCodeAddr_EOL, microCodeAddr_DATA;
+	int mapping = 1;
+	u32 if_fmt_bpp = dev->if_fmt_bpp; 
+	unsigned int IPU = dev->ipu_id; 
+	unsigned int DI = dev->ipu_di;
+	struct disp_timing *tm = dev->timing;
+
+	if(if_fmt_bpp == 24)
+		mapping = 1;
+	else if(if_fmt_bpp == 18)
+		mapping = 2;
+	else /* if (DISPLAY_IF_BPP == 16)*/
+		mapping = 4;
+
+	microCodeAddr_NL = 2;
+	microCodeAddr_EOL = 3;
+	microCodeAddr_DATA = 4;
+
+	//MICROCODE 
+	microcode_config(
+	                 IPU, 
+	                 1,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	microcode_config(
+			 IPU, 
+			 5,//word address
+			 1,//stop
+			 "WROD",//OPCODE
+			 0, //LF
+			 0, //AF
+			 0, //OPERAND
+			 mapping, //MAPPING
+			 DI_SDC_WAVEFORM + 1, //WAVEFORM
+			 0, //GLUELOGIC
+			 DI_COUNTER_APIXEL);//SYNC
+ 
+	//NL                 
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_NL,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	//EOL		 
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_EOL,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	//DATA
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_DATA,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+#ifdef IPU_USE_DC_CHANNEL
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NL",			3,	microCodeAddr_NL);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOL",			2,	microCodeAddr_EOL);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_1  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1, 1);  //select dc_display 1 to link channel #1
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, DI);  //DC channel 1 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, 1 - DI);  //DC channel 5 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__W_SIZE_1, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_1__ST_ADDR_1, 0);  //START ADDRESS OF CHANNEL
+
+#else
+
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NL",			3,	microCodeAddr_NL);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOL",			2,	microCodeAddr_EOL);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_5  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5, 1);  //select dc_display 1 to link channel #5
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, DI);  //DC channel 5 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, 1 - DI);  //DC channel 1 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__W_SIZE_5, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_5__ST_ADDR_5, 0);  //START ADDRESS OF CHANNEL
+#endif
+
+	//GENERAL 
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_5, 1);  //sets the priority of channel #5 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_1, 1);  //sets the priority of channel #1 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__MASK4CHAN_5, 0);  // mask channel is associated to the sync flow via DC (without DP)
+	ipu_write_field(IPU, IPU_DC_GEN__MASK_EN, 0);  // mask channel is disabled.(mask channel can associated with different IDMAC channels)
+	ipu_write_field(IPU, IPU_DC_GEN__DC_CH5_TYPE, 0);  // alternate sync or asyn flow
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_1_6, 2);  //DC channel #1 handles sync flow
+
+	//DISP_CONF  
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1, 0);  //automatical address increase by 1
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__DISP_TYP_1, 2);  //paralel display without byte enable
+	ipu_write_field(IPU, IPU_DC_DISP_CONF2_1__SL_1, tm->hactive);  //stride line
+
+	//DC_UGDE 
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__NF_NL_1, 0);  //NL->0,NF->1,NFIELD->2
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__AUTORESTART_1, 0);  //no autorestart
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ODD_EN_1, 0);  // disable 'odd'
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_ODD_START_1, 1);  //words 1 1st part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_START_1, 5);  //word 2 2nd part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_PRIORITY_1,  1);  //enabled. all others are disabled.
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x1);  //DC_CHANNEL_DC_SYNC_OR_ASYNC
+#else
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x3);  //DC_CHANNEL_DP_PRIMARY
+#endif
+	ipu_write_field(IPU, IPU_DC_UGDE1_1__STEP_1, 0);  //every data
+	ipu_write_field(IPU, IPU_DC_UGDE1_2__OFFSET_DT_1, 0);  //no offset
+	ipu_write_field(IPU, IPU_DC_UGDE1_3__STEP_REPEAT_1, (tm->hactive - 1));
+
+	//DC_MAP, same as _ipu_init_dc_mappings() in kernel
+	// config DC mapping point 1, IPU_PIX_FMT_RGB24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_0, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_0, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_1, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_1, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_2, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_2, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0, 2);
+
+	// config DC mapping point 2, IPU_PIX_FMT_RGB666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_3, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_3, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_4, 11);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_4, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_5, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_5, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1, 3);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1, 5);
+
+	// config DC mapping point 3, IPU_PIX_FMT_YUV444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_6, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_6, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_7, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_7, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_8, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_8, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2, 6);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2, 8);
+
+	// config DC mapping point 4, IPU_PIX_FMT_RGB565
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_9, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_9, 0xF8);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_10, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_10, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_11, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_11, 0xF8);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3, 9);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3, 11);
+
+	// config DC mapping point 5, IPU_PIX_FMT_LVDS666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_12, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_12, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_13, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_13, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_14, 21);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_14, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4, 12);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4, 14);
+
+	// config DC mapping point 6,7, IPU_PIX_FMT_VYUY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_15, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_15, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_16, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_16, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_17, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_17, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5, 17);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_18, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_18, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_19, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_19, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_OFFSET_20, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_MASK_20, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6, 20);
+
+	// config DC mapping point 8,9, IPU_PIX_FMT_UYVY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7, 20);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8, 17);
+
+	// config DC mapping point 10,11, IPU_PIX_FMT_YUYV
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10, 15);
+
+	// config DC mapping point 12,13, IPU_PIX_FMT_YVYU
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12, 15);
+
+	// config DC mapping point 14, IPU_PIX_FMT_GBR24, IPU_PIX_FMT_VYU444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13, 1);
+
+	// config DC mapping point 15, IPU_PIX_FMT_BGR24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14, 0);
+}
+#endif
+
+void di_sync_config(
+                int ipu_num, 
+                int di, 
+                int pointer,
+                int run_value_m1,           
+                int run_resolution,         
+                int offset_value,           
+                int offset_resolution,      
+                int cnt_auto_reload,        
+                int step_repeat,           
+                int cnt_clr_sel,            
+                int cnt_polarity_gen_en,    
+                int cnt_polarity_trigger_sel,
+                int cnt_polarity_clr_sel,   
+                int cnt_up,                 
+                int cnt_down, 
+                int gentime_sel
+                )
+{
+    if(di == 0){
+        switch(pointer){
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1, offset_resolution);                                                                          
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_DOWN_1, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_UP_1, cnt_up);                                                                             
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_1, step_repeat);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_DOWN_2, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_UP_2, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_2, step_repeat);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_DOWN_3, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_UP_3, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_3, step_repeat);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_DOWN_4, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_UP_4, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_4, step_repeat);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_DOWN_5, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_UP_5, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_5, step_repeat);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_DOWN_6, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_UP_6, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_6, step_repeat);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_DOWN_7, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_UP_7, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_7, step_repeat);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_DOWN_8, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_UP_8, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_8, step_repeat);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9, gentime_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_DOWN_9, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_UP_9, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_9__DI0_STEP_REPEAT_9, step_repeat);
+                break;
+            }
+        }
+    }
+    else
+    {
+        switch(pointer){
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_DOWN_1, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_UP_1, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_1, step_repeat);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_DOWN_2, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_UP_2, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_2, step_repeat);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_DOWN_3, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_UP_3, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_3, step_repeat);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_DOWN_4, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_UP_4, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_4, step_repeat);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_DOWN_5, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_UP_5, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_5, step_repeat);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_DOWN_6, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_UP_6, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_6, step_repeat);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_DOWN_7, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_UP_7, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_7, step_repeat);
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_DOWN_8, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_UP_8, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_8, step_repeat);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9, gentime_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_DOWN_9, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_UP_9, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_9__DI1_STEP_REPEAT_9, step_repeat);
+                break;
+            }
+        }
+    }
+}
+
+void di_pointer_config(int ipu_num, int di, int pointer, int access, int component, int cst, int pt0, int pt1, int pt2, int pt3, int pt4, int pt5, int pt6)
+{
+    if(di == 0){
+        switch(pointer){
+            case  0:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_CST_0,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_0_0,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_1_0,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_2_0,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_3_0,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_4_0,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_5_0,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_6_0,pt6);
+                break;
+            }
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_CST_1,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_0_1,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_1_1,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_2_1,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_3_1,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_4_1,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_5_1,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_6_1,pt6);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_CST_2,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_0_2,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_1_2,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_2_2,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_3_2,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_4_2,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_5_2,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_6_2,pt6);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_CST_3,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_0_3,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_1_3,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_2_3,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_3_3,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_4_3,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_5_3,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_6_3,pt6);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_CST_4,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_0_4,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_1_4,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_2_4,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_3_4,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_4_4,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_5_4,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_6_4,pt6);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_CST_5,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_0_5,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_1_5,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_2_5,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_3_5,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_4_5,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_5_5,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_6_5,pt6);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_CST_6,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_0_6,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_1_6,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_2_6,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_3_6,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_4_6,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_5_6,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_6_6,pt6);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_CST_7,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_0_7,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_1_7,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_2_7,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_3_7,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_4_7,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_5_7,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_6_7,pt6);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_CST_8,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_0_8,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_1_8,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_2_8,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_3_8,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_4_8,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_5_8,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_6_8,pt6);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_CST_9,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_0_9,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_1_9,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_2_9,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_3_9,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_4_9,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_5_9,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_6_9,pt6);
+                break;
+            }
+            case  10:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_CST_10,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_0_10,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_1_10,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_2_10,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_3_10,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_4_10,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_5_10,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_6_10,pt6);
+                break;
+            }
+            case  11:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_CST_11,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_0_11,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_1_11,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_2_11,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_3_11,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_4_11,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_5_11,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_6_11,pt6);
+                break;
+            }
+        }
+    }
+    else {
+        switch(pointer){
+            case  0:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_CST_0,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_0_0,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_1_0,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_2_0,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_3_0,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_4_0,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_5_0,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_6_0,pt6);
+                break;
+            }
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_CST_1,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_0_1,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_1_1,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_2_1,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_3_1,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_4_1,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_5_1,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_6_1,pt6);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_CST_2,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_0_2,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_1_2,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_2_2,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_3_2,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_4_2,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_5_2,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_6_2,pt6);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_CST_3,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_0_3,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_1_3,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_2_3,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_3_3,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_4_3,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_5_3,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_6_3,pt6);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_CST_4,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_0_4,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_1_4,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_2_4,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_3_4,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_4_4,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_5_4,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_6_4,pt6);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_CST_5,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_0_5,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_1_5,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_2_5,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_3_5,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_4_5,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_5_5,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_6_5,pt6);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_CST_6,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_0_6,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_1_6,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_2_6,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_3_6,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_4_6,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_5_6,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_6_6,pt6);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_CST_7,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_0_7,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_1_7,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_2_7,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_3_7,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_4_7,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_5_7,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_6_7,pt6);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_CST_8,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_0_8,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_1_8,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_2_8,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_3_8,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_4_8,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_5_8,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_6_8,pt6);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_CST_9,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_0_9,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_1_9,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_2_9,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_3_9,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_4_9,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_5_9,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_6_9,pt6);
+                break;
+            }
+            case  10:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_CST_10,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_0_10,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_1_10,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_2_10,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_3_10,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_4_10,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_5_10,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_6_10,pt6);
+                break;
+            }
+            case  11:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_CST_11,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_0_11,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_1_11,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_2_11,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_3_11,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_4_11,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_5_11,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_6_11,pt6);
+                break;
+            }
+        }
+    }
+}
+
+void di_up_down_config(int ipu_num, int di, int pointer, int set, int up, int down)
+{
+    if(di == 0){
+        switch(pointer){
+        case  0:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0,down);
+                }
+                break;}
+        case  1:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1,down);
+                }
+                break;}
+        case  2:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2,down);
+                }
+                break;}
+        case  3:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3,down);
+                }
+                break;}
+        case  4:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4,down);
+                }
+                break;}
+        case  5:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5,down);
+                }
+                break;}
+        case  6:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6,down);
+                }
+                break;}
+        case  7:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7,down);
+                }
+                break;}
+        case  8:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8,down);
+                }
+                break;}
+        case  9:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9,down);
+                }
+                break;}
+        case 10:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10,down);
+                }
+                break;}
+        case 11:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11,down);
+                }
+                break;}
+		default:{
+			    break;}	
+        }
+    }
+    else {
+        switch(pointer){
+        case  0:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0,down);
+                }
+                break;}
+        case  1:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1,down);
+                }
+                break;}
+        case  2:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2,down);
+                }
+                break;}
+        case  3:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3,down);
+                }
+                break;}
+        case  4:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4,down);
+                }
+                break;}
+        case  5:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5,down);
+                }
+                break;}
+        case  6:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6,down);
+                }
+                break;}
+        case  7:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7,down);
+                }
+                break;}
+        case  8:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8,down);
+                }
+                break;}
+        case  9:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9,down);
+                }
+                break;}
+        case 10:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10,down);
+                }
+                break;}
+        case 11:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11,down);
+                }
+                break;}
+		default:{
+			    break;}	
+        }
+    }
+}
+
+void enable_display(unsigned int IPU, unsigned int DI)
+{
+	if(DI == 0)
+	{
+		//enable DI0 (display interface 0)
+		ipu_write_field(IPU, IPU_IPU_CONF__DI0_EN, 1);
+	}
+	else if(DI == 1)
+	{
+		//enable DI1 (display interface 1)
+		ipu_write_field(IPU, IPU_IPU_CONF__DI1_EN, 1);
+	}
+
+#ifndef IPU_USE_DC_CHANNEL
+	//enble DP (display processor)
+	ipu_write_field(IPU, IPU_IPU_CONF__DP_EN, 1);
+#endif
+
+	//enble DC (display controller)
+	ipu_write_field(IPU, IPU_IPU_CONF__DC_EN, 1);
+
+	//enble DMFC (display multi-fifo controller)
+	ipu_write_field(IPU, IPU_IPU_CONF__DMFC_EN, 1);
+}
+
+void idmac_config(struct disp_dev *dev)
+{
+	u32 bpp = dev->disp_bpp; 
+	unsigned int IPU = dev->ipu_id;
+	struct disp_timing *tm = dev->timing;
+
+	ipu_channel_parameter_t ipu_channel_params;
+
+	memset(&ipu_channel_params, 0, sizeof(ipu_channel_parameter_t));
+
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_channel_params.channel = 28;
+#else
+	ipu_channel_params.channel	 = 23;
+#endif
+	ipu_channel_params.eba0 = DISPLAY_EBA0 / 8;
+//	ipu_channel_params.eba0 = (unsigned int)(&logobmp[0]) / 8;
+	ipu_channel_params.eba1 = ipu_channel_params.eba0;
+	ipu_channel_params.fw = tm->hactive - 1;  //frame width
+	ipu_channel_params.fh = tm->vactive - 1;  //frame hight
+	ipu_channel_params.sl = tm->hactive * (bpp / 8) - 1;
+	ipu_channel_params.npb = 15;  //16 pixels per burst
+	ipu_channel_params.pfs = 7;  //7->RGB
+
+	if(bpp == 16){
+		ipu_channel_params.bpp = 3;  //0->32bpp; 1->24bpp; 3->16bpp
+		ipu_channel_params.wid0 = 5 - 1;
+		ipu_channel_params.wid1 = 6 - 1;
+		ipu_channel_params.wid2 = 5 - 1;
+		ipu_channel_params.wid3 = 0;
+		ipu_channel_params.ofs0 = 0;
+		ipu_channel_params.ofs1 = 5;
+		ipu_channel_params.ofs2 = 11;
+		ipu_channel_params.ofs3 = 0;
+	}else if (bpp == 24) {
+		ipu_channel_params.bpp = 1;  //0->32bpp; 1->24bpp; 3->16bpp
+		ipu_channel_params.wid0 = 8 - 1;
+		ipu_channel_params.wid1 = 8 - 1;
+		ipu_channel_params.wid2 = 8 - 1;
+		ipu_channel_params.wid3 = 0;
+		ipu_channel_params.ofs0 = 0;
+		ipu_channel_params.ofs1 = 8;
+		ipu_channel_params.ofs2 = 16;
+		ipu_channel_params.ofs3 = 0;
+	}else {	/*if (bpp == 32)*/
+		ipu_channel_params.bpp = 0;  //0->32bpp; 1->24bpp; 3->16bpp
+		ipu_channel_params.wid0 = 8 - 1;
+		ipu_channel_params.wid1 = 8 - 1;
+		ipu_channel_params.wid2 = 8 - 1;
+		ipu_channel_params.wid3 = 8 - 1;
+		ipu_channel_params.ofs0 = 8;
+		ipu_channel_params.ofs1 = 16;
+		ipu_channel_params.ofs2 = 24;
+		ipu_channel_params.ofs3 = 0;
+	}
+
+#ifdef DISPLAY_INTERLACED
+	ipu_channel_params.so = 1;	//Scan order is interlaced
+	ipu_channel_params.ilo = (ipu_channel_params.sl + 1) / 8;  //Interlace Offset
+	ipu_channel_params.sl = (ipu_channel_params.sl + 1) * 2 - 1;  //Stride Line
+#endif
+
+	config_idmac_interleaved_channel(IPU, ipu_channel_params);
+}
+
+#ifdef DISPLAY_INTERLACED
+void di_config_interlaced(struct disp_dev *dev, bool is_enabled)
+{
+	struct disp_timing *tm = dev->timing;
+	unsigned int IPU = dev->ipu_id;
+	unsigned int DI =dev->ipu_di; 
+	/*********************************************************************
+	*	DI configuration:
+	**********************************************************************/
+
+	int clkUp, clkDown;
+#ifdef DI_CLOCK_EXTERNAL_MODE
+	int ipuDiClk = tm->clock_frequency;
+	if(is_enabled)
+		ipuDiClk = tm->clock_frequency;  //For iMX6Q, external clock, ipu_di_clk
+	else
+		ipuDiClk = tm->clock_frequency * 4;  //For iMX6Q, external clock, ipu_di_clk
+#else
+	int ipuDiClk = CONFIG_IPUV3_CLK;  //For iMX6, internel IPU clock, ipu_hsp_clk
+#endif
+	int typPixClk = tm->clock_frequency; // typical value of pixel clock, (hSyncStartWidth + hSyncEndWidth + hSyncWidth + hDisp) * (vSyncStartWidth + vSyncEndWidth + vSyncWidth + vDisp) * refresh rate (60Hz)
+	int div = (int)((float)ipuDiClk / (float)typPixClk + 0.5);// get the nearest value of typical pixel clock
+	int hSyncStartWidth = tm->hfront_porch;
+	int hSyncWidth = tm->hsync_len;
+	int hSyncEndWidth = tm->hback_porch;
+	int hDisp = tm->hactive;
+	int vSyncStartWidth = tm->vfront_porch;
+	int vSyncWidth = tm->vsync_len;
+	int vSyncEndWidth = tm->vback_porch;
+	int vDisp = tm->vactive;
+
+	// config (DRDY signal) DI_PIN15
+	//di_pointer_config(IPU, di, pointer, access, componnent, cst, pt0, pt1, pt2, pt3, pt4, pt5, pt6);
+	di_pointer_config(IPU, DI, DI_SDC_WAVEFORM, div - 1, div - 1, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_DEN_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL);		
+
+	//di_up_down_config(IPU, di, pointer, set, up, down)
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_DEN_SIGNAL, 0, div * 2);
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_NOUSE_SIGNAL, 0, 0);
+
+	// set clk for DI
+	// generate base clock for di
+	clkUp = 0;
+	clkDown = div;
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height for field0
+		ipu_write_field(IPU, IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT, (vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 - 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height for field0
+		ipu_write_field(IPU, IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT, (vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 - 1);
+	}
+
+	// COUNTER_1: Internal VSYNC for each frame
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_1, // pointer
+		(vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) * 2 - 1, // run value for auto reload
+		3, // run resolution, counter 1 can reference to counter 6,7,8 with run_resolution=2,3,4
+		1, // offset value
+		3, // offset resolution, 3=counter 7
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_2: HSYNC waveform on DI_PIN02
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_HSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_BASECLK + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		hSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_3: VSYNC waveform on DI_PIN03
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_VSYNC, // pointer
+		vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1, // run value for auto reload
+		4, // run resolution, counter 3 can reference to counter 7 with run_resolution=4
+		1, // offset value
+		4, // offset resolution, 4=counter 7
+		0, // auto reload mode
+		2, // step repeat
+		DI_COUNTER_1 + 1, // counter clear source selection
+		1, // counter polarity
+		4, // counter polarity trigger selection, 4=counter 7
+		0, // counter polarity clear selection
+		0, // counter up
+		vSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_4: Active Field
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_AFIELD, // pointer
+		((vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 + 1) - 1, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		(hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth) / 2, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		2, // step repeat
+		DI_COUNTER_1 + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_5: Active Line
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_ALINE, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		(vSyncStartWidth + vSyncWidth) / 2, // offset value
+		DI_COUNTER_HSYNC + 1, // offset resolution
+		0, // auto reload mode
+		vDisp / 2, // step repeat
+		DI_COUNTER_AFIELD + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_6: Active Pixel
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_APIXEL, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		hSyncStartWidth + hSyncWidth, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		hDisp, // step repeat
+		DI_COUNTER_ALINE + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_7: Half line HSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_7, // pointer
+		(hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth) / 2 - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START, 0);  //0 lines predictions
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL, DI_COUNTER_VSYNC - 1); //pin3/counter 3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 1); // select external generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 1); // select external VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 0); // select internal generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 0); // select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK, tm->clock_polarity); 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_2, tm->hsync_polarity);
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_3, tm->vsync_polarity);
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_DATA_POLARITY, tm->data_polarity);
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_POLARITY_15, tm->data_enable_polarity);
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE, 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START, 0);  //0 lines predictions
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL, DI_COUNTER_VSYNC - 1); //pin3/counter 3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 1); // select external generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 1); // select external VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 0); // select internal generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 0); // select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK, tm->clock_polarity); 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_2, tm->hsync_polarity);
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_3, tm->vsync_polarity);
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_DATA_POLARITY, tm->data_polarity);
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_POLARITY_15, tm->data_enable_polarity);
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE, 1);
+	}
+}
+
+#else
+
+void di_config(struct disp_dev *dev, bool is_enabled)
+{
+	struct disp_timing *tm = dev->timing;
+	unsigned int IPU = dev->ipu_id;
+	unsigned int DI =dev->ipu_di; 
+	/*********************************************************************
+	*	DI configuration:
+	**********************************************************************/
+
+	int clkUp, clkDown;
+#ifdef DI_CLOCK_EXTERNAL_MODE
+	int ipuDiClk = tm->clock_frequency; 
+	if(is_enabled)
+		ipuDiClk = tm->clock_frequency;  //For iMX6Q, external clock, ipu_di_clk
+	else
+		ipuDiClk = tm->clock_frequency * 4;  //For iMX6Q, external clock, ipu_di_clk
+
+#else
+	int ipuDiClk = CONFIG_IPUV3_CLK;  //For iMX6, internel IPU clock, ipu_hsp_clk
+#endif
+	int typPixClk = tm->clock_frequency; // typical value of pixel clock, (hSyncStartWidth + hSyncEndWidth + hSyncWidth + hDisp) * (vSyncStartWidth + vSyncEndWidth + vSyncWidth + vDisp) * refresh rate (60Hz)
+	int div = (int)((float)ipuDiClk / (float)typPixClk + 0.5);// get the nearest value of typical pixel clock
+	int hSyncStartWidth = tm->hfront_porch;
+	int hSyncWidth = tm->hsync_len;
+	int hSyncEndWidth = tm->hback_porch;
+	int hDisp = tm->hactive;
+	int vSyncStartWidth = tm->vfront_porch;
+	int vSyncWidth = tm->vsync_len;
+	int vSyncEndWidth = tm->vback_porch;
+	int vDisp = tm->vactive;
+
+	// config (DRDY signal) DI_PIN15
+	//di_pointer_config(IPU, di, pointer, access, componnent, cst, pt0, pt1, pt2, pt3, pt4, pt5, pt6);
+	di_pointer_config(IPU, DI, DI_SDC_WAVEFORM, div - 1, div - 1, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_DEN_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL);		
+
+	//di_up_down_config(IPU, di, pointer, set, up, down)
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_DEN_SIGNAL, 0, div * 2);
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_NOUSE_SIGNAL, 0, 0);
+
+	// set clk for DI
+	// generate base clock for di
+	clkUp = 0;
+	clkDown = div;
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height   
+		ipu_write_field(IPU, IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT, vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height   
+		ipu_write_field(IPU, IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT, vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1);
+	}
+
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_IHSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//Output HSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_HSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_BASECLK + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		hSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//Output VSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_VSYNC, // pointer
+		vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_HSYNC + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		vSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//Active Lines start points
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_ALINE, // pointer
+		0, // run value for auto reload	
+		DI_COUNTER_HSYNC + 1, // run resolution
+		vSyncStartWidth + vSyncWidth, // offset value
+		DI_COUNTER_HSYNC + 1, // offset resolution
+		0, // auto reload mode
+		vDisp, // step repeat
+		DI_COUNTER_VSYNC + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//Active clock start points
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_APIXEL, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		hSyncStartWidth + hSyncWidth, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		hDisp, // step repeat
+		DI_COUNTER_ALINE + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START, 2);  // 2 lines predictions
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL, DI_COUNTER_VSYNC - 1);  //select PIN3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 1);  //select external generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 1);  //select external VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 0);  //select internal generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 0);  //select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK, tm->clock_polarity); 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_2, tm->hsync_polarity);  //HSYNC polarity
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_3, tm->vsync_polarity);  //VSYNC polarity
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_DATA_POLARITY, tm->data_polarity);
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_POLARITY_15, tm->data_enable_polarity);  //VIDEO_DATA_EN POLARITY
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE, 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START, 2);  // 2 lines predictions
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL, DI_COUNTER_VSYNC - 1);  //select PIN3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 1);	//select external generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 1);  //select external VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 0);	//select internal generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 0);  //select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK, tm->clock_polarity); 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_2, tm->hsync_polarity);	//HSYNC polarity
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_3, tm->vsync_polarity);	//VSYNC polarity
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_DATA_POLARITY, tm->data_polarity);
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_POLARITY_15, tm->data_enable_polarity);	//VIDEO_DATA_EN POLARITY
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE, 1);
+	}
+}
+#endif
+
+void ipu_setup(struct disp_dev *dev)
+{
+	unsigned int reg;
+	u32 clk_type, freq;
+	struct disp_timing *tm = dev->timing;
+	struct src *src_regs = (struct src *)SRC_BASE_ADDR;
+	struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+
+	//Disable IPU and DI clocks
+	reg = __raw_readl(&imx_ccm->CCGR3);
+	reg &= ~0xFFFF;
+	__raw_writel(reg, &imx_ccm->CCGR3);
+
+#ifdef CONFIG_MX6DL
+	//Switch the IPU clock to PLL3_PFD1_540M for iMX6S/DL
+	__raw_writel(BM_ANADIG_PFD_480_PFD1_CLKGATE, &imx_ccm->analog_pfd_480_set);
+
+	reg = __raw_readl(&imx_ccm->cscdr3);
+	reg &= ~(0x7 << 11);  //Set ipu1_hsp_podf to 0 for divider = 1.
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	reg |= (0x3 << 9);  //Switch ipu1_hsp_clk
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	reg |= (0x1 << 11);  //Set ipu1_hsp_podf to 1 for divider = 2.
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	__raw_writel(BM_ANADIG_PFD_480_PFD1_CLKGATE, &imx_ccm->analog_pfd_480_clr);
+#endif
+
+#ifdef DI_CLOCK_EXTERNAL_MODE
+	if(dev->ipu_id == 1){
+		clk_type = (dev->ipu_di == 0)? MXC_IPU1_DI0_CLK : MXC_IPU1_DI1_CLK;
+	}else {		/*if(dev->ipu_id == 2)*/
+		clk_type = (dev->ipu_di == 0)? MXC_IPU2_DI0_CLK : MXC_IPU2_DI1_CLK;
+	}		
+	
+	if(check_dev_by_name(dev, "ldb")){
+		/* LVDS Clock setting*/
+		if(dev->ipu_id == 1){
+			clk_type = (dev->ipu_di == 0)? MXC_IPU1_LVDS_DI0_CLK : MXC_IPU1_LVDS_DI1_CLK;
+		}else {		/*if(dev->ipu_id == 2)*/
+			clk_type = (dev->ipu_di == 0)? MXC_IPU2_LVDS_DI0_CLK : MXC_IPU2_LVDS_DI1_CLK;
+		}	
+
+		if(dev->split_mode){
+			freq = tm->clock_frequency * 7 / 2;
+		}else {
+			freq = tm->clock_frequency * 7;
+		}	
+	}else if(check_dev_by_name(dev, "hdmi")){
+		freq = tm->clock_frequency;
+	}else{	/* lcd */
+		freq = tm->clock_frequency * 4;
+	}
+
+	display_clk_config(clk_type, freq, dev->split_mode);
+
+#if 0
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifdef LVDS_SPLIT_MODE
+	
+	if (IPU == 1)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU1_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU1_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+	}
+	else if(IPU == 2)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU2_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU2_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+	}
+#else
+	if (IPU == 1)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU1_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU1_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7);
+	}
+	else if(IPU == 2)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU2_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU2_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7);
+	}
+#endif
+#endif  //IPU_OUTPUT_MODE_LVDS
+
+#ifdef IPU_OUTPUT_MODE_HDMI
+	if (IPU == 1)
+	{
+		if(DI == 0)
+			display_clk_config(MXC_IPU1_DI0_CLK, DISPLAY_PIX_CLOCK);
+		else
+			display_clk_config(MXC_IPU1_DI1_CLK, DISPLAY_PIX_CLOCK);
+	}
+	else if(IPU == 2)
+	{
+		if(DI == 0)
+			display_clk_config(MXC_IPU2_DI0_CLK, DISPLAY_PIX_CLOCK);
+		else
+			display_clk_config(MXC_IPU2_DI1_CLK, DISPLAY_PIX_CLOCK);
+	}
+#endif  //IPU_OUTPUT_MODE_HDMI
+
+#ifdef IPU_OUTPUT_MODE_LCD
+	if (IPU == 1)
+	{
+		if(DI == 0)
+			display_clk_config(MXC_IPU1_DI0_CLK, DISPLAY_PIX_CLOCK * 4);
+		else
+			display_clk_config(MXC_IPU1_DI1_CLK, DISPLAY_PIX_CLOCK * 4);
+	}
+	else if(IPU == 2)
+	{
+		if(DI == 0)
+			display_clk_config(MXC_IPU2_DI0_CLK, DISPLAY_PIX_CLOCK * 4);
+		else
+			display_clk_config(MXC_IPU2_DI1_CLK, DISPLAY_PIX_CLOCK * 4);
+	}
+#endif  //IPU_OUTPUT_MODE_LCD
+#endif
+#endif  //DI_CLOCK_EXTERNAL_MODE
+
+	if (dev->ipu_id == 1)
+	{
+		// Reset IPU
+		reg = __raw_readl(&src_regs->scr);
+		reg |= 0x8;
+		__raw_writel(reg, &src_regs->scr);
+
+		// Wait for reset done
+		reg = __raw_readl(&src_regs->scr);
+		while (reg & 0x8)
+			reg = __raw_readl(&src_regs->scr);
+
+		// Enable IPU clock
+		reg = __raw_readl(&imx_ccm->CCGR3);
+		reg |= (3 << 0);
+		__raw_writel(reg, &imx_ccm->CCGR3);
+
+		// Reset IPU memory 
+		writel(0x807FFFFF, IPU1_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR);
+		while (readl(IPU1_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR) & 0x80000000);
+
+		if (dev->ipu_di == 0)
+		{
+			//Enable DI0 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 2);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+		else if(dev->ipu_di == 1)
+		{
+			//Enable DI1 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 4);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+	}
+	else if(dev->ipu_id == 2)
+	{
+		// Reset IPU
+		reg = __raw_readl(&src_regs->scr);
+		reg |= 0x1000;
+		__raw_writel(reg, &src_regs->scr);
+
+                // Wait for reset done
+                reg = __raw_readl(&src_regs->scr);
+                while (reg & 0x1000)
+                        reg = __raw_readl(&src_regs->scr);
+
+		// Enable IPU clock
+		reg = __raw_readl(&imx_ccm->CCGR3);
+		reg |= (3 << 6);
+		__raw_writel(reg, &imx_ccm->CCGR3);
+
+		// Reset IPU memory	
+		writel(0x807FFFFF, IPU2_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR);
+		while (readl(IPU2_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR) & 0x80000000);
+
+		if (dev->ipu_di == 0)
+		{
+			//Enable DI0 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 8);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+		else if(dev->ipu_di == 1)
+		{
+			//Enable DI1 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 10);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+	}
+
+#ifdef CONFIG_MX6QP	
+	if (dev->ipu_id == 1)
+	{
+		reg = readl(&imx_ccm->CCGR6);
+		reg |= MXC_CCM_CCGR6_PRG_CLK0_MASK;
+		writel(reg, &imx_ccm->CCGR6);
+		/* Bypass IPU1 QoS generator */
+		writel(0x00000002, 0x00bb048c);
+	} else { // IPU ==2 
+		reg = readl(&imx_ccm->CCGR6);
+		reg |= MXC_CCM_CCGR6_PRG_CLK1_MASK;
+		writel(reg, &imx_ccm->CCGR6);
+		
+		reg = readl(&imx_ccm->CCGR3);
+		reg |= MXC_CCM_CCGR3_IPU2_IPU_MASK;
+		writel(reg, &imx_ccm->CCGR3);
+		/* Bypass IPU2 QoS generator */
+		writel(0x00000002, 0x00bb050c);
+	}
+	/* Bandwidth THR for of PRE0 */
+	writel(0x00000200, 0x00bb0690);
+	/* Bandwidth THR for of PRE1 */
+	writel(0x00000200, 0x00bb0710);
+	/* Bandwidth THR for of PRE2 */
+	writel(0x00000200, 0x00bb0790);
+	/* Bandwidth THR for of PRE3 */
+	writel(0x00000200, 0x00bb0810);
+	/* Saturation THR for of PRE0 */
+	writel(0x00000010, 0x00bb0694);
+	/* Saturation THR for of PRE1 */
+	writel(0x00000010, 0x00bb0714);
+	/* Saturation THR for of PRE2 */
+	writel(0x00000010, 0x00bb0794);
+	/* Saturation THR for of PRE */
+	writel(0x00000010, 0x00bb0814);
+#endif
+
+#ifdef CONFIG_MX6QP_XXX
+	reg = __raw_readl(&imx_ccm->CCGR6);
+	reg |= MXC_CCM_CCGR6_PRG_CLK0_MASK;
+	__raw_writel(reg, &imx_ccm->CCGR6);
+
+	/* Bypass IPU1 QoS generator */
+	__raw_writel(0x00000002, 0x00bb048c);
+	/* Bypass IPU2 QoS generator */
+	__raw_writel(0x00000002, 0x00bb050c);
+	/* Bandwidth THR for of PRE0 */
+	__raw_writel(0x00000200, 0x00bb0690);
+	/* Bandwidth THR for of PRE1 */
+	__raw_writel(0x00000200, 0x00bb0710);
+	/* Bandwidth THR for of PRE2 */
+	__raw_writel(0x00000200, 0x00bb0790);
+	/* Bandwidth THR for of PRE3 */
+	__raw_writel(0x00000200, 0x00bb0810);
+	/* Saturation THR for of PRE0 */
+	__raw_writel(0x00000010, 0x00bb0694);
+	/* Saturation THR for of PRE1 */
+	__raw_writel(0x00000010, 0x00bb0714);
+	/* Saturation THR for of PRE2 */
+	__raw_writel(0x00000010, 0x00bb0794);
+	/* Saturation THR for of PRE */
+	__raw_writel(0x00000010, 0x00bb0814);
+#endif
+
+	if(check_dev_by_name(dev, "ldb")){
+		//Enable LDB DI clocks
+		reg = __raw_readl(&imx_ccm->CCGR3);
+		reg |= (0xF << 12);
+		__raw_writel(reg, &imx_ccm->CCGR3);
+	}else if(check_dev_by_name(dev, "hdmi")){
+		//Enable HDMI clock
+		reg = __raw_readl(&imx_ccm->CCGR2);
+		reg |= (3 << 0);
+		reg |= (3 << 4);
+		__raw_writel(reg, &imx_ccm->CCGR2);
+	}
+
+	dmfc_config(dev->ipu_id);
+	idmac_config(dev);
+
+#ifndef IPU_USE_DC_CHANNEL
+	dp_config(dev->ipu_id);
+#endif
+	bool hdmi_lvds_is_enabled = check_dev_by_name(dev, "ldb") ||	\
+								check_dev_by_name(dev, "hdmi");
+#ifdef DISPLAY_INTERLACED
+	dc_config_interlaced(dev);
+	di_config_interlaced(dev, hdmi_lvds_is_enabled);
+#else
+	dc_config(dev);
+	di_config(dev, hdmi_lvds_is_enabled);
+#endif
+
+	enable_display(dev->ipu_id, dev->ipu_di);
+
+#ifdef IPU_USE_DC_CHANNEL
+//	ipu_write_field(dev->ipu_id, IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28, 1);
+	ipu_write_field(dev->ipu_id, IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28, 1);
+	ipu_write_field(dev->ipu_id, IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_28, 1);
+	ipu_write_field(dev->ipu_id, IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_28, 0x1);  //enable channel 28
+#else
+//	ipu_write_field(dev->ipu_id, IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23, 1);
+	ipu_write_field(dev->ipu_id, IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23, 1);
+	ipu_write_field(dev->ipu_id, IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_23, 1);
+	ipu_write_field(dev->ipu_id, IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_23, 0x1);  //enable channel 23
+#endif
+}
+
+
+extern void hdmi_display_enable(unsigned int mCode);
+void setup_hdmi(struct disp_dev *dev)
+{
+	struct disp_timing *tm = dev->timing;
+
+	if(dev->ipu_id == 1)
+	{
+		if(dev->ipu_di == 0){
+			imx_iomux_set_gpr_register(3, 2, 2, 0);
+		}
+		else if(dev->ipu_di == 1)
+			imx_iomux_set_gpr_register(3, 2, 2, 1);
+	}
+
+	if(dev->ipu_id == 2)
+	{
+		if(dev->ipu_di == 0)
+			imx_iomux_set_gpr_register(3, 2, 2, 2);
+		else if(dev->ipu_di == 1)
+			imx_iomux_set_gpr_register(3, 2, 2, 3);
+	}
+	
+	if(tm){
+#ifdef DISPLAY_INTERLACED	
+		if( (tm->hactive ==1920) && (tm->vactive ==1080) )
+			hdmi_display_enable(5);  //1080i@60Hz 
+#else
+		if( (tm->hactive ==1920) && (tm->vactive ==1080) )
+			hdmi_display_enable(16);  //1080p@60Hz
+		else 
+			hdmi_display_enable(4);  //720p@60Hz	
+#endif  /*DISPLAY_INTERLACED*/ 
+	} 	
+}
+
+
+void setup_lvds(struct disp_dev *dev)
+{
+	unsigned int reg;
+	int start_bit, value;
+	struct disp_timing *tm = dev->timing;
+
+	if(dev->port == 0)
+		start_bit = 6;
+	else
+		start_bit = 8;
+
+	value = dev->ipu_di%2;
+
+	if(dev->ipu_id == 2)
+		value +=2;
+		
+	imx_iomux_set_gpr_register(3, start_bit, 2, value);
+
+	reg = 0;
+	if (dev->ipu_di == 0)
+		reg |= (tm->vsync_polarity << 9);
+	else if(dev->ipu_di == 1)
+		reg |= (tm->vsync_polarity << 10);
+
+	/* For port 0*/
+	if(dev->port == 0){
+		if(dev->if_fmt_bpp == 24){
+			reg |= (1 << 5);
+			if(dev->split_mode)
+				reg |= (1 << 7);
+		}
+
+		if (dev->ipu_di == 0)
+			reg |= (1 << 0);
+		else if(dev->ipu_di == 1)
+			reg |= (3 << 0);
+
+		if(dev->split_mode){
+			reg |= (1 << 4);
+			if (dev->ipu_di == 0)
+				reg |= (1 << 2);
+			else if(dev->ipu_di == 1)
+				reg |= (3 << 2);
+		}
+	}
+#if 0
+#if (LVDS_PORT == 0)
+
+#if (DISPLAY_IF_BPP == 24)
+	reg |= (1 << 5);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 7);
+#endif
+#endif
+
+	if (DI == 0)
+		reg |= (1 << 0);
+	else if(DI == 1)
+		reg |= (3 << 0);
+
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 4);
+	if (DI == 0)
+		reg |= (1 << 2);
+	else if(DI == 1)
+		reg |= (3 << 2);
+#endif
+#endif
+#endif
+
+#if 0
+#if (LVDS_PORT == 1)
+
+#if (DISPLAY_IF_BPP == 24)
+	reg |= (1 << 7);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 5);
+#endif
+#endif
+
+	if (DI == 0)
+		reg |= (1 << 2);
+	else if(DI == 1)
+		reg |= (3 << 2);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 4);
+	if (DI == 0)
+		reg |= (1 << 0);
+	else if(DI == 1)
+		reg |= (3 << 0);
+#endif
+#endif
+#endif
+	/* For port 1*/
+	if(dev->port == 1){
+		if(dev->if_fmt_bpp == 24){
+			reg |= (1 << 7);
+			if(dev->split_mode)
+				reg |= (1 << 5);
+		}
+
+		if (dev->ipu_di == 0)
+			reg |= (1 << 2);
+		else if(dev->ipu_di == 1)
+			reg |= (3 << 2);
+
+		if(dev->split_mode){
+			reg |= (1 << 4);
+			if (dev->ipu_di == 0)
+				reg |= (1 << 0);
+			else if(dev->ipu_di == 1)
+				reg |= (3 << 0);
+		}
+	}
+
+	writel(reg, IOMUXC_BASE_ADDR + 0x8);  //Set LDB_CTRL
+}
+
+
+int ipu_display_setup(struct disp_dev *dev)
+{
+	ipu_setup(dev);
+
+	if(dev->setup)
+		dev->setup(dev);	
+
+	return 0;
+}
+
diff --git a/arch/arm/include/asm/arch-mx6/clock.h b/arch/arm/include/asm/arch-mx6/clock.h
index 9670c25..296ca22 100644
--- a/arch/arm/include/asm/arch-mx6/clock.h
+++ b/arch/arm/include/asm/arch-mx6/clock.h
@@ -40,6 +40,16 @@ enum mxc_clock {
 	MXC_SATA_CLK,
 	MXC_NFC_CLK,
 	MXC_I2C_CLK,
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	MXC_IPU1_LVDS_DI0_CLK,
+	MXC_IPU1_LVDS_DI1_CLK,
+	MXC_IPU2_LVDS_DI0_CLK,
+	MXC_IPU2_LVDS_DI1_CLK,
+	MXC_IPU1_DI0_CLK,
+	MXC_IPU1_DI1_CLK,
+	MXC_IPU2_DI0_CLK,
+	MXC_IPU2_DI1_CLK,
+#endif
 };
 
 enum enet_freq {
diff --git a/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h b/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h
new file mode 100644
index 0000000..4f3d36f
--- /dev/null
+++ b/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h
@@ -0,0 +1,13931 @@
+//==========================================================================
+//
+//      IPUV3H_REG_DEF.h
+//
+//      regs definitions of IPU 
+//
+//==========================================================================
+
+#ifndef _IPUV3H_REGS_DEF_H_
+#define _IPUV3H_REGS_DEF_H_
+
+
+#define IPU_REGISTERS_OFFSET	0x00200000			
+#define IPU_MEMORY_OFFSET IPU_REGISTERS_OFFSET + 0x00100000			
+
+// ================= Start of IPUV3H Common Registers =====================
+
+#define IPU_IPU_CONF__ADDR             IPU_REGISTERS_OFFSET+0x00000000
+#define IPU_IPU_CONF__EMPTY            IPU_REGISTERS_OFFSET+0x00000000,0x00000000
+#define IPU_IPU_CONF__FULL             IPU_REGISTERS_OFFSET+0x00000000,0xffffffff
+#define IPU_IPU_CONF__CSI_SEL          IPU_REGISTERS_OFFSET+0x00000000,0x80000000
+#define IPU_IPU_CONF__IC_INPUT         IPU_REGISTERS_OFFSET+0x00000000,0x40000000
+#define IPU_IPU_CONF__CSI1_DATA_SOURCE IPU_REGISTERS_OFFSET+0x00000000,0x20000000
+#define IPU_IPU_CONF__CSI0_DATA_SOURCE IPU_REGISTERS_OFFSET+0x00000000,0x10000000
+#define IPU_IPU_CONF__VDI_DMFC_SYNC    IPU_REGISTERS_OFFSET+0x00000000,0x08000000
+#define IPU_IPU_CONF__IC_DMFC_SYNC     IPU_REGISTERS_OFFSET+0x00000000,0x04000000
+#define IPU_IPU_CONF__IC_DMFC_SEL      IPU_REGISTERS_OFFSET+0x00000000,0x02000000
+#define IPU_IPU_CONF__IDMAC_DISABLE    IPU_REGISTERS_OFFSET+0x00000000,0x00400000
+#define IPU_IPU_CONF__IPU_DIAGBUS_ON   IPU_REGISTERS_OFFSET+0x00000000,0x00200000
+#define IPU_IPU_CONF__IPU_DIAGBUS_MODE IPU_REGISTERS_OFFSET+0x00000000,0x001F0000
+#define IPU_IPU_CONF__VDI_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00001000
+#define IPU_IPU_CONF__SISG_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000800
+#define IPU_IPU_CONF__DMFC_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000400
+#define IPU_IPU_CONF__DC_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000200
+#define IPU_IPU_CONF__SMFC_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000100
+#define IPU_IPU_CONF__DI1_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000080
+#define IPU_IPU_CONF__DI0_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000040
+#define IPU_IPU_CONF__DP_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000020
+#define IPU_IPU_CONF__IRT_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000008
+#define IPU_IPU_CONF__IC_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000004
+#define IPU_IPU_CONF__CSI1_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000002
+#define IPU_IPU_CONF__CSI0_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000001
+
+#define IPU_SISG_CTRL0__ADDR                  IPU_REGISTERS_OFFSET+0x00000004
+#define IPU_SISG_CTRL0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000004,0x00000000
+#define IPU_SISG_CTRL0__FULL                  IPU_REGISTERS_OFFSET+0x00000004,0xffffffff
+#define IPU_SISG_CTRL0__EXT_ACTV              IPU_REGISTERS_OFFSET+0x00000004,0x40000000
+#define IPU_SISG_CTRL0__MCU_ACTV_TRIG         IPU_REGISTERS_OFFSET+0x00000004,0x20000000
+#define IPU_SISG_CTRL0__VAL_STOP_SISG_COUNTER IPU_REGISTERS_OFFSET+0x00000004,0x1FFFFFF0
+#define IPU_SISG_CTRL0__NO_OF_VSYNC           IPU_REGISTERS_OFFSET+0x00000004,0x0000000E
+#define IPU_SISG_CTRL0__VSYNC_RESET_COUNTER   IPU_REGISTERS_OFFSET+0x00000004,0x00000001
+
+#define IPU_SISG_CTRL1__ADDR            IPU_REGISTERS_OFFSET+0x00000008
+#define IPU_SISG_CTRL1__EMPTY           IPU_REGISTERS_OFFSET+0x00000008,0x00000000
+#define IPU_SISG_CTRL1__FULL            IPU_REGISTERS_OFFSET+0x00000008,0xffffffff
+#define IPU_SISG_CTRL1__SISG_OUT_POL    IPU_REGISTERS_OFFSET+0x00000008,0x00003F00
+#define IPU_SISG_CTRL1__SISG_STROBE_CNT IPU_REGISTERS_OFFSET+0x00000008,0x0000001F
+
+#define IPU_SISG_SET_1__ADDR       IPU_REGISTERS_OFFSET+0x0000000C
+#define IPU_SISG_SET_1__EMPTY      IPU_REGISTERS_OFFSET+0x0000000C,0x00000000
+#define IPU_SISG_SET_1__FULL       IPU_REGISTERS_OFFSET+0x0000000C,0xffffffff
+#define IPU_SISG_SET_1__SISG_SET_1 IPU_REGISTERS_OFFSET+0x0000000C,0x01FFFFFF
+
+#define IPU_SISG_SET_2__ADDR       IPU_REGISTERS_OFFSET+0x00000010
+#define IPU_SISG_SET_2__EMPTY      IPU_REGISTERS_OFFSET+0x00000010,0x00000000
+#define IPU_SISG_SET_2__FULL       IPU_REGISTERS_OFFSET+0x00000010,0xffffffff
+#define IPU_SISG_SET_2__SISG_SET_2 IPU_REGISTERS_OFFSET+0x00000010,0x01FFFFFF
+
+#define IPU_SISG_SET_3__ADDR       IPU_REGISTERS_OFFSET+0x00000014
+#define IPU_SISG_SET_3__EMPTY      IPU_REGISTERS_OFFSET+0x00000014,0x00000000
+#define IPU_SISG_SET_3__FULL       IPU_REGISTERS_OFFSET+0x00000014,0xffffffff
+#define IPU_SISG_SET_3__SISG_SET_3 IPU_REGISTERS_OFFSET+0x00000014,0x01FFFFFF
+
+#define IPU_SISG_SET_4__ADDR       IPU_REGISTERS_OFFSET+0x00000018
+#define IPU_SISG_SET_4__EMPTY      IPU_REGISTERS_OFFSET+0x00000018,0x00000000
+#define IPU_SISG_SET_4__FULL       IPU_REGISTERS_OFFSET+0x00000018,0xffffffff
+#define IPU_SISG_SET_4__SISG_SET_4 IPU_REGISTERS_OFFSET+0x00000018,0x01FFFFFF
+
+#define IPU_SISG_SET_5__ADDR       IPU_REGISTERS_OFFSET+0x0000001C
+#define IPU_SISG_SET_5__EMPTY      IPU_REGISTERS_OFFSET+0x0000001C,0x00000000
+#define IPU_SISG_SET_5__FULL       IPU_REGISTERS_OFFSET+0x0000001C,0xffffffff
+#define IPU_SISG_SET_5__SISG_SET_5 IPU_REGISTERS_OFFSET+0x0000001C,0x01FFFFFF
+
+#define IPU_SISG_SET_6__ADDR       IPU_REGISTERS_OFFSET+0x00000020
+#define IPU_SISG_SET_6__EMPTY      IPU_REGISTERS_OFFSET+0x00000020,0x00000000
+#define IPU_SISG_SET_6__FULL       IPU_REGISTERS_OFFSET+0x00000020,0xffffffff
+#define IPU_SISG_SET_6__SISG_SET_6 IPU_REGISTERS_OFFSET+0x00000020,0x01FFFFFF
+
+#define IPU_SISG_CLR_1__ADDR         IPU_REGISTERS_OFFSET+0x00000024
+#define IPU_SISG_CLR_1__EMPTY        IPU_REGISTERS_OFFSET+0x00000024,0x00000000
+#define IPU_SISG_CLR_1__FULL         IPU_REGISTERS_OFFSET+0x00000024,0xffffffff
+#define IPU_SISG_CLR_1__SISG_CLEAR_1 IPU_REGISTERS_OFFSET+0x00000024,0x01FFFFFF
+
+#define IPU_SISG_CLR_2__ADDR         IPU_REGISTERS_OFFSET+0x00000028
+#define IPU_SISG_CLR_2__EMPTY        IPU_REGISTERS_OFFSET+0x00000028,0x00000000
+#define IPU_SISG_CLR_2__FULL         IPU_REGISTERS_OFFSET+0x00000028,0xffffffff
+#define IPU_SISG_CLR_2__SISG_CLEAR_2 IPU_REGISTERS_OFFSET+0x00000028,0x01FFFFFF
+
+#define IPU_SISG_CLR_3__ADDR         IPU_REGISTERS_OFFSET+0x0000002C
+#define IPU_SISG_CLR_3__EMPTY        IPU_REGISTERS_OFFSET+0x0000002C,0x00000000
+#define IPU_SISG_CLR_3__FULL         IPU_REGISTERS_OFFSET+0x0000002C,0xffffffff
+#define IPU_SISG_CLR_3__SISG_CLEAR_3 IPU_REGISTERS_OFFSET+0x0000002C,0x01FFFFFF
+
+#define IPU_SISG_CLR_4__ADDR         IPU_REGISTERS_OFFSET+0x00000030
+#define IPU_SISG_CLR_4__EMPTY        IPU_REGISTERS_OFFSET+0x00000030,0x00000000
+#define IPU_SISG_CLR_4__FULL         IPU_REGISTERS_OFFSET+0x00000030,0xffffffff
+#define IPU_SISG_CLR_4__SISG_CLEAR_4 IPU_REGISTERS_OFFSET+0x00000030,0x01FFFFFF
+
+#define IPU_SISG_CLR_5__ADDR         IPU_REGISTERS_OFFSET+0x00000034
+#define IPU_SISG_CLR_5__EMPTY        IPU_REGISTERS_OFFSET+0x00000034,0x00000000
+#define IPU_SISG_CLR_5__FULL         IPU_REGISTERS_OFFSET+0x00000034,0xffffffff
+#define IPU_SISG_CLR_5__SISG_CLEAR_5 IPU_REGISTERS_OFFSET+0x00000034,0x01FFFFFF
+
+#define IPU_SISG_CLR_6__ADDR         IPU_REGISTERS_OFFSET+0x00000038
+#define IPU_SISG_CLR_6__EMPTY        IPU_REGISTERS_OFFSET+0x00000038,0x00000000
+#define IPU_SISG_CLR_6__FULL         IPU_REGISTERS_OFFSET+0x00000038,0xffffffff
+#define IPU_SISG_CLR_6__SISG_CLEAR_6 IPU_REGISTERS_OFFSET+0x00000038,0x01FFFFFF
+
+#define IPU_IPU_INT_CTRL_1__ADDR            IPU_REGISTERS_OFFSET+0x0000003C
+#define IPU_IPU_INT_CTRL_1__EMPTY           IPU_REGISTERS_OFFSET+0x0000003C,0x00000000
+#define IPU_IPU_INT_CTRL_1__FULL            IPU_REGISTERS_OFFSET+0x0000003C,0xffffffff
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_31 IPU_REGISTERS_OFFSET+0x0000003C,0x80000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_29 IPU_REGISTERS_OFFSET+0x0000003C,0x20000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_28 IPU_REGISTERS_OFFSET+0x0000003C,0x10000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_27 IPU_REGISTERS_OFFSET+0x0000003C,0x08000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_26 IPU_REGISTERS_OFFSET+0x0000003C,0x04000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_25 IPU_REGISTERS_OFFSET+0x0000003C,0x02000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_24 IPU_REGISTERS_OFFSET+0x0000003C,0x01000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_23 IPU_REGISTERS_OFFSET+0x0000003C,0x00800000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_22 IPU_REGISTERS_OFFSET+0x0000003C,0x00400000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_21 IPU_REGISTERS_OFFSET+0x0000003C,0x00200000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_20 IPU_REGISTERS_OFFSET+0x0000003C,0x00100000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_19 IPU_REGISTERS_OFFSET+0x0000003C,0x00080000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_18 IPU_REGISTERS_OFFSET+0x0000003C,0x00040000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_17 IPU_REGISTERS_OFFSET+0x0000003C,0x00020000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_15 IPU_REGISTERS_OFFSET+0x0000003C,0x00008000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_14 IPU_REGISTERS_OFFSET+0x0000003C,0x00004000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_13 IPU_REGISTERS_OFFSET+0x0000003C,0x00002000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_12 IPU_REGISTERS_OFFSET+0x0000003C,0x00001000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_11 IPU_REGISTERS_OFFSET+0x0000003C,0x00000800
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_10 IPU_REGISTERS_OFFSET+0x0000003C,0x00000400
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_9  IPU_REGISTERS_OFFSET+0x0000003C,0x00000200
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_8  IPU_REGISTERS_OFFSET+0x0000003C,0x00000100
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_5  IPU_REGISTERS_OFFSET+0x0000003C,0x00000020
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_3  IPU_REGISTERS_OFFSET+0x0000003C,0x00000008
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_2  IPU_REGISTERS_OFFSET+0x0000003C,0x00000004
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_1  IPU_REGISTERS_OFFSET+0x0000003C,0x00000002
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_0  IPU_REGISTERS_OFFSET+0x0000003C,0x00000001
+
+#define IPU_IPU_INT_CTRL_2__ADDR            IPU_REGISTERS_OFFSET+0x00000040
+#define IPU_IPU_INT_CTRL_2__EMPTY           IPU_REGISTERS_OFFSET+0x00000040,0x00000000
+#define IPU_IPU_INT_CTRL_2__FULL            IPU_REGISTERS_OFFSET+0x00000040,0xffffffff
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_52 IPU_REGISTERS_OFFSET+0x00000040,0x00100000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_51 IPU_REGISTERS_OFFSET+0x00000040,0x00080000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_50 IPU_REGISTERS_OFFSET+0x00000040,0x00040000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_49 IPU_REGISTERS_OFFSET+0x00000040,0x00020000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_48 IPU_REGISTERS_OFFSET+0x00000040,0x00010000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_47 IPU_REGISTERS_OFFSET+0x00000040,0x00008000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_46 IPU_REGISTERS_OFFSET+0x00000040,0x00004000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_45 IPU_REGISTERS_OFFSET+0x00000040,0x00002000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_44 IPU_REGISTERS_OFFSET+0x00000040,0x00001000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_43 IPU_REGISTERS_OFFSET+0x00000040,0x00000800
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_42 IPU_REGISTERS_OFFSET+0x00000040,0x00000400
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_41 IPU_REGISTERS_OFFSET+0x00000040,0x00000200
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_40 IPU_REGISTERS_OFFSET+0x00000040,0x00000100
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_33 IPU_REGISTERS_OFFSET+0x00000040,0x00000002
+
+#define IPU_IPU_INT_CTRL_3__ADDR              IPU_REGISTERS_OFFSET+0x00000044
+#define IPU_IPU_INT_CTRL_3__EMPTY             IPU_REGISTERS_OFFSET+0x00000044,0x00000000
+#define IPU_IPU_INT_CTRL_3__FULL              IPU_REGISTERS_OFFSET+0x00000044,0xffffffff
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_31 IPU_REGISTERS_OFFSET+0x00000044,0x80000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_29 IPU_REGISTERS_OFFSET+0x00000044,0x20000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_28 IPU_REGISTERS_OFFSET+0x00000044,0x10000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_27 IPU_REGISTERS_OFFSET+0x00000044,0x08000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_26 IPU_REGISTERS_OFFSET+0x00000044,0x04000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_25 IPU_REGISTERS_OFFSET+0x00000044,0x02000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_24 IPU_REGISTERS_OFFSET+0x00000044,0x01000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_23 IPU_REGISTERS_OFFSET+0x00000044,0x00800000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_22 IPU_REGISTERS_OFFSET+0x00000044,0x00400000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_21 IPU_REGISTERS_OFFSET+0x00000044,0x00200000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_20 IPU_REGISTERS_OFFSET+0x00000044,0x00100000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_19 IPU_REGISTERS_OFFSET+0x00000044,0x00080000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_18 IPU_REGISTERS_OFFSET+0x00000044,0x00040000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_17 IPU_REGISTERS_OFFSET+0x00000044,0x00020000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_15 IPU_REGISTERS_OFFSET+0x00000044,0x00008000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_14 IPU_REGISTERS_OFFSET+0x00000044,0x00004000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_13 IPU_REGISTERS_OFFSET+0x00000044,0x00002000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_12 IPU_REGISTERS_OFFSET+0x00000044,0x00001000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_11 IPU_REGISTERS_OFFSET+0x00000044,0x00000800
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_10 IPU_REGISTERS_OFFSET+0x00000044,0x00000400
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_9  IPU_REGISTERS_OFFSET+0x00000044,0x00000200
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_8  IPU_REGISTERS_OFFSET+0x00000044,0x00000100
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_5  IPU_REGISTERS_OFFSET+0x00000044,0x00000020
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_3  IPU_REGISTERS_OFFSET+0x00000044,0x00000008
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_2  IPU_REGISTERS_OFFSET+0x00000044,0x00000004
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_1  IPU_REGISTERS_OFFSET+0x00000044,0x00000002
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_0  IPU_REGISTERS_OFFSET+0x00000044,0x00000001
+
+#define IPU_IPU_INT_CTRL_4__ADDR              IPU_REGISTERS_OFFSET+0x00000048
+#define IPU_IPU_INT_CTRL_4__EMPTY             IPU_REGISTERS_OFFSET+0x00000048,0x00000000
+#define IPU_IPU_INT_CTRL_4__FULL              IPU_REGISTERS_OFFSET+0x00000048,0xffffffff
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_52 IPU_REGISTERS_OFFSET+0x00000048,0x00100000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_51 IPU_REGISTERS_OFFSET+0x00000048,0x00080000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_50 IPU_REGISTERS_OFFSET+0x00000048,0x00040000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_49 IPU_REGISTERS_OFFSET+0x00000048,0x00020000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_48 IPU_REGISTERS_OFFSET+0x00000048,0x00010000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_47 IPU_REGISTERS_OFFSET+0x00000048,0x00008000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_46 IPU_REGISTERS_OFFSET+0x00000048,0x00004000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_45 IPU_REGISTERS_OFFSET+0x00000048,0x00002000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_44 IPU_REGISTERS_OFFSET+0x00000048,0x00001000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_43 IPU_REGISTERS_OFFSET+0x00000048,0x00000800
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_42 IPU_REGISTERS_OFFSET+0x00000048,0x00000400
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_41 IPU_REGISTERS_OFFSET+0x00000048,0x00000200
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_40 IPU_REGISTERS_OFFSET+0x00000048,0x00000100
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_33 IPU_REGISTERS_OFFSET+0x00000048,0x00000002
+
+#define IPU_IPU_INT_CTRL_5__ADDR                IPU_REGISTERS_OFFSET+0x0000004C
+#define IPU_IPU_INT_CTRL_5__EMPTY               IPU_REGISTERS_OFFSET+0x0000004C,0x00000000
+#define IPU_IPU_INT_CTRL_5__FULL                IPU_REGISTERS_OFFSET+0x0000004C,0xffffffff
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_31 IPU_REGISTERS_OFFSET+0x0000004C,0x80000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_29 IPU_REGISTERS_OFFSET+0x0000004C,0x20000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_28 IPU_REGISTERS_OFFSET+0x0000004C,0x10000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_27 IPU_REGISTERS_OFFSET+0x0000004C,0x08000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_26 IPU_REGISTERS_OFFSET+0x0000004C,0x04000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_25 IPU_REGISTERS_OFFSET+0x0000004C,0x02000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_24 IPU_REGISTERS_OFFSET+0x0000004C,0x01000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_23 IPU_REGISTERS_OFFSET+0x0000004C,0x00800000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_22 IPU_REGISTERS_OFFSET+0x0000004C,0x00400000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_21 IPU_REGISTERS_OFFSET+0x0000004C,0x00200000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_20 IPU_REGISTERS_OFFSET+0x0000004C,0x00100000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_19 IPU_REGISTERS_OFFSET+0x0000004C,0x00080000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_18 IPU_REGISTERS_OFFSET+0x0000004C,0x00040000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_17 IPU_REGISTERS_OFFSET+0x0000004C,0x00020000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_15 IPU_REGISTERS_OFFSET+0x0000004C,0x00008000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_14 IPU_REGISTERS_OFFSET+0x0000004C,0x00004000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_13 IPU_REGISTERS_OFFSET+0x0000004C,0x00002000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_12 IPU_REGISTERS_OFFSET+0x0000004C,0x00001000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_11 IPU_REGISTERS_OFFSET+0x0000004C,0x00000800
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_10 IPU_REGISTERS_OFFSET+0x0000004C,0x00000400
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_9  IPU_REGISTERS_OFFSET+0x0000004C,0x00000200
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_8  IPU_REGISTERS_OFFSET+0x0000004C,0x00000100
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_5  IPU_REGISTERS_OFFSET+0x0000004C,0x00000020
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_3  IPU_REGISTERS_OFFSET+0x0000004C,0x00000008
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_2  IPU_REGISTERS_OFFSET+0x0000004C,0x00000004
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_1  IPU_REGISTERS_OFFSET+0x0000004C,0x00000002
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_0  IPU_REGISTERS_OFFSET+0x0000004C,0x00000001
+
+#define IPU_IPU_INT_CTRL_6__ADDR                IPU_REGISTERS_OFFSET+0x00000050
+#define IPU_IPU_INT_CTRL_6__EMPTY               IPU_REGISTERS_OFFSET+0x00000050,0x00000000
+#define IPU_IPU_INT_CTRL_6__FULL                IPU_REGISTERS_OFFSET+0x00000050,0xffffffff
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_52 IPU_REGISTERS_OFFSET+0x00000050,0x00100000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_51 IPU_REGISTERS_OFFSET+0x00000050,0x00080000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_50 IPU_REGISTERS_OFFSET+0x00000050,0x00040000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_49 IPU_REGISTERS_OFFSET+0x00000050,0x00020000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_48 IPU_REGISTERS_OFFSET+0x00000050,0x00010000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_47 IPU_REGISTERS_OFFSET+0x00000050,0x00008000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_46 IPU_REGISTERS_OFFSET+0x00000050,0x00004000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_45 IPU_REGISTERS_OFFSET+0x00000050,0x00002000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_44 IPU_REGISTERS_OFFSET+0x00000050,0x00001000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_43 IPU_REGISTERS_OFFSET+0x00000050,0x00000800
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_42 IPU_REGISTERS_OFFSET+0x00000050,0x00000400
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_41 IPU_REGISTERS_OFFSET+0x00000050,0x00000200
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_40 IPU_REGISTERS_OFFSET+0x00000050,0x00000100
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_33 IPU_REGISTERS_OFFSET+0x00000050,0x00000002
+
+#define IPU_IPU_INT_CTRL_7__ADDR            IPU_REGISTERS_OFFSET+0x00000054
+#define IPU_IPU_INT_CTRL_7__EMPTY           IPU_REGISTERS_OFFSET+0x00000054,0x00000000
+#define IPU_IPU_INT_CTRL_7__FULL            IPU_REGISTERS_OFFSET+0x00000054,0xffffffff
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_31 IPU_REGISTERS_OFFSET+0x00000054,0x80000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_29 IPU_REGISTERS_OFFSET+0x00000054,0x20000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_28 IPU_REGISTERS_OFFSET+0x00000054,0x10000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_27 IPU_REGISTERS_OFFSET+0x00000054,0x08000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_26 IPU_REGISTERS_OFFSET+0x00000054,0x04000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_25 IPU_REGISTERS_OFFSET+0x00000054,0x02000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_24 IPU_REGISTERS_OFFSET+0x00000054,0x01000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_23 IPU_REGISTERS_OFFSET+0x00000054,0x00800000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_19 IPU_REGISTERS_OFFSET+0x00000054,0x00080000
+
+#define IPU_IPU_INT_CTRL_8__ADDR            IPU_REGISTERS_OFFSET+0x00000058
+#define IPU_IPU_INT_CTRL_8__EMPTY           IPU_REGISTERS_OFFSET+0x00000058,0x00000000
+#define IPU_IPU_INT_CTRL_8__FULL            IPU_REGISTERS_OFFSET+0x00000058,0xffffffff
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_52 IPU_REGISTERS_OFFSET+0x00000058,0x00100000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_51 IPU_REGISTERS_OFFSET+0x00000058,0x00080000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_44 IPU_REGISTERS_OFFSET+0x00000058,0x00001000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_43 IPU_REGISTERS_OFFSET+0x00000058,0x00000800
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_42 IPU_REGISTERS_OFFSET+0x00000058,0x00000400
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_41 IPU_REGISTERS_OFFSET+0x00000058,0x00000200
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_33 IPU_REGISTERS_OFFSET+0x00000058,0x00000002
+
+#define IPU_IPU_INT_CTRL_9__ADDR                IPU_REGISTERS_OFFSET+0x0000005C
+#define IPU_IPU_INT_CTRL_9__EMPTY               IPU_REGISTERS_OFFSET+0x0000005C,0x00000000
+#define IPU_IPU_INT_CTRL_9__FULL                IPU_REGISTERS_OFFSET+0x0000005C,0xffffffff
+#define IPU_IPU_INT_CTRL_9__CSI1_PUPE_EN        IPU_REGISTERS_OFFSET+0x0000005C,0x80000000
+#define IPU_IPU_INT_CTRL_9__CSI0_PUPE_EN        IPU_REGISTERS_OFFSET+0x0000005C,0x40000000
+#define IPU_IPU_INT_CTRL_9__IC_VF_BUF_OVF_EN    IPU_REGISTERS_OFFSET+0x0000005C,0x10000000
+#define IPU_IPU_INT_CTRL_9__IC_ENC_BUF_OVF_EN   IPU_REGISTERS_OFFSET+0x0000005C,0x08000000
+#define IPU_IPU_INT_CTRL_9__IC_BAYER_BUF_OVF_EN IPU_REGISTERS_OFFSET+0x0000005C,0x04000000
+#define IPU_IPU_INT_CTRL_9__VDI_FIFO1_OVF_EN    IPU_REGISTERS_OFFSET+0x0000005C,0x00000001
+
+#define IPU_IPU_INT_CTRL_10__ADDR                      IPU_REGISTERS_OFFSET+0x00000060
+#define IPU_IPU_INT_CTRL_10__EMPTY                     IPU_REGISTERS_OFFSET+0x00000060,0x00000000
+#define IPU_IPU_INT_CTRL_10__FULL                      IPU_REGISTERS_OFFSET+0x00000060,0xffffffff
+#define IPU_IPU_INT_CTRL_10__AXIR_ERR_EN               IPU_REGISTERS_OFFSET+0x00000060,0x40000000
+#define IPU_IPU_INT_CTRL_10__AXIW_ERR_EN               IPU_REGISTERS_OFFSET+0x00000060,0x20000000
+#define IPU_IPU_INT_CTRL_10__NON_PRIVILEGED_ACC_ERR_EN IPU_REGISTERS_OFFSET+0x00000060,0x10000000
+#define IPU_IPU_INT_CTRL_10__IC_BAYER_FRM_LOST_ERR_EN  IPU_REGISTERS_OFFSET+0x00000060,0x04000000
+#define IPU_IPU_INT_CTRL_10__IC_ENC_FRM_LOST_ERR_EN    IPU_REGISTERS_OFFSET+0x00000060,0x02000000
+#define IPU_IPU_INT_CTRL_10__IC_VF_FRM_LOST_ERR_EN     IPU_REGISTERS_OFFSET+0x00000060,0x01000000
+#define IPU_IPU_INT_CTRL_10__DI1_TIME_OUT_ERR_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00400000
+#define IPU_IPU_INT_CTRL_10__DI0_TIME_OUT_ERR_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00200000
+#define IPU_IPU_INT_CTRL_10__DI1_SYNC_DISP_ERR_EN      IPU_REGISTERS_OFFSET+0x00000060,0x00100000
+#define IPU_IPU_INT_CTRL_10__DI0_SYNC_DISP_ERR_EN      IPU_REGISTERS_OFFSET+0x00000060,0x00080000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_6_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00040000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_2_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00020000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_1_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00010000
+#define IPU_IPU_INT_CTRL_10__SMFC3_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000008
+#define IPU_IPU_INT_CTRL_10__SMFC2_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000004
+#define IPU_IPU_INT_CTRL_10__SMFC1_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000002
+#define IPU_IPU_INT_CTRL_10__SMFC0_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000001
+
+#define IPU_IPU_INT_CTRL_11__ADDR              IPU_REGISTERS_OFFSET+0x00000064
+#define IPU_IPU_INT_CTRL_11__EMPTY             IPU_REGISTERS_OFFSET+0x00000064,0x00000000
+#define IPU_IPU_INT_CTRL_11__FULL              IPU_REGISTERS_OFFSET+0x00000064,0xffffffff
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_26 IPU_REGISTERS_OFFSET+0x00000064,0x04000000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_25 IPU_REGISTERS_OFFSET+0x00000064,0x02000000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_22 IPU_REGISTERS_OFFSET+0x00000064,0x00400000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_21 IPU_REGISTERS_OFFSET+0x00000064,0x00200000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_20 IPU_REGISTERS_OFFSET+0x00000064,0x00100000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_12 IPU_REGISTERS_OFFSET+0x00000064,0x00001000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_11 IPU_REGISTERS_OFFSET+0x00000064,0x00000800
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_10 IPU_REGISTERS_OFFSET+0x00000064,0x00000400
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_9  IPU_REGISTERS_OFFSET+0x00000064,0x00000200
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_8  IPU_REGISTERS_OFFSET+0x00000064,0x00000100
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_5  IPU_REGISTERS_OFFSET+0x00000064,0x00000020
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_3  IPU_REGISTERS_OFFSET+0x00000064,0x00000008
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_2  IPU_REGISTERS_OFFSET+0x00000064,0x00000004
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_1  IPU_REGISTERS_OFFSET+0x00000064,0x00000002
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_0  IPU_REGISTERS_OFFSET+0x00000064,0x00000001
+
+#define IPU_IPU_INT_CTRL_12__ADDR              IPU_REGISTERS_OFFSET+0x00000068
+#define IPU_IPU_INT_CTRL_12__EMPTY             IPU_REGISTERS_OFFSET+0x00000068,0x00000000
+#define IPU_IPU_INT_CTRL_12__FULL              IPU_REGISTERS_OFFSET+0x00000068,0xffffffff
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_50 IPU_REGISTERS_OFFSET+0x00000068,0x00040000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_49 IPU_REGISTERS_OFFSET+0x00000068,0x00020000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_48 IPU_REGISTERS_OFFSET+0x00000068,0x00010000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_47 IPU_REGISTERS_OFFSET+0x00000068,0x00008000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_46 IPU_REGISTERS_OFFSET+0x00000068,0x00004000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_45 IPU_REGISTERS_OFFSET+0x00000068,0x00002000
+
+#define IPU_IPU_INT_CTRL_13__ADDR           IPU_REGISTERS_OFFSET+0x0000006C
+#define IPU_IPU_INT_CTRL_13__EMPTY          IPU_REGISTERS_OFFSET+0x0000006C,0x00000000
+#define IPU_IPU_INT_CTRL_13__FULL           IPU_REGISTERS_OFFSET+0x0000006C,0xffffffff
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_31 IPU_REGISTERS_OFFSET+0x0000006C,0x80000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_29 IPU_REGISTERS_OFFSET+0x0000006C,0x20000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_28 IPU_REGISTERS_OFFSET+0x0000006C,0x10000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_27 IPU_REGISTERS_OFFSET+0x0000006C,0x08000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_26 IPU_REGISTERS_OFFSET+0x0000006C,0x04000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_25 IPU_REGISTERS_OFFSET+0x0000006C,0x02000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_24 IPU_REGISTERS_OFFSET+0x0000006C,0x01000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_23 IPU_REGISTERS_OFFSET+0x0000006C,0x00800000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_22 IPU_REGISTERS_OFFSET+0x0000006C,0x00400000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_21 IPU_REGISTERS_OFFSET+0x0000006C,0x00200000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_20 IPU_REGISTERS_OFFSET+0x0000006C,0x00100000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_19 IPU_REGISTERS_OFFSET+0x0000006C,0x00080000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_18 IPU_REGISTERS_OFFSET+0x0000006C,0x00040000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_17 IPU_REGISTERS_OFFSET+0x0000006C,0x00020000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_15 IPU_REGISTERS_OFFSET+0x0000006C,0x00008000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_14 IPU_REGISTERS_OFFSET+0x0000006C,0x00004000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_13 IPU_REGISTERS_OFFSET+0x0000006C,0x00002000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_12 IPU_REGISTERS_OFFSET+0x0000006C,0x00001000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_11 IPU_REGISTERS_OFFSET+0x0000006C,0x00000800
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_10 IPU_REGISTERS_OFFSET+0x0000006C,0x00000400
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_9  IPU_REGISTERS_OFFSET+0x0000006C,0x00000200
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_8  IPU_REGISTERS_OFFSET+0x0000006C,0x00000100
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_5  IPU_REGISTERS_OFFSET+0x0000006C,0x00000020
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_3  IPU_REGISTERS_OFFSET+0x0000006C,0x00000008
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_2  IPU_REGISTERS_OFFSET+0x0000006C,0x00000004
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_1  IPU_REGISTERS_OFFSET+0x0000006C,0x00000002
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_0  IPU_REGISTERS_OFFSET+0x0000006C,0x00000001
+
+#define IPU_IPU_INT_CTRL_14__ADDR           IPU_REGISTERS_OFFSET+0x00000070
+#define IPU_IPU_INT_CTRL_14__EMPTY          IPU_REGISTERS_OFFSET+0x00000070,0x00000000
+#define IPU_IPU_INT_CTRL_14__FULL           IPU_REGISTERS_OFFSET+0x00000070,0xffffffff
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_52 IPU_REGISTERS_OFFSET+0x00000070,0x00100000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_51 IPU_REGISTERS_OFFSET+0x00000070,0x00080000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_50 IPU_REGISTERS_OFFSET+0x00000070,0x00040000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_49 IPU_REGISTERS_OFFSET+0x00000070,0x00020000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_48 IPU_REGISTERS_OFFSET+0x00000070,0x00010000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_47 IPU_REGISTERS_OFFSET+0x00000070,0x00008000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_46 IPU_REGISTERS_OFFSET+0x00000070,0x00004000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_45 IPU_REGISTERS_OFFSET+0x00000070,0x00002000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_44 IPU_REGISTERS_OFFSET+0x00000070,0x00001000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_43 IPU_REGISTERS_OFFSET+0x00000070,0x00000800
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_42 IPU_REGISTERS_OFFSET+0x00000070,0x00000400
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_41 IPU_REGISTERS_OFFSET+0x00000070,0x00000200
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_40 IPU_REGISTERS_OFFSET+0x00000070,0x00000100
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_33 IPU_REGISTERS_OFFSET+0x00000070,0x00000002
+
+#define IPU_IPU_INT_CTRL_15__ADDR                   IPU_REGISTERS_OFFSET+0x00000074
+#define IPU_IPU_INT_CTRL_15__EMPTY                  IPU_REGISTERS_OFFSET+0x00000074,0x00000000
+#define IPU_IPU_INT_CTRL_15__FULL                   IPU_REGISTERS_OFFSET+0x00000074,0xffffffff
+#define IPU_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_8_EN    IPU_REGISTERS_OFFSET+0x00000074,0x80000000
+#define IPU_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_3_EN    IPU_REGISTERS_OFFSET+0x00000074,0x40000000
+#define IPU_IPU_INT_CTRL_15__DI1_DISP_CLK_EN_PRE_EN IPU_REGISTERS_OFFSET+0x00000074,0x20000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_10_EN   IPU_REGISTERS_OFFSET+0x00000074,0x10000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_9_EN    IPU_REGISTERS_OFFSET+0x00000074,0x08000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_8_EN    IPU_REGISTERS_OFFSET+0x00000074,0x04000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_7_EN    IPU_REGISTERS_OFFSET+0x00000074,0x02000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_6_EN    IPU_REGISTERS_OFFSET+0x00000074,0x01000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_5_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00800000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_4_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00400000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_3_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00200000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_2_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00100000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_1_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00080000
+#define IPU_IPU_INT_CTRL_15__DI0_DISP_CLK_EN_PRE_EN IPU_REGISTERS_OFFSET+0x00000074,0x00040000
+#define IPU_IPU_INT_CTRL_15__DC_ASYNC_STOP_EN       IPU_REGISTERS_OFFSET+0x00000074,0x00020000
+#define IPU_IPU_INT_CTRL_15__DC_DP_START_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00010000
+#define IPU_IPU_INT_CTRL_15__DI_VSYNC_PRE_1_EN      IPU_REGISTERS_OFFSET+0x00000074,0x00008000
+#define IPU_IPU_INT_CTRL_15__DI_VSYNC_PRE_0_EN      IPU_REGISTERS_OFFSET+0x00000074,0x00004000
+#define IPU_IPU_INT_CTRL_15__DC_FC_6_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00002000
+#define IPU_IPU_INT_CTRL_15__DC_FC_4_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00001000
+#define IPU_IPU_INT_CTRL_15__DC_FC_3_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000800
+#define IPU_IPU_INT_CTRL_15__DC_FC_2_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000400
+#define IPU_IPU_INT_CTRL_15__DC_FC_1_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000200
+#define IPU_IPU_INT_CTRL_15__DC_FC_0_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000100
+#define IPU_IPU_INT_CTRL_15__DP_ASF_BRAKE_EN        IPU_REGISTERS_OFFSET+0x00000074,0x00000080
+#define IPU_IPU_INT_CTRL_15__DP_SF_BRAKE_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00000040
+#define IPU_IPU_INT_CTRL_15__DP_ASF_END_EN          IPU_REGISTERS_OFFSET+0x00000074,0x00000020
+#define IPU_IPU_INT_CTRL_15__DP_ASF_START_EN        IPU_REGISTERS_OFFSET+0x00000074,0x00000010
+#define IPU_IPU_INT_CTRL_15__DP_SF_END_EN           IPU_REGISTERS_OFFSET+0x00000074,0x00000008
+#define IPU_IPU_INT_CTRL_15__DP_SF_START_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00000004
+#define IPU_IPU_INT_CTRL_15__IPU_SNOOPING2_INT_EN   IPU_REGISTERS_OFFSET+0x00000074,0x00000002
+#define IPU_IPU_INT_CTRL_15__IPU_SNOOPING1_INT_EN   IPU_REGISTERS_OFFSET+0x00000074,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_1__ADDR                 IPU_REGISTERS_OFFSET+0x00000078
+#define IPU_IPU_SDMA_EVENT_1__EMPTY                IPU_REGISTERS_OFFSET+0x00000078,0x00000000
+#define IPU_IPU_SDMA_EVENT_1__FULL                 IPU_REGISTERS_OFFSET+0x00000078,0xffffffff
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000078,0x80000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000078,0x20000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000078,0x10000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000078,0x08000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000078,0x04000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000078,0x02000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000078,0x01000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000078,0x00800000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000078,0x00400000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000078,0x00200000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000078,0x00100000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000078,0x00080000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000078,0x00040000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000078,0x00020000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000078,0x00008000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000078,0x00004000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000078,0x00002000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000078,0x00001000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000078,0x00000800
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000078,0x00000400
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000078,0x00000200
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000078,0x00000100
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000078,0x00000020
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000078,0x00000008
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000078,0x00000004
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000078,0x00000002
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000078,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_2__ADDR                 IPU_REGISTERS_OFFSET+0x0000007C
+#define IPU_IPU_SDMA_EVENT_2__EMPTY                IPU_REGISTERS_OFFSET+0x0000007C,0x00000000
+#define IPU_IPU_SDMA_EVENT_2__FULL                 IPU_REGISTERS_OFFSET+0x0000007C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000007C,0x00100000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000007C,0x00080000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x0000007C,0x00040000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x0000007C,0x00020000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x0000007C,0x00010000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x0000007C,0x00008000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x0000007C,0x00004000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x0000007C,0x00002000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000007C,0x00001000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000007C,0x00000800
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000007C,0x00000400
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000007C,0x00000200
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x0000007C,0x00000100
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x0000007C,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_3__ADDR                   IPU_REGISTERS_OFFSET+0x00000080
+#define IPU_IPU_SDMA_EVENT_3__EMPTY                  IPU_REGISTERS_OFFSET+0x00000080,0x00000000
+#define IPU_IPU_SDMA_EVENT_3__FULL                   IPU_REGISTERS_OFFSET+0x00000080,0xffffffff
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000080,0x80000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000080,0x20000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000080,0x10000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000080,0x08000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000080,0x04000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000080,0x02000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000080,0x01000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000080,0x00800000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000080,0x00400000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000080,0x00200000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000080,0x00100000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000080,0x00080000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000080,0x00040000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000080,0x00020000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000080,0x00008000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000080,0x00004000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000080,0x00002000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000080,0x00001000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000080,0x00000800
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000080,0x00000400
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000080,0x00000200
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000080,0x00000100
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000080,0x00000020
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000080,0x00000008
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000080,0x00000004
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000080,0x00000002
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000080,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_4__ADDR                   IPU_REGISTERS_OFFSET+0x00000084
+#define IPU_IPU_SDMA_EVENT_4__EMPTY                  IPU_REGISTERS_OFFSET+0x00000084,0x00000000
+#define IPU_IPU_SDMA_EVENT_4__FULL                   IPU_REGISTERS_OFFSET+0x00000084,0xffffffff
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x00000084,0x00100000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x00000084,0x00080000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x00000084,0x00040000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x00000084,0x00020000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x00000084,0x00010000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x00000084,0x00008000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x00000084,0x00004000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x00000084,0x00002000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x00000084,0x00001000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x00000084,0x00000800
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x00000084,0x00000400
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x00000084,0x00000200
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x00000084,0x00000100
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x00000084,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_7__ADDR                 IPU_REGISTERS_OFFSET+0x00000088
+#define IPU_IPU_SDMA_EVENT_7__EMPTY                IPU_REGISTERS_OFFSET+0x00000088,0x00000000
+#define IPU_IPU_SDMA_EVENT_7__FULL                 IPU_REGISTERS_OFFSET+0x00000088,0xffffffff
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000088,0x80000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000088,0x20000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000088,0x10000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000088,0x08000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000088,0x04000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000088,0x02000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000088,0x01000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000088,0x00800000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000088,0x00080000
+
+#define IPU_IPU_SDMA_EVENT_8__ADDR                 IPU_REGISTERS_OFFSET+0x0000008C
+#define IPU_IPU_SDMA_EVENT_8__EMPTY                IPU_REGISTERS_OFFSET+0x0000008C,0x00000000
+#define IPU_IPU_SDMA_EVENT_8__FULL                 IPU_REGISTERS_OFFSET+0x0000008C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000008C,0x00100000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000008C,0x00080000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000008C,0x00001000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000008C,0x00000800
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000008C,0x00000400
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000008C,0x00000200
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_32 IPU_REGISTERS_OFFSET+0x0000008C,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_11__ADDR                   IPU_REGISTERS_OFFSET+0x00000090
+#define IPU_IPU_SDMA_EVENT_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00000090,0x00000000
+#define IPU_IPU_SDMA_EVENT_11__FULL                   IPU_REGISTERS_OFFSET+0x00000090,0xffffffff
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000090,0x04000000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000090,0x02000000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000090,0x00400000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000090,0x00200000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000090,0x00100000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000090,0x00001000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000090,0x00000800
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000090,0x00000400
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000090,0x00000200
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000090,0x00000100
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000090,0x00000020
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000090,0x00000008
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000090,0x00000004
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000090,0x00000002
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000090,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_12__ADDR                   IPU_REGISTERS_OFFSET+0x00000094
+#define IPU_IPU_SDMA_EVENT_12__EMPTY                  IPU_REGISTERS_OFFSET+0x00000094,0x00000000
+#define IPU_IPU_SDMA_EVENT_12__FULL                   IPU_REGISTERS_OFFSET+0x00000094,0xffffffff
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x00000094,0x00040000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x00000094,0x00020000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x00000094,0x00010000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x00000094,0x00008000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x00000094,0x00004000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x00000094,0x00002000
+
+#define IPU_IPU_SDMA_EVENT_13__ADDR                IPU_REGISTERS_OFFSET+0x00000098
+#define IPU_IPU_SDMA_EVENT_13__EMPTY               IPU_REGISTERS_OFFSET+0x00000098,0x00000000
+#define IPU_IPU_SDMA_EVENT_13__FULL                IPU_REGISTERS_OFFSET+0x00000098,0xffffffff
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000098,0x80000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000098,0x20000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000098,0x10000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000098,0x08000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000098,0x04000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000098,0x02000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000098,0x01000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000098,0x00800000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000098,0x00400000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000098,0x00200000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000098,0x00100000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000098,0x00080000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000098,0x00040000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000098,0x00020000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000098,0x00008000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000098,0x00004000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000098,0x00002000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000098,0x00001000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000098,0x00000800
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000098,0x00000400
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000098,0x00000200
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000098,0x00000100
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000098,0x00000020
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000098,0x00000008
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000098,0x00000004
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000098,0x00000002
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000098,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_14__ADDR                IPU_REGISTERS_OFFSET+0x0000009C
+#define IPU_IPU_SDMA_EVENT_14__EMPTY               IPU_REGISTERS_OFFSET+0x0000009C,0x00000000
+#define IPU_IPU_SDMA_EVENT_14__FULL                IPU_REGISTERS_OFFSET+0x0000009C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000009C,0x00100000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000009C,0x00080000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x0000009C,0x00040000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x0000009C,0x00020000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x0000009C,0x00010000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x0000009C,0x00008000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x0000009C,0x00004000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x0000009C,0x00002000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000009C,0x00001000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000009C,0x00000800
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000009C,0x00000400
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000009C,0x00000200
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x0000009C,0x00000100
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x0000009C,0x00000002
+
+#define IPU_IPU_SRM_PRI1__ADDR          IPU_REGISTERS_OFFSET+0x000000A0
+#define IPU_IPU_SRM_PRI1__EMPTY         IPU_REGISTERS_OFFSET+0x000000A0,0x00000000
+#define IPU_IPU_SRM_PRI1__FULL          IPU_REGISTERS_OFFSET+0x000000A0,0xffffffff
+#define IPU_IPU_SRM_PRI1__CSI0_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A0,0x00001800
+#define IPU_IPU_SRM_PRI1__CSI0_SRM_PRI  IPU_REGISTERS_OFFSET+0x000000A0,0x00000700
+#define IPU_IPU_SRM_PRI1__CSI1_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A0,0x00000018
+#define IPU_IPU_SRM_PRI1__CSI1_SRM_PRI  IPU_REGISTERS_OFFSET+0x000000A0,0x00000007
+
+#define IPU_IPU_SRM_PRI2__ADDR           IPU_REGISTERS_OFFSET+0x000000A4
+#define IPU_IPU_SRM_PRI2__EMPTY          IPU_REGISTERS_OFFSET+0x000000A4,0x00000000
+#define IPU_IPU_SRM_PRI2__FULL           IPU_REGISTERS_OFFSET+0x000000A4,0xffffffff
+#define IPU_IPU_SRM_PRI2__DI1_SRM_MODE   IPU_REGISTERS_OFFSET+0x000000A4,0x18000000
+#define IPU_IPU_SRM_PRI2__DI1_SRM_PRI    IPU_REGISTERS_OFFSET+0x000000A4,0x07000000
+#define IPU_IPU_SRM_PRI2__DI0_SRM_MODE   IPU_REGISTERS_OFFSET+0x000000A4,0x00180000
+#define IPU_IPU_SRM_PRI2__DI0_SRM_PRI    IPU_REGISTERS_OFFSET+0x000000A4,0x00070000
+#define IPU_IPU_SRM_PRI2__DC_6_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x0000C000
+#define IPU_IPU_SRM_PRI2__DC_2_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x00003000
+#define IPU_IPU_SRM_PRI2__DC_SRM_PRI     IPU_REGISTERS_OFFSET+0x000000A4,0x00000E00
+#define IPU_IPU_SRM_PRI2__DP_A1_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A4,0x00000180
+#define IPU_IPU_SRM_PRI2__DP_A0_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A4,0x00000060
+#define IPU_IPU_SRM_PRI2__DP_S_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x00000018
+#define IPU_IPU_SRM_PRI2__DP_SRM_PRI     IPU_REGISTERS_OFFSET+0x000000A4,0x00000007
+
+#define IPU_IPU_FS_PROC_FLOW1__ADDR               IPU_REGISTERS_OFFSET+0x000000A8
+#define IPU_IPU_FS_PROC_FLOW1__EMPTY              IPU_REGISTERS_OFFSET+0x000000A8,0x00000000
+#define IPU_IPU_FS_PROC_FLOW1__FULL               IPU_REGISTERS_OFFSET+0x000000A8,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW1__VF_IN_VALID        IPU_REGISTERS_OFFSET+0x000000A8,0x80000000
+#define IPU_IPU_FS_PROC_FLOW1__ENC_IN_VALID       IPU_REGISTERS_OFFSET+0x000000A8,0x40000000
+#define IPU_IPU_FS_PROC_FLOW1__VDI_SRC_SEL        IPU_REGISTERS_OFFSET+0x000000A8,0x30000000
+#define IPU_IPU_FS_PROC_FLOW1__PRP_SRC_SEL        IPU_REGISTERS_OFFSET+0x000000A8,0x0F000000
+#define IPU_IPU_FS_PROC_FLOW1__VDI3_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000A8,0x00C00000
+#define IPU_IPU_FS_PROC_FLOW1__VDI1_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000A8,0x00300000
+#define IPU_IPU_FS_PROC_FLOW1__PP_ROT_SRC_SEL     IPU_REGISTERS_OFFSET+0x000000A8,0x000F0000
+#define IPU_IPU_FS_PROC_FLOW1__PP_SRC_SEL         IPU_REGISTERS_OFFSET+0x000000A8,0x0000F000
+#define IPU_IPU_FS_PROC_FLOW1__PRPVF_ROT_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000A8,0x00000F00
+#define IPU_IPU_FS_PROC_FLOW1__PRPENC_ROT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000A8,0x0000000F
+
+#define IPU_IPU_FS_PROC_FLOW2__ADDR                IPU_REGISTERS_OFFSET+0x000000AC
+#define IPU_IPU_FS_PROC_FLOW2__EMPTY               IPU_REGISTERS_OFFSET+0x000000AC,0x00000000
+#define IPU_IPU_FS_PROC_FLOW2__FULL                IPU_REGISTERS_OFFSET+0x000000AC,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW2__PRP_DEST_SEL        IPU_REGISTERS_OFFSET+0x000000AC,0x0F000000
+#define IPU_IPU_FS_PROC_FLOW2__PRPENC_ROT_DEST_SEL IPU_REGISTERS_OFFSET+0x000000AC,0x00F00000
+#define IPU_IPU_FS_PROC_FLOW2__PP_ROT_DEST_SEL     IPU_REGISTERS_OFFSET+0x000000AC,0x000F0000
+#define IPU_IPU_FS_PROC_FLOW2__PP_DEST_SEL         IPU_REGISTERS_OFFSET+0x000000AC,0x0000F000
+#define IPU_IPU_FS_PROC_FLOW2__PRPVF_ROT_DEST_SEL  IPU_REGISTERS_OFFSET+0x000000AC,0x00000F00
+#define IPU_IPU_FS_PROC_FLOW2__PRPVF_DEST_SEL      IPU_REGISTERS_OFFSET+0x000000AC,0x000000F0
+#define IPU_IPU_FS_PROC_FLOW2__PRP_ENC_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000AC,0x0000000F
+
+#define IPU_IPU_FS_PROC_FLOW3__ADDR              IPU_REGISTERS_OFFSET+0x000000B0
+#define IPU_IPU_FS_PROC_FLOW3__EMPTY             IPU_REGISTERS_OFFSET+0x000000B0,0x00000000
+#define IPU_IPU_FS_PROC_FLOW3__FULL              IPU_REGISTERS_OFFSET+0x000000B0,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW3__VPU_DEST_SEL      IPU_REGISTERS_OFFSET+0x000000B0,0x03000000
+#define IPU_IPU_FS_PROC_FLOW3__EXT_SRC2_DEST_SEL IPU_REGISTERS_OFFSET+0x000000B0,0x00C00000
+#define IPU_IPU_FS_PROC_FLOW3__EXT_SRC1_DEST_SEL IPU_REGISTERS_OFFSET+0x000000B0,0x00300000
+#define IPU_IPU_FS_PROC_FLOW3__VDOA_DEST_SEL     IPU_REGISTERS_OFFSET+0x000000B0,0x00030000
+#define IPU_IPU_FS_PROC_FLOW3__SMFC3_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00003800
+#define IPU_IPU_FS_PROC_FLOW3__SMFC2_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00000780
+#define IPU_IPU_FS_PROC_FLOW3__SMFC1_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00000070
+#define IPU_IPU_FS_PROC_FLOW3__SMFC0_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x0000000F
+
+#define IPU_IPU_FS_DISP_FLOW1__ADDR              IPU_REGISTERS_OFFSET+0x000000B4
+#define IPU_IPU_FS_DISP_FLOW1__EMPTY             IPU_REGISTERS_OFFSET+0x000000B4,0x00000000
+#define IPU_IPU_FS_DISP_FLOW1__FULL              IPU_REGISTERS_OFFSET+0x000000B4,0xffffffff
+#define IPU_IPU_FS_DISP_FLOW1__DC1_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B4,0x00F00000
+#define IPU_IPU_FS_DISP_FLOW1__DC2_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B4,0x000F0000
+#define IPU_IPU_FS_DISP_FLOW1__DP_ASYNC1_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B4,0x0000F000
+#define IPU_IPU_FS_DISP_FLOW1__DP_ASYNC0_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B4,0x00000F00
+#define IPU_IPU_FS_DISP_FLOW1__DP_SYNC1_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000B4,0x000000F0
+#define IPU_IPU_FS_DISP_FLOW1__DP_SYNC0_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000B4,0x0000000F
+
+#define IPU_IPU_FS_DISP_FLOW2__ADDR                  IPU_REGISTERS_OFFSET+0x000000B8
+#define IPU_IPU_FS_DISP_FLOW2__EMPTY                 IPU_REGISTERS_OFFSET+0x000000B8,0x00000000
+#define IPU_IPU_FS_DISP_FLOW2__FULL                  IPU_REGISTERS_OFFSET+0x000000B8,0xffffffff
+#define IPU_IPU_FS_DISP_FLOW2__DC2_ALT_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B8,0x000F0000
+#define IPU_IPU_FS_DISP_FLOW2__DP_ASYNC1_ALT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B8,0x000000F0
+#define IPU_IPU_FS_DISP_FLOW2__DP_ASYNC0_ALT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B8,0x0000000F
+
+#define IPU_IPU_SKIP__ADDR                      IPU_REGISTERS_OFFSET+0x000000BC
+#define IPU_IPU_SKIP__EMPTY                     IPU_REGISTERS_OFFSET+0x000000BC,0x00000000
+#define IPU_IPU_SKIP__FULL                      IPU_REGISTERS_OFFSET+0x000000BC,0xffffffff
+#define IPU_IPU_SKIP__VDI_SKIP                  IPU_REGISTERS_OFFSET+0x000000BC,0xFFF00000
+#define IPU_IPU_SKIP__VDI_MAX_RATIO_SKIP        IPU_REGISTERS_OFFSET+0x000000BC,0x000F0000
+#define IPU_IPU_SKIP__CSI_SKIP_IC_VF            IPU_REGISTERS_OFFSET+0x000000BC,0x0000F800
+#define IPU_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_VF  IPU_REGISTERS_OFFSET+0x000000BC,0x00000700
+#define IPU_IPU_SKIP__CSI_SKIP_IC_ENC           IPU_REGISTERS_OFFSET+0x000000BC,0x000000F8
+#define IPU_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_ENC IPU_REGISTERS_OFFSET+0x000000BC,0x00000007
+
+#define IPU_IPU_DISP_ALT_CONF__ADDR  IPU_REGISTERS_OFFSET+0x000000C0
+#define IPU_IPU_DISP_ALT_CONF__EMPTY IPU_REGISTERS_OFFSET+0x000000C0,0x00000000
+#define IPU_IPU_DISP_ALT_CONF__FULL  IPU_REGISTERS_OFFSET+0x000000C0,0xffffffff
+
+#define IPU_IPU_DISP_GEN__ADDR                 IPU_REGISTERS_OFFSET+0x000000C4
+#define IPU_IPU_DISP_GEN__EMPTY                IPU_REGISTERS_OFFSET+0x000000C4,0x00000000
+#define IPU_IPU_DISP_GEN__FULL                 IPU_REGISTERS_OFFSET+0x000000C4,0xffffffff
+#define IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE  IPU_REGISTERS_OFFSET+0x000000C4,0x02000000
+#define IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE  IPU_REGISTERS_OFFSET+0x000000C4,0x01000000
+#define IPU_IPU_DISP_GEN__CSI_VSYNC_DEST       IPU_REGISTERS_OFFSET+0x000000C4,0x00800000
+#define IPU_IPU_DISP_GEN__MCU_MAX_BURST_STOP   IPU_REGISTERS_OFFSET+0x000000C4,0x00400000
+#define IPU_IPU_DISP_GEN__MCU_T                IPU_REGISTERS_OFFSET+0x000000C4,0x003C0000
+#define IPU_IPU_DISP_GEN__MCU_DI_ID_9          IPU_REGISTERS_OFFSET+0x000000C4,0x00020000
+#define IPU_IPU_DISP_GEN__MCU_DI_ID_8          IPU_REGISTERS_OFFSET+0x000000C4,0x00010000
+#define IPU_IPU_DISP_GEN__DP_PIPE_CLR          IPU_REGISTERS_OFFSET+0x000000C4,0x00000040
+#define IPU_IPU_DISP_GEN__DP_FG_EN_ASYNC1      IPU_REGISTERS_OFFSET+0x000000C4,0x00000020
+#define IPU_IPU_DISP_GEN__DP_FG_EN_ASYNC0      IPU_REGISTERS_OFFSET+0x000000C4,0x00000010
+#define IPU_IPU_DISP_GEN__DP_ASYNC_DOUBLE_FLOW IPU_REGISTERS_OFFSET+0x000000C4,0x00000008
+#define IPU_IPU_DISP_GEN__DC2_DOUBLE_FLOW      IPU_REGISTERS_OFFSET+0x000000C4,0x00000004
+#define IPU_IPU_DISP_GEN__DI1_DUAL_MODE        IPU_REGISTERS_OFFSET+0x000000C4,0x00000002
+#define IPU_IPU_DISP_GEN__DI0_DUAL_MODE        IPU_REGISTERS_OFFSET+0x000000C4,0x00000001
+
+#define IPU_IPU_DISP_ALT1__ADDR                  IPU_REGISTERS_OFFSET+0x000000C8
+#define IPU_IPU_DISP_ALT1__EMPTY                 IPU_REGISTERS_OFFSET+0x000000C8,0x00000000
+#define IPU_IPU_DISP_ALT1__FULL                  IPU_REGISTERS_OFFSET+0x000000C8,0xffffffff
+#define IPU_IPU_DISP_ALT1__SEL_ALT_0             IPU_REGISTERS_OFFSET+0x000000C8,0xF0000000
+#define IPU_IPU_DISP_ALT1__STEP_REPEAT_ALT_0     IPU_REGISTERS_OFFSET+0x000000C8,0x0FFF0000
+#define IPU_IPU_DISP_ALT1__CNT_AUTO_RELOAD_ALT_0 IPU_REGISTERS_OFFSET+0x000000C8,0x00008000
+#define IPU_IPU_DISP_ALT1__CNT_CLR_SEL_ALT_0     IPU_REGISTERS_OFFSET+0x000000C8,0x00007000
+#define IPU_IPU_DISP_ALT1__RUN_VALUE_M1_ALT_0    IPU_REGISTERS_OFFSET+0x000000C8,0x00000FFF
+
+#define IPU_IPU_DISP_ALT2__ADDR                    IPU_REGISTERS_OFFSET+0x000000CC
+#define IPU_IPU_DISP_ALT2__EMPTY                   IPU_REGISTERS_OFFSET+0x000000CC,0x00000000
+#define IPU_IPU_DISP_ALT2__FULL                    IPU_REGISTERS_OFFSET+0x000000CC,0xffffffff
+#define IPU_IPU_DISP_ALT2__RUN_RESOLUTION_ALT_0    IPU_REGISTERS_OFFSET+0x000000CC,0x00070000
+#define IPU_IPU_DISP_ALT2__OFFSET_RESOLUTION_ALT_0 IPU_REGISTERS_OFFSET+0x000000CC,0x00007000
+#define IPU_IPU_DISP_ALT2__OFFSET_VALUE_ALT_0      IPU_REGISTERS_OFFSET+0x000000CC,0x00000FFF
+
+#define IPU_IPU_DISP_ALT3__ADDR                  IPU_REGISTERS_OFFSET+0x000000D0
+#define IPU_IPU_DISP_ALT3__EMPTY                 IPU_REGISTERS_OFFSET+0x000000D0,0x00000000
+#define IPU_IPU_DISP_ALT3__FULL                  IPU_REGISTERS_OFFSET+0x000000D0,0xffffffff
+#define IPU_IPU_DISP_ALT3__SEL_ALT_1             IPU_REGISTERS_OFFSET+0x000000D0,0xF0000000
+#define IPU_IPU_DISP_ALT3__STEP_REPEAT_ALT_1     IPU_REGISTERS_OFFSET+0x000000D0,0x0FFF0000
+#define IPU_IPU_DISP_ALT3__CNT_AUTO_RELOAD_ALT_1 IPU_REGISTERS_OFFSET+0x000000D0,0x00008000
+#define IPU_IPU_DISP_ALT3__CNT_CLR_SEL_ALT_1     IPU_REGISTERS_OFFSET+0x000000D0,0x00007000
+#define IPU_IPU_DISP_ALT3__RUN_VALUE_M1_ALT_1    IPU_REGISTERS_OFFSET+0x000000D0,0x00000FFF
+
+#define IPU_IPU_DISP_ALT4__ADDR                    IPU_REGISTERS_OFFSET+0x000000D4
+#define IPU_IPU_DISP_ALT4__EMPTY                   IPU_REGISTERS_OFFSET+0x000000D4,0x00000000
+#define IPU_IPU_DISP_ALT4__FULL                    IPU_REGISTERS_OFFSET+0x000000D4,0xffffffff
+#define IPU_IPU_DISP_ALT4__RUN_RESOLUTION_ALT_1    IPU_REGISTERS_OFFSET+0x000000D4,0x00070000
+#define IPU_IPU_DISP_ALT4__OFFSET_RESOLUTION_ALT_1 IPU_REGISTERS_OFFSET+0x000000D4,0x00007000
+#define IPU_IPU_DISP_ALT4__OFFSET_VALUE_ALT_1      IPU_REGISTERS_OFFSET+0x000000D4,0x00000FFF
+
+#define IPU_IPU_SNOOP__ADDR            IPU_REGISTERS_OFFSET+0x000000D8
+#define IPU_IPU_SNOOP__EMPTY           IPU_REGISTERS_OFFSET+0x000000D8,0x00000000
+#define IPU_IPU_SNOOP__FULL            IPU_REGISTERS_OFFSET+0x000000D8,0xffffffff
+#define IPU_IPU_SNOOP__SNOOP2_SYNC_BYP IPU_REGISTERS_OFFSET+0x000000D8,0x00010000
+#define IPU_IPU_SNOOP__AUTOREF_PER     IPU_REGISTERS_OFFSET+0x000000D8,0x000003FF
+
+#define IPU_IPU_MEM_RST__ADDR          IPU_REGISTERS_OFFSET+0x000000DC
+#define IPU_IPU_MEM_RST__EMPTY         IPU_REGISTERS_OFFSET+0x000000DC,0x00000000
+#define IPU_IPU_MEM_RST__FULL          IPU_REGISTERS_OFFSET+0x000000DC,0xffffffff
+#define IPU_IPU_MEM_RST__RST_MEM_START IPU_REGISTERS_OFFSET+0x000000DC,0x80000000
+#define IPU_IPU_MEM_RST__RST_MEM_EN    IPU_REGISTERS_OFFSET+0x000000DC,0x007FFFFF
+
+#define IPU_IPU_PM__ADDR                      IPU_REGISTERS_OFFSET+0x000000E0
+#define IPU_IPU_PM__EMPTY                     IPU_REGISTERS_OFFSET+0x000000E0,0x00000000
+#define IPU_IPU_PM__FULL                      IPU_REGISTERS_OFFSET+0x000000E0,0xffffffff
+#define IPU_IPU_PM__LPSR_MODE                 IPU_REGISTERS_OFFSET+0x000000E0,0x80000000
+#define IPU_IPU_PM__DI1_SRM_CLOCK_CHANGE_MODE IPU_REGISTERS_OFFSET+0x000000E0,0x40000000
+#define IPU_IPU_PM__DI1_CLK_PERIOD_1          IPU_REGISTERS_OFFSET+0x000000E0,0x3F800000
+#define IPU_IPU_PM__DI1_CLK_PERIOD_0          IPU_REGISTERS_OFFSET+0x000000E0,0x007F0000
+#define IPU_IPU_PM__CLOCK_MODE_STAT           IPU_REGISTERS_OFFSET+0x000000E0,0x00008000
+#define IPU_IPU_PM__DI0_SRM_CLOCK_CHANGE_MODE IPU_REGISTERS_OFFSET+0x000000E0,0x00004000
+#define IPU_IPU_PM__DI0_CLK_PERIOD_1          IPU_REGISTERS_OFFSET+0x000000E0,0x00003F80
+#define IPU_IPU_PM__DI0_CLK_PERIOD_0          IPU_REGISTERS_OFFSET+0x000000E0,0x0000007F
+
+#define IPU_IPU_GPR__ADDR                       IPU_REGISTERS_OFFSET+0x000000E4
+#define IPU_IPU_GPR__EMPTY                      IPU_REGISTERS_OFFSET+0x000000E4,0x00000000
+#define IPU_IPU_GPR__FULL                       IPU_REGISTERS_OFFSET+0x000000E4,0xffffffff
+#define IPU_IPU_GPR__IPU_CH_BUF1_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x80000000
+#define IPU_IPU_GPR__IPU_CH_BUF1_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x40000000
+#define IPU_IPU_GPR__IPU_CH_BUF0_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x20000000
+#define IPU_IPU_GPR__IPU_CH_BUF0_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x10000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF1_RDY1_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x08000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF1_RDY0_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x04000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF0_RDY1_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x02000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF0_RDY0_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x01000000
+#define IPU_IPU_GPR__IPU_DI1_CLK_CHANGE_ACK_DIS IPU_REGISTERS_OFFSET+0x000000E4,0x00800000
+#define IPU_IPU_GPR__IPU_DI0_CLK_CHANGE_ACK_DIS IPU_REGISTERS_OFFSET+0x000000E4,0x00400000
+#define IPU_IPU_GPR__IPU_CH_BUF2_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x00200000
+#define IPU_IPU_GPR__IPU_CH_BUF2_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x00100000
+#define IPU_IPU_GPR__IPU_GP19                   IPU_REGISTERS_OFFSET+0x000000E4,0x00080000
+#define IPU_IPU_GPR__IPU_GP18                   IPU_REGISTERS_OFFSET+0x000000E4,0x00040000
+#define IPU_IPU_GPR__IPU_GP17                   IPU_REGISTERS_OFFSET+0x000000E4,0x00020000
+#define IPU_IPU_GPR__IPU_GP16                   IPU_REGISTERS_OFFSET+0x000000E4,0x00010000
+#define IPU_IPU_GPR__IPU_GP15                   IPU_REGISTERS_OFFSET+0x000000E4,0x00008000
+#define IPU_IPU_GPR__IPU_GP14                   IPU_REGISTERS_OFFSET+0x000000E4,0x00004000
+#define IPU_IPU_GPR__IPU_GP13                   IPU_REGISTERS_OFFSET+0x000000E4,0x00002000
+#define IPU_IPU_GPR__IPU_GP12                   IPU_REGISTERS_OFFSET+0x000000E4,0x00001000
+#define IPU_IPU_GPR__IPU_GP11                   IPU_REGISTERS_OFFSET+0x000000E4,0x00000800
+#define IPU_IPU_GPR__IPU_GP10                   IPU_REGISTERS_OFFSET+0x000000E4,0x00000400
+#define IPU_IPU_GPR__IPU_GP9                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000200
+#define IPU_IPU_GPR__IPU_GP8                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000100
+#define IPU_IPU_GPR__IPU_GP7                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000080
+#define IPU_IPU_GPR__IPU_GP6                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000040
+#define IPU_IPU_GPR__IPU_GP5                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000020
+#define IPU_IPU_GPR__IPU_GP4                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000010
+#define IPU_IPU_GPR__IPU_GP3                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000008
+#define IPU_IPU_GPR__IPU_GP2                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000004
+#define IPU_IPU_GPR__IPU_GP1                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000002
+#define IPU_IPU_GPR__IPU_GP0                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000001
+
+#define IPU_IPU_CH_DB_MODE_SEL_0__ADDR                  IPU_REGISTERS_OFFSET+0x00000150
+#define IPU_IPU_CH_DB_MODE_SEL_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000150,0x00000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__FULL                  IPU_REGISTERS_OFFSET+0x00000150,0xffffffff
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_31 IPU_REGISTERS_OFFSET+0x00000150,0x80000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_29 IPU_REGISTERS_OFFSET+0x00000150,0x20000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28 IPU_REGISTERS_OFFSET+0x00000150,0x10000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_27 IPU_REGISTERS_OFFSET+0x00000150,0x08000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_26 IPU_REGISTERS_OFFSET+0x00000150,0x04000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_25 IPU_REGISTERS_OFFSET+0x00000150,0x02000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_24 IPU_REGISTERS_OFFSET+0x00000150,0x01000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23 IPU_REGISTERS_OFFSET+0x00000150,0x00800000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_22 IPU_REGISTERS_OFFSET+0x00000150,0x00400000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_21 IPU_REGISTERS_OFFSET+0x00000150,0x00200000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_20 IPU_REGISTERS_OFFSET+0x00000150,0x00100000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_19 IPU_REGISTERS_OFFSET+0x00000150,0x00080000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_18 IPU_REGISTERS_OFFSET+0x00000150,0x00040000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_17 IPU_REGISTERS_OFFSET+0x00000150,0x00020000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_15 IPU_REGISTERS_OFFSET+0x00000150,0x00008000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_14 IPU_REGISTERS_OFFSET+0x00000150,0x00004000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_13 IPU_REGISTERS_OFFSET+0x00000150,0x00002000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_12 IPU_REGISTERS_OFFSET+0x00000150,0x00001000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_11 IPU_REGISTERS_OFFSET+0x00000150,0x00000800
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_10 IPU_REGISTERS_OFFSET+0x00000150,0x00000400
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_9  IPU_REGISTERS_OFFSET+0x00000150,0x00000200
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_8  IPU_REGISTERS_OFFSET+0x00000150,0x00000100
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_5  IPU_REGISTERS_OFFSET+0x00000150,0x00000020
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_3  IPU_REGISTERS_OFFSET+0x00000150,0x00000008
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_2  IPU_REGISTERS_OFFSET+0x00000150,0x00000004
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_1  IPU_REGISTERS_OFFSET+0x00000150,0x00000002
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_0  IPU_REGISTERS_OFFSET+0x00000150,0x00000001
+
+#define IPU_IPU_CH_DB_MODE_SEL_1__ADDR                  IPU_REGISTERS_OFFSET+0x00000154
+#define IPU_IPU_CH_DB_MODE_SEL_1__EMPTY                 IPU_REGISTERS_OFFSET+0x00000154,0x00000000
+#define IPU_IPU_CH_DB_MODE_SEL_1__FULL                  IPU_REGISTERS_OFFSET+0x00000154,0xffffffff
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_52 IPU_REGISTERS_OFFSET+0x00000154,0x00100000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_51 IPU_REGISTERS_OFFSET+0x00000154,0x00080000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_50 IPU_REGISTERS_OFFSET+0x00000154,0x00040000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_49 IPU_REGISTERS_OFFSET+0x00000154,0x00020000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_48 IPU_REGISTERS_OFFSET+0x00000154,0x00010000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_47 IPU_REGISTERS_OFFSET+0x00000154,0x00008000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_46 IPU_REGISTERS_OFFSET+0x00000154,0x00004000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_45 IPU_REGISTERS_OFFSET+0x00000154,0x00002000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_44 IPU_REGISTERS_OFFSET+0x00000154,0x00001000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_43 IPU_REGISTERS_OFFSET+0x00000154,0x00000800
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_42 IPU_REGISTERS_OFFSET+0x00000154,0x00000400
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_41 IPU_REGISTERS_OFFSET+0x00000154,0x00000200
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_40 IPU_REGISTERS_OFFSET+0x00000154,0x00000100
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_33 IPU_REGISTERS_OFFSET+0x00000154,0x00000002
+
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__ADDR                      IPU_REGISTERS_OFFSET+0x00000168
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__EMPTY                     IPU_REGISTERS_OFFSET+0x00000168,0x00000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__FULL                      IPU_REGISTERS_OFFSET+0x00000168,0xffffffff
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_29 IPU_REGISTERS_OFFSET+0x00000168,0x20000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_24 IPU_REGISTERS_OFFSET+0x00000168,0x01000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_7  IPU_REGISTERS_OFFSET+0x00000168,0x00000080
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_6  IPU_REGISTERS_OFFSET+0x00000168,0x00000040
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_5  IPU_REGISTERS_OFFSET+0x00000168,0x00000020
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_4  IPU_REGISTERS_OFFSET+0x00000168,0x00000010
+
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__ADDR                      IPU_REGISTERS_OFFSET+0x0000016C
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__EMPTY                     IPU_REGISTERS_OFFSET+0x0000016C,0x00000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__FULL                      IPU_REGISTERS_OFFSET+0x0000016C,0xffffffff
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_52 IPU_REGISTERS_OFFSET+0x0000016C,0x00100000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_41 IPU_REGISTERS_OFFSET+0x0000016C,0x00000200
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_33 IPU_REGISTERS_OFFSET+0x0000016C,0x00000002
+
+#define IPU_IPU_CH_TRB_MODE_SEL_0__ADDR                   IPU_REGISTERS_OFFSET+0x00000178
+#define IPU_IPU_CH_TRB_MODE_SEL_0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000178,0x00000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__FULL                   IPU_REGISTERS_OFFSET+0x00000178,0xffffffff
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28 IPU_REGISTERS_OFFSET+0x00000178,0x10000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_27 IPU_REGISTERS_OFFSET+0x00000178,0x08000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23 IPU_REGISTERS_OFFSET+0x00000178,0x00800000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_21 IPU_REGISTERS_OFFSET+0x00000178,0x00200000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_13 IPU_REGISTERS_OFFSET+0x00000178,0x00002000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_10 IPU_REGISTERS_OFFSET+0x00000178,0x00000400
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_9  IPU_REGISTERS_OFFSET+0x00000178,0x00000200
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_8  IPU_REGISTERS_OFFSET+0x00000178,0x00000100
+
+#define IPU_IPU_CH_TRB_MODE_SEL_1__ADDR  IPU_REGISTERS_OFFSET+0x0000017C
+#define IPU_IPU_CH_TRB_MODE_SEL_1__EMPTY IPU_REGISTERS_OFFSET+0x0000017C,0x00000000
+#define IPU_IPU_CH_TRB_MODE_SEL_1__FULL  IPU_REGISTERS_OFFSET+0x0000017C,0xffffffff
+
+#define IPU_IPU_INT_STAT_1__ADDR         IPU_REGISTERS_OFFSET+0x00000200
+#define IPU_IPU_INT_STAT_1__EMPTY        IPU_REGISTERS_OFFSET+0x00000200,0x00000000
+#define IPU_IPU_INT_STAT_1__FULL         IPU_REGISTERS_OFFSET+0x00000200,0xffffffff
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_31 IPU_REGISTERS_OFFSET+0x00000200,0x80000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_29 IPU_REGISTERS_OFFSET+0x00000200,0x20000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_28 IPU_REGISTERS_OFFSET+0x00000200,0x10000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_27 IPU_REGISTERS_OFFSET+0x00000200,0x08000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_26 IPU_REGISTERS_OFFSET+0x00000200,0x04000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_25 IPU_REGISTERS_OFFSET+0x00000200,0x02000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_24 IPU_REGISTERS_OFFSET+0x00000200,0x01000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_23 IPU_REGISTERS_OFFSET+0x00000200,0x00800000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_22 IPU_REGISTERS_OFFSET+0x00000200,0x00400000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_21 IPU_REGISTERS_OFFSET+0x00000200,0x00200000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_20 IPU_REGISTERS_OFFSET+0x00000200,0x00100000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_19 IPU_REGISTERS_OFFSET+0x00000200,0x00080000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_18 IPU_REGISTERS_OFFSET+0x00000200,0x00040000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_17 IPU_REGISTERS_OFFSET+0x00000200,0x00020000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_15 IPU_REGISTERS_OFFSET+0x00000200,0x00008000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_14 IPU_REGISTERS_OFFSET+0x00000200,0x00004000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_13 IPU_REGISTERS_OFFSET+0x00000200,0x00002000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_12 IPU_REGISTERS_OFFSET+0x00000200,0x00001000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_11 IPU_REGISTERS_OFFSET+0x00000200,0x00000800
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_10 IPU_REGISTERS_OFFSET+0x00000200,0x00000400
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_9  IPU_REGISTERS_OFFSET+0x00000200,0x00000200
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_8  IPU_REGISTERS_OFFSET+0x00000200,0x00000100
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_5  IPU_REGISTERS_OFFSET+0x00000200,0x00000020
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_3  IPU_REGISTERS_OFFSET+0x00000200,0x00000008
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_2  IPU_REGISTERS_OFFSET+0x00000200,0x00000004
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_1  IPU_REGISTERS_OFFSET+0x00000200,0x00000002
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_0  IPU_REGISTERS_OFFSET+0x00000200,0x00000001
+
+#define IPU_IPU_INT_STAT_2__ADDR         IPU_REGISTERS_OFFSET+0x00000204
+#define IPU_IPU_INT_STAT_2__EMPTY        IPU_REGISTERS_OFFSET+0x00000204,0x00000000
+#define IPU_IPU_INT_STAT_2__FULL         IPU_REGISTERS_OFFSET+0x00000204,0xffffffff
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_52 IPU_REGISTERS_OFFSET+0x00000204,0x00100000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_51 IPU_REGISTERS_OFFSET+0x00000204,0x00080000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_50 IPU_REGISTERS_OFFSET+0x00000204,0x00040000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_49 IPU_REGISTERS_OFFSET+0x00000204,0x00020000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_48 IPU_REGISTERS_OFFSET+0x00000204,0x00010000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_47 IPU_REGISTERS_OFFSET+0x00000204,0x00008000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_46 IPU_REGISTERS_OFFSET+0x00000204,0x00004000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_45 IPU_REGISTERS_OFFSET+0x00000204,0x00002000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_44 IPU_REGISTERS_OFFSET+0x00000204,0x00001000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_43 IPU_REGISTERS_OFFSET+0x00000204,0x00000800
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_42 IPU_REGISTERS_OFFSET+0x00000204,0x00000400
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_41 IPU_REGISTERS_OFFSET+0x00000204,0x00000200
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_40 IPU_REGISTERS_OFFSET+0x00000204,0x00000100
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_33 IPU_REGISTERS_OFFSET+0x00000204,0x00000002
+
+#define IPU_IPU_INT_STAT_3__ADDR           IPU_REGISTERS_OFFSET+0x00000208
+#define IPU_IPU_INT_STAT_3__EMPTY          IPU_REGISTERS_OFFSET+0x00000208,0x00000000
+#define IPU_IPU_INT_STAT_3__FULL           IPU_REGISTERS_OFFSET+0x00000208,0xffffffff
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_31 IPU_REGISTERS_OFFSET+0x00000208,0x80000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_29 IPU_REGISTERS_OFFSET+0x00000208,0x20000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_28 IPU_REGISTERS_OFFSET+0x00000208,0x10000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_27 IPU_REGISTERS_OFFSET+0x00000208,0x08000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_26 IPU_REGISTERS_OFFSET+0x00000208,0x04000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_25 IPU_REGISTERS_OFFSET+0x00000208,0x02000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_24 IPU_REGISTERS_OFFSET+0x00000208,0x01000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_23 IPU_REGISTERS_OFFSET+0x00000208,0x00800000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_22 IPU_REGISTERS_OFFSET+0x00000208,0x00400000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_21 IPU_REGISTERS_OFFSET+0x00000208,0x00200000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_20 IPU_REGISTERS_OFFSET+0x00000208,0x00100000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_19 IPU_REGISTERS_OFFSET+0x00000208,0x00080000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_18 IPU_REGISTERS_OFFSET+0x00000208,0x00040000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_17 IPU_REGISTERS_OFFSET+0x00000208,0x00020000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_15 IPU_REGISTERS_OFFSET+0x00000208,0x00008000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_14 IPU_REGISTERS_OFFSET+0x00000208,0x00004000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_13 IPU_REGISTERS_OFFSET+0x00000208,0x00002000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_12 IPU_REGISTERS_OFFSET+0x00000208,0x00001000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_11 IPU_REGISTERS_OFFSET+0x00000208,0x00000800
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_10 IPU_REGISTERS_OFFSET+0x00000208,0x00000400
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_9  IPU_REGISTERS_OFFSET+0x00000208,0x00000200
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_8  IPU_REGISTERS_OFFSET+0x00000208,0x00000100
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_5  IPU_REGISTERS_OFFSET+0x00000208,0x00000020
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_3  IPU_REGISTERS_OFFSET+0x00000208,0x00000008
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_2  IPU_REGISTERS_OFFSET+0x00000208,0x00000004
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_1  IPU_REGISTERS_OFFSET+0x00000208,0x00000002
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_0  IPU_REGISTERS_OFFSET+0x00000208,0x00000001
+
+#define IPU_IPU_INT_STAT_4__ADDR           IPU_REGISTERS_OFFSET+0x0000020C
+#define IPU_IPU_INT_STAT_4__EMPTY          IPU_REGISTERS_OFFSET+0x0000020C,0x00000000
+#define IPU_IPU_INT_STAT_4__FULL           IPU_REGISTERS_OFFSET+0x0000020C,0xffffffff
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_52 IPU_REGISTERS_OFFSET+0x0000020C,0x00100000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_51 IPU_REGISTERS_OFFSET+0x0000020C,0x00080000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_50 IPU_REGISTERS_OFFSET+0x0000020C,0x00040000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_49 IPU_REGISTERS_OFFSET+0x0000020C,0x00020000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_48 IPU_REGISTERS_OFFSET+0x0000020C,0x00010000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_47 IPU_REGISTERS_OFFSET+0x0000020C,0x00008000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_46 IPU_REGISTERS_OFFSET+0x0000020C,0x00004000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_45 IPU_REGISTERS_OFFSET+0x0000020C,0x00002000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_44 IPU_REGISTERS_OFFSET+0x0000020C,0x00001000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_43 IPU_REGISTERS_OFFSET+0x0000020C,0x00000800
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_42 IPU_REGISTERS_OFFSET+0x0000020C,0x00000400
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_41 IPU_REGISTERS_OFFSET+0x0000020C,0x00000200
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_40 IPU_REGISTERS_OFFSET+0x0000020C,0x00000100
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_33 IPU_REGISTERS_OFFSET+0x0000020C,0x00000002
+
+#define IPU_IPU_INT_STAT_5__ADDR                 IPU_REGISTERS_OFFSET+0x00000210
+#define IPU_IPU_INT_STAT_5__EMPTY                IPU_REGISTERS_OFFSET+0x00000210,0x00000000
+#define IPU_IPU_INT_STAT_5__FULL                 IPU_REGISTERS_OFFSET+0x00000210,0xffffffff
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_31 IPU_REGISTERS_OFFSET+0x00000210,0x80000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_29 IPU_REGISTERS_OFFSET+0x00000210,0x20000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_28 IPU_REGISTERS_OFFSET+0x00000210,0x10000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_27 IPU_REGISTERS_OFFSET+0x00000210,0x08000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_26 IPU_REGISTERS_OFFSET+0x00000210,0x04000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_25 IPU_REGISTERS_OFFSET+0x00000210,0x02000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_24 IPU_REGISTERS_OFFSET+0x00000210,0x01000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_23 IPU_REGISTERS_OFFSET+0x00000210,0x00800000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_22 IPU_REGISTERS_OFFSET+0x00000210,0x00400000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_21 IPU_REGISTERS_OFFSET+0x00000210,0x00200000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_20 IPU_REGISTERS_OFFSET+0x00000210,0x00100000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_19 IPU_REGISTERS_OFFSET+0x00000210,0x00080000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_18 IPU_REGISTERS_OFFSET+0x00000210,0x00040000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_17 IPU_REGISTERS_OFFSET+0x00000210,0x00020000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_15 IPU_REGISTERS_OFFSET+0x00000210,0x00008000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_14 IPU_REGISTERS_OFFSET+0x00000210,0x00004000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_13 IPU_REGISTERS_OFFSET+0x00000210,0x00002000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_12 IPU_REGISTERS_OFFSET+0x00000210,0x00001000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_11 IPU_REGISTERS_OFFSET+0x00000210,0x00000800
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_10 IPU_REGISTERS_OFFSET+0x00000210,0x00000400
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_9  IPU_REGISTERS_OFFSET+0x00000210,0x00000200
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_8  IPU_REGISTERS_OFFSET+0x00000210,0x00000100
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_5  IPU_REGISTERS_OFFSET+0x00000210,0x00000020
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_3  IPU_REGISTERS_OFFSET+0x00000210,0x00000008
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_2  IPU_REGISTERS_OFFSET+0x00000210,0x00000004
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_1  IPU_REGISTERS_OFFSET+0x00000210,0x00000002
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_0  IPU_REGISTERS_OFFSET+0x00000210,0x00000001
+
+#define IPU_IPU_INT_STAT_6__ADDR                 IPU_REGISTERS_OFFSET+0x00000214
+#define IPU_IPU_INT_STAT_6__EMPTY                IPU_REGISTERS_OFFSET+0x00000214,0x00000000
+#define IPU_IPU_INT_STAT_6__FULL                 IPU_REGISTERS_OFFSET+0x00000214,0xffffffff
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_52 IPU_REGISTERS_OFFSET+0x00000214,0x00100000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_51 IPU_REGISTERS_OFFSET+0x00000214,0x00080000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_50 IPU_REGISTERS_OFFSET+0x00000214,0x00040000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_49 IPU_REGISTERS_OFFSET+0x00000214,0x00020000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_48 IPU_REGISTERS_OFFSET+0x00000214,0x00010000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_47 IPU_REGISTERS_OFFSET+0x00000214,0x00008000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_46 IPU_REGISTERS_OFFSET+0x00000214,0x00004000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_45 IPU_REGISTERS_OFFSET+0x00000214,0x00002000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_44 IPU_REGISTERS_OFFSET+0x00000214,0x00001000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_43 IPU_REGISTERS_OFFSET+0x00000214,0x00000800
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_42 IPU_REGISTERS_OFFSET+0x00000214,0x00000400
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_41 IPU_REGISTERS_OFFSET+0x00000214,0x00000200
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_40 IPU_REGISTERS_OFFSET+0x00000214,0x00000100
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_33 IPU_REGISTERS_OFFSET+0x00000214,0x00000002
+
+#define IPU_IPU_INT_STAT_7__ADDR         IPU_REGISTERS_OFFSET+0x00000218
+#define IPU_IPU_INT_STAT_7__EMPTY        IPU_REGISTERS_OFFSET+0x00000218,0x00000000
+#define IPU_IPU_INT_STAT_7__FULL         IPU_REGISTERS_OFFSET+0x00000218,0xffffffff
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_31 IPU_REGISTERS_OFFSET+0x00000218,0x80000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_29 IPU_REGISTERS_OFFSET+0x00000218,0x20000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_28 IPU_REGISTERS_OFFSET+0x00000218,0x10000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_27 IPU_REGISTERS_OFFSET+0x00000218,0x08000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_26 IPU_REGISTERS_OFFSET+0x00000218,0x04000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_25 IPU_REGISTERS_OFFSET+0x00000218,0x02000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_24 IPU_REGISTERS_OFFSET+0x00000218,0x01000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_23 IPU_REGISTERS_OFFSET+0x00000218,0x00800000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_19 IPU_REGISTERS_OFFSET+0x00000218,0x00080000
+
+#define IPU_IPU_INT_STAT_8__ADDR         IPU_REGISTERS_OFFSET+0x0000021C
+#define IPU_IPU_INT_STAT_8__EMPTY        IPU_REGISTERS_OFFSET+0x0000021C,0x00000000
+#define IPU_IPU_INT_STAT_8__FULL         IPU_REGISTERS_OFFSET+0x0000021C,0xffffffff
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_52 IPU_REGISTERS_OFFSET+0x0000021C,0x00100000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_51 IPU_REGISTERS_OFFSET+0x0000021C,0x00080000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_44 IPU_REGISTERS_OFFSET+0x0000021C,0x00001000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_43 IPU_REGISTERS_OFFSET+0x0000021C,0x00000800
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_42 IPU_REGISTERS_OFFSET+0x0000021C,0x00000400
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_41 IPU_REGISTERS_OFFSET+0x0000021C,0x00000200
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_33 IPU_REGISTERS_OFFSET+0x0000021C,0x00000002
+
+#define IPU_IPU_INT_STAT_9__ADDR             IPU_REGISTERS_OFFSET+0x00000220
+#define IPU_IPU_INT_STAT_9__EMPTY            IPU_REGISTERS_OFFSET+0x00000220,0x00000000
+#define IPU_IPU_INT_STAT_9__FULL             IPU_REGISTERS_OFFSET+0x00000220,0xffffffff
+#define IPU_IPU_INT_STAT_9__CSI1_PUPE        IPU_REGISTERS_OFFSET+0x00000220,0x80000000
+#define IPU_IPU_INT_STAT_9__CSI0_PUPE        IPU_REGISTERS_OFFSET+0x00000220,0x40000000
+#define IPU_IPU_INT_STAT_9__IC_VF_BUF_OVF    IPU_REGISTERS_OFFSET+0x00000220,0x10000000
+#define IPU_IPU_INT_STAT_9__IC_ENC_BUF_OVF   IPU_REGISTERS_OFFSET+0x00000220,0x08000000
+#define IPU_IPU_INT_STAT_9__IC_BAYER_BUF_OVF IPU_REGISTERS_OFFSET+0x00000220,0x04000000
+#define IPU_IPU_INT_STAT_9__VDI_FIFO1_OVF    IPU_REGISTERS_OFFSET+0x00000220,0x00000001
+
+#define IPU_IPU_INT_STAT_10__ADDR                   IPU_REGISTERS_OFFSET+0x00000224
+#define IPU_IPU_INT_STAT_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00000224,0x00000000
+#define IPU_IPU_INT_STAT_10__FULL                   IPU_REGISTERS_OFFSET+0x00000224,0xffffffff
+#define IPU_IPU_INT_STAT_10__AXIR_ERR               IPU_REGISTERS_OFFSET+0x00000224,0x40000000
+#define IPU_IPU_INT_STAT_10__AXIW_ERR               IPU_REGISTERS_OFFSET+0x00000224,0x20000000
+#define IPU_IPU_INT_STAT_10__NON_PRIVILEGED_ACC_ERR IPU_REGISTERS_OFFSET+0x00000224,0x10000000
+#define IPU_IPU_INT_STAT_10__IC_BAYER_FRM_LOST_ERR  IPU_REGISTERS_OFFSET+0x00000224,0x04000000
+#define IPU_IPU_INT_STAT_10__IC_ENC_FRM_LOST_ERR    IPU_REGISTERS_OFFSET+0x00000224,0x02000000
+#define IPU_IPU_INT_STAT_10__IC_VF_FRM_LOST_ERR     IPU_REGISTERS_OFFSET+0x00000224,0x01000000
+#define IPU_IPU_INT_STAT_10__DI1_TIME_OUT_ERR       IPU_REGISTERS_OFFSET+0x00000224,0x00400000
+#define IPU_IPU_INT_STAT_10__DI0_TIME_OUT_ERR       IPU_REGISTERS_OFFSET+0x00000224,0x00200000
+#define IPU_IPU_INT_STAT_10__DI1_SYNC_DISP_ERR      IPU_REGISTERS_OFFSET+0x00000224,0x00100000
+#define IPU_IPU_INT_STAT_10__DI0_SYNC_DISP_ERR      IPU_REGISTERS_OFFSET+0x00000224,0x00080000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_6       IPU_REGISTERS_OFFSET+0x00000224,0x00040000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_2       IPU_REGISTERS_OFFSET+0x00000224,0x00020000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_1       IPU_REGISTERS_OFFSET+0x00000224,0x00010000
+#define IPU_IPU_INT_STAT_10__SMFC3_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000008
+#define IPU_IPU_INT_STAT_10__SMFC2_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000004
+#define IPU_IPU_INT_STAT_10__SMFC1_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000002
+#define IPU_IPU_INT_STAT_10__SMFC0_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000001
+
+#define IPU_IPU_INT_STAT_11__ADDR           IPU_REGISTERS_OFFSET+0x00000228
+#define IPU_IPU_INT_STAT_11__EMPTY          IPU_REGISTERS_OFFSET+0x00000228,0x00000000
+#define IPU_IPU_INT_STAT_11__FULL           IPU_REGISTERS_OFFSET+0x00000228,0xffffffff
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_26 IPU_REGISTERS_OFFSET+0x00000228,0x04000000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_25 IPU_REGISTERS_OFFSET+0x00000228,0x02000000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_22 IPU_REGISTERS_OFFSET+0x00000228,0x00400000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_21 IPU_REGISTERS_OFFSET+0x00000228,0x00200000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_20 IPU_REGISTERS_OFFSET+0x00000228,0x00100000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_12 IPU_REGISTERS_OFFSET+0x00000228,0x00001000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_11 IPU_REGISTERS_OFFSET+0x00000228,0x00000800
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_10 IPU_REGISTERS_OFFSET+0x00000228,0x00000400
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_9  IPU_REGISTERS_OFFSET+0x00000228,0x00000200
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_8  IPU_REGISTERS_OFFSET+0x00000228,0x00000100
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_5  IPU_REGISTERS_OFFSET+0x00000228,0x00000020
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_3  IPU_REGISTERS_OFFSET+0x00000228,0x00000008
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_2  IPU_REGISTERS_OFFSET+0x00000228,0x00000004
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_1  IPU_REGISTERS_OFFSET+0x00000228,0x00000002
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_0  IPU_REGISTERS_OFFSET+0x00000228,0x00000001
+
+#define IPU_IPU_INT_STAT_12__ADDR           IPU_REGISTERS_OFFSET+0x0000022C
+#define IPU_IPU_INT_STAT_12__EMPTY          IPU_REGISTERS_OFFSET+0x0000022C,0x00000000
+#define IPU_IPU_INT_STAT_12__FULL           IPU_REGISTERS_OFFSET+0x0000022C,0xffffffff
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_50 IPU_REGISTERS_OFFSET+0x0000022C,0x00040000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_49 IPU_REGISTERS_OFFSET+0x0000022C,0x00020000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_48 IPU_REGISTERS_OFFSET+0x0000022C,0x00010000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_47 IPU_REGISTERS_OFFSET+0x0000022C,0x00008000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_46 IPU_REGISTERS_OFFSET+0x0000022C,0x00004000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_45 IPU_REGISTERS_OFFSET+0x0000022C,0x00002000
+
+#define IPU_IPU_INT_STAT_13__ADDR        IPU_REGISTERS_OFFSET+0x00000230
+#define IPU_IPU_INT_STAT_13__EMPTY       IPU_REGISTERS_OFFSET+0x00000230,0x00000000
+#define IPU_IPU_INT_STAT_13__FULL        IPU_REGISTERS_OFFSET+0x00000230,0xffffffff
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_31 IPU_REGISTERS_OFFSET+0x00000230,0x80000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_29 IPU_REGISTERS_OFFSET+0x00000230,0x20000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_28 IPU_REGISTERS_OFFSET+0x00000230,0x10000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_27 IPU_REGISTERS_OFFSET+0x00000230,0x08000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_26 IPU_REGISTERS_OFFSET+0x00000230,0x04000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_25 IPU_REGISTERS_OFFSET+0x00000230,0x02000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_24 IPU_REGISTERS_OFFSET+0x00000230,0x01000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_23 IPU_REGISTERS_OFFSET+0x00000230,0x00800000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_22 IPU_REGISTERS_OFFSET+0x00000230,0x00400000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_21 IPU_REGISTERS_OFFSET+0x00000230,0x00200000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_20 IPU_REGISTERS_OFFSET+0x00000230,0x00100000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_19 IPU_REGISTERS_OFFSET+0x00000230,0x00080000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_18 IPU_REGISTERS_OFFSET+0x00000230,0x00040000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_17 IPU_REGISTERS_OFFSET+0x00000230,0x00020000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_15 IPU_REGISTERS_OFFSET+0x00000230,0x00008000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_14 IPU_REGISTERS_OFFSET+0x00000230,0x00004000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_13 IPU_REGISTERS_OFFSET+0x00000230,0x00002000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_12 IPU_REGISTERS_OFFSET+0x00000230,0x00001000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_11 IPU_REGISTERS_OFFSET+0x00000230,0x00000800
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_10 IPU_REGISTERS_OFFSET+0x00000230,0x00000400
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_9  IPU_REGISTERS_OFFSET+0x00000230,0x00000200
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_8  IPU_REGISTERS_OFFSET+0x00000230,0x00000100
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_5  IPU_REGISTERS_OFFSET+0x00000230,0x00000020
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_3  IPU_REGISTERS_OFFSET+0x00000230,0x00000008
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_2  IPU_REGISTERS_OFFSET+0x00000230,0x00000004
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_1  IPU_REGISTERS_OFFSET+0x00000230,0x00000002
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_0  IPU_REGISTERS_OFFSET+0x00000230,0x00000001
+
+#define IPU_IPU_INT_STAT_14__ADDR        IPU_REGISTERS_OFFSET+0x00000234
+#define IPU_IPU_INT_STAT_14__EMPTY       IPU_REGISTERS_OFFSET+0x00000234,0x00000000
+#define IPU_IPU_INT_STAT_14__FULL        IPU_REGISTERS_OFFSET+0x00000234,0xffffffff
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_52 IPU_REGISTERS_OFFSET+0x00000234,0x00100000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_51 IPU_REGISTERS_OFFSET+0x00000234,0x00080000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_50 IPU_REGISTERS_OFFSET+0x00000234,0x00040000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_49 IPU_REGISTERS_OFFSET+0x00000234,0x00020000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_48 IPU_REGISTERS_OFFSET+0x00000234,0x00010000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_47 IPU_REGISTERS_OFFSET+0x00000234,0x00008000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_46 IPU_REGISTERS_OFFSET+0x00000234,0x00004000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_45 IPU_REGISTERS_OFFSET+0x00000234,0x00002000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_44 IPU_REGISTERS_OFFSET+0x00000234,0x00001000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_43 IPU_REGISTERS_OFFSET+0x00000234,0x00000800
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_42 IPU_REGISTERS_OFFSET+0x00000234,0x00000400
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_41 IPU_REGISTERS_OFFSET+0x00000234,0x00000200
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_40 IPU_REGISTERS_OFFSET+0x00000234,0x00000100
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_33 IPU_REGISTERS_OFFSET+0x00000234,0x00000002
+
+#define IPU_IPU_INT_STAT_15__ADDR                IPU_REGISTERS_OFFSET+0x00000238
+#define IPU_IPU_INT_STAT_15__EMPTY               IPU_REGISTERS_OFFSET+0x00000238,0x00000000
+#define IPU_IPU_INT_STAT_15__FULL                IPU_REGISTERS_OFFSET+0x00000238,0xffffffff
+#define IPU_IPU_INT_STAT_15__DI1_CNT_EN_PRE_8    IPU_REGISTERS_OFFSET+0x00000238,0x80000000
+#define IPU_IPU_INT_STAT_15__DI1_CNT_EN_PRE_3    IPU_REGISTERS_OFFSET+0x00000238,0x40000000
+#define IPU_IPU_INT_STAT_15__DI1_DISP_CLK_EN_PRE IPU_REGISTERS_OFFSET+0x00000238,0x20000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_10   IPU_REGISTERS_OFFSET+0x00000238,0x10000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_9    IPU_REGISTERS_OFFSET+0x00000238,0x08000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_8    IPU_REGISTERS_OFFSET+0x00000238,0x04000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_7    IPU_REGISTERS_OFFSET+0x00000238,0x02000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_6    IPU_REGISTERS_OFFSET+0x00000238,0x01000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_5    IPU_REGISTERS_OFFSET+0x00000238,0x00800000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_4    IPU_REGISTERS_OFFSET+0x00000238,0x00400000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_3    IPU_REGISTERS_OFFSET+0x00000238,0x00200000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_2    IPU_REGISTERS_OFFSET+0x00000238,0x00100000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_1    IPU_REGISTERS_OFFSET+0x00000238,0x00080000
+#define IPU_IPU_INT_STAT_15__DI0_DISP_CLK_EN_PRE IPU_REGISTERS_OFFSET+0x00000238,0x00040000
+#define IPU_IPU_INT_STAT_15__DC_ASYNC_STOP       IPU_REGISTERS_OFFSET+0x00000238,0x00020000
+#define IPU_IPU_INT_STAT_15__DC_DP_START         IPU_REGISTERS_OFFSET+0x00000238,0x00010000
+#define IPU_IPU_INT_STAT_15__DI_VSYNC_PRE_1      IPU_REGISTERS_OFFSET+0x00000238,0x00008000
+#define IPU_IPU_INT_STAT_15__DI_VSYNC_PRE_0      IPU_REGISTERS_OFFSET+0x00000238,0x00004000
+#define IPU_IPU_INT_STAT_15__DC_FC_6             IPU_REGISTERS_OFFSET+0x00000238,0x00002000
+#define IPU_IPU_INT_STAT_15__DC_FC_4             IPU_REGISTERS_OFFSET+0x00000238,0x00001000
+#define IPU_IPU_INT_STAT_15__DC_FC_3             IPU_REGISTERS_OFFSET+0x00000238,0x00000800
+#define IPU_IPU_INT_STAT_15__DC_FC_2             IPU_REGISTERS_OFFSET+0x00000238,0x00000400
+#define IPU_IPU_INT_STAT_15__DC_FC_1             IPU_REGISTERS_OFFSET+0x00000238,0x00000200
+#define IPU_IPU_INT_STAT_15__DC_FC_0             IPU_REGISTERS_OFFSET+0x00000238,0x00000100
+#define IPU_IPU_INT_STAT_15__DP_ASF_BRAKE        IPU_REGISTERS_OFFSET+0x00000238,0x00000080
+#define IPU_IPU_INT_STAT_15__DP_SF_BRAKE         IPU_REGISTERS_OFFSET+0x00000238,0x00000040
+#define IPU_IPU_INT_STAT_15__DP_ASF_END          IPU_REGISTERS_OFFSET+0x00000238,0x00000020
+#define IPU_IPU_INT_STAT_15__DP_ASF_START        IPU_REGISTERS_OFFSET+0x00000238,0x00000010
+#define IPU_IPU_INT_STAT_15__DP_SF_END           IPU_REGISTERS_OFFSET+0x00000238,0x00000008
+#define IPU_IPU_INT_STAT_15__DP_SF_START         IPU_REGISTERS_OFFSET+0x00000238,0x00000004
+#define IPU_IPU_INT_STAT_15__IPU_SNOOPING2_INT   IPU_REGISTERS_OFFSET+0x00000238,0x00000002
+#define IPU_IPU_INT_STAT_15__IPU_SNOOPING1_INT   IPU_REGISTERS_OFFSET+0x00000238,0x00000001
+
+#define IPU_IPU_CUR_BUF_0__ADDR              IPU_REGISTERS_OFFSET+0x0000023C
+#define IPU_IPU_CUR_BUF_0__EMPTY             IPU_REGISTERS_OFFSET+0x0000023C,0x00000000
+#define IPU_IPU_CUR_BUF_0__FULL              IPU_REGISTERS_OFFSET+0x0000023C,0xffffffff
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_31 IPU_REGISTERS_OFFSET+0x0000023C,0x80000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_29 IPU_REGISTERS_OFFSET+0x0000023C,0x20000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_28 IPU_REGISTERS_OFFSET+0x0000023C,0x10000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_27 IPU_REGISTERS_OFFSET+0x0000023C,0x08000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_26 IPU_REGISTERS_OFFSET+0x0000023C,0x04000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_25 IPU_REGISTERS_OFFSET+0x0000023C,0x02000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_24 IPU_REGISTERS_OFFSET+0x0000023C,0x01000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_23 IPU_REGISTERS_OFFSET+0x0000023C,0x00800000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_22 IPU_REGISTERS_OFFSET+0x0000023C,0x00400000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_21 IPU_REGISTERS_OFFSET+0x0000023C,0x00200000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_20 IPU_REGISTERS_OFFSET+0x0000023C,0x00100000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_19 IPU_REGISTERS_OFFSET+0x0000023C,0x00080000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_18 IPU_REGISTERS_OFFSET+0x0000023C,0x00040000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_17 IPU_REGISTERS_OFFSET+0x0000023C,0x00020000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_15 IPU_REGISTERS_OFFSET+0x0000023C,0x00008000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_14 IPU_REGISTERS_OFFSET+0x0000023C,0x00004000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_12 IPU_REGISTERS_OFFSET+0x0000023C,0x00001000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_11 IPU_REGISTERS_OFFSET+0x0000023C,0x00000800
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_5  IPU_REGISTERS_OFFSET+0x0000023C,0x00000020
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_3  IPU_REGISTERS_OFFSET+0x0000023C,0x00000008
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_2  IPU_REGISTERS_OFFSET+0x0000023C,0x00000004
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_1  IPU_REGISTERS_OFFSET+0x0000023C,0x00000002
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_0  IPU_REGISTERS_OFFSET+0x0000023C,0x00000001
+
+#define IPU_IPU_CUR_BUF_1__ADDR              IPU_REGISTERS_OFFSET+0x00000240
+#define IPU_IPU_CUR_BUF_1__EMPTY             IPU_REGISTERS_OFFSET+0x00000240,0x00000000
+#define IPU_IPU_CUR_BUF_1__FULL              IPU_REGISTERS_OFFSET+0x00000240,0xffffffff
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_52 IPU_REGISTERS_OFFSET+0x00000240,0x00100000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_51 IPU_REGISTERS_OFFSET+0x00000240,0x00080000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_50 IPU_REGISTERS_OFFSET+0x00000240,0x00040000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_49 IPU_REGISTERS_OFFSET+0x00000240,0x00020000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_48 IPU_REGISTERS_OFFSET+0x00000240,0x00010000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_47 IPU_REGISTERS_OFFSET+0x00000240,0x00008000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_46 IPU_REGISTERS_OFFSET+0x00000240,0x00004000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_45 IPU_REGISTERS_OFFSET+0x00000240,0x00002000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_44 IPU_REGISTERS_OFFSET+0x00000240,0x00001000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_43 IPU_REGISTERS_OFFSET+0x00000240,0x00000800
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_42 IPU_REGISTERS_OFFSET+0x00000240,0x00000400
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_41 IPU_REGISTERS_OFFSET+0x00000240,0x00000200
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_40 IPU_REGISTERS_OFFSET+0x00000240,0x00000100
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_33 IPU_REGISTERS_OFFSET+0x00000240,0x00000002
+
+#define IPU_IPU_ALT_CUR_BUF_0__ADDR                  IPU_REGISTERS_OFFSET+0x00000244
+#define IPU_IPU_ALT_CUR_BUF_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000244,0x00000000
+#define IPU_IPU_ALT_CUR_BUF_0__FULL                  IPU_REGISTERS_OFFSET+0x00000244,0xffffffff
+#define IPU_IPU_ALT_CUR_BUF_0__DMA_CH_ALT_CUR_BUF_29 IPU_REGISTERS_OFFSET+0x00000244,0x20000000
+#define IPU_IPU_ALT_CUR_BUF_0__DMA_CH_ALT_CUR_BUF_24 IPU_REGISTERS_OFFSET+0x00000244,0x01000000
+
+#define IPU_IPU_ALT_CUR_BUF_1__ADDR                  IPU_REGISTERS_OFFSET+0x00000248
+#define IPU_IPU_ALT_CUR_BUF_1__EMPTY                 IPU_REGISTERS_OFFSET+0x00000248,0x00000000
+#define IPU_IPU_ALT_CUR_BUF_1__FULL                  IPU_REGISTERS_OFFSET+0x00000248,0xffffffff
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_52 IPU_REGISTERS_OFFSET+0x00000248,0x00100000
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_41 IPU_REGISTERS_OFFSET+0x00000248,0x00000200
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_33 IPU_REGISTERS_OFFSET+0x00000248,0x00000002
+
+#define IPU_IPU_SRM_STAT__ADDR           IPU_REGISTERS_OFFSET+0x0000024C
+#define IPU_IPU_SRM_STAT__EMPTY          IPU_REGISTERS_OFFSET+0x0000024C,0x00000000
+#define IPU_IPU_SRM_STAT__FULL           IPU_REGISTERS_OFFSET+0x0000024C,0xffffffff
+#define IPU_IPU_SRM_STAT__DI1_SRM_STAT   IPU_REGISTERS_OFFSET+0x0000024C,0x00000200
+#define IPU_IPU_SRM_STAT__DI0_SRM_STAT   IPU_REGISTERS_OFFSET+0x0000024C,0x00000100
+#define IPU_IPU_SRM_STAT__CSI1_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000080
+#define IPU_IPU_SRM_STAT__CSI0_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000040
+#define IPU_IPU_SRM_STAT__DC_6_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000020
+#define IPU_IPU_SRM_STAT__DC_2_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000010
+#define IPU_IPU_SRM_STAT__DP_A1_SRM_STAT IPU_REGISTERS_OFFSET+0x0000024C,0x00000004
+#define IPU_IPU_SRM_STAT__DP_A0_SRM_STAT IPU_REGISTERS_OFFSET+0x0000024C,0x00000002
+#define IPU_IPU_SRM_STAT__DP_S_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000001
+
+#define IPU_IPU_PROC_TASKS_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00000250
+#define IPU_IPU_PROC_TASKS_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00000250,0x00000000
+#define IPU_IPU_PROC_TASKS_STAT__FULL                IPU_REGISTERS_OFFSET+0x00000250,0xffffffff
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC3_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00C00000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC2_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00300000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC1_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x000C0000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC0_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00030000
+#define IPU_IPU_PROC_TASKS_STAT__MEM2PRP_TSTAT       IPU_REGISTERS_OFFSET+0x00000250,0x00007000
+#define IPU_IPU_PROC_TASKS_STAT__PP_ROT_TSTAT        IPU_REGISTERS_OFFSET+0x00000250,0x00000C00
+#define IPU_IPU_PROC_TASKS_STAT__VF_ROT_TSTAT        IPU_REGISTERS_OFFSET+0x00000250,0x00000300
+#define IPU_IPU_PROC_TASKS_STAT__ENC_ROT_TSTAT       IPU_REGISTERS_OFFSET+0x00000250,0x000000C0
+#define IPU_IPU_PROC_TASKS_STAT__PP_TSTAT            IPU_REGISTERS_OFFSET+0x00000250,0x00000030
+#define IPU_IPU_PROC_TASKS_STAT__VF_TSTAT            IPU_REGISTERS_OFFSET+0x00000250,0x0000000C
+#define IPU_IPU_PROC_TASKS_STAT__ENC_TSTAT           IPU_REGISTERS_OFFSET+0x00000250,0x00000003
+
+#define IPU_IPU_DISP_TASKS_STAT__ADDR               IPU_REGISTERS_OFFSET+0x00000254
+#define IPU_IPU_DISP_TASKS_STAT__EMPTY              IPU_REGISTERS_OFFSET+0x00000254,0x00000000
+#define IPU_IPU_DISP_TASKS_STAT__FULL               IPU_REGISTERS_OFFSET+0x00000254,0xffffffff
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC2_CUR_FLOW IPU_REGISTERS_OFFSET+0x00000254,0x00000800
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC2_STAT     IPU_REGISTERS_OFFSET+0x00000254,0x00000700
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC1_STAT     IPU_REGISTERS_OFFSET+0x00000254,0x00000030
+#define IPU_IPU_DISP_TASKS_STAT__DP_ASYNC_CUR_FLOW  IPU_REGISTERS_OFFSET+0x00000254,0x00000008
+#define IPU_IPU_DISP_TASKS_STAT__DP_ASYNC_STAT      IPU_REGISTERS_OFFSET+0x00000254,0x00000007
+
+#define IPU_IPU_TRIPLE_CUR_BUF_0__ADDR                     IPU_REGISTERS_OFFSET+0x00000258
+#define IPU_IPU_TRIPLE_CUR_BUF_0__EMPTY                    IPU_REGISTERS_OFFSET+0x00000258,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__FULL                     IPU_REGISTERS_OFFSET+0x00000258,0xffffffff
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_13 IPU_REGISTERS_OFFSET+0x00000258,0x0C000000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_10 IPU_REGISTERS_OFFSET+0x00000258,0x00300000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_9  IPU_REGISTERS_OFFSET+0x00000258,0x000C0000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_8  IPU_REGISTERS_OFFSET+0x00000258,0x00030000
+
+#define IPU_IPU_TRIPLE_CUR_BUF_1__ADDR                     IPU_REGISTERS_OFFSET+0x0000025C
+#define IPU_IPU_TRIPLE_CUR_BUF_1__EMPTY                    IPU_REGISTERS_OFFSET+0x0000025C,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__FULL                     IPU_REGISTERS_OFFSET+0x0000025C,0xffffffff
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_28 IPU_REGISTERS_OFFSET+0x0000025C,0x03000000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_27 IPU_REGISTERS_OFFSET+0x0000025C,0x00C00000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_23 IPU_REGISTERS_OFFSET+0x0000025C,0x0000C000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_21 IPU_REGISTERS_OFFSET+0x0000025C,0x00000C00
+
+#define IPU_IPU_TRIPLE_CUR_BUF_2__ADDR  IPU_REGISTERS_OFFSET+0x00000260
+#define IPU_IPU_TRIPLE_CUR_BUF_2__EMPTY IPU_REGISTERS_OFFSET+0x00000260,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_2__FULL  IPU_REGISTERS_OFFSET+0x00000260,0xffffffff
+
+#define IPU_IPU_TRIPLE_CUR_BUF_3__ADDR  IPU_REGISTERS_OFFSET+0x00000264
+#define IPU_IPU_TRIPLE_CUR_BUF_3__EMPTY IPU_REGISTERS_OFFSET+0x00000264,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_3__FULL  IPU_REGISTERS_OFFSET+0x00000264,0xffffffff
+
+#define IPU_IPU_CH_BUF0_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000268
+#define IPU_IPU_CH_BUF0_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000268,0x00000000
+#define IPU_IPU_CH_BUF0_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000268,0xffffffff
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_31 IPU_REGISTERS_OFFSET+0x00000268,0x80000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_29 IPU_REGISTERS_OFFSET+0x00000268,0x20000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_28 IPU_REGISTERS_OFFSET+0x00000268,0x10000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_27 IPU_REGISTERS_OFFSET+0x00000268,0x08000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_26 IPU_REGISTERS_OFFSET+0x00000268,0x04000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_25 IPU_REGISTERS_OFFSET+0x00000268,0x02000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_24 IPU_REGISTERS_OFFSET+0x00000268,0x01000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_23 IPU_REGISTERS_OFFSET+0x00000268,0x00800000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_22 IPU_REGISTERS_OFFSET+0x00000268,0x00400000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_21 IPU_REGISTERS_OFFSET+0x00000268,0x00200000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_20 IPU_REGISTERS_OFFSET+0x00000268,0x00100000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_19 IPU_REGISTERS_OFFSET+0x00000268,0x00080000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_18 IPU_REGISTERS_OFFSET+0x00000268,0x00040000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_17 IPU_REGISTERS_OFFSET+0x00000268,0x00020000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_15 IPU_REGISTERS_OFFSET+0x00000268,0x00008000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_14 IPU_REGISTERS_OFFSET+0x00000268,0x00004000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_13 IPU_REGISTERS_OFFSET+0x00000268,0x00002000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_12 IPU_REGISTERS_OFFSET+0x00000268,0x00001000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_11 IPU_REGISTERS_OFFSET+0x00000268,0x00000800
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_10 IPU_REGISTERS_OFFSET+0x00000268,0x00000400
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_9  IPU_REGISTERS_OFFSET+0x00000268,0x00000200
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_8  IPU_REGISTERS_OFFSET+0x00000268,0x00000100
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_5  IPU_REGISTERS_OFFSET+0x00000268,0x00000020
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_3  IPU_REGISTERS_OFFSET+0x00000268,0x00000008
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_2  IPU_REGISTERS_OFFSET+0x00000268,0x00000004
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_1  IPU_REGISTERS_OFFSET+0x00000268,0x00000002
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_0  IPU_REGISTERS_OFFSET+0x00000268,0x00000001
+
+#define IPU_IPU_CH_BUF0_RDY1__ADDR               IPU_REGISTERS_OFFSET+0x0000026C
+#define IPU_IPU_CH_BUF0_RDY1__EMPTY              IPU_REGISTERS_OFFSET+0x0000026C,0x00000000
+#define IPU_IPU_CH_BUF0_RDY1__FULL               IPU_REGISTERS_OFFSET+0x0000026C,0xffffffff
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_52 IPU_REGISTERS_OFFSET+0x0000026C,0x00100000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_51 IPU_REGISTERS_OFFSET+0x0000026C,0x00080000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_50 IPU_REGISTERS_OFFSET+0x0000026C,0x00040000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_49 IPU_REGISTERS_OFFSET+0x0000026C,0x00020000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_48 IPU_REGISTERS_OFFSET+0x0000026C,0x00010000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_47 IPU_REGISTERS_OFFSET+0x0000026C,0x00008000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_46 IPU_REGISTERS_OFFSET+0x0000026C,0x00004000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_45 IPU_REGISTERS_OFFSET+0x0000026C,0x00002000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_44 IPU_REGISTERS_OFFSET+0x0000026C,0x00001000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_43 IPU_REGISTERS_OFFSET+0x0000026C,0x00000800
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_42 IPU_REGISTERS_OFFSET+0x0000026C,0x00000400
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_41 IPU_REGISTERS_OFFSET+0x0000026C,0x00000200
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_40 IPU_REGISTERS_OFFSET+0x0000026C,0x00000100
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_33 IPU_REGISTERS_OFFSET+0x0000026C,0x00000002
+
+#define IPU_IPU_CH_BUF1_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000270
+#define IPU_IPU_CH_BUF1_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000270,0x00000000
+#define IPU_IPU_CH_BUF1_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000270,0xffffffff
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_31 IPU_REGISTERS_OFFSET+0x00000270,0x80000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_29 IPU_REGISTERS_OFFSET+0x00000270,0x20000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_28 IPU_REGISTERS_OFFSET+0x00000270,0x10000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_27 IPU_REGISTERS_OFFSET+0x00000270,0x08000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_26 IPU_REGISTERS_OFFSET+0x00000270,0x04000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_25 IPU_REGISTERS_OFFSET+0x00000270,0x02000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_24 IPU_REGISTERS_OFFSET+0x00000270,0x01000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_23 IPU_REGISTERS_OFFSET+0x00000270,0x00800000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_22 IPU_REGISTERS_OFFSET+0x00000270,0x00400000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_21 IPU_REGISTERS_OFFSET+0x00000270,0x00200000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_20 IPU_REGISTERS_OFFSET+0x00000270,0x00100000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_19 IPU_REGISTERS_OFFSET+0x00000270,0x00080000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_18 IPU_REGISTERS_OFFSET+0x00000270,0x00040000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_17 IPU_REGISTERS_OFFSET+0x00000270,0x00020000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_15 IPU_REGISTERS_OFFSET+0x00000270,0x00008000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_14 IPU_REGISTERS_OFFSET+0x00000270,0x00004000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_13 IPU_REGISTERS_OFFSET+0x00000270,0x00002000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_12 IPU_REGISTERS_OFFSET+0x00000270,0x00001000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_11 IPU_REGISTERS_OFFSET+0x00000270,0x00000800
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_10 IPU_REGISTERS_OFFSET+0x00000270,0x00000400
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_9  IPU_REGISTERS_OFFSET+0x00000270,0x00000200
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_8  IPU_REGISTERS_OFFSET+0x00000270,0x00000100
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_5  IPU_REGISTERS_OFFSET+0x00000270,0x00000020
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_3  IPU_REGISTERS_OFFSET+0x00000270,0x00000008
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_2  IPU_REGISTERS_OFFSET+0x00000270,0x00000004
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_1  IPU_REGISTERS_OFFSET+0x00000270,0x00000002
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_0  IPU_REGISTERS_OFFSET+0x00000270,0x00000001
+
+#define IPU_IPU_CH_BUF1_RDY1__ADDR               IPU_REGISTERS_OFFSET+0x00000274
+#define IPU_IPU_CH_BUF1_RDY1__EMPTY              IPU_REGISTERS_OFFSET+0x00000274,0x00000000
+#define IPU_IPU_CH_BUF1_RDY1__FULL               IPU_REGISTERS_OFFSET+0x00000274,0xffffffff
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_52 IPU_REGISTERS_OFFSET+0x00000274,0x00100000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_51 IPU_REGISTERS_OFFSET+0x00000274,0x00080000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_50 IPU_REGISTERS_OFFSET+0x00000274,0x00040000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_49 IPU_REGISTERS_OFFSET+0x00000274,0x00020000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_48 IPU_REGISTERS_OFFSET+0x00000274,0x00010000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_47 IPU_REGISTERS_OFFSET+0x00000274,0x00008000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_46 IPU_REGISTERS_OFFSET+0x00000274,0x00004000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_45 IPU_REGISTERS_OFFSET+0x00000274,0x00002000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_44 IPU_REGISTERS_OFFSET+0x00000274,0x00001000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_43 IPU_REGISTERS_OFFSET+0x00000274,0x00000800
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_42 IPU_REGISTERS_OFFSET+0x00000274,0x00000400
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_41 IPU_REGISTERS_OFFSET+0x00000274,0x00000200
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_40 IPU_REGISTERS_OFFSET+0x00000274,0x00000100
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_33 IPU_REGISTERS_OFFSET+0x00000274,0x00000002
+
+#define IPU_IPU_ALT_CH_BUF0_RDY0__ADDR                   IPU_REGISTERS_OFFSET+0x00000278
+#define IPU_IPU_ALT_CH_BUF0_RDY0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000278,0x00000000
+#define IPU_IPU_ALT_CH_BUF0_RDY0__FULL                   IPU_REGISTERS_OFFSET+0x00000278,0xffffffff
+#define IPU_IPU_ALT_CH_BUF0_RDY0__DMA_CH_ALT_BUF0_RDY_29 IPU_REGISTERS_OFFSET+0x00000278,0x20000000
+#define IPU_IPU_ALT_CH_BUF0_RDY0__DMA_CH_ALT_BUF0_RDY_24 IPU_REGISTERS_OFFSET+0x00000278,0x01000000
+
+#define IPU_IPU_ALT_CH_BUF0_RDY1__ADDR                   IPU_REGISTERS_OFFSET+0x0000027C
+#define IPU_IPU_ALT_CH_BUF0_RDY1__EMPTY                  IPU_REGISTERS_OFFSET+0x0000027C,0x00000000
+#define IPU_IPU_ALT_CH_BUF0_RDY1__FULL                   IPU_REGISTERS_OFFSET+0x0000027C,0xffffffff
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_52 IPU_REGISTERS_OFFSET+0x0000027C,0x00100000
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_41 IPU_REGISTERS_OFFSET+0x0000027C,0x00000200
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_33 IPU_REGISTERS_OFFSET+0x0000027C,0x00000002
+
+#define IPU_IPU_ALT_CH_BUF1_RDY0__ADDR                   IPU_REGISTERS_OFFSET+0x00000280
+#define IPU_IPU_ALT_CH_BUF1_RDY0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000280,0x00000000
+#define IPU_IPU_ALT_CH_BUF1_RDY0__FULL                   IPU_REGISTERS_OFFSET+0x00000280,0xffffffff
+#define IPU_IPU_ALT_CH_BUF1_RDY0__DMA_CH_ALT_BUF1_RDY_29 IPU_REGISTERS_OFFSET+0x00000280,0x20000000
+#define IPU_IPU_ALT_CH_BUF1_RDY0__DMA_CH_ALT_BUF1_RDY_24 IPU_REGISTERS_OFFSET+0x00000280,0x01000000
+
+#define IPU_IPU_ALT_CH_BUF1_RDY1__ADDR                   IPU_REGISTERS_OFFSET+0x00000284
+#define IPU_IPU_ALT_CH_BUF1_RDY1__EMPTY                  IPU_REGISTERS_OFFSET+0x00000284,0x00000000
+#define IPU_IPU_ALT_CH_BUF1_RDY1__FULL                   IPU_REGISTERS_OFFSET+0x00000284,0xffffffff
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_52 IPU_REGISTERS_OFFSET+0x00000284,0x00100000
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_41 IPU_REGISTERS_OFFSET+0x00000284,0x00000200
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_33 IPU_REGISTERS_OFFSET+0x00000284,0x00000002
+
+#define IPU_IPU_CH_BUF2_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000288
+#define IPU_IPU_CH_BUF2_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000288,0x00000000
+#define IPU_IPU_CH_BUF2_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000288,0xffffffff
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_28 IPU_REGISTERS_OFFSET+0x00000288,0x10000000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_27 IPU_REGISTERS_OFFSET+0x00000288,0x08000000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_23 IPU_REGISTERS_OFFSET+0x00000288,0x00800000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_21 IPU_REGISTERS_OFFSET+0x00000288,0x00200000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_13 IPU_REGISTERS_OFFSET+0x00000288,0x00002000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_10 IPU_REGISTERS_OFFSET+0x00000288,0x00000400
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_9  IPU_REGISTERS_OFFSET+0x00000288,0x00000200
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_8  IPU_REGISTERS_OFFSET+0x00000288,0x00000100
+
+#define IPU_IPU_CH_BUF2_RDY1__ADDR  IPU_REGISTERS_OFFSET+0x0000028C
+#define IPU_IPU_CH_BUF2_RDY1__EMPTY IPU_REGISTERS_OFFSET+0x0000028C,0x00000000
+#define IPU_IPU_CH_BUF2_RDY1__FULL  IPU_REGISTERS_OFFSET+0x0000028C,0xffffffff
+
+#define IPU_IDMAC_CONF__ADDR            IPU_REGISTERS_OFFSET+0x00008000
+#define IPU_IDMAC_CONF__EMPTY           IPU_REGISTERS_OFFSET+0x00008000,0x00000000
+#define IPU_IDMAC_CONF__FULL            IPU_REGISTERS_OFFSET+0x00008000,0xffffffff
+#define IPU_IDMAC_CONF__USED_BUFS_EN_R  IPU_REGISTERS_OFFSET+0x00008000,0x02000000
+#define IPU_IDMAC_CONF__USED_BUFS_MAX_R IPU_REGISTERS_OFFSET+0x00008000,0x01E00000
+#define IPU_IDMAC_CONF__USED_BUFS_EN_W  IPU_REGISTERS_OFFSET+0x00008000,0x00100000
+#define IPU_IDMAC_CONF__USED_BUFS_MAX_W IPU_REGISTERS_OFFSET+0x00008000,0x000E0000
+#define IPU_IDMAC_CONF__P_ENDIAN        IPU_REGISTERS_OFFSET+0x00008000,0x00010000
+#define IPU_IDMAC_CONF__RDI             IPU_REGISTERS_OFFSET+0x00008000,0x00000020
+#define IPU_IDMAC_CONF__WIDPT           IPU_REGISTERS_OFFSET+0x00008000,0x00000018
+#define IPU_IDMAC_CONF__MAX_REQ_READ    IPU_REGISTERS_OFFSET+0x00008000,0x00000007
+
+#define IPU_IDMAC_CH_EN_1__ADDR           IPU_REGISTERS_OFFSET+0x00008004
+#define IPU_IDMAC_CH_EN_1__EMPTY          IPU_REGISTERS_OFFSET+0x00008004,0x00000000
+#define IPU_IDMAC_CH_EN_1__FULL           IPU_REGISTERS_OFFSET+0x00008004,0xffffffff
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_31 IPU_REGISTERS_OFFSET+0x00008004,0x80000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_29 IPU_REGISTERS_OFFSET+0x00008004,0x20000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_28 IPU_REGISTERS_OFFSET+0x00008004,0x10000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_27 IPU_REGISTERS_OFFSET+0x00008004,0x08000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_26 IPU_REGISTERS_OFFSET+0x00008004,0x04000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_25 IPU_REGISTERS_OFFSET+0x00008004,0x02000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_24 IPU_REGISTERS_OFFSET+0x00008004,0x01000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_23 IPU_REGISTERS_OFFSET+0x00008004,0x00800000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_22 IPU_REGISTERS_OFFSET+0x00008004,0x00400000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_21 IPU_REGISTERS_OFFSET+0x00008004,0x00200000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_20 IPU_REGISTERS_OFFSET+0x00008004,0x00100000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_19 IPU_REGISTERS_OFFSET+0x00008004,0x00080000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_18 IPU_REGISTERS_OFFSET+0x00008004,0x00040000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_17 IPU_REGISTERS_OFFSET+0x00008004,0x00020000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_15 IPU_REGISTERS_OFFSET+0x00008004,0x00008000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_14 IPU_REGISTERS_OFFSET+0x00008004,0x00004000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_13 IPU_REGISTERS_OFFSET+0x00008004,0x00002000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_12 IPU_REGISTERS_OFFSET+0x00008004,0x00001000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_11 IPU_REGISTERS_OFFSET+0x00008004,0x00000800
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_10 IPU_REGISTERS_OFFSET+0x00008004,0x00000400
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_9  IPU_REGISTERS_OFFSET+0x00008004,0x00000200
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_8  IPU_REGISTERS_OFFSET+0x00008004,0x00000100
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_5  IPU_REGISTERS_OFFSET+0x00008004,0x00000020
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_3  IPU_REGISTERS_OFFSET+0x00008004,0x00000008
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_2  IPU_REGISTERS_OFFSET+0x00008004,0x00000004
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_1  IPU_REGISTERS_OFFSET+0x00008004,0x00000002
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_0  IPU_REGISTERS_OFFSET+0x00008004,0x00000001
+
+#define IPU_IDMAC_CH_EN_2__ADDR           IPU_REGISTERS_OFFSET+0x00008008
+#define IPU_IDMAC_CH_EN_2__EMPTY          IPU_REGISTERS_OFFSET+0x00008008,0x00000000
+#define IPU_IDMAC_CH_EN_2__FULL           IPU_REGISTERS_OFFSET+0x00008008,0xffffffff
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_52 IPU_REGISTERS_OFFSET+0x00008008,0x00100000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_51 IPU_REGISTERS_OFFSET+0x00008008,0x00080000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_50 IPU_REGISTERS_OFFSET+0x00008008,0x00040000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_49 IPU_REGISTERS_OFFSET+0x00008008,0x00020000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_48 IPU_REGISTERS_OFFSET+0x00008008,0x00010000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_47 IPU_REGISTERS_OFFSET+0x00008008,0x00008000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_46 IPU_REGISTERS_OFFSET+0x00008008,0x00004000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_45 IPU_REGISTERS_OFFSET+0x00008008,0x00002000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_44 IPU_REGISTERS_OFFSET+0x00008008,0x00001000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_43 IPU_REGISTERS_OFFSET+0x00008008,0x00000800
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_42 IPU_REGISTERS_OFFSET+0x00008008,0x00000400
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_41 IPU_REGISTERS_OFFSET+0x00008008,0x00000200
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_40 IPU_REGISTERS_OFFSET+0x00008008,0x00000100
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_33 IPU_REGISTERS_OFFSET+0x00008008,0x00000002
+
+#define IPU_IDMAC_SEP_ALPHA__ADDR            IPU_REGISTERS_OFFSET+0x0000800C
+#define IPU_IDMAC_SEP_ALPHA__EMPTY           IPU_REGISTERS_OFFSET+0x0000800C,0x00000000
+#define IPU_IDMAC_SEP_ALPHA__FULL            IPU_REGISTERS_OFFSET+0x0000800C,0xffffffff
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_29 IPU_REGISTERS_OFFSET+0x0000800C,0x20000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_27 IPU_REGISTERS_OFFSET+0x0000800C,0x08000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_25 IPU_REGISTERS_OFFSET+0x0000800C,0x02000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_24 IPU_REGISTERS_OFFSET+0x0000800C,0x01000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_23 IPU_REGISTERS_OFFSET+0x0000800C,0x00800000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_15 IPU_REGISTERS_OFFSET+0x0000800C,0x00008000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_14 IPU_REGISTERS_OFFSET+0x0000800C,0x00004000
+
+#define IPU_IDMAC_ALT_SEP_ALPHA__ADDR                IPU_REGISTERS_OFFSET+0x00008010
+#define IPU_IDMAC_ALT_SEP_ALPHA__EMPTY               IPU_REGISTERS_OFFSET+0x00008010,0x00000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__FULL                IPU_REGISTERS_OFFSET+0x00008010,0xffffffff
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_29 IPU_REGISTERS_OFFSET+0x00008010,0x20000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_24 IPU_REGISTERS_OFFSET+0x00008010,0x01000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_23 IPU_REGISTERS_OFFSET+0x00008010,0x00800000
+
+#define IPU_IDMAC_CH_PRI_1__ADDR            IPU_REGISTERS_OFFSET+0x00008014
+#define IPU_IDMAC_CH_PRI_1__EMPTY           IPU_REGISTERS_OFFSET+0x00008014,0x00000000
+#define IPU_IDMAC_CH_PRI_1__FULL            IPU_REGISTERS_OFFSET+0x00008014,0xffffffff
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_29 IPU_REGISTERS_OFFSET+0x00008014,0x20000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_28 IPU_REGISTERS_OFFSET+0x00008014,0x10000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_27 IPU_REGISTERS_OFFSET+0x00008014,0x08000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_26 IPU_REGISTERS_OFFSET+0x00008014,0x04000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_25 IPU_REGISTERS_OFFSET+0x00008014,0x02000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_24 IPU_REGISTERS_OFFSET+0x00008014,0x01000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_23 IPU_REGISTERS_OFFSET+0x00008014,0x00800000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_22 IPU_REGISTERS_OFFSET+0x00008014,0x00400000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_21 IPU_REGISTERS_OFFSET+0x00008014,0x00200000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_20 IPU_REGISTERS_OFFSET+0x00008014,0x00100000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_15 IPU_REGISTERS_OFFSET+0x00008014,0x00008000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_14 IPU_REGISTERS_OFFSET+0x00008014,0x00004000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_13 IPU_REGISTERS_OFFSET+0x00008014,0x00002000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_12 IPU_REGISTERS_OFFSET+0x00008014,0x00001000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_11 IPU_REGISTERS_OFFSET+0x00008014,0x00000800
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_10 IPU_REGISTERS_OFFSET+0x00008014,0x00000400
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_9  IPU_REGISTERS_OFFSET+0x00008014,0x00000200
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_8  IPU_REGISTERS_OFFSET+0x00008014,0x00000100
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_5  IPU_REGISTERS_OFFSET+0x00008014,0x00000020
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_3  IPU_REGISTERS_OFFSET+0x00008014,0x00000008
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_2  IPU_REGISTERS_OFFSET+0x00008014,0x00000004
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_1  IPU_REGISTERS_OFFSET+0x00008014,0x00000002
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_0  IPU_REGISTERS_OFFSET+0x00008014,0x00000001
+
+#define IPU_IDMAC_CH_PRI_2__ADDR            IPU_REGISTERS_OFFSET+0x00008018
+#define IPU_IDMAC_CH_PRI_2__EMPTY           IPU_REGISTERS_OFFSET+0x00008018,0x00000000
+#define IPU_IDMAC_CH_PRI_2__FULL            IPU_REGISTERS_OFFSET+0x00008018,0xffffffff
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_50 IPU_REGISTERS_OFFSET+0x00008018,0x00040000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_49 IPU_REGISTERS_OFFSET+0x00008018,0x00020000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_48 IPU_REGISTERS_OFFSET+0x00008018,0x00010000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_47 IPU_REGISTERS_OFFSET+0x00008018,0x00008000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_46 IPU_REGISTERS_OFFSET+0x00008018,0x00004000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_45 IPU_REGISTERS_OFFSET+0x00008018,0x00002000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_44 IPU_REGISTERS_OFFSET+0x00008018,0x00001000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_43 IPU_REGISTERS_OFFSET+0x00008018,0x00000800
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_42 IPU_REGISTERS_OFFSET+0x00008018,0x00000400
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_41 IPU_REGISTERS_OFFSET+0x00008018,0x00000200
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_40 IPU_REGISTERS_OFFSET+0x00008018,0x00000100
+
+#define IPU_IDMAC_WM_EN_1__ADDR           IPU_REGISTERS_OFFSET+0x0000801C
+#define IPU_IDMAC_WM_EN_1__EMPTY          IPU_REGISTERS_OFFSET+0x0000801C,0x00000000
+#define IPU_IDMAC_WM_EN_1__FULL           IPU_REGISTERS_OFFSET+0x0000801C,0xffffffff
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_29 IPU_REGISTERS_OFFSET+0x0000801C,0x20000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_28 IPU_REGISTERS_OFFSET+0x0000801C,0x10000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_27 IPU_REGISTERS_OFFSET+0x0000801C,0x08000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_26 IPU_REGISTERS_OFFSET+0x0000801C,0x04000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_25 IPU_REGISTERS_OFFSET+0x0000801C,0x02000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_24 IPU_REGISTERS_OFFSET+0x0000801C,0x01000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_23 IPU_REGISTERS_OFFSET+0x0000801C,0x00800000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_14 IPU_REGISTERS_OFFSET+0x0000801C,0x00004000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_13 IPU_REGISTERS_OFFSET+0x0000801C,0x00002000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_12 IPU_REGISTERS_OFFSET+0x0000801C,0x00001000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_10 IPU_REGISTERS_OFFSET+0x0000801C,0x00000400
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_8  IPU_REGISTERS_OFFSET+0x0000801C,0x00000100
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_3  IPU_REGISTERS_OFFSET+0x0000801C,0x00000008
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_2  IPU_REGISTERS_OFFSET+0x0000801C,0x00000004
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_1  IPU_REGISTERS_OFFSET+0x0000801C,0x00000002
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_0  IPU_REGISTERS_OFFSET+0x0000801C,0x00000001
+
+#define IPU_IDMAC_WM_EN_2__ADDR           IPU_REGISTERS_OFFSET+0x00008020
+#define IPU_IDMAC_WM_EN_2__EMPTY          IPU_REGISTERS_OFFSET+0x00008020,0x00000000
+#define IPU_IDMAC_WM_EN_2__FULL           IPU_REGISTERS_OFFSET+0x00008020,0xffffffff
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_44 IPU_REGISTERS_OFFSET+0x00008020,0x00001000
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_43 IPU_REGISTERS_OFFSET+0x00008020,0x00000800
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_42 IPU_REGISTERS_OFFSET+0x00008020,0x00000400
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_41 IPU_REGISTERS_OFFSET+0x00008020,0x00000200
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_40 IPU_REGISTERS_OFFSET+0x00008020,0x00000100
+
+#define IPU_IDMAC_LOCK_EN_1__ADDR             IPU_REGISTERS_OFFSET+0x00008024
+#define IPU_IDMAC_LOCK_EN_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008024,0x00000000
+#define IPU_IDMAC_LOCK_EN_1__FULL             IPU_REGISTERS_OFFSET+0x00008024,0xffffffff
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_28 IPU_REGISTERS_OFFSET+0x00008024,0x00300000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_27 IPU_REGISTERS_OFFSET+0x00008024,0x000C0000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_23 IPU_REGISTERS_OFFSET+0x00008024,0x00030000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_22 IPU_REGISTERS_OFFSET+0x00008024,0x0000C000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_21 IPU_REGISTERS_OFFSET+0x00008024,0x00003000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_20 IPU_REGISTERS_OFFSET+0x00008024,0x00000C00
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_15 IPU_REGISTERS_OFFSET+0x00008024,0x00000300
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_14 IPU_REGISTERS_OFFSET+0x00008024,0x000000C0
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_12 IPU_REGISTERS_OFFSET+0x00008024,0x00000030
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_11 IPU_REGISTERS_OFFSET+0x00008024,0x0000000C
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_5  IPU_REGISTERS_OFFSET+0x00008024,0x00000003
+
+#define IPU_IDMAC_LOCK_EN_2__ADDR             IPU_REGISTERS_OFFSET+0x00008028
+#define IPU_IDMAC_LOCK_EN_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008028,0x00000000
+#define IPU_IDMAC_LOCK_EN_2__FULL             IPU_REGISTERS_OFFSET+0x00008028,0xffffffff
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_50 IPU_REGISTERS_OFFSET+0x00008028,0x00000C00
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_49 IPU_REGISTERS_OFFSET+0x00008028,0x00000300
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_48 IPU_REGISTERS_OFFSET+0x00008028,0x000000C0
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_47 IPU_REGISTERS_OFFSET+0x00008028,0x00000030
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_46 IPU_REGISTERS_OFFSET+0x00008028,0x0000000C
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_45 IPU_REGISTERS_OFFSET+0x00008028,0x00000003
+
+#define IPU_IDMAC_SUB_ADDR_0__ADDR  IPU_REGISTERS_OFFSET+0x0000802C
+#define IPU_IDMAC_SUB_ADDR_0__EMPTY IPU_REGISTERS_OFFSET+0x0000802C,0x00000000
+#define IPU_IDMAC_SUB_ADDR_0__FULL  IPU_REGISTERS_OFFSET+0x0000802C,0xffffffff
+
+#define IPU_IDMAC_SUB_ADDR_1__ADDR              IPU_REGISTERS_OFFSET+0x00008030
+#define IPU_IDMAC_SUB_ADDR_1__EMPTY             IPU_REGISTERS_OFFSET+0x00008030,0x00000000
+#define IPU_IDMAC_SUB_ADDR_1__FULL              IPU_REGISTERS_OFFSET+0x00008030,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_33 IPU_REGISTERS_OFFSET+0x00008030,0x7F000000
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_29 IPU_REGISTERS_OFFSET+0x00008030,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_24 IPU_REGISTERS_OFFSET+0x00008030,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_23 IPU_REGISTERS_OFFSET+0x00008030,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_2__ADDR              IPU_REGISTERS_OFFSET+0x00008034
+#define IPU_IDMAC_SUB_ADDR_2__EMPTY             IPU_REGISTERS_OFFSET+0x00008034,0x00000000
+#define IPU_IDMAC_SUB_ADDR_2__FULL              IPU_REGISTERS_OFFSET+0x00008034,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_52 IPU_REGISTERS_OFFSET+0x00008034,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_51 IPU_REGISTERS_OFFSET+0x00008034,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_41 IPU_REGISTERS_OFFSET+0x00008034,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_3__ADDR              IPU_REGISTERS_OFFSET+0x00008038
+#define IPU_IDMAC_SUB_ADDR_3__EMPTY             IPU_REGISTERS_OFFSET+0x00008038,0x00000000
+#define IPU_IDMAC_SUB_ADDR_3__FULL              IPU_REGISTERS_OFFSET+0x00008038,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_27 IPU_REGISTERS_OFFSET+0x00008038,0x7F000000
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_13 IPU_REGISTERS_OFFSET+0x00008038,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_10 IPU_REGISTERS_OFFSET+0x00008038,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_9  IPU_REGISTERS_OFFSET+0x00008038,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_4__ADDR              IPU_REGISTERS_OFFSET+0x0000803C
+#define IPU_IDMAC_SUB_ADDR_4__EMPTY             IPU_REGISTERS_OFFSET+0x0000803C,0x00000000
+#define IPU_IDMAC_SUB_ADDR_4__FULL              IPU_REGISTERS_OFFSET+0x0000803C,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_21 IPU_REGISTERS_OFFSET+0x0000803C,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_8  IPU_REGISTERS_OFFSET+0x0000803C,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_28 IPU_REGISTERS_OFFSET+0x0000803C,0x0000007F
+
+#define IPU_IDMAC_BNDM_EN_1__ADDR             IPU_REGISTERS_OFFSET+0x00008040
+#define IPU_IDMAC_BNDM_EN_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008040,0x00000000
+#define IPU_IDMAC_BNDM_EN_1__FULL             IPU_REGISTERS_OFFSET+0x00008040,0xffffffff
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_26 IPU_REGISTERS_OFFSET+0x00008040,0x04000000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_25 IPU_REGISTERS_OFFSET+0x00008040,0x02000000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_22 IPU_REGISTERS_OFFSET+0x00008040,0x00400000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_21 IPU_REGISTERS_OFFSET+0x00008040,0x00200000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_20 IPU_REGISTERS_OFFSET+0x00008040,0x00100000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_12 IPU_REGISTERS_OFFSET+0x00008040,0x00001000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_11 IPU_REGISTERS_OFFSET+0x00008040,0x00000800
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_10 IPU_REGISTERS_OFFSET+0x00008040,0x00000400
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_9  IPU_REGISTERS_OFFSET+0x00008040,0x00000200
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_8  IPU_REGISTERS_OFFSET+0x00008040,0x00000100
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_5  IPU_REGISTERS_OFFSET+0x00008040,0x00000020
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_3  IPU_REGISTERS_OFFSET+0x00008040,0x00000008
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_2  IPU_REGISTERS_OFFSET+0x00008040,0x00000004
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_1  IPU_REGISTERS_OFFSET+0x00008040,0x00000002
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_0  IPU_REGISTERS_OFFSET+0x00008040,0x00000001
+
+#define IPU_IDMAC_BNDM_EN_2__ADDR             IPU_REGISTERS_OFFSET+0x00008044
+#define IPU_IDMAC_BNDM_EN_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008044,0x00000000
+#define IPU_IDMAC_BNDM_EN_2__FULL             IPU_REGISTERS_OFFSET+0x00008044,0xffffffff
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_50 IPU_REGISTERS_OFFSET+0x00008044,0x00040000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_49 IPU_REGISTERS_OFFSET+0x00008044,0x00020000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_48 IPU_REGISTERS_OFFSET+0x00008044,0x00010000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_47 IPU_REGISTERS_OFFSET+0x00008044,0x00008000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_46 IPU_REGISTERS_OFFSET+0x00008044,0x00004000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_45 IPU_REGISTERS_OFFSET+0x00008044,0x00002000
+
+#define IPU_IDMAC_SC_CORD__ADDR  IPU_REGISTERS_OFFSET+0x00008048
+#define IPU_IDMAC_SC_CORD__EMPTY IPU_REGISTERS_OFFSET+0x00008048,0x00000000
+#define IPU_IDMAC_SC_CORD__FULL  IPU_REGISTERS_OFFSET+0x00008048,0xffffffff
+#define IPU_IDMAC_SC_CORD__SX0   IPU_REGISTERS_OFFSET+0x00008048,0x0FFF0000
+#define IPU_IDMAC_SC_CORD__SY0   IPU_REGISTERS_OFFSET+0x00008048,0x000007FF
+
+#define IPU_IDMAC_SC_CORD1__ADDR  IPU_REGISTERS_OFFSET+0x0000804C
+#define IPU_IDMAC_SC_CORD1__EMPTY IPU_REGISTERS_OFFSET+0x0000804C,0x00000000
+#define IPU_IDMAC_SC_CORD1__FULL  IPU_REGISTERS_OFFSET+0x0000804C,0xffffffff
+#define IPU_IDMAC_SC_CORD1__SX1   IPU_REGISTERS_OFFSET+0x0000804C,0x0FFF0000
+#define IPU_IDMAC_SC_CORD1__SY1   IPU_REGISTERS_OFFSET+0x0000804C,0x000007FF
+
+#define IPU_IDMAC_CH_BUSY_1__ADDR             IPU_REGISTERS_OFFSET+0x00008100
+#define IPU_IDMAC_CH_BUSY_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008100,0x00000000
+#define IPU_IDMAC_CH_BUSY_1__FULL             IPU_REGISTERS_OFFSET+0x00008100,0xffffffff
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_31 IPU_REGISTERS_OFFSET+0x00008100,0x80000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_29 IPU_REGISTERS_OFFSET+0x00008100,0x20000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_28 IPU_REGISTERS_OFFSET+0x00008100,0x10000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_27 IPU_REGISTERS_OFFSET+0x00008100,0x08000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_26 IPU_REGISTERS_OFFSET+0x00008100,0x04000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_25 IPU_REGISTERS_OFFSET+0x00008100,0x02000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_24 IPU_REGISTERS_OFFSET+0x00008100,0x01000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_23 IPU_REGISTERS_OFFSET+0x00008100,0x00800000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_22 IPU_REGISTERS_OFFSET+0x00008100,0x00400000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_21 IPU_REGISTERS_OFFSET+0x00008100,0x00200000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_20 IPU_REGISTERS_OFFSET+0x00008100,0x00100000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_18 IPU_REGISTERS_OFFSET+0x00008100,0x00040000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_17 IPU_REGISTERS_OFFSET+0x00008100,0x00020000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_15 IPU_REGISTERS_OFFSET+0x00008100,0x00008000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_14 IPU_REGISTERS_OFFSET+0x00008100,0x00004000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_13 IPU_REGISTERS_OFFSET+0x00008100,0x00002000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_12 IPU_REGISTERS_OFFSET+0x00008100,0x00001000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_11 IPU_REGISTERS_OFFSET+0x00008100,0x00000800
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_10 IPU_REGISTERS_OFFSET+0x00008100,0x00000400
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_9  IPU_REGISTERS_OFFSET+0x00008100,0x00000200
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_8  IPU_REGISTERS_OFFSET+0x00008100,0x00000100
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_5  IPU_REGISTERS_OFFSET+0x00008100,0x00000020
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_3  IPU_REGISTERS_OFFSET+0x00008100,0x00000008
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_2  IPU_REGISTERS_OFFSET+0x00008100,0x00000004
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_1  IPU_REGISTERS_OFFSET+0x00008100,0x00000002
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_0  IPU_REGISTERS_OFFSET+0x00008100,0x00000001
+
+#define IPU_IDMAC_CH_BUSY_2__ADDR             IPU_REGISTERS_OFFSET+0x00008104
+#define IPU_IDMAC_CH_BUSY_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008104,0x00000000
+#define IPU_IDMAC_CH_BUSY_2__FULL             IPU_REGISTERS_OFFSET+0x00008104,0xffffffff
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_52 IPU_REGISTERS_OFFSET+0x00008104,0x00100000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_51 IPU_REGISTERS_OFFSET+0x00008104,0x00080000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_50 IPU_REGISTERS_OFFSET+0x00008104,0x00040000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_49 IPU_REGISTERS_OFFSET+0x00008104,0x00020000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_48 IPU_REGISTERS_OFFSET+0x00008104,0x00010000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_47 IPU_REGISTERS_OFFSET+0x00008104,0x00008000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_46 IPU_REGISTERS_OFFSET+0x00008104,0x00004000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_45 IPU_REGISTERS_OFFSET+0x00008104,0x00002000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_44 IPU_REGISTERS_OFFSET+0x00008104,0x00001000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_43 IPU_REGISTERS_OFFSET+0x00008104,0x00000800
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_42 IPU_REGISTERS_OFFSET+0x00008104,0x00000400
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_41 IPU_REGISTERS_OFFSET+0x00008104,0x00000200
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_40 IPU_REGISTERS_OFFSET+0x00008104,0x00000100
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_33 IPU_REGISTERS_OFFSET+0x00008104,0x00000002
+
+#define IPU_DP_COM_CONF_SYNC__ADDR                     IPU_MEMORY_OFFSET+0x0040000
+#define IPU_DP_COM_CONF_SYNC__EMPTY                    IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define IPU_DP_COM_CONF_SYNC__FULL                     IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define IPU_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC     IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define IPU_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC         IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define IPU_DP_COM_CONF_SYNC__DP_COC_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define IPU_DP_COM_CONF_SYNC__DP_GWCKE_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define IPU_DP_COM_CONF_SYNC__DP_GWAM_SYNC             IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define IPU_DP_COM_CONF_SYNC__DP_GWSEL_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define IPU_DP_COM_CONF_SYNC__DP_FG_EN_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__ADDR          IPU_MEMORY_OFFSET+0x0040004
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__EMPTY         IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__FULL          IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC  IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define IPU_DP_FG_POS_SYNC__ADDR         IPU_MEMORY_OFFSET+0x0040008
+#define IPU_DP_FG_POS_SYNC__EMPTY        IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define IPU_DP_FG_POS_SYNC__FULL         IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define IPU_DP_FG_POS_SYNC__DP_FGXP_SYNC IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define IPU_DP_FG_POS_SYNC__DP_FGYP_SYNC IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define IPU_DP_CUR_POS_SYNC__ADDR        IPU_MEMORY_OFFSET+0x004000C
+#define IPU_DP_CUR_POS_SYNC__EMPTY       IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define IPU_DP_CUR_POS_SYNC__FULL        IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define IPU_DP_CUR_POS_SYNC__DP_CXW_SYNC IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define IPU_DP_CUR_POS_SYNC__DP_CXP_SYNC IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define IPU_DP_CUR_POS_SYNC__DP_CYH_SYNC IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define IPU_DP_CUR_POS_SYNC__DP_CYP_SYNC IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define IPU_DP_CUR_MAP_SYNC__ADDR              IPU_MEMORY_OFFSET+0x0040010
+#define IPU_DP_CUR_MAP_SYNC__EMPTY             IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define IPU_DP_CUR_MAP_SYNC__FULL              IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define IPU_DP_GAMMA_C_SYNC_0__ADDR              IPU_MEMORY_OFFSET+0x0040014
+#define IPU_DP_GAMMA_C_SYNC_0__EMPTY             IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_0__FULL              IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1 IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0 IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_1__ADDR              IPU_MEMORY_OFFSET+0x0040018
+#define IPU_DP_GAMMA_C_SYNC_1__EMPTY             IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_1__FULL              IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3 IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2 IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_2__ADDR              IPU_MEMORY_OFFSET+0x004001C
+#define IPU_DP_GAMMA_C_SYNC_2__EMPTY             IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_2__FULL              IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5 IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4 IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_3__ADDR              IPU_MEMORY_OFFSET+0x0040020
+#define IPU_DP_GAMMA_C_SYNC_3__EMPTY             IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_3__FULL              IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7 IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6 IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_4__ADDR              IPU_MEMORY_OFFSET+0x0040024
+#define IPU_DP_GAMMA_C_SYNC_4__EMPTY             IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_4__FULL              IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9 IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8 IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_5__ADDR               IPU_MEMORY_OFFSET+0x0040028
+#define IPU_DP_GAMMA_C_SYNC_5__EMPTY              IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_5__FULL               IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11 IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10 IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_6__ADDR               IPU_MEMORY_OFFSET+0x004002C
+#define IPU_DP_GAMMA_C_SYNC_6__EMPTY              IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_6__FULL               IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13 IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12 IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_7__ADDR               IPU_MEMORY_OFFSET+0x0040030
+#define IPU_DP_GAMMA_C_SYNC_7__EMPTY              IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_7__FULL               IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15 IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14 IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define IPU_DP_GAMMA_S_SYNC_0__ADDR              IPU_MEMORY_OFFSET+0x0040034
+#define IPU_DP_GAMMA_S_SYNC_0__EMPTY             IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_0__FULL              IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3 IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2 IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1 IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0 IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_1__ADDR              IPU_MEMORY_OFFSET+0x0040038
+#define IPU_DP_GAMMA_S_SYNC_1__EMPTY             IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_1__FULL              IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7 IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6 IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5 IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4 IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_2__ADDR               IPU_MEMORY_OFFSET+0x004003C
+#define IPU_DP_GAMMA_S_SYNC_2__EMPTY              IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_2__FULL               IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11 IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10 IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9  IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8  IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_3__ADDR               IPU_MEMORY_OFFSET+0x0040040
+#define IPU_DP_GAMMA_S_SYNC_3__EMPTY              IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_3__FULL               IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15 IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14 IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13 IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12 IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define IPU_DP_CSCA_SYNC_0__ADDR            IPU_MEMORY_OFFSET+0x0040044
+#define IPU_DP_CSCA_SYNC_0__EMPTY           IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define IPU_DP_CSCA_SYNC_0__FULL            IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define IPU_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1 IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define IPU_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0 IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_1__ADDR            IPU_MEMORY_OFFSET+0x0040048
+#define IPU_DP_CSCA_SYNC_1__EMPTY           IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define IPU_DP_CSCA_SYNC_1__FULL            IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define IPU_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3 IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define IPU_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2 IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_2__ADDR            IPU_MEMORY_OFFSET+0x004004C
+#define IPU_DP_CSCA_SYNC_2__EMPTY           IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define IPU_DP_CSCA_SYNC_2__FULL            IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define IPU_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5 IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define IPU_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4 IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_3__ADDR            IPU_MEMORY_OFFSET+0x0040050
+#define IPU_DP_CSCA_SYNC_3__EMPTY           IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define IPU_DP_CSCA_SYNC_3__FULL            IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define IPU_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7 IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define IPU_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6 IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define IPU_DP_CSC_SYNC_0__ADDR           IPU_MEMORY_OFFSET+0x0040054
+#define IPU_DP_CSC_SYNC_0__EMPTY          IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define IPU_DP_CSC_SYNC_0__FULL           IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define IPU_DP_CSC_SYNC_0__DP_CSC_S0_SYNC IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define IPU_DP_CSC_SYNC_0__DP_CSC_B0_SYNC IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define IPU_DP_CSC_SYNC_0__DP_CSC_A8_SYNC IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define IPU_DP_CSC_SYNC_1__ADDR           IPU_MEMORY_OFFSET+0x0040058
+#define IPU_DP_CSC_SYNC_1__EMPTY          IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define IPU_DP_CSC_SYNC_1__FULL           IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define IPU_DP_CSC_SYNC_1__DP_CSC_S2_SYNC IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_B2_SYNC IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_S1_SYNC IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_B1_SYNC IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define IPU_DP_CUR_POS_ALT__ADDR            IPU_MEMORY_OFFSET+0x004005C
+#define IPU_DP_CUR_POS_ALT__EMPTY           IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define IPU_DP_CUR_POS_ALT__FULL            IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define IPU_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define IPU_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define IPU_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define IPU_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define IPU_DP_COM_CONF_ASYNC0__ADDR                       IPU_MEMORY_OFFSET+0x0040060
+#define IPU_DP_COM_CONF_ASYNC0__EMPTY                      IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define IPU_DP_COM_CONF_ASYNC0__FULL                       IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0     IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define IPU_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0         IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0 IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0 IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define IPU_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0            IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0            IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR            IPU_MEMORY_OFFSET+0x0040064
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY           IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__FULL            IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0  IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC0__ADDR           IPU_MEMORY_OFFSET+0x0040068
+#define IPU_DP_FG_POS_ASYNC0__EMPTY          IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define IPU_DP_FG_POS_ASYNC0__FULL           IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define IPU_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0 IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0 IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC0__ADDR          IPU_MEMORY_OFFSET+0x004006C
+#define IPU_DP_CUR_POS_ASYNC0__EMPTY         IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define IPU_DP_CUR_POS_ASYNC0__FULL          IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC0__ADDR             IPU_MEMORY_OFFSET+0x0040070
+#define IPU_DP_CUR_MAP_ASYNC0__EMPTY            IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC0__FULL             IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_0__ADDR                IPU_MEMORY_OFFSET+0x0040074
+#define IPU_DP_GAMMA_C_ASYNC0_0__EMPTY               IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_0__FULL                IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1 IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0 IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_1__ADDR                IPU_MEMORY_OFFSET+0x0040078
+#define IPU_DP_GAMMA_C_ASYNC0_1__EMPTY               IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_1__FULL                IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3 IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2 IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_2__ADDR                IPU_MEMORY_OFFSET+0x004007C
+#define IPU_DP_GAMMA_C_ASYNC0_2__EMPTY               IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_2__FULL                IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5 IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4 IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_3__ADDR                IPU_MEMORY_OFFSET+0x0040080
+#define IPU_DP_GAMMA_C_ASYNC0_3__EMPTY               IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_3__FULL                IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7 IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6 IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_4__ADDR                IPU_MEMORY_OFFSET+0x0040084
+#define IPU_DP_GAMMA_C_ASYNC0_4__EMPTY               IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_4__FULL                IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9 IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8 IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_5__ADDR                 IPU_MEMORY_OFFSET+0x0040088
+#define IPU_DP_GAMMA_C_ASYNC0_5__EMPTY                IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_5__FULL                 IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11 IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10 IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_6__ADDR                 IPU_MEMORY_OFFSET+0x004008C
+#define IPU_DP_GAMMA_C_ASYNC0_6__EMPTY                IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_6__FULL                 IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13 IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12 IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_7__ADDR                 IPU_MEMORY_OFFSET+0x0040090
+#define IPU_DP_GAMMA_C_ASYNC0_7__EMPTY                IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_7__FULL                 IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15 IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14 IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_0__ADDR                IPU_MEMORY_OFFSET+0x0040094
+#define IPU_DP_GAMMA_S_ASYNC0_0__EMPTY               IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_0__FULL                IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3 IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2 IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1 IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0 IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_1__ADDR                IPU_MEMORY_OFFSET+0x0040098
+#define IPU_DP_GAMMA_S_ASYNC0_1__EMPTY               IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_1__FULL                IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7 IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6 IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5 IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4 IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_2__ADDR                 IPU_MEMORY_OFFSET+0x004009C
+#define IPU_DP_GAMMA_S_ASYNC0_2__EMPTY                IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_2__FULL                 IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11 IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10 IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9  IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8  IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_3__ADDR                 IPU_MEMORY_OFFSET+0x00400A0
+#define IPU_DP_GAMMA_S_ASYNC0_3__EMPTY                IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_3__FULL                 IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15 IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14 IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13 IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12 IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC0_0__ADDR              IPU_MEMORY_OFFSET+0x00400A4
+#define IPU_DP_CSCA_ASYNC0_0__EMPTY             IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define IPU_DP_CSCA_ASYNC0_0__FULL              IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1 IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0 IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_1__ADDR              IPU_MEMORY_OFFSET+0x00400A8
+#define IPU_DP_CSCA_ASYNC0_1__EMPTY             IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define IPU_DP_CSCA_ASYNC0_1__FULL              IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3 IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2 IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_2__ADDR              IPU_MEMORY_OFFSET+0x00400AC
+#define IPU_DP_CSCA_ASYNC0_2__EMPTY             IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define IPU_DP_CSCA_ASYNC0_2__FULL              IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5 IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4 IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_3__ADDR              IPU_MEMORY_OFFSET+0x00400B0
+#define IPU_DP_CSCA_ASYNC0_3__EMPTY             IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define IPU_DP_CSCA_ASYNC0_3__FULL              IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7 IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6 IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define IPU_DP_CSC_ASYNC0_0__ADDR             IPU_MEMORY_OFFSET+0x00400B4
+#define IPU_DP_CSC_ASYNC0_0__EMPTY            IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define IPU_DP_CSC_ASYNC0_0__FULL             IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define IPU_DP_CSC_ASYNC0_1__ADDR             IPU_MEMORY_OFFSET+0x00400B8
+#define IPU_DP_CSC_ASYNC0_1__EMPTY            IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define IPU_DP_CSC_ASYNC0_1__FULL             IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define IPU_DP_COM_CONF_ASYNC1__ADDR                       IPU_MEMORY_OFFSET+0x00400BC
+#define IPU_DP_COM_CONF_ASYNC1__EMPTY                      IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define IPU_DP_COM_CONF_ASYNC1__FULL                       IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1     IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define IPU_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1         IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1 IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1 IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define IPU_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1            IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1            IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR            IPU_MEMORY_OFFSET+0x00400C0
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY           IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__FULL            IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1  IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC1__ADDR           IPU_MEMORY_OFFSET+0x00400C4
+#define IPU_DP_FG_POS_ASYNC1__EMPTY          IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define IPU_DP_FG_POS_ASYNC1__FULL           IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define IPU_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC1__ADDR          IPU_MEMORY_OFFSET+0x00400C8
+#define IPU_DP_CUR_POS_ASYNC1__EMPTY         IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define IPU_DP_CUR_POS_ASYNC1__FULL          IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC1__ADDR             IPU_MEMORY_OFFSET+0x00400CC
+#define IPU_DP_CUR_MAP_ASYNC1__EMPTY            IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC1__FULL             IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_0__ADDR                IPU_MEMORY_OFFSET+0x00400D0
+#define IPU_DP_GAMMA_C_ASYNC1_0__EMPTY               IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_0__FULL                IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1 IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0 IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_1__ADDR                IPU_MEMORY_OFFSET+0x00400D4
+#define IPU_DP_GAMMA_C_ASYNC1_1__EMPTY               IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_1__FULL                IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3 IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2 IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_2__ADDR                IPU_MEMORY_OFFSET+0x00400D8
+#define IPU_DP_GAMMA_C_ASYNC1_2__EMPTY               IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_2__FULL                IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5 IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4 IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_3__ADDR                IPU_MEMORY_OFFSET+0x00400DC
+#define IPU_DP_GAMMA_C_ASYNC1_3__EMPTY               IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_3__FULL                IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7 IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6 IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_4__ADDR                IPU_MEMORY_OFFSET+0x00400E0
+#define IPU_DP_GAMMA_C_ASYNC1_4__EMPTY               IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_4__FULL                IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9 IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8 IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_5__ADDR                 IPU_MEMORY_OFFSET+0x00400E4
+#define IPU_DP_GAMMA_C_ASYNC1_5__EMPTY                IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_5__FULL                 IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11 IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10 IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_6__ADDR                 IPU_MEMORY_OFFSET+0x00400E8
+#define IPU_DP_GAMMA_C_ASYNC1_6__EMPTY                IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_6__FULL                 IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13 IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12 IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_7__ADDR                 IPU_MEMORY_OFFSET+0x00400EC
+#define IPU_DP_GAMMA_C_ASYNC1_7__EMPTY                IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_7__FULL                 IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15 IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14 IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_0__ADDR                IPU_MEMORY_OFFSET+0x00400F0
+#define IPU_DP_GAMMA_S_ASYNC1_0__EMPTY               IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_0__FULL                IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3 IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2 IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1 IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0 IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_1__ADDR                IPU_MEMORY_OFFSET+0x00400F4
+#define IPU_DP_GAMMA_S_ASYNC1_1__EMPTY               IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_1__FULL                IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7 IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6 IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5 IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4 IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_2__ADDR                 IPU_MEMORY_OFFSET+0x00400F8
+#define IPU_DP_GAMMA_S_ASYNC1_2__EMPTY                IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_2__FULL                 IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11 IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10 IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9  IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8  IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_3__ADDR                 IPU_MEMORY_OFFSET+0x00400FC
+#define IPU_DP_GAMMA_S_ASYNC1_3__EMPTY                IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_3__FULL                 IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15 IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14 IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13 IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12 IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC1_0__ADDR              IPU_MEMORY_OFFSET+0x0040100
+#define IPU_DP_CSCA_ASYNC1_0__EMPTY             IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define IPU_DP_CSCA_ASYNC1_0__FULL              IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1 IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0 IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_1__ADDR              IPU_MEMORY_OFFSET+0x0040104
+#define IPU_DP_CSCA_ASYNC1_1__EMPTY             IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define IPU_DP_CSCA_ASYNC1_1__FULL              IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3 IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2 IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_2__ADDR              IPU_MEMORY_OFFSET+0x0040108
+#define IPU_DP_CSCA_ASYNC1_2__EMPTY             IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define IPU_DP_CSCA_ASYNC1_2__FULL              IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5 IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4 IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_3__ADDR              IPU_MEMORY_OFFSET+0x004010C
+#define IPU_DP_CSCA_ASYNC1_3__EMPTY             IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define IPU_DP_CSCA_ASYNC1_3__FULL              IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7 IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6 IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define IPU_DP_CSC_ASYNC1_0__ADDR             IPU_MEMORY_OFFSET+0x0040110
+#define IPU_DP_CSC_ASYNC1_0__EMPTY            IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define IPU_DP_CSC_ASYNC1_0__FULL             IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define IPU_DP_CSC_ASYNC1_1__ADDR             IPU_MEMORY_OFFSET+0x0040114
+#define IPU_DP_CSC_ASYNC1_1__EMPTY            IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define IPU_DP_CSC_ASYNC1_1__FULL             IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define IPU_DP_DEBUG_CNT__ADDR              IPU_REGISTERS_OFFSET+0x000180BC
+#define IPU_DP_DEBUG_CNT__EMPTY             IPU_REGISTERS_OFFSET+0x000180BC,0x00000000
+#define IPU_DP_DEBUG_CNT__FULL              IPU_REGISTERS_OFFSET+0x000180BC,0xffffffff
+#define IPU_DP_DEBUG_CNT__BRAKE_CNT_1       IPU_REGISTERS_OFFSET+0x000180BC,0x000000E0
+#define IPU_DP_DEBUG_CNT__BRAKE_STATUS_EN_1 IPU_REGISTERS_OFFSET+0x000180BC,0x00000010
+#define IPU_DP_DEBUG_CNT__BRAKE_CNT_0       IPU_REGISTERS_OFFSET+0x000180BC,0x0000000E
+#define IPU_DP_DEBUG_CNT__BRAKE_STATUS_EN_0 IPU_REGISTERS_OFFSET+0x000180BC,0x00000001
+
+#define IPU_DP_DEBUG_STAT__ADDR            IPU_REGISTERS_OFFSET+0x000180C0
+#define IPU_DP_DEBUG_STAT__EMPTY           IPU_REGISTERS_OFFSET+0x000180C0,0x00000000
+#define IPU_DP_DEBUG_STAT__FULL            IPU_REGISTERS_OFFSET+0x000180C0,0xffffffff
+#define IPU_DP_DEBUG_STAT__CYP_EN_OLD_1    IPU_REGISTERS_OFFSET+0x000180C0,0x20000000
+#define IPU_DP_DEBUG_STAT__COMBYP_EN_OLD_1 IPU_REGISTERS_OFFSET+0x000180C0,0x10000000
+#define IPU_DP_DEBUG_STAT__FG_ACTIVE_1     IPU_REGISTERS_OFFSET+0x000180C0,0x08000000
+#define IPU_DP_DEBUG_STAT__V_CNT_OLD_1     IPU_REGISTERS_OFFSET+0x000180C0,0x07FF0000
+#define IPU_DP_DEBUG_STAT__CYP_EN_OLD_0    IPU_REGISTERS_OFFSET+0x000180C0,0x00002000
+#define IPU_DP_DEBUG_STAT__COMBYP_EN_OLD_0 IPU_REGISTERS_OFFSET+0x000180C0,0x00001000
+#define IPU_DP_DEBUG_STAT__FG_ACTIVE_0     IPU_REGISTERS_OFFSET+0x000180C0,0x00000800
+#define IPU_DP_DEBUG_STAT__V_CNT_OLD_0     IPU_REGISTERS_OFFSET+0x000180C0,0x000007FF
+
+#define IPU_IC_CONF__ADDR            IPU_REGISTERS_OFFSET+0x00020000
+#define IPU_IC_CONF__EMPTY           IPU_REGISTERS_OFFSET+0x00020000,0x00000000
+#define IPU_IC_CONF__FULL            IPU_REGISTERS_OFFSET+0x00020000,0xffffffff
+#define IPU_IC_CONF__CSI_MEM_WR_EN   IPU_REGISTERS_OFFSET+0x00020000,0x80000000
+#define IPU_IC_CONF__RWS_EN          IPU_REGISTERS_OFFSET+0x00020000,0x40000000
+#define IPU_IC_CONF__IC_KEY_COLOR_EN IPU_REGISTERS_OFFSET+0x00020000,0x20000000
+#define IPU_IC_CONF__IC_GLB_LOC_A    IPU_REGISTERS_OFFSET+0x00020000,0x10000000
+#define IPU_IC_CONF__PP_ROT_EN       IPU_REGISTERS_OFFSET+0x00020000,0x00100000
+#define IPU_IC_CONF__PP_CMB          IPU_REGISTERS_OFFSET+0x00020000,0x00080000
+#define IPU_IC_CONF__PP_CSC2         IPU_REGISTERS_OFFSET+0x00020000,0x00040000
+#define IPU_IC_CONF__PP_CSC1         IPU_REGISTERS_OFFSET+0x00020000,0x00020000
+#define IPU_IC_CONF__PP_EN           IPU_REGISTERS_OFFSET+0x00020000,0x00010000
+#define IPU_IC_CONF__PRPVF_ROT_EN    IPU_REGISTERS_OFFSET+0x00020000,0x00001000
+#define IPU_IC_CONF__PRPVF_CMB       IPU_REGISTERS_OFFSET+0x00020000,0x00000800
+#define IPU_IC_CONF__PRPVF_CSC2      IPU_REGISTERS_OFFSET+0x00020000,0x00000400
+#define IPU_IC_CONF__PRPVF_CSC1      IPU_REGISTERS_OFFSET+0x00020000,0x00000200
+#define IPU_IC_CONF__PRPVF_EN        IPU_REGISTERS_OFFSET+0x00020000,0x00000100
+#define IPU_IC_CONF__PRPENC_ROT_EN   IPU_REGISTERS_OFFSET+0x00020000,0x00000004
+#define IPU_IC_CONF__PRPENC_CSC1     IPU_REGISTERS_OFFSET+0x00020000,0x00000002
+#define IPU_IC_CONF__PRPENC_EN       IPU_REGISTERS_OFFSET+0x00020000,0x00000001
+
+#define IPU_IC_PRP_ENC_RSC__ADDR          IPU_REGISTERS_OFFSET+0x00020004
+#define IPU_IC_PRP_ENC_RSC__EMPTY         IPU_REGISTERS_OFFSET+0x00020004,0x00000000
+#define IPU_IC_PRP_ENC_RSC__FULL          IPU_REGISTERS_OFFSET+0x00020004,0xffffffff
+#define IPU_IC_PRP_ENC_RSC__PRPENC_DS_R_V IPU_REGISTERS_OFFSET+0x00020004,0xC0000000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_RS_R_V IPU_REGISTERS_OFFSET+0x00020004,0x3FFF0000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_DS_R_H IPU_REGISTERS_OFFSET+0x00020004,0x0000C000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_RS_R_H IPU_REGISTERS_OFFSET+0x00020004,0x00003FFF
+
+#define IPU_IC_PRP_VF_RSC__ADDR         IPU_REGISTERS_OFFSET+0x00020008
+#define IPU_IC_PRP_VF_RSC__EMPTY        IPU_REGISTERS_OFFSET+0x00020008,0x00000000
+#define IPU_IC_PRP_VF_RSC__FULL         IPU_REGISTERS_OFFSET+0x00020008,0xffffffff
+#define IPU_IC_PRP_VF_RSC__PRPVF_DS_R_V IPU_REGISTERS_OFFSET+0x00020008,0xC0000000
+#define IPU_IC_PRP_VF_RSC__PRPVF_RS_R_V IPU_REGISTERS_OFFSET+0x00020008,0x3FFF0000
+#define IPU_IC_PRP_VF_RSC__PRPVF_DS_R_H IPU_REGISTERS_OFFSET+0x00020008,0x0000C000
+#define IPU_IC_PRP_VF_RSC__PRPVF_RS_R_H IPU_REGISTERS_OFFSET+0x00020008,0x00003FFF
+
+#define IPU_IC_PP_RSC__ADDR      IPU_REGISTERS_OFFSET+0x0002000C
+#define IPU_IC_PP_RSC__EMPTY     IPU_REGISTERS_OFFSET+0x0002000C,0x00000000
+#define IPU_IC_PP_RSC__FULL      IPU_REGISTERS_OFFSET+0x0002000C,0xffffffff
+#define IPU_IC_PP_RSC__PP_DS_R_V IPU_REGISTERS_OFFSET+0x0002000C,0xC0000000
+#define IPU_IC_PP_RSC__PP_RS_R_V IPU_REGISTERS_OFFSET+0x0002000C,0x3FFF0000
+#define IPU_IC_PP_RSC__PP_DS_R_H IPU_REGISTERS_OFFSET+0x0002000C,0x0000C000
+#define IPU_IC_PP_RSC__PP_RS_R_H IPU_REGISTERS_OFFSET+0x0002000C,0x00003FFF
+
+#define IPU_IC_CMBP_1__ADDR             IPU_REGISTERS_OFFSET+0x00020010
+#define IPU_IC_CMBP_1__EMPTY            IPU_REGISTERS_OFFSET+0x00020010,0x00000000
+#define IPU_IC_CMBP_1__FULL             IPU_REGISTERS_OFFSET+0x00020010,0xffffffff
+#define IPU_IC_CMBP_1__IC_PP_ALPHA_V    IPU_REGISTERS_OFFSET+0x00020010,0x0000FF00
+#define IPU_IC_CMBP_1__IC_PRPVF_ALPHA_V IPU_REGISTERS_OFFSET+0x00020010,0x000000FF
+
+#define IPU_IC_CMBP_2__ADDR           IPU_REGISTERS_OFFSET+0x00020014
+#define IPU_IC_CMBP_2__EMPTY          IPU_REGISTERS_OFFSET+0x00020014,0x00000000
+#define IPU_IC_CMBP_2__FULL           IPU_REGISTERS_OFFSET+0x00020014,0xffffffff
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_R IPU_REGISTERS_OFFSET+0x00020014,0x00FF0000
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_G IPU_REGISTERS_OFFSET+0x00020014,0x0000FF00
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_B IPU_REGISTERS_OFFSET+0x00020014,0x000000FF
+
+#define IPU_IC_IDMAC_1__ADDR             IPU_REGISTERS_OFFSET+0x00020018
+#define IPU_IC_IDMAC_1__EMPTY            IPU_REGISTERS_OFFSET+0x00020018,0x00000000
+#define IPU_IC_IDMAC_1__FULL             IPU_REGISTERS_OFFSET+0x00020018,0xffffffff
+#define IPU_IC_IDMAC_1__ALT_CB7_BURST_16 IPU_REGISTERS_OFFSET+0x00020018,0x02000000
+#define IPU_IC_IDMAC_1__ALT_CB6_BURST_16 IPU_REGISTERS_OFFSET+0x00020018,0x01000000
+#define IPU_IC_IDMAC_1__T3_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00400000
+#define IPU_IC_IDMAC_1__T2_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00200000
+#define IPU_IC_IDMAC_1__T1_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00100000
+#define IPU_IC_IDMAC_1__T3_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00080000
+#define IPU_IC_IDMAC_1__T3_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00040000
+#define IPU_IC_IDMAC_1__T3_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00020000
+#define IPU_IC_IDMAC_1__T2_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00010000
+#define IPU_IC_IDMAC_1__T2_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00008000
+#define IPU_IC_IDMAC_1__T2_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00004000
+#define IPU_IC_IDMAC_1__T1_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00002000
+#define IPU_IC_IDMAC_1__T1_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00001000
+#define IPU_IC_IDMAC_1__T1_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00000800
+#define IPU_IC_IDMAC_1__CB7_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000080
+#define IPU_IC_IDMAC_1__CB6_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000040
+#define IPU_IC_IDMAC_1__CB5_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000020
+#define IPU_IC_IDMAC_1__CB4_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000010
+#define IPU_IC_IDMAC_1__CB3_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000008
+#define IPU_IC_IDMAC_1__CB2_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000004
+#define IPU_IC_IDMAC_1__CB1_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000002
+#define IPU_IC_IDMAC_1__CB0_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000001
+
+#define IPU_IC_IDMAC_2__ADDR         IPU_REGISTERS_OFFSET+0x0002001C
+#define IPU_IC_IDMAC_2__EMPTY        IPU_REGISTERS_OFFSET+0x0002001C,0x00000000
+#define IPU_IC_IDMAC_2__FULL         IPU_REGISTERS_OFFSET+0x0002001C,0xffffffff
+#define IPU_IC_IDMAC_2__T3_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x3FF00000
+#define IPU_IC_IDMAC_2__T2_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x000FFC00
+#define IPU_IC_IDMAC_2__T1_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x000003FF
+
+#define IPU_IC_IDMAC_3__ADDR        IPU_REGISTERS_OFFSET+0x00020020
+#define IPU_IC_IDMAC_3__EMPTY       IPU_REGISTERS_OFFSET+0x00020020,0x00000000
+#define IPU_IC_IDMAC_3__FULL        IPU_REGISTERS_OFFSET+0x00020020,0xffffffff
+#define IPU_IC_IDMAC_3__T3_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x3FF00000
+#define IPU_IC_IDMAC_3__T2_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x000FFC00
+#define IPU_IC_IDMAC_3__T1_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x000003FF
+
+#define IPU_IC_IDMAC_4__ADDR                 IPU_REGISTERS_OFFSET+0x00020024
+#define IPU_IC_IDMAC_4__EMPTY                IPU_REGISTERS_OFFSET+0x00020024,0x00000000
+#define IPU_IC_IDMAC_4__FULL                 IPU_REGISTERS_OFFSET+0x00020024,0xffffffff
+#define IPU_IC_IDMAC_4__RM_BRDG_MAX_RQ       IPU_REGISTERS_OFFSET+0x00020024,0x0000F000
+#define IPU_IC_IDMAC_4__IBM_BRDG_MAX_RQ      IPU_REGISTERS_OFFSET+0x00020024,0x00000F00
+#define IPU_IC_IDMAC_4__MPM_DMFC_BRDG_MAX_RQ IPU_REGISTERS_OFFSET+0x00020024,0x000000F0
+#define IPU_IC_IDMAC_4__MPM_RW_BRDG_MAX_RQ   IPU_REGISTERS_OFFSET+0x00020024,0x0000000F
+
+#define IPU_CSI0_SENS_CONF__ADDR                  IPU_REGISTERS_OFFSET+0x00030000
+#define IPU_CSI0_SENS_CONF__EMPTY                 IPU_REGISTERS_OFFSET+0x00030000,0x00000000
+#define IPU_CSI0_SENS_CONF__FULL                  IPU_REGISTERS_OFFSET+0x00030000,0xffffffff
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_EN_POL      IPU_REGISTERS_OFFSET+0x00030000,0x80000000
+#define IPU_CSI0_SENS_CONF__CSI0_FORCE_EOF        IPU_REGISTERS_OFFSET+0x00030000,0x20000000
+#define IPU_CSI0_SENS_CONF__CSI0_JPEG_MODE        IPU_REGISTERS_OFFSET+0x00030000,0x10000000
+#define IPU_CSI0_SENS_CONF__CSI0_JPEG8_EN         IPU_REGISTERS_OFFSET+0x00030000,0x08000000
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_DEST        IPU_REGISTERS_OFFSET+0x00030000,0x07000000
+#define IPU_CSI0_SENS_CONF__CSI0_DIV_RATIO        IPU_REGISTERS_OFFSET+0x00030000,0x00FF0000
+#define IPU_CSI0_SENS_CONF__CSI0_EXT_VSYNC        IPU_REGISTERS_OFFSET+0x00030000,0x00008000
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_WIDTH       IPU_REGISTERS_OFFSET+0x00030000,0x00007800
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_DATA_FORMAT IPU_REGISTERS_OFFSET+0x00030000,0x00000700
+#define IPU_CSI0_SENS_CONF__CSI0_PACK_TIGHT       IPU_REGISTERS_OFFSET+0x00030000,0x00000080
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_PRTCL       IPU_REGISTERS_OFFSET+0x00030000,0x00000070
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_PIX_CLK_POL IPU_REGISTERS_OFFSET+0x00030000,0x00000008
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_POL         IPU_REGISTERS_OFFSET+0x00030000,0x00000004
+#define IPU_CSI0_SENS_CONF__CSI0_HSYNC_POL        IPU_REGISTERS_OFFSET+0x00030000,0x00000002
+#define IPU_CSI0_SENS_CONF__CSI0_VSYNC_POL        IPU_REGISTERS_OFFSET+0x00030000,0x00000001
+
+#define IPU_CSI0_SENS_FRM_SIZE__ADDR                 IPU_REGISTERS_OFFSET+0x00030004
+#define IPU_CSI0_SENS_FRM_SIZE__EMPTY                IPU_REGISTERS_OFFSET+0x00030004,0x00000000
+#define IPU_CSI0_SENS_FRM_SIZE__FULL                 IPU_REGISTERS_OFFSET+0x00030004,0xffffffff
+#define IPU_CSI0_SENS_FRM_SIZE__CSI0_SENS_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00030004,0x0FFF0000
+#define IPU_CSI0_SENS_FRM_SIZE__CSI0_SENS_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00030004,0x00001FFF
+
+#define IPU_CSI0_ACT_FRM_SIZE__ADDR                IPU_REGISTERS_OFFSET+0x00030008
+#define IPU_CSI0_ACT_FRM_SIZE__EMPTY               IPU_REGISTERS_OFFSET+0x00030008,0x00000000
+#define IPU_CSI0_ACT_FRM_SIZE__FULL                IPU_REGISTERS_OFFSET+0x00030008,0xffffffff
+#define IPU_CSI0_ACT_FRM_SIZE__CSI0_ACT_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00030008,0x0FFF0000
+#define IPU_CSI0_ACT_FRM_SIZE__CSI0_ACT_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00030008,0x00001FFF
+
+#define IPU_CSI0_OUT_FRM_CTRL__ADDR           IPU_REGISTERS_OFFSET+0x0003000C
+#define IPU_CSI0_OUT_FRM_CTRL__EMPTY          IPU_REGISTERS_OFFSET+0x0003000C,0x00000000
+#define IPU_CSI0_OUT_FRM_CTRL__FULL           IPU_REGISTERS_OFFSET+0x0003000C,0xffffffff
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_HORZ_DWNS IPU_REGISTERS_OFFSET+0x0003000C,0x80000000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_VERT_DWNS IPU_REGISTERS_OFFSET+0x0003000C,0x40000000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_HSC       IPU_REGISTERS_OFFSET+0x0003000C,0x1FFF0000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_VSC       IPU_REGISTERS_OFFSET+0x0003000C,0x00000FFF
+
+#define IPU_CSI0_TST_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00030010
+#define IPU_CSI0_TST_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00030010,0x00000000
+#define IPU_CSI0_TST_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00030010,0xffffffff
+#define IPU_CSI0_TST_CTRL__CSI0_TEST_GEN_MODE IPU_REGISTERS_OFFSET+0x00030010,0x01000000
+#define IPU_CSI0_TST_CTRL__CSI0_PG_B_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x00FF0000
+#define IPU_CSI0_TST_CTRL__CSI0_PG_G_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x0000FF00
+#define IPU_CSI0_TST_CTRL__CSI0_PG_R_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x000000FF
+
+#define IPU_CSI0_CCIR_CODE_1__ADDR                    IPU_REGISTERS_OFFSET+0x00030014
+#define IPU_CSI0_CCIR_CODE_1__EMPTY                   IPU_REGISTERS_OFFSET+0x00030014,0x00000000
+#define IPU_CSI0_CCIR_CODE_1__FULL                    IPU_REGISTERS_OFFSET+0x00030014,0xffffffff
+#define IPU_CSI0_CCIR_CODE_1__CSI0_CCIR_ERR_DET_EN    IPU_REGISTERS_OFFSET+0x00030014,0x01000000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_ACTV     IPU_REGISTERS_OFFSET+0x00030014,0x00380000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_ACTV      IPU_REGISTERS_OFFSET+0x00030014,0x00070000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_BLNK_2ND IPU_REGISTERS_OFFSET+0x00030014,0x00000E00
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00030014,0x000001C0
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_BLNK_1ST IPU_REGISTERS_OFFSET+0x00030014,0x00000038
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00030014,0x00000007
+
+#define IPU_CSI0_CCIR_CODE_2__ADDR                    IPU_REGISTERS_OFFSET+0x00030018
+#define IPU_CSI0_CCIR_CODE_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00030018,0x00000000
+#define IPU_CSI0_CCIR_CODE_2__FULL                    IPU_REGISTERS_OFFSET+0x00030018,0xffffffff
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_ACTV     IPU_REGISTERS_OFFSET+0x00030018,0x00380000
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_ACTV      IPU_REGISTERS_OFFSET+0x00030018,0x00070000
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_BLNK_2ND IPU_REGISTERS_OFFSET+0x00030018,0x00000E00
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00030018,0x000001C0
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_BLNK_1ST IPU_REGISTERS_OFFSET+0x00030018,0x00000038
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00030018,0x00000007
+
+#define IPU_CSI0_CCIR_CODE_3__ADDR             IPU_REGISTERS_OFFSET+0x0003001C
+#define IPU_CSI0_CCIR_CODE_3__EMPTY            IPU_REGISTERS_OFFSET+0x0003001C,0x00000000
+#define IPU_CSI0_CCIR_CODE_3__FULL             IPU_REGISTERS_OFFSET+0x0003001C,0xffffffff
+#define IPU_CSI0_CCIR_CODE_3__CSI0_CCIR_PRECOM IPU_REGISTERS_OFFSET+0x0003001C,0x3FFFFFFF
+
+#define IPU_CSI0_DI__ADDR          IPU_REGISTERS_OFFSET+0x00030020
+#define IPU_CSI0_DI__EMPTY         IPU_REGISTERS_OFFSET+0x00030020,0x00000000
+#define IPU_CSI0_DI__FULL          IPU_REGISTERS_OFFSET+0x00030020,0xffffffff
+#define IPU_CSI0_DI__CSI0_MIPI_DI3 IPU_REGISTERS_OFFSET+0x00030020,0xFF000000
+#define IPU_CSI0_DI__CSI0_MIPI_DI2 IPU_REGISTERS_OFFSET+0x00030020,0x00FF0000
+#define IPU_CSI0_DI__CSI0_MIPI_DI1 IPU_REGISTERS_OFFSET+0x00030020,0x0000FF00
+#define IPU_CSI0_DI__CSI0_MIPI_DI0 IPU_REGISTERS_OFFSET+0x00030020,0x000000FF
+
+#define IPU_CSI0_SKIP__ADDR                     IPU_REGISTERS_OFFSET+0x00030024
+#define IPU_CSI0_SKIP__EMPTY                    IPU_REGISTERS_OFFSET+0x00030024,0x00000000
+#define IPU_CSI0_SKIP__FULL                     IPU_REGISTERS_OFFSET+0x00030024,0xffffffff
+#define IPU_CSI0_SKIP__CSI0_SKIP_ISP            IPU_REGISTERS_OFFSET+0x00030024,0x00F80000
+#define IPU_CSI0_SKIP__CSI0_MAX_RATIO_SKIP_ISP  IPU_REGISTERS_OFFSET+0x00030024,0x00070000
+#define IPU_CSI0_SKIP__CSI0_ID_2_SKIP           IPU_REGISTERS_OFFSET+0x00030024,0x00000300
+#define IPU_CSI0_SKIP__CSI0_SKIP_SMFC           IPU_REGISTERS_OFFSET+0x00030024,0x000000F8
+#define IPU_CSI0_SKIP__CSI0_MAX_RATIO_SKIP_SMFC IPU_REGISTERS_OFFSET+0x00030024,0x00000007
+
+#define IPU_CSI0_CPD_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00030028
+#define IPU_CSI0_CPD_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00030028,0x00000000
+#define IPU_CSI0_CPD_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00030028,0xffffffff
+#define IPU_CSI0_CPD_CTRL__CSI0_CPD           IPU_REGISTERS_OFFSET+0x00030028,0x0000001C
+#define IPU_CSI0_CPD_CTRL__CSI0_RED_ROW_BEGIN IPU_REGISTERS_OFFSET+0x00030028,0x00000002
+#define IPU_CSI0_CPD_CTRL__CSI0_GREEN_P_BEGIN IPU_REGISTERS_OFFSET+0x00030028,0x00000001
+
+#define IPU_CSI0_CPD_RC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003002C
+#define IPU_CSI0_CPD_RC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003002C,0x00000000
+#define IPU_CSI0_CPD_RC_0__FULL          IPU_REGISTERS_OFFSET+0x0003002C,0xffffffff
+#define IPU_CSI0_CPD_RC_0__CSI0_CPD_RC_1 IPU_REGISTERS_OFFSET+0x0003002C,0x01FF0000
+#define IPU_CSI0_CPD_RC_0__CSI0_CPD_RC_0 IPU_REGISTERS_OFFSET+0x0003002C,0x000001FF
+
+#define IPU_CSI0_CPD_RC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030030
+#define IPU_CSI0_CPD_RC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030030,0x00000000
+#define IPU_CSI0_CPD_RC_1__FULL          IPU_REGISTERS_OFFSET+0x00030030,0xffffffff
+#define IPU_CSI0_CPD_RC_1__CSI0_CPD_RC_3 IPU_REGISTERS_OFFSET+0x00030030,0x01FF0000
+#define IPU_CSI0_CPD_RC_1__CSI0_CPD_RC_2 IPU_REGISTERS_OFFSET+0x00030030,0x000001FF
+
+#define IPU_CSI0_CPD_RC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030034
+#define IPU_CSI0_CPD_RC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030034,0x00000000
+#define IPU_CSI0_CPD_RC_2__FULL          IPU_REGISTERS_OFFSET+0x00030034,0xffffffff
+#define IPU_CSI0_CPD_RC_2__CSI0_CPD_RC_5 IPU_REGISTERS_OFFSET+0x00030034,0x01FF0000
+#define IPU_CSI0_CPD_RC_2__CSI0_CPD_RC_4 IPU_REGISTERS_OFFSET+0x00030034,0x000001FF
+
+#define IPU_CSI0_CPD_RC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030038
+#define IPU_CSI0_CPD_RC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030038,0x00000000
+#define IPU_CSI0_CPD_RC_3__FULL          IPU_REGISTERS_OFFSET+0x00030038,0xffffffff
+#define IPU_CSI0_CPD_RC_3__CSI0_CPD_RC_7 IPU_REGISTERS_OFFSET+0x00030038,0x01FF0000
+#define IPU_CSI0_CPD_RC_3__CSI0_CPD_RC_6 IPU_REGISTERS_OFFSET+0x00030038,0x000001FF
+
+#define IPU_CSI0_CPD_RC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003003C
+#define IPU_CSI0_CPD_RC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003003C,0x00000000
+#define IPU_CSI0_CPD_RC_4__FULL          IPU_REGISTERS_OFFSET+0x0003003C,0xffffffff
+#define IPU_CSI0_CPD_RC_4__CSI0_CPD_RC_9 IPU_REGISTERS_OFFSET+0x0003003C,0x01FF0000
+#define IPU_CSI0_CPD_RC_4__CSI0_CPD_RC_8 IPU_REGISTERS_OFFSET+0x0003003C,0x000001FF
+
+#define IPU_CSI0_CPD_RC_5__ADDR           IPU_REGISTERS_OFFSET+0x00030040
+#define IPU_CSI0_CPD_RC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00030040,0x00000000
+#define IPU_CSI0_CPD_RC_5__FULL           IPU_REGISTERS_OFFSET+0x00030040,0xffffffff
+#define IPU_CSI0_CPD_RC_5__CSI0_CPD_RC_11 IPU_REGISTERS_OFFSET+0x00030040,0x01FF0000
+#define IPU_CSI0_CPD_RC_5__CSI0_CPD_RC_10 IPU_REGISTERS_OFFSET+0x00030040,0x000001FF
+
+#define IPU_CSI0_CPD_RC_6__ADDR           IPU_REGISTERS_OFFSET+0x00030044
+#define IPU_CSI0_CPD_RC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00030044,0x00000000
+#define IPU_CSI0_CPD_RC_6__FULL           IPU_REGISTERS_OFFSET+0x00030044,0xffffffff
+#define IPU_CSI0_CPD_RC_6__CSI0_CPD_RC_13 IPU_REGISTERS_OFFSET+0x00030044,0x01FF0000
+#define IPU_CSI0_CPD_RC_6__CSI0_CPD_RC_12 IPU_REGISTERS_OFFSET+0x00030044,0x000001FF
+
+#define IPU_CSI0_CPD_RC_7__ADDR           IPU_REGISTERS_OFFSET+0x00030048
+#define IPU_CSI0_CPD_RC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00030048,0x00000000
+#define IPU_CSI0_CPD_RC_7__FULL           IPU_REGISTERS_OFFSET+0x00030048,0xffffffff
+#define IPU_CSI0_CPD_RC_7__CSI0_CPD_RC_15 IPU_REGISTERS_OFFSET+0x00030048,0x01FF0000
+#define IPU_CSI0_CPD_RC_7__CSI0_CPD_RC_14 IPU_REGISTERS_OFFSET+0x00030048,0x000001FF
+
+#define IPU_CSI0_CPD_RS_0__ADDR         IPU_REGISTERS_OFFSET+0x0003004C
+#define IPU_CSI0_CPD_RS_0__EMPTY        IPU_REGISTERS_OFFSET+0x0003004C,0x00000000
+#define IPU_CSI0_CPD_RS_0__FULL         IPU_REGISTERS_OFFSET+0x0003004C,0xffffffff
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS3 IPU_REGISTERS_OFFSET+0x0003004C,0xFF000000
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS2 IPU_REGISTERS_OFFSET+0x0003004C,0x00FF0000
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS1 IPU_REGISTERS_OFFSET+0x0003004C,0x0000FF00
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS0 IPU_REGISTERS_OFFSET+0x0003004C,0x000000FF
+
+#define IPU_CSI0_CPD_RS_1__ADDR         IPU_REGISTERS_OFFSET+0x00030050
+#define IPU_CSI0_CPD_RS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00030050,0x00000000
+#define IPU_CSI0_CPD_RS_1__FULL         IPU_REGISTERS_OFFSET+0x00030050,0xffffffff
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS7 IPU_REGISTERS_OFFSET+0x00030050,0xFF000000
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS6 IPU_REGISTERS_OFFSET+0x00030050,0x00FF0000
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS5 IPU_REGISTERS_OFFSET+0x00030050,0x0000FF00
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS4 IPU_REGISTERS_OFFSET+0x00030050,0x000000FF
+
+#define IPU_CSI0_CPD_RS_2__ADDR          IPU_REGISTERS_OFFSET+0x00030054
+#define IPU_CSI0_CPD_RS_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030054,0x00000000
+#define IPU_CSI0_CPD_RS_2__FULL          IPU_REGISTERS_OFFSET+0x00030054,0xffffffff
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS11 IPU_REGISTERS_OFFSET+0x00030054,0xFF000000
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS10 IPU_REGISTERS_OFFSET+0x00030054,0x00FF0000
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS9  IPU_REGISTERS_OFFSET+0x00030054,0x0000FF00
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS8  IPU_REGISTERS_OFFSET+0x00030054,0x000000FF
+
+#define IPU_CSI0_CPD_RS_3__ADDR          IPU_REGISTERS_OFFSET+0x00030058
+#define IPU_CSI0_CPD_RS_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030058,0x00000000
+#define IPU_CSI0_CPD_RS_3__FULL          IPU_REGISTERS_OFFSET+0x00030058,0xffffffff
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS15 IPU_REGISTERS_OFFSET+0x00030058,0xFF000000
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS14 IPU_REGISTERS_OFFSET+0x00030058,0x00FF0000
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS13 IPU_REGISTERS_OFFSET+0x00030058,0x0000FF00
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS12 IPU_REGISTERS_OFFSET+0x00030058,0x000000FF
+
+#define IPU_CSI0_CPD_GRC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003005C
+#define IPU_CSI0_CPD_GRC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003005C,0x00000000
+#define IPU_CSI0_CPD_GRC_0__FULL          IPU_REGISTERS_OFFSET+0x0003005C,0xffffffff
+#define IPU_CSI0_CPD_GRC_0__CSI0_CPD_GRC1 IPU_REGISTERS_OFFSET+0x0003005C,0x01FF0000
+#define IPU_CSI0_CPD_GRC_0__CSI0_CPD_GRC0 IPU_REGISTERS_OFFSET+0x0003005C,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030060
+#define IPU_CSI0_CPD_GRC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030060,0x00000000
+#define IPU_CSI0_CPD_GRC_1__FULL          IPU_REGISTERS_OFFSET+0x00030060,0xffffffff
+#define IPU_CSI0_CPD_GRC_1__CSI0_CPD_GRC3 IPU_REGISTERS_OFFSET+0x00030060,0x01FF0000
+#define IPU_CSI0_CPD_GRC_1__CSI0_CPD_GRC2 IPU_REGISTERS_OFFSET+0x00030060,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030064
+#define IPU_CSI0_CPD_GRC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030064,0x00000000
+#define IPU_CSI0_CPD_GRC_2__FULL          IPU_REGISTERS_OFFSET+0x00030064,0xffffffff
+#define IPU_CSI0_CPD_GRC_2__CSI0_CPD_GRC5 IPU_REGISTERS_OFFSET+0x00030064,0x01FF0000
+#define IPU_CSI0_CPD_GRC_2__CSI0_CPD_GRC4 IPU_REGISTERS_OFFSET+0x00030064,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030068
+#define IPU_CSI0_CPD_GRC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030068,0x00000000
+#define IPU_CSI0_CPD_GRC_3__FULL          IPU_REGISTERS_OFFSET+0x00030068,0xffffffff
+#define IPU_CSI0_CPD_GRC_3__CSI0_CPD_GRC7 IPU_REGISTERS_OFFSET+0x00030068,0x01FF0000
+#define IPU_CSI0_CPD_GRC_3__CSI0_CPD_GRC6 IPU_REGISTERS_OFFSET+0x00030068,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003006C
+#define IPU_CSI0_CPD_GRC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003006C,0x00000000
+#define IPU_CSI0_CPD_GRC_4__FULL          IPU_REGISTERS_OFFSET+0x0003006C,0xffffffff
+#define IPU_CSI0_CPD_GRC_4__CSI0_CPD_GRC9 IPU_REGISTERS_OFFSET+0x0003006C,0x01FF0000
+#define IPU_CSI0_CPD_GRC_4__CSI0_CPD_GRC8 IPU_REGISTERS_OFFSET+0x0003006C,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_5__ADDR           IPU_REGISTERS_OFFSET+0x00030070
+#define IPU_CSI0_CPD_GRC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00030070,0x00000000
+#define IPU_CSI0_CPD_GRC_5__FULL           IPU_REGISTERS_OFFSET+0x00030070,0xffffffff
+#define IPU_CSI0_CPD_GRC_5__CSI0_CPD_GRC11 IPU_REGISTERS_OFFSET+0x00030070,0x01FF0000
+#define IPU_CSI0_CPD_GRC_5__CSI0_CPD_GRC10 IPU_REGISTERS_OFFSET+0x00030070,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_6__ADDR           IPU_REGISTERS_OFFSET+0x00030074
+#define IPU_CSI0_CPD_GRC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00030074,0x00000000
+#define IPU_CSI0_CPD_GRC_6__FULL           IPU_REGISTERS_OFFSET+0x00030074,0xffffffff
+#define IPU_CSI0_CPD_GRC_6__CSI0_CPD_GRC13 IPU_REGISTERS_OFFSET+0x00030074,0x01FF0000
+#define IPU_CSI0_CPD_GRC_6__CSI0_CPD_GRC12 IPU_REGISTERS_OFFSET+0x00030074,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_7__ADDR           IPU_REGISTERS_OFFSET+0x00030078
+#define IPU_CSI0_CPD_GRC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00030078,0x00000000
+#define IPU_CSI0_CPD_GRC_7__FULL           IPU_REGISTERS_OFFSET+0x00030078,0xffffffff
+#define IPU_CSI0_CPD_GRC_7__CSI0_CPD_GRC15 IPU_REGISTERS_OFFSET+0x00030078,0x01FF0000
+#define IPU_CSI0_CPD_GRC_7__CSI0_CPD_GRC14 IPU_REGISTERS_OFFSET+0x00030078,0x000001FF
+
+#define IPU_CSI0_CPD_GRS_0__ADDR          IPU_REGISTERS_OFFSET+0x0003007C
+#define IPU_CSI0_CPD_GRS_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003007C,0x00000000
+#define IPU_CSI0_CPD_GRS_0__FULL          IPU_REGISTERS_OFFSET+0x0003007C,0xffffffff
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS3 IPU_REGISTERS_OFFSET+0x0003007C,0xFF000000
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS2 IPU_REGISTERS_OFFSET+0x0003007C,0x00FF0000
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS1 IPU_REGISTERS_OFFSET+0x0003007C,0x0000FF00
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS0 IPU_REGISTERS_OFFSET+0x0003007C,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_1__ADDR          IPU_REGISTERS_OFFSET+0x00030080
+#define IPU_CSI0_CPD_GRS_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030080,0x00000000
+#define IPU_CSI0_CPD_GRS_1__FULL          IPU_REGISTERS_OFFSET+0x00030080,0xffffffff
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS7 IPU_REGISTERS_OFFSET+0x00030080,0xFF000000
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS6 IPU_REGISTERS_OFFSET+0x00030080,0x00FF0000
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS5 IPU_REGISTERS_OFFSET+0x00030080,0x0000FF00
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS4 IPU_REGISTERS_OFFSET+0x00030080,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_2__ADDR           IPU_REGISTERS_OFFSET+0x00030084
+#define IPU_CSI0_CPD_GRS_2__EMPTY          IPU_REGISTERS_OFFSET+0x00030084,0x00000000
+#define IPU_CSI0_CPD_GRS_2__FULL           IPU_REGISTERS_OFFSET+0x00030084,0xffffffff
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS11 IPU_REGISTERS_OFFSET+0x00030084,0xFF000000
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS10 IPU_REGISTERS_OFFSET+0x00030084,0x00FF0000
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS9  IPU_REGISTERS_OFFSET+0x00030084,0x0000FF00
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS8  IPU_REGISTERS_OFFSET+0x00030084,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_3__ADDR           IPU_REGISTERS_OFFSET+0x00030088
+#define IPU_CSI0_CPD_GRS_3__EMPTY          IPU_REGISTERS_OFFSET+0x00030088,0x00000000
+#define IPU_CSI0_CPD_GRS_3__FULL           IPU_REGISTERS_OFFSET+0x00030088,0xffffffff
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS15 IPU_REGISTERS_OFFSET+0x00030088,0xFF000000
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS14 IPU_REGISTERS_OFFSET+0x00030088,0x00FF0000
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS13 IPU_REGISTERS_OFFSET+0x00030088,0x0000FF00
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS12 IPU_REGISTERS_OFFSET+0x00030088,0x000000FF
+
+#define IPU_CSI0_CPD_GBC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003008C
+#define IPU_CSI0_CPD_GBC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003008C,0x00000000
+#define IPU_CSI0_CPD_GBC_0__FULL          IPU_REGISTERS_OFFSET+0x0003008C,0xffffffff
+#define IPU_CSI0_CPD_GBC_0__CSI0_CPD_GBC1 IPU_REGISTERS_OFFSET+0x0003008C,0x01FF0000
+#define IPU_CSI0_CPD_GBC_0__CSI0_CPD_GBC0 IPU_REGISTERS_OFFSET+0x0003008C,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030090
+#define IPU_CSI0_CPD_GBC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030090,0x00000000
+#define IPU_CSI0_CPD_GBC_1__FULL          IPU_REGISTERS_OFFSET+0x00030090,0xffffffff
+#define IPU_CSI0_CPD_GBC_1__CSI0_CPD_GBC3 IPU_REGISTERS_OFFSET+0x00030090,0x01FF0000
+#define IPU_CSI0_CPD_GBC_1__CSI0_CPD_GBC2 IPU_REGISTERS_OFFSET+0x00030090,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030094
+#define IPU_CSI0_CPD_GBC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030094,0x00000000
+#define IPU_CSI0_CPD_GBC_2__FULL          IPU_REGISTERS_OFFSET+0x00030094,0xffffffff
+#define IPU_CSI0_CPD_GBC_2__CSI0_CPD_GBC5 IPU_REGISTERS_OFFSET+0x00030094,0x01FF0000
+#define IPU_CSI0_CPD_GBC_2__CSI0_CPD_GBC4 IPU_REGISTERS_OFFSET+0x00030094,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030098
+#define IPU_CSI0_CPD_GBC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030098,0x00000000
+#define IPU_CSI0_CPD_GBC_3__FULL          IPU_REGISTERS_OFFSET+0x00030098,0xffffffff
+#define IPU_CSI0_CPD_GBC_3__CSI0_CPD_GBC7 IPU_REGISTERS_OFFSET+0x00030098,0x01FF0000
+#define IPU_CSI0_CPD_GBC_3__CSI0_CPD_GBC6 IPU_REGISTERS_OFFSET+0x00030098,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003009C
+#define IPU_CSI0_CPD_GBC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003009C,0x00000000
+#define IPU_CSI0_CPD_GBC_4__FULL          IPU_REGISTERS_OFFSET+0x0003009C,0xffffffff
+#define IPU_CSI0_CPD_GBC_4__CSI0_CPD_GBC9 IPU_REGISTERS_OFFSET+0x0003009C,0x01FF0000
+#define IPU_CSI0_CPD_GBC_4__CSI0_CPD_GBC8 IPU_REGISTERS_OFFSET+0x0003009C,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_5__ADDR           IPU_REGISTERS_OFFSET+0x000300A0
+#define IPU_CSI0_CPD_GBC_5__EMPTY          IPU_REGISTERS_OFFSET+0x000300A0,0x00000000
+#define IPU_CSI0_CPD_GBC_5__FULL           IPU_REGISTERS_OFFSET+0x000300A0,0xffffffff
+#define IPU_CSI0_CPD_GBC_5__CSI0_CPD_GBC11 IPU_REGISTERS_OFFSET+0x000300A0,0x01FF0000
+#define IPU_CSI0_CPD_GBC_5__CSI0_CPD_GBC10 IPU_REGISTERS_OFFSET+0x000300A0,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_6__ADDR           IPU_REGISTERS_OFFSET+0x000300A4
+#define IPU_CSI0_CPD_GBC_6__EMPTY          IPU_REGISTERS_OFFSET+0x000300A4,0x00000000
+#define IPU_CSI0_CPD_GBC_6__FULL           IPU_REGISTERS_OFFSET+0x000300A4,0xffffffff
+#define IPU_CSI0_CPD_GBC_6__CSI0_CPD_GBC13 IPU_REGISTERS_OFFSET+0x000300A4,0x01FF0000
+#define IPU_CSI0_CPD_GBC_6__CSI0_CPD_GBC12 IPU_REGISTERS_OFFSET+0x000300A4,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_7__ADDR           IPU_REGISTERS_OFFSET+0x000300A8
+#define IPU_CSI0_CPD_GBC_7__EMPTY          IPU_REGISTERS_OFFSET+0x000300A8,0x00000000
+#define IPU_CSI0_CPD_GBC_7__FULL           IPU_REGISTERS_OFFSET+0x000300A8,0xffffffff
+#define IPU_CSI0_CPD_GBC_7__CSI0_CPD_GBC15 IPU_REGISTERS_OFFSET+0x000300A8,0x01FF0000
+#define IPU_CSI0_CPD_GBC_7__CSI0_CPD_GBC14 IPU_REGISTERS_OFFSET+0x000300A8,0x000001FF
+
+#define IPU_CSI0_CPD_GBS_0__ADDR          IPU_REGISTERS_OFFSET+0x000300AC
+#define IPU_CSI0_CPD_GBS_0__EMPTY         IPU_REGISTERS_OFFSET+0x000300AC,0x00000000
+#define IPU_CSI0_CPD_GBS_0__FULL          IPU_REGISTERS_OFFSET+0x000300AC,0xffffffff
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS3 IPU_REGISTERS_OFFSET+0x000300AC,0xFF000000
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS2 IPU_REGISTERS_OFFSET+0x000300AC,0x00FF0000
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS1 IPU_REGISTERS_OFFSET+0x000300AC,0x0000FF00
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS0 IPU_REGISTERS_OFFSET+0x000300AC,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_1__ADDR          IPU_REGISTERS_OFFSET+0x000300B0
+#define IPU_CSI0_CPD_GBS_1__EMPTY         IPU_REGISTERS_OFFSET+0x000300B0,0x00000000
+#define IPU_CSI0_CPD_GBS_1__FULL          IPU_REGISTERS_OFFSET+0x000300B0,0xffffffff
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS7 IPU_REGISTERS_OFFSET+0x000300B0,0xFF000000
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS6 IPU_REGISTERS_OFFSET+0x000300B0,0x00FF0000
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS5 IPU_REGISTERS_OFFSET+0x000300B0,0x0000FF00
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS4 IPU_REGISTERS_OFFSET+0x000300B0,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_2__ADDR           IPU_REGISTERS_OFFSET+0x000300B4
+#define IPU_CSI0_CPD_GBS_2__EMPTY          IPU_REGISTERS_OFFSET+0x000300B4,0x00000000
+#define IPU_CSI0_CPD_GBS_2__FULL           IPU_REGISTERS_OFFSET+0x000300B4,0xffffffff
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS11 IPU_REGISTERS_OFFSET+0x000300B4,0xFF000000
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS10 IPU_REGISTERS_OFFSET+0x000300B4,0x00FF0000
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS9  IPU_REGISTERS_OFFSET+0x000300B4,0x0000FF00
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS8  IPU_REGISTERS_OFFSET+0x000300B4,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_3__ADDR           IPU_REGISTERS_OFFSET+0x000300B8
+#define IPU_CSI0_CPD_GBS_3__EMPTY          IPU_REGISTERS_OFFSET+0x000300B8,0x00000000
+#define IPU_CSI0_CPD_GBS_3__FULL           IPU_REGISTERS_OFFSET+0x000300B8,0xffffffff
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS15 IPU_REGISTERS_OFFSET+0x000300B8,0xFF000000
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS14 IPU_REGISTERS_OFFSET+0x000300B8,0x00FF0000
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS13 IPU_REGISTERS_OFFSET+0x000300B8,0x0000FF00
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS12 IPU_REGISTERS_OFFSET+0x000300B8,0x000000FF
+
+#define IPU_CSI0_CPD_BC_0__ADDR         IPU_REGISTERS_OFFSET+0x000300BC
+#define IPU_CSI0_CPD_BC_0__EMPTY        IPU_REGISTERS_OFFSET+0x000300BC,0x00000000
+#define IPU_CSI0_CPD_BC_0__FULL         IPU_REGISTERS_OFFSET+0x000300BC,0xffffffff
+#define IPU_CSI0_CPD_BC_0__CSI0_CPD_BC1 IPU_REGISTERS_OFFSET+0x000300BC,0x01FF0000
+#define IPU_CSI0_CPD_BC_0__CSI0_CPD_BC0 IPU_REGISTERS_OFFSET+0x000300BC,0x000001FF
+
+#define IPU_CSI0_CPD_BC_1__ADDR         IPU_REGISTERS_OFFSET+0x000300C0
+#define IPU_CSI0_CPD_BC_1__EMPTY        IPU_REGISTERS_OFFSET+0x000300C0,0x00000000
+#define IPU_CSI0_CPD_BC_1__FULL         IPU_REGISTERS_OFFSET+0x000300C0,0xffffffff
+#define IPU_CSI0_CPD_BC_1__CSI0_CPD_BC3 IPU_REGISTERS_OFFSET+0x000300C0,0x01FF0000
+#define IPU_CSI0_CPD_BC_1__CSI0_CPD_BC2 IPU_REGISTERS_OFFSET+0x000300C0,0x000001FF
+
+#define IPU_CSI0_CPD_BC_2__ADDR         IPU_REGISTERS_OFFSET+0x000300C4
+#define IPU_CSI0_CPD_BC_2__EMPTY        IPU_REGISTERS_OFFSET+0x000300C4,0x00000000
+#define IPU_CSI0_CPD_BC_2__FULL         IPU_REGISTERS_OFFSET+0x000300C4,0xffffffff
+#define IPU_CSI0_CPD_BC_2__CSI0_CPD_BC5 IPU_REGISTERS_OFFSET+0x000300C4,0x01FF0000
+#define IPU_CSI0_CPD_BC_2__CSI0_CPD_BC4 IPU_REGISTERS_OFFSET+0x000300C4,0x000001FF
+
+#define IPU_CSI0_CPD_BC_3__ADDR         IPU_REGISTERS_OFFSET+0x000300C8
+#define IPU_CSI0_CPD_BC_3__EMPTY        IPU_REGISTERS_OFFSET+0x000300C8,0x00000000
+#define IPU_CSI0_CPD_BC_3__FULL         IPU_REGISTERS_OFFSET+0x000300C8,0xffffffff
+#define IPU_CSI0_CPD_BC_3__CSI0_CPD_BC7 IPU_REGISTERS_OFFSET+0x000300C8,0x01FF0000
+#define IPU_CSI0_CPD_BC_3__CSI0_CPD_BC6 IPU_REGISTERS_OFFSET+0x000300C8,0x000001FF
+
+#define IPU_CSI0_CPD_BC_4__ADDR         IPU_REGISTERS_OFFSET+0x000300CC
+#define IPU_CSI0_CPD_BC_4__EMPTY        IPU_REGISTERS_OFFSET+0x000300CC,0x00000000
+#define IPU_CSI0_CPD_BC_4__FULL         IPU_REGISTERS_OFFSET+0x000300CC,0xffffffff
+#define IPU_CSI0_CPD_BC_4__CSI0_CPD_BC9 IPU_REGISTERS_OFFSET+0x000300CC,0x01FF0000
+#define IPU_CSI0_CPD_BC_4__CSI0_CPD_BC8 IPU_REGISTERS_OFFSET+0x000300CC,0x000001FF
+
+#define IPU_CSI0_CPD_BC_5__ADDR          IPU_REGISTERS_OFFSET+0x000300D0
+#define IPU_CSI0_CPD_BC_5__EMPTY         IPU_REGISTERS_OFFSET+0x000300D0,0x00000000
+#define IPU_CSI0_CPD_BC_5__FULL          IPU_REGISTERS_OFFSET+0x000300D0,0xffffffff
+#define IPU_CSI0_CPD_BC_5__CSI0_CPD_BC11 IPU_REGISTERS_OFFSET+0x000300D0,0x01FF0000
+#define IPU_CSI0_CPD_BC_5__CSI0_CPD_BC10 IPU_REGISTERS_OFFSET+0x000300D0,0x000001FF
+
+#define IPU_CSI0_CPD_BC_6__ADDR          IPU_REGISTERS_OFFSET+0x000300D4
+#define IPU_CSI0_CPD_BC_6__EMPTY         IPU_REGISTERS_OFFSET+0x000300D4,0x00000000
+#define IPU_CSI0_CPD_BC_6__FULL          IPU_REGISTERS_OFFSET+0x000300D4,0xffffffff
+#define IPU_CSI0_CPD_BC_6__CSI0_CPD_BC13 IPU_REGISTERS_OFFSET+0x000300D4,0x01FF0000
+#define IPU_CSI0_CPD_BC_6__CSI0_CPD_BC12 IPU_REGISTERS_OFFSET+0x000300D4,0x000001FF
+
+#define IPU_CSI0_CPD_BC_7__ADDR          IPU_REGISTERS_OFFSET+0x000300D8
+#define IPU_CSI0_CPD_BC_7__EMPTY         IPU_REGISTERS_OFFSET+0x000300D8,0x00000000
+#define IPU_CSI0_CPD_BC_7__FULL          IPU_REGISTERS_OFFSET+0x000300D8,0xffffffff
+#define IPU_CSI0_CPD_BC_7__CSI0_CPD_BC15 IPU_REGISTERS_OFFSET+0x000300D8,0x01FF0000
+#define IPU_CSI0_CPD_BC_7__CSI0_CPD_BC14 IPU_REGISTERS_OFFSET+0x000300D8,0x000001FF
+
+#define IPU_CSI0_CPD_BS_0__ADDR         IPU_REGISTERS_OFFSET+0x000300DC
+#define IPU_CSI0_CPD_BS_0__EMPTY        IPU_REGISTERS_OFFSET+0x000300DC,0x00000000
+#define IPU_CSI0_CPD_BS_0__FULL         IPU_REGISTERS_OFFSET+0x000300DC,0xffffffff
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS3 IPU_REGISTERS_OFFSET+0x000300DC,0xFF000000
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS2 IPU_REGISTERS_OFFSET+0x000300DC,0x00FF0000
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS1 IPU_REGISTERS_OFFSET+0x000300DC,0x0000FF00
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS0 IPU_REGISTERS_OFFSET+0x000300DC,0x000000FF
+
+#define IPU_CSI0_CPD_BS_1__ADDR         IPU_REGISTERS_OFFSET+0x000300E0
+#define IPU_CSI0_CPD_BS_1__EMPTY        IPU_REGISTERS_OFFSET+0x000300E0,0x00000000
+#define IPU_CSI0_CPD_BS_1__FULL         IPU_REGISTERS_OFFSET+0x000300E0,0xffffffff
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS7 IPU_REGISTERS_OFFSET+0x000300E0,0xFF000000
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS6 IPU_REGISTERS_OFFSET+0x000300E0,0x00FF0000
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS5 IPU_REGISTERS_OFFSET+0x000300E0,0x0000FF00
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS4 IPU_REGISTERS_OFFSET+0x000300E0,0x000000FF
+
+#define IPU_CSI0_CPD_BS_2__ADDR          IPU_REGISTERS_OFFSET+0x000300E4
+#define IPU_CSI0_CPD_BS_2__EMPTY         IPU_REGISTERS_OFFSET+0x000300E4,0x00000000
+#define IPU_CSI0_CPD_BS_2__FULL          IPU_REGISTERS_OFFSET+0x000300E4,0xffffffff
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS11 IPU_REGISTERS_OFFSET+0x000300E4,0xFF000000
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS10 IPU_REGISTERS_OFFSET+0x000300E4,0x00FF0000
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS9  IPU_REGISTERS_OFFSET+0x000300E4,0x0000FF00
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS8  IPU_REGISTERS_OFFSET+0x000300E4,0x000000FF
+
+#define IPU_CSI0_CPD_BS_3__ADDR          IPU_REGISTERS_OFFSET+0x000300E8
+#define IPU_CSI0_CPD_BS_3__EMPTY         IPU_REGISTERS_OFFSET+0x000300E8,0x00000000
+#define IPU_CSI0_CPD_BS_3__FULL          IPU_REGISTERS_OFFSET+0x000300E8,0xffffffff
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS15 IPU_REGISTERS_OFFSET+0x000300E8,0xFF000000
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS14 IPU_REGISTERS_OFFSET+0x000300E8,0x00FF0000
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS13 IPU_REGISTERS_OFFSET+0x000300E8,0x0000FF00
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS12 IPU_REGISTERS_OFFSET+0x000300E8,0x000000FF
+
+#define IPU_CSI0_CPD_OFFSET1__ADDR               IPU_REGISTERS_OFFSET+0x000300EC
+#define IPU_CSI0_CPD_OFFSET1__EMPTY              IPU_REGISTERS_OFFSET+0x000300EC,0x00000000
+#define IPU_CSI0_CPD_OFFSET1__FULL               IPU_REGISTERS_OFFSET+0x000300EC,0xffffffff
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_B_OFFSET  IPU_REGISTERS_OFFSET+0x000300EC,0x3FF00000
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_GB_OFFSET IPU_REGISTERS_OFFSET+0x000300EC,0x000FFC00
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_GR_OFFSET IPU_REGISTERS_OFFSET+0x000300EC,0x000003FF
+
+#define IPU_CSI0_CPD_OFFSET2__ADDR              IPU_REGISTERS_OFFSET+0x000300F0
+#define IPU_CSI0_CPD_OFFSET2__EMPTY             IPU_REGISTERS_OFFSET+0x000300F0,0x00000000
+#define IPU_CSI0_CPD_OFFSET2__FULL              IPU_REGISTERS_OFFSET+0x000300F0,0xffffffff
+#define IPU_CSI0_CPD_OFFSET2__CSI0_CPD_R_OFFSET IPU_REGISTERS_OFFSET+0x000300F0,0x000003FF
+
+#define IPU_CSI1_SENS_CONF__ADDR                  IPU_REGISTERS_OFFSET+0x00038000
+#define IPU_CSI1_SENS_CONF__EMPTY                 IPU_REGISTERS_OFFSET+0x00038000,0x00000000
+#define IPU_CSI1_SENS_CONF__FULL                  IPU_REGISTERS_OFFSET+0x00038000,0xffffffff
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_EN_POL      IPU_REGISTERS_OFFSET+0x00038000,0x80000000
+#define IPU_CSI1_SENS_CONF__CSI1_FORCE_EOF        IPU_REGISTERS_OFFSET+0x00038000,0x20000000
+#define IPU_CSI1_SENS_CONF__CSI1_JPEG_MODE        IPU_REGISTERS_OFFSET+0x00038000,0x10000000
+#define IPU_CSI1_SENS_CONF__CSI1_JPEG8_EN         IPU_REGISTERS_OFFSET+0x00038000,0x08000000
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_DEST        IPU_REGISTERS_OFFSET+0x00038000,0x07000000
+#define IPU_CSI1_SENS_CONF__CSI1_DIV_RATIO        IPU_REGISTERS_OFFSET+0x00038000,0x00FF0000
+#define IPU_CSI1_SENS_CONF__CSI1_EXT_VSYNC        IPU_REGISTERS_OFFSET+0x00038000,0x00008000
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_WIDTH       IPU_REGISTERS_OFFSET+0x00038000,0x00007800
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_DATA_FORMAT IPU_REGISTERS_OFFSET+0x00038000,0x00000700
+#define IPU_CSI1_SENS_CONF__CSI1_PACK_TIGHT       IPU_REGISTERS_OFFSET+0x00038000,0x00000080
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_PRTCL       IPU_REGISTERS_OFFSET+0x00038000,0x00000070
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_PIX_CLK_POL IPU_REGISTERS_OFFSET+0x00038000,0x00000008
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_POL         IPU_REGISTERS_OFFSET+0x00038000,0x00000004
+#define IPU_CSI1_SENS_CONF__CSI1_HSYNC_POL        IPU_REGISTERS_OFFSET+0x00038000,0x00000002
+#define IPU_CSI1_SENS_CONF__CSI1_VSYNC_POL        IPU_REGISTERS_OFFSET+0x00038000,0x00000001
+
+#define IPU_CSI1_SENS_FRM_SIZE__ADDR                 IPU_REGISTERS_OFFSET+0x00038004
+#define IPU_CSI1_SENS_FRM_SIZE__EMPTY                IPU_REGISTERS_OFFSET+0x00038004,0x00000000
+#define IPU_CSI1_SENS_FRM_SIZE__FULL                 IPU_REGISTERS_OFFSET+0x00038004,0xffffffff
+#define IPU_CSI1_SENS_FRM_SIZE__CSI1_SENS_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00038004,0x0FFF0000
+#define IPU_CSI1_SENS_FRM_SIZE__CSI1_SENS_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00038004,0x00001FFF
+
+#define IPU_CSI1_ACT_FRM_SIZE__ADDR                IPU_REGISTERS_OFFSET+0x00038008
+#define IPU_CSI1_ACT_FRM_SIZE__EMPTY               IPU_REGISTERS_OFFSET+0x00038008,0x00000000
+#define IPU_CSI1_ACT_FRM_SIZE__FULL                IPU_REGISTERS_OFFSET+0x00038008,0xffffffff
+#define IPU_CSI1_ACT_FRM_SIZE__CSI1_ACT_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00038008,0x0FFF0000
+#define IPU_CSI1_ACT_FRM_SIZE__CSI1_ACT_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00038008,0x00001FFF
+
+#define IPU_CSI1_OUT_FRM_CTRL__ADDR           IPU_REGISTERS_OFFSET+0x0003800C
+#define IPU_CSI1_OUT_FRM_CTRL__EMPTY          IPU_REGISTERS_OFFSET+0x0003800C,0x00000000
+#define IPU_CSI1_OUT_FRM_CTRL__FULL           IPU_REGISTERS_OFFSET+0x0003800C,0xffffffff
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_HORZ_DWNS IPU_REGISTERS_OFFSET+0x0003800C,0x80000000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_VERT_DWNS IPU_REGISTERS_OFFSET+0x0003800C,0x40000000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_HSC       IPU_REGISTERS_OFFSET+0x0003800C,0x1FFF0000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_VSC       IPU_REGISTERS_OFFSET+0x0003800C,0x00000FFF
+
+#define IPU_CSI1_TST_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00038010
+#define IPU_CSI1_TST_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00038010,0x00000000
+#define IPU_CSI1_TST_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00038010,0xffffffff
+#define IPU_CSI1_TST_CTRL__CSI1_TEST_GEN_MODE IPU_REGISTERS_OFFSET+0x00038010,0x01000000
+#define IPU_CSI1_TST_CTRL__CSI1_PG_B_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x00FF0000
+#define IPU_CSI1_TST_CTRL__CSI1_PG_G_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x0000FF00
+#define IPU_CSI1_TST_CTRL__CSI1_PG_R_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x000000FF
+
+#define IPU_CSI1_CCIR_CODE_1__ADDR                    IPU_REGISTERS_OFFSET+0x00038014
+#define IPU_CSI1_CCIR_CODE_1__EMPTY                   IPU_REGISTERS_OFFSET+0x00038014,0x00000000
+#define IPU_CSI1_CCIR_CODE_1__FULL                    IPU_REGISTERS_OFFSET+0x00038014,0xffffffff
+#define IPU_CSI1_CCIR_CODE_1__CSI1_CCIR_ERR_DET_EN    IPU_REGISTERS_OFFSET+0x00038014,0x01000000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_ACTV     IPU_REGISTERS_OFFSET+0x00038014,0x00380000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_ACTV      IPU_REGISTERS_OFFSET+0x00038014,0x00070000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_BLNK_2ND IPU_REGISTERS_OFFSET+0x00038014,0x00000E00
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00038014,0x000001C0
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_BLNK_1ST IPU_REGISTERS_OFFSET+0x00038014,0x00000038
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00038014,0x00000007
+
+#define IPU_CSI1_CCIR_CODE_2__ADDR                    IPU_REGISTERS_OFFSET+0x00038018
+#define IPU_CSI1_CCIR_CODE_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00038018,0x00000000
+#define IPU_CSI1_CCIR_CODE_2__FULL                    IPU_REGISTERS_OFFSET+0x00038018,0xffffffff
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_ACTV     IPU_REGISTERS_OFFSET+0x00038018,0x00380000
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_ACTV      IPU_REGISTERS_OFFSET+0x00038018,0x00070000
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_BLNK_2ND IPU_REGISTERS_OFFSET+0x00038018,0x00000E00
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00038018,0x000001C0
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_BLNK_1ST IPU_REGISTERS_OFFSET+0x00038018,0x00000038
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00038018,0x00000007
+
+#define IPU_CSI1_CCIR_CODE_3__ADDR             IPU_REGISTERS_OFFSET+0x0003801C
+#define IPU_CSI1_CCIR_CODE_3__EMPTY            IPU_REGISTERS_OFFSET+0x0003801C,0x00000000
+#define IPU_CSI1_CCIR_CODE_3__FULL             IPU_REGISTERS_OFFSET+0x0003801C,0xffffffff
+#define IPU_CSI1_CCIR_CODE_3__CSI1_CCIR_PRECOM IPU_REGISTERS_OFFSET+0x0003801C,0x3FFFFFFF
+
+#define IPU_CSI1_DI__ADDR          IPU_REGISTERS_OFFSET+0x00038020
+#define IPU_CSI1_DI__EMPTY         IPU_REGISTERS_OFFSET+0x00038020,0x00000000
+#define IPU_CSI1_DI__FULL          IPU_REGISTERS_OFFSET+0x00038020,0xffffffff
+#define IPU_CSI1_DI__CSI1_MIPI_DI3 IPU_REGISTERS_OFFSET+0x00038020,0xFF000000
+#define IPU_CSI1_DI__CSI1_MIPI_DI2 IPU_REGISTERS_OFFSET+0x00038020,0x00FF0000
+#define IPU_CSI1_DI__CSI1_MIPI_DI1 IPU_REGISTERS_OFFSET+0x00038020,0x0000FF00
+#define IPU_CSI1_DI__CSI1_MIPI_DI0 IPU_REGISTERS_OFFSET+0x00038020,0x000000FF
+
+#define IPU_CSI1_SKIP__ADDR                     IPU_REGISTERS_OFFSET+0x00038024
+#define IPU_CSI1_SKIP__EMPTY                    IPU_REGISTERS_OFFSET+0x00038024,0x00000000
+#define IPU_CSI1_SKIP__FULL                     IPU_REGISTERS_OFFSET+0x00038024,0xffffffff
+#define IPU_CSI1_SKIP__CSI1_SKIP_ISP            IPU_REGISTERS_OFFSET+0x00038024,0x00F80000
+#define IPU_CSI1_SKIP__CSI1_MAX_RATIO_SKIP_ISP  IPU_REGISTERS_OFFSET+0x00038024,0x00070000
+#define IPU_CSI1_SKIP__CSI1_ID_2_SKIP           IPU_REGISTERS_OFFSET+0x00038024,0x00000300
+#define IPU_CSI1_SKIP__CSI1_SKIP_SMFC           IPU_REGISTERS_OFFSET+0x00038024,0x000000F8
+#define IPU_CSI1_SKIP__CSI1_MAX_RATIO_SKIP_SMFC IPU_REGISTERS_OFFSET+0x00038024,0x00000007
+
+#define IPU_CSI1_CPD_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00038028
+#define IPU_CSI1_CPD_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00038028,0x00000000
+#define IPU_CSI1_CPD_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00038028,0xffffffff
+#define IPU_CSI1_CPD_CTRL__CSI1_CPD           IPU_REGISTERS_OFFSET+0x00038028,0x0000001C
+#define IPU_CSI1_CPD_CTRL__CSI1_RED_ROW_BEGIN IPU_REGISTERS_OFFSET+0x00038028,0x00000002
+#define IPU_CSI1_CPD_CTRL__CSI1_GREEN_P_BEGIN IPU_REGISTERS_OFFSET+0x00038028,0x00000001
+
+#define IPU_CSI1_CPD_RC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003802C
+#define IPU_CSI1_CPD_RC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003802C,0x00000000
+#define IPU_CSI1_CPD_RC_0__FULL          IPU_REGISTERS_OFFSET+0x0003802C,0xffffffff
+#define IPU_CSI1_CPD_RC_0__CSI1_CPD_RC_1 IPU_REGISTERS_OFFSET+0x0003802C,0x01FF0000
+#define IPU_CSI1_CPD_RC_0__CSI1_CPD_RC_0 IPU_REGISTERS_OFFSET+0x0003802C,0x000001FF
+
+#define IPU_CSI1_CPD_RC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038030
+#define IPU_CSI1_CPD_RC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038030,0x00000000
+#define IPU_CSI1_CPD_RC_1__FULL          IPU_REGISTERS_OFFSET+0x00038030,0xffffffff
+#define IPU_CSI1_CPD_RC_1__CSI1_CPD_RC_3 IPU_REGISTERS_OFFSET+0x00038030,0x01FF0000
+#define IPU_CSI1_CPD_RC_1__CSI1_CPD_RC_2 IPU_REGISTERS_OFFSET+0x00038030,0x000001FF
+
+#define IPU_CSI1_CPD_RC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038034
+#define IPU_CSI1_CPD_RC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038034,0x00000000
+#define IPU_CSI1_CPD_RC_2__FULL          IPU_REGISTERS_OFFSET+0x00038034,0xffffffff
+#define IPU_CSI1_CPD_RC_2__CSI1_CPD_RC_5 IPU_REGISTERS_OFFSET+0x00038034,0x01FF0000
+#define IPU_CSI1_CPD_RC_2__CSI1_CPD_RC_4 IPU_REGISTERS_OFFSET+0x00038034,0x000001FF
+
+#define IPU_CSI1_CPD_RC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038038
+#define IPU_CSI1_CPD_RC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038038,0x00000000
+#define IPU_CSI1_CPD_RC_3__FULL          IPU_REGISTERS_OFFSET+0x00038038,0xffffffff
+#define IPU_CSI1_CPD_RC_3__CSI1_CPD_RC_7 IPU_REGISTERS_OFFSET+0x00038038,0x01FF0000
+#define IPU_CSI1_CPD_RC_3__CSI1_CPD_RC_6 IPU_REGISTERS_OFFSET+0x00038038,0x000001FF
+
+#define IPU_CSI1_CPD_RC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003803C
+#define IPU_CSI1_CPD_RC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003803C,0x00000000
+#define IPU_CSI1_CPD_RC_4__FULL          IPU_REGISTERS_OFFSET+0x0003803C,0xffffffff
+#define IPU_CSI1_CPD_RC_4__CSI1_CPD_RC_9 IPU_REGISTERS_OFFSET+0x0003803C,0x01FF0000
+#define IPU_CSI1_CPD_RC_4__CSI1_CPD_RC_8 IPU_REGISTERS_OFFSET+0x0003803C,0x000001FF
+
+#define IPU_CSI1_CPD_RC_5__ADDR           IPU_REGISTERS_OFFSET+0x00038040
+#define IPU_CSI1_CPD_RC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00038040,0x00000000
+#define IPU_CSI1_CPD_RC_5__FULL           IPU_REGISTERS_OFFSET+0x00038040,0xffffffff
+#define IPU_CSI1_CPD_RC_5__CSI1_CPD_RC_11 IPU_REGISTERS_OFFSET+0x00038040,0x01FF0000
+#define IPU_CSI1_CPD_RC_5__CSI1_CPD_RC_10 IPU_REGISTERS_OFFSET+0x00038040,0x000001FF
+
+#define IPU_CSI1_CPD_RC_6__ADDR           IPU_REGISTERS_OFFSET+0x00038044
+#define IPU_CSI1_CPD_RC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00038044,0x00000000
+#define IPU_CSI1_CPD_RC_6__FULL           IPU_REGISTERS_OFFSET+0x00038044,0xffffffff
+#define IPU_CSI1_CPD_RC_6__CSI1_CPD_RC_13 IPU_REGISTERS_OFFSET+0x00038044,0x01FF0000
+#define IPU_CSI1_CPD_RC_6__CSI1_CPD_RC_12 IPU_REGISTERS_OFFSET+0x00038044,0x000001FF
+
+#define IPU_CSI1_CPD_RC_7__ADDR           IPU_REGISTERS_OFFSET+0x00038048
+#define IPU_CSI1_CPD_RC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00038048,0x00000000
+#define IPU_CSI1_CPD_RC_7__FULL           IPU_REGISTERS_OFFSET+0x00038048,0xffffffff
+#define IPU_CSI1_CPD_RC_7__CSI1_CPD_RC_15 IPU_REGISTERS_OFFSET+0x00038048,0x01FF0000
+#define IPU_CSI1_CPD_RC_7__CSI1_CPD_RC_14 IPU_REGISTERS_OFFSET+0x00038048,0x000001FF
+
+#define IPU_CSI1_CPD_RS_0__ADDR         IPU_REGISTERS_OFFSET+0x0003804C
+#define IPU_CSI1_CPD_RS_0__EMPTY        IPU_REGISTERS_OFFSET+0x0003804C,0x00000000
+#define IPU_CSI1_CPD_RS_0__FULL         IPU_REGISTERS_OFFSET+0x0003804C,0xffffffff
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS3 IPU_REGISTERS_OFFSET+0x0003804C,0xFF000000
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS2 IPU_REGISTERS_OFFSET+0x0003804C,0x00FF0000
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS1 IPU_REGISTERS_OFFSET+0x0003804C,0x0000FF00
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS0 IPU_REGISTERS_OFFSET+0x0003804C,0x000000FF
+
+#define IPU_CSI1_CPD_RS_1__ADDR         IPU_REGISTERS_OFFSET+0x00038050
+#define IPU_CSI1_CPD_RS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00038050,0x00000000
+#define IPU_CSI1_CPD_RS_1__FULL         IPU_REGISTERS_OFFSET+0x00038050,0xffffffff
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS7 IPU_REGISTERS_OFFSET+0x00038050,0xFF000000
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS6 IPU_REGISTERS_OFFSET+0x00038050,0x00FF0000
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS5 IPU_REGISTERS_OFFSET+0x00038050,0x0000FF00
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS4 IPU_REGISTERS_OFFSET+0x00038050,0x000000FF
+
+#define IPU_CSI1_CPD_RS_2__ADDR          IPU_REGISTERS_OFFSET+0x00038054
+#define IPU_CSI1_CPD_RS_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038054,0x00000000
+#define IPU_CSI1_CPD_RS_2__FULL          IPU_REGISTERS_OFFSET+0x00038054,0xffffffff
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS11 IPU_REGISTERS_OFFSET+0x00038054,0xFF000000
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS10 IPU_REGISTERS_OFFSET+0x00038054,0x00FF0000
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS9  IPU_REGISTERS_OFFSET+0x00038054,0x0000FF00
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS8  IPU_REGISTERS_OFFSET+0x00038054,0x000000FF
+
+#define IPU_CSI1_CPD_RS_3__ADDR          IPU_REGISTERS_OFFSET+0x00038058
+#define IPU_CSI1_CPD_RS_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038058,0x00000000
+#define IPU_CSI1_CPD_RS_3__FULL          IPU_REGISTERS_OFFSET+0x00038058,0xffffffff
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS15 IPU_REGISTERS_OFFSET+0x00038058,0xFF000000
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS14 IPU_REGISTERS_OFFSET+0x00038058,0x00FF0000
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS13 IPU_REGISTERS_OFFSET+0x00038058,0x0000FF00
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS12 IPU_REGISTERS_OFFSET+0x00038058,0x000000FF
+
+#define IPU_CSI1_CPD_GRC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003805C
+#define IPU_CSI1_CPD_GRC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003805C,0x00000000
+#define IPU_CSI1_CPD_GRC_0__FULL          IPU_REGISTERS_OFFSET+0x0003805C,0xffffffff
+#define IPU_CSI1_CPD_GRC_0__CSI1_CPD_GRC1 IPU_REGISTERS_OFFSET+0x0003805C,0x01FF0000
+#define IPU_CSI1_CPD_GRC_0__CSI1_CPD_GRC0 IPU_REGISTERS_OFFSET+0x0003805C,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038060
+#define IPU_CSI1_CPD_GRC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038060,0x00000000
+#define IPU_CSI1_CPD_GRC_1__FULL          IPU_REGISTERS_OFFSET+0x00038060,0xffffffff
+#define IPU_CSI1_CPD_GRC_1__CSI1_CPD_GRC3 IPU_REGISTERS_OFFSET+0x00038060,0x01FF0000
+#define IPU_CSI1_CPD_GRC_1__CSI1_CPD_GRC2 IPU_REGISTERS_OFFSET+0x00038060,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038064
+#define IPU_CSI1_CPD_GRC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038064,0x00000000
+#define IPU_CSI1_CPD_GRC_2__FULL          IPU_REGISTERS_OFFSET+0x00038064,0xffffffff
+#define IPU_CSI1_CPD_GRC_2__CSI1_CPD_GRC5 IPU_REGISTERS_OFFSET+0x00038064,0x01FF0000
+#define IPU_CSI1_CPD_GRC_2__CSI1_CPD_GRC4 IPU_REGISTERS_OFFSET+0x00038064,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038068
+#define IPU_CSI1_CPD_GRC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038068,0x00000000
+#define IPU_CSI1_CPD_GRC_3__FULL          IPU_REGISTERS_OFFSET+0x00038068,0xffffffff
+#define IPU_CSI1_CPD_GRC_3__CSI1_CPD_GRC7 IPU_REGISTERS_OFFSET+0x00038068,0x01FF0000
+#define IPU_CSI1_CPD_GRC_3__CSI1_CPD_GRC6 IPU_REGISTERS_OFFSET+0x00038068,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003806C
+#define IPU_CSI1_CPD_GRC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003806C,0x00000000
+#define IPU_CSI1_CPD_GRC_4__FULL          IPU_REGISTERS_OFFSET+0x0003806C,0xffffffff
+#define IPU_CSI1_CPD_GRC_4__CSI1_CPD_GRC9 IPU_REGISTERS_OFFSET+0x0003806C,0x01FF0000
+#define IPU_CSI1_CPD_GRC_4__CSI1_CPD_GRC8 IPU_REGISTERS_OFFSET+0x0003806C,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_5__ADDR           IPU_REGISTERS_OFFSET+0x00038070
+#define IPU_CSI1_CPD_GRC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00038070,0x00000000
+#define IPU_CSI1_CPD_GRC_5__FULL           IPU_REGISTERS_OFFSET+0x00038070,0xffffffff
+#define IPU_CSI1_CPD_GRC_5__CSI1_CPD_GRC11 IPU_REGISTERS_OFFSET+0x00038070,0x01FF0000
+#define IPU_CSI1_CPD_GRC_5__CSI1_CPD_GRC10 IPU_REGISTERS_OFFSET+0x00038070,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_6__ADDR           IPU_REGISTERS_OFFSET+0x00038074
+#define IPU_CSI1_CPD_GRC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00038074,0x00000000
+#define IPU_CSI1_CPD_GRC_6__FULL           IPU_REGISTERS_OFFSET+0x00038074,0xffffffff
+#define IPU_CSI1_CPD_GRC_6__CSI1_CPD_GRC13 IPU_REGISTERS_OFFSET+0x00038074,0x01FF0000
+#define IPU_CSI1_CPD_GRC_6__CSI1_CPD_GRC12 IPU_REGISTERS_OFFSET+0x00038074,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_7__ADDR           IPU_REGISTERS_OFFSET+0x00038078
+#define IPU_CSI1_CPD_GRC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00038078,0x00000000
+#define IPU_CSI1_CPD_GRC_7__FULL           IPU_REGISTERS_OFFSET+0x00038078,0xffffffff
+#define IPU_CSI1_CPD_GRC_7__CSI1_CPD_GRC15 IPU_REGISTERS_OFFSET+0x00038078,0x01FF0000
+#define IPU_CSI1_CPD_GRC_7__CSI1_CPD_GRC14 IPU_REGISTERS_OFFSET+0x00038078,0x000001FF
+
+#define IPU_CSI1_CPD_GRS_0__ADDR          IPU_REGISTERS_OFFSET+0x0003807C
+#define IPU_CSI1_CPD_GRS_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003807C,0x00000000
+#define IPU_CSI1_CPD_GRS_0__FULL          IPU_REGISTERS_OFFSET+0x0003807C,0xffffffff
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS3 IPU_REGISTERS_OFFSET+0x0003807C,0xFF000000
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS2 IPU_REGISTERS_OFFSET+0x0003807C,0x00FF0000
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS1 IPU_REGISTERS_OFFSET+0x0003807C,0x0000FF00
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS0 IPU_REGISTERS_OFFSET+0x0003807C,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_1__ADDR          IPU_REGISTERS_OFFSET+0x00038080
+#define IPU_CSI1_CPD_GRS_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038080,0x00000000
+#define IPU_CSI1_CPD_GRS_1__FULL          IPU_REGISTERS_OFFSET+0x00038080,0xffffffff
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS7 IPU_REGISTERS_OFFSET+0x00038080,0xFF000000
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS6 IPU_REGISTERS_OFFSET+0x00038080,0x00FF0000
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS5 IPU_REGISTERS_OFFSET+0x00038080,0x0000FF00
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS4 IPU_REGISTERS_OFFSET+0x00038080,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_2__ADDR           IPU_REGISTERS_OFFSET+0x00038084
+#define IPU_CSI1_CPD_GRS_2__EMPTY          IPU_REGISTERS_OFFSET+0x00038084,0x00000000
+#define IPU_CSI1_CPD_GRS_2__FULL           IPU_REGISTERS_OFFSET+0x00038084,0xffffffff
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS11 IPU_REGISTERS_OFFSET+0x00038084,0xFF000000
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS10 IPU_REGISTERS_OFFSET+0x00038084,0x00FF0000
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS9  IPU_REGISTERS_OFFSET+0x00038084,0x0000FF00
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS8  IPU_REGISTERS_OFFSET+0x00038084,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_3__ADDR           IPU_REGISTERS_OFFSET+0x00038088
+#define IPU_CSI1_CPD_GRS_3__EMPTY          IPU_REGISTERS_OFFSET+0x00038088,0x00000000
+#define IPU_CSI1_CPD_GRS_3__FULL           IPU_REGISTERS_OFFSET+0x00038088,0xffffffff
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS15 IPU_REGISTERS_OFFSET+0x00038088,0xFF000000
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS14 IPU_REGISTERS_OFFSET+0x00038088,0x00FF0000
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS13 IPU_REGISTERS_OFFSET+0x00038088,0x0000FF00
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS12 IPU_REGISTERS_OFFSET+0x00038088,0x000000FF
+
+#define IPU_CSI1_CPD_GBC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003808C
+#define IPU_CSI1_CPD_GBC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003808C,0x00000000
+#define IPU_CSI1_CPD_GBC_0__FULL          IPU_REGISTERS_OFFSET+0x0003808C,0xffffffff
+#define IPU_CSI1_CPD_GBC_0__CSI1_CPD_GBC1 IPU_REGISTERS_OFFSET+0x0003808C,0x01FF0000
+#define IPU_CSI1_CPD_GBC_0__CSI1_CPD_GBC0 IPU_REGISTERS_OFFSET+0x0003808C,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038090
+#define IPU_CSI1_CPD_GBC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038090,0x00000000
+#define IPU_CSI1_CPD_GBC_1__FULL          IPU_REGISTERS_OFFSET+0x00038090,0xffffffff
+#define IPU_CSI1_CPD_GBC_1__CSI1_CPD_GBC3 IPU_REGISTERS_OFFSET+0x00038090,0x01FF0000
+#define IPU_CSI1_CPD_GBC_1__CSI1_CPD_GBC2 IPU_REGISTERS_OFFSET+0x00038090,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038094
+#define IPU_CSI1_CPD_GBC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038094,0x00000000
+#define IPU_CSI1_CPD_GBC_2__FULL          IPU_REGISTERS_OFFSET+0x00038094,0xffffffff
+#define IPU_CSI1_CPD_GBC_2__CSI1_CPD_GBC5 IPU_REGISTERS_OFFSET+0x00038094,0x01FF0000
+#define IPU_CSI1_CPD_GBC_2__CSI1_CPD_GBC4 IPU_REGISTERS_OFFSET+0x00038094,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038098
+#define IPU_CSI1_CPD_GBC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038098,0x00000000
+#define IPU_CSI1_CPD_GBC_3__FULL          IPU_REGISTERS_OFFSET+0x00038098,0xffffffff
+#define IPU_CSI1_CPD_GBC_3__CSI1_CPD_GBC7 IPU_REGISTERS_OFFSET+0x00038098,0x01FF0000
+#define IPU_CSI1_CPD_GBC_3__CSI1_CPD_GBC6 IPU_REGISTERS_OFFSET+0x00038098,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003809C
+#define IPU_CSI1_CPD_GBC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003809C,0x00000000
+#define IPU_CSI1_CPD_GBC_4__FULL          IPU_REGISTERS_OFFSET+0x0003809C,0xffffffff
+#define IPU_CSI1_CPD_GBC_4__CSI1_CPD_GBC9 IPU_REGISTERS_OFFSET+0x0003809C,0x01FF0000
+#define IPU_CSI1_CPD_GBC_4__CSI1_CPD_GBC8 IPU_REGISTERS_OFFSET+0x0003809C,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_5__ADDR           IPU_REGISTERS_OFFSET+0x000380A0
+#define IPU_CSI1_CPD_GBC_5__EMPTY          IPU_REGISTERS_OFFSET+0x000380A0,0x00000000
+#define IPU_CSI1_CPD_GBC_5__FULL           IPU_REGISTERS_OFFSET+0x000380A0,0xffffffff
+#define IPU_CSI1_CPD_GBC_5__CSI1_CPD_GBC11 IPU_REGISTERS_OFFSET+0x000380A0,0x01FF0000
+#define IPU_CSI1_CPD_GBC_5__CSI1_CPD_GBC10 IPU_REGISTERS_OFFSET+0x000380A0,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_6__ADDR           IPU_REGISTERS_OFFSET+0x000380A4
+#define IPU_CSI1_CPD_GBC_6__EMPTY          IPU_REGISTERS_OFFSET+0x000380A4,0x00000000
+#define IPU_CSI1_CPD_GBC_6__FULL           IPU_REGISTERS_OFFSET+0x000380A4,0xffffffff
+#define IPU_CSI1_CPD_GBC_6__CSI1_CPD_GBC13 IPU_REGISTERS_OFFSET+0x000380A4,0x01FF0000
+#define IPU_CSI1_CPD_GBC_6__CSI1_CPD_GBC12 IPU_REGISTERS_OFFSET+0x000380A4,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_7__ADDR           IPU_REGISTERS_OFFSET+0x000380A8
+#define IPU_CSI1_CPD_GBC_7__EMPTY          IPU_REGISTERS_OFFSET+0x000380A8,0x00000000
+#define IPU_CSI1_CPD_GBC_7__FULL           IPU_REGISTERS_OFFSET+0x000380A8,0xffffffff
+#define IPU_CSI1_CPD_GBC_7__CSI1_CPD_GBC15 IPU_REGISTERS_OFFSET+0x000380A8,0x01FF0000
+#define IPU_CSI1_CPD_GBC_7__CSI1_CPD_GBC14 IPU_REGISTERS_OFFSET+0x000380A8,0x000001FF
+
+#define IPU_CSI1_CPD_GBS_0__ADDR          IPU_REGISTERS_OFFSET+0x000380AC
+#define IPU_CSI1_CPD_GBS_0__EMPTY         IPU_REGISTERS_OFFSET+0x000380AC,0x00000000
+#define IPU_CSI1_CPD_GBS_0__FULL          IPU_REGISTERS_OFFSET+0x000380AC,0xffffffff
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS3 IPU_REGISTERS_OFFSET+0x000380AC,0xFF000000
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS2 IPU_REGISTERS_OFFSET+0x000380AC,0x00FF0000
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS1 IPU_REGISTERS_OFFSET+0x000380AC,0x0000FF00
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS0 IPU_REGISTERS_OFFSET+0x000380AC,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_1__ADDR          IPU_REGISTERS_OFFSET+0x000380B0
+#define IPU_CSI1_CPD_GBS_1__EMPTY         IPU_REGISTERS_OFFSET+0x000380B0,0x00000000
+#define IPU_CSI1_CPD_GBS_1__FULL          IPU_REGISTERS_OFFSET+0x000380B0,0xffffffff
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS7 IPU_REGISTERS_OFFSET+0x000380B0,0xFF000000
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS6 IPU_REGISTERS_OFFSET+0x000380B0,0x00FF0000
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS5 IPU_REGISTERS_OFFSET+0x000380B0,0x0000FF00
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS4 IPU_REGISTERS_OFFSET+0x000380B0,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_2__ADDR           IPU_REGISTERS_OFFSET+0x000380B4
+#define IPU_CSI1_CPD_GBS_2__EMPTY          IPU_REGISTERS_OFFSET+0x000380B4,0x00000000
+#define IPU_CSI1_CPD_GBS_2__FULL           IPU_REGISTERS_OFFSET+0x000380B4,0xffffffff
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS11 IPU_REGISTERS_OFFSET+0x000380B4,0xFF000000
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS10 IPU_REGISTERS_OFFSET+0x000380B4,0x00FF0000
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS9  IPU_REGISTERS_OFFSET+0x000380B4,0x0000FF00
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS8  IPU_REGISTERS_OFFSET+0x000380B4,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_3__ADDR           IPU_REGISTERS_OFFSET+0x000380B8
+#define IPU_CSI1_CPD_GBS_3__EMPTY          IPU_REGISTERS_OFFSET+0x000380B8,0x00000000
+#define IPU_CSI1_CPD_GBS_3__FULL           IPU_REGISTERS_OFFSET+0x000380B8,0xffffffff
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS15 IPU_REGISTERS_OFFSET+0x000380B8,0xFF000000
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS14 IPU_REGISTERS_OFFSET+0x000380B8,0x00FF0000
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS13 IPU_REGISTERS_OFFSET+0x000380B8,0x0000FF00
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS12 IPU_REGISTERS_OFFSET+0x000380B8,0x000000FF
+
+#define IPU_CSI1_CPD_BC_0__ADDR         IPU_REGISTERS_OFFSET+0x000380BC
+#define IPU_CSI1_CPD_BC_0__EMPTY        IPU_REGISTERS_OFFSET+0x000380BC,0x00000000
+#define IPU_CSI1_CPD_BC_0__FULL         IPU_REGISTERS_OFFSET+0x000380BC,0xffffffff
+#define IPU_CSI1_CPD_BC_0__CSI1_CPD_BC1 IPU_REGISTERS_OFFSET+0x000380BC,0x01FF0000
+#define IPU_CSI1_CPD_BC_0__CSI1_CPD_BC0 IPU_REGISTERS_OFFSET+0x000380BC,0x000001FF
+
+#define IPU_CSI1_CPD_BC_1__ADDR         IPU_REGISTERS_OFFSET+0x000380C0
+#define IPU_CSI1_CPD_BC_1__EMPTY        IPU_REGISTERS_OFFSET+0x000380C0,0x00000000
+#define IPU_CSI1_CPD_BC_1__FULL         IPU_REGISTERS_OFFSET+0x000380C0,0xffffffff
+#define IPU_CSI1_CPD_BC_1__CSI1_CPD_BC3 IPU_REGISTERS_OFFSET+0x000380C0,0x01FF0000
+#define IPU_CSI1_CPD_BC_1__CSI1_CPD_BC2 IPU_REGISTERS_OFFSET+0x000380C0,0x000001FF
+
+#define IPU_CSI1_CPD_BC_2__ADDR         IPU_REGISTERS_OFFSET+0x000380C4
+#define IPU_CSI1_CPD_BC_2__EMPTY        IPU_REGISTERS_OFFSET+0x000380C4,0x00000000
+#define IPU_CSI1_CPD_BC_2__FULL         IPU_REGISTERS_OFFSET+0x000380C4,0xffffffff
+#define IPU_CSI1_CPD_BC_2__CSI1_CPD_BC5 IPU_REGISTERS_OFFSET+0x000380C4,0x01FF0000
+#define IPU_CSI1_CPD_BC_2__CSI1_CPD_BC4 IPU_REGISTERS_OFFSET+0x000380C4,0x000001FF
+
+#define IPU_CSI1_CPD_BC_3__ADDR         IPU_REGISTERS_OFFSET+0x000380C8
+#define IPU_CSI1_CPD_BC_3__EMPTY        IPU_REGISTERS_OFFSET+0x000380C8,0x00000000
+#define IPU_CSI1_CPD_BC_3__FULL         IPU_REGISTERS_OFFSET+0x000380C8,0xffffffff
+#define IPU_CSI1_CPD_BC_3__CSI1_CPD_BC7 IPU_REGISTERS_OFFSET+0x000380C8,0x01FF0000
+#define IPU_CSI1_CPD_BC_3__CSI1_CPD_BC6 IPU_REGISTERS_OFFSET+0x000380C8,0x000001FF
+
+#define IPU_CSI1_CPD_BC_4__ADDR         IPU_REGISTERS_OFFSET+0x000380CC
+#define IPU_CSI1_CPD_BC_4__EMPTY        IPU_REGISTERS_OFFSET+0x000380CC,0x00000000
+#define IPU_CSI1_CPD_BC_4__FULL         IPU_REGISTERS_OFFSET+0x000380CC,0xffffffff
+#define IPU_CSI1_CPD_BC_4__CSI1_CPD_BC9 IPU_REGISTERS_OFFSET+0x000380CC,0x01FF0000
+#define IPU_CSI1_CPD_BC_4__CSI1_CPD_BC8 IPU_REGISTERS_OFFSET+0x000380CC,0x000001FF
+
+#define IPU_CSI1_CPD_BC_5__ADDR          IPU_REGISTERS_OFFSET+0x000380D0
+#define IPU_CSI1_CPD_BC_5__EMPTY         IPU_REGISTERS_OFFSET+0x000380D0,0x00000000
+#define IPU_CSI1_CPD_BC_5__FULL          IPU_REGISTERS_OFFSET+0x000380D0,0xffffffff
+#define IPU_CSI1_CPD_BC_5__CSI1_CPD_BC11 IPU_REGISTERS_OFFSET+0x000380D0,0x01FF0000
+#define IPU_CSI1_CPD_BC_5__CSI1_CPD_BC10 IPU_REGISTERS_OFFSET+0x000380D0,0x000001FF
+
+#define IPU_CSI1_CPD_BC_6__ADDR          IPU_REGISTERS_OFFSET+0x000380D4
+#define IPU_CSI1_CPD_BC_6__EMPTY         IPU_REGISTERS_OFFSET+0x000380D4,0x00000000
+#define IPU_CSI1_CPD_BC_6__FULL          IPU_REGISTERS_OFFSET+0x000380D4,0xffffffff
+#define IPU_CSI1_CPD_BC_6__CSI1_CPD_BC13 IPU_REGISTERS_OFFSET+0x000380D4,0x01FF0000
+#define IPU_CSI1_CPD_BC_6__CSI1_CPD_BC12 IPU_REGISTERS_OFFSET+0x000380D4,0x000001FF
+
+#define IPU_CSI1_CPD_BC_7__ADDR          IPU_REGISTERS_OFFSET+0x000380D8
+#define IPU_CSI1_CPD_BC_7__EMPTY         IPU_REGISTERS_OFFSET+0x000380D8,0x00000000
+#define IPU_CSI1_CPD_BC_7__FULL          IPU_REGISTERS_OFFSET+0x000380D8,0xffffffff
+#define IPU_CSI1_CPD_BC_7__CSI1_CPD_BC15 IPU_REGISTERS_OFFSET+0x000380D8,0x01FF0000
+#define IPU_CSI1_CPD_BC_7__CSI1_CPD_BC14 IPU_REGISTERS_OFFSET+0x000380D8,0x000001FF
+
+#define IPU_CSI1_CPD_BS_0__ADDR         IPU_REGISTERS_OFFSET+0x000380DC
+#define IPU_CSI1_CPD_BS_0__EMPTY        IPU_REGISTERS_OFFSET+0x000380DC,0x00000000
+#define IPU_CSI1_CPD_BS_0__FULL         IPU_REGISTERS_OFFSET+0x000380DC,0xffffffff
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS3 IPU_REGISTERS_OFFSET+0x000380DC,0xFF000000
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS2 IPU_REGISTERS_OFFSET+0x000380DC,0x00FF0000
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS1 IPU_REGISTERS_OFFSET+0x000380DC,0x0000FF00
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS0 IPU_REGISTERS_OFFSET+0x000380DC,0x000000FF
+
+#define IPU_CSI1_CPD_BS_1__ADDR         IPU_REGISTERS_OFFSET+0x000380E0
+#define IPU_CSI1_CPD_BS_1__EMPTY        IPU_REGISTERS_OFFSET+0x000380E0,0x00000000
+#define IPU_CSI1_CPD_BS_1__FULL         IPU_REGISTERS_OFFSET+0x000380E0,0xffffffff
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS7 IPU_REGISTERS_OFFSET+0x000380E0,0xFF000000
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS6 IPU_REGISTERS_OFFSET+0x000380E0,0x00FF0000
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS5 IPU_REGISTERS_OFFSET+0x000380E0,0x0000FF00
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS4 IPU_REGISTERS_OFFSET+0x000380E0,0x000000FF
+
+#define IPU_CSI1_CPD_BS_2__ADDR          IPU_REGISTERS_OFFSET+0x000380E4
+#define IPU_CSI1_CPD_BS_2__EMPTY         IPU_REGISTERS_OFFSET+0x000380E4,0x00000000
+#define IPU_CSI1_CPD_BS_2__FULL          IPU_REGISTERS_OFFSET+0x000380E4,0xffffffff
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS11 IPU_REGISTERS_OFFSET+0x000380E4,0xFF000000
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS10 IPU_REGISTERS_OFFSET+0x000380E4,0x00FF0000
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS9  IPU_REGISTERS_OFFSET+0x000380E4,0x0000FF00
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS8  IPU_REGISTERS_OFFSET+0x000380E4,0x000000FF
+
+#define IPU_CSI1_CPD_BS_3__ADDR          IPU_REGISTERS_OFFSET+0x000380E8
+#define IPU_CSI1_CPD_BS_3__EMPTY         IPU_REGISTERS_OFFSET+0x000380E8,0x00000000
+#define IPU_CSI1_CPD_BS_3__FULL          IPU_REGISTERS_OFFSET+0x000380E8,0xffffffff
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS15 IPU_REGISTERS_OFFSET+0x000380E8,0xFF000000
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS14 IPU_REGISTERS_OFFSET+0x000380E8,0x00FF0000
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS13 IPU_REGISTERS_OFFSET+0x000380E8,0x0000FF00
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS12 IPU_REGISTERS_OFFSET+0x000380E8,0x000000FF
+
+#define IPU_CSI1_CPD_OFFSET1__ADDR               IPU_REGISTERS_OFFSET+0x000380EC
+#define IPU_CSI1_CPD_OFFSET1__EMPTY              IPU_REGISTERS_OFFSET+0x000380EC,0x00000000
+#define IPU_CSI1_CPD_OFFSET1__FULL               IPU_REGISTERS_OFFSET+0x000380EC,0xffffffff
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_B_OFFSET  IPU_REGISTERS_OFFSET+0x000380EC,0x3FF00000
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_GB_OFFSET IPU_REGISTERS_OFFSET+0x000380EC,0x000FFC00
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_GR_OFFSET IPU_REGISTERS_OFFSET+0x000380EC,0x000003FF
+
+#define IPU_CSI1_CPD_OFFSET2__ADDR              IPU_REGISTERS_OFFSET+0x000380F0
+#define IPU_CSI1_CPD_OFFSET2__EMPTY             IPU_REGISTERS_OFFSET+0x000380F0,0x00000000
+#define IPU_CSI1_CPD_OFFSET2__FULL              IPU_REGISTERS_OFFSET+0x000380F0,0xffffffff
+#define IPU_CSI1_CPD_OFFSET2__CSI1_CPD_R_OFFSET IPU_REGISTERS_OFFSET+0x000380F0,0x000003FF
+
+#define IPU_DI0_GENERAL__ADDR                  IPU_REGISTERS_OFFSET+0x00040000
+#define IPU_DI0_GENERAL__EMPTY                 IPU_REGISTERS_OFFSET+0x00040000,0x00000000
+#define IPU_DI0_GENERAL__FULL                  IPU_REGISTERS_OFFSET+0x00040000,0xffffffff
+#define IPU_DI0_GENERAL__DI0_PIN8_PIN15_SEL    IPU_REGISTERS_OFFSET+0x00040000,0x80000000
+#define IPU_DI0_GENERAL__DI0_DISP_Y_SEL        IPU_REGISTERS_OFFSET+0x00040000,0x70000000
+#define IPU_DI0_GENERAL__DI0_CLOCK_STOP_MODE   IPU_REGISTERS_OFFSET+0x00040000,0x0F000000
+#define IPU_DI0_GENERAL__DI0_DISP_CLOCK_INIT   IPU_REGISTERS_OFFSET+0x00040000,0x00800000
+#define IPU_DI0_GENERAL__DI0_MASK_SEL          IPU_REGISTERS_OFFSET+0x00040000,0x00400000
+#define IPU_DI0_GENERAL__DI0_VSYNC_EXT         IPU_REGISTERS_OFFSET+0x00040000,0x00200000
+#define IPU_DI0_GENERAL__DI0_CLK_EXT           IPU_REGISTERS_OFFSET+0x00040000,0x00100000
+#define IPU_DI0_GENERAL__DI0_WATCHDOG_MODE     IPU_REGISTERS_OFFSET+0x00040000,0x000C0000
+#define IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK IPU_REGISTERS_OFFSET+0x00040000,0x00020000
+#define IPU_DI0_GENERAL__DI0_SYNC_COUNT_SEL    IPU_REGISTERS_OFFSET+0x00040000,0x0000F000
+#define IPU_DI0_GENERAL__DI0_ERR_TREATMENT     IPU_REGISTERS_OFFSET+0x00040000,0x00000800
+#define IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00040000,0x00000400
+#define IPU_DI0_GENERAL__DI0_POLARITY_CS1      IPU_REGISTERS_OFFSET+0x00040000,0x00000200
+#define IPU_DI0_GENERAL__DI0_POLARITY_CS0      IPU_REGISTERS_OFFSET+0x00040000,0x00000100
+#define IPU_DI0_GENERAL__DI0_POLARITY_8        IPU_REGISTERS_OFFSET+0x00040000,0x00000080
+#define IPU_DI0_GENERAL__DI0_POLARITY_7        IPU_REGISTERS_OFFSET+0x00040000,0x00000040
+#define IPU_DI0_GENERAL__DI0_POLARITY_6        IPU_REGISTERS_OFFSET+0x00040000,0x00000020
+#define IPU_DI0_GENERAL__DI0_POLARITY_5        IPU_REGISTERS_OFFSET+0x00040000,0x00000010
+#define IPU_DI0_GENERAL__DI0_POLARITY_4        IPU_REGISTERS_OFFSET+0x00040000,0x00000008
+#define IPU_DI0_GENERAL__DI0_POLARITY_3        IPU_REGISTERS_OFFSET+0x00040000,0x00000004
+#define IPU_DI0_GENERAL__DI0_POLARITY_2        IPU_REGISTERS_OFFSET+0x00040000,0x00000002
+#define IPU_DI0_GENERAL__DI0_POLARITY_1        IPU_REGISTERS_OFFSET+0x00040000,0x00000001
+
+#define IPU_DI0_BS_CLKGEN0__ADDR                IPU_REGISTERS_OFFSET+0x00040004
+#define IPU_DI0_BS_CLKGEN0__EMPTY               IPU_REGISTERS_OFFSET+0x00040004,0x00000000
+#define IPU_DI0_BS_CLKGEN0__FULL                IPU_REGISTERS_OFFSET+0x00040004,0xffffffff
+#define IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET IPU_REGISTERS_OFFSET+0x00040004,0x01FF0000
+#define IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD IPU_REGISTERS_OFFSET+0x00040004,0x00000FFF
+
+#define IPU_DI0_BS_CLKGEN1__ADDR              IPU_REGISTERS_OFFSET+0x00040008
+#define IPU_DI0_BS_CLKGEN1__EMPTY             IPU_REGISTERS_OFFSET+0x00040008,0x00000000
+#define IPU_DI0_BS_CLKGEN1__FULL              IPU_REGISTERS_OFFSET+0x00040008,0xffffffff
+#define IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN IPU_REGISTERS_OFFSET+0x00040008,0x01FF0000
+#define IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP   IPU_REGISTERS_OFFSET+0x00040008,0x000001FF
+
+#define IPU_DI0_SW_GEN0_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004000C
+#define IPU_DI0_SW_GEN0_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004000C,0x00000000
+#define IPU_DI0_SW_GEN0_1__FULL                    IPU_REGISTERS_OFFSET+0x0004000C,0xffffffff
+#define IPU_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1      IPU_REGISTERS_OFFSET+0x0004000C,0x7FF80000
+#define IPU_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1    IPU_REGISTERS_OFFSET+0x0004000C,0x00070000
+#define IPU_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1      IPU_REGISTERS_OFFSET+0x0004000C,0x00007FF8
+#define IPU_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1 IPU_REGISTERS_OFFSET+0x0004000C,0x00000007
+
+#define IPU_DI0_SW_GEN0_2__ADDR                    IPU_REGISTERS_OFFSET+0x00040010
+#define IPU_DI0_SW_GEN0_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00040010,0x00000000
+#define IPU_DI0_SW_GEN0_2__FULL                    IPU_REGISTERS_OFFSET+0x00040010,0xffffffff
+#define IPU_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2      IPU_REGISTERS_OFFSET+0x00040010,0x7FF80000
+#define IPU_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2    IPU_REGISTERS_OFFSET+0x00040010,0x00070000
+#define IPU_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2      IPU_REGISTERS_OFFSET+0x00040010,0x00007FF8
+#define IPU_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2 IPU_REGISTERS_OFFSET+0x00040010,0x00000007
+
+#define IPU_DI0_SW_GEN0_3__ADDR                    IPU_REGISTERS_OFFSET+0x00040014
+#define IPU_DI0_SW_GEN0_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00040014,0x00000000
+#define IPU_DI0_SW_GEN0_3__FULL                    IPU_REGISTERS_OFFSET+0x00040014,0xffffffff
+#define IPU_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3      IPU_REGISTERS_OFFSET+0x00040014,0x7FF80000
+#define IPU_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3    IPU_REGISTERS_OFFSET+0x00040014,0x00070000
+#define IPU_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3      IPU_REGISTERS_OFFSET+0x00040014,0x00007FF8
+#define IPU_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3 IPU_REGISTERS_OFFSET+0x00040014,0x00000007
+
+#define IPU_DI0_SW_GEN0_4__ADDR                    IPU_REGISTERS_OFFSET+0x00040018
+#define IPU_DI0_SW_GEN0_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00040018,0x00000000
+#define IPU_DI0_SW_GEN0_4__FULL                    IPU_REGISTERS_OFFSET+0x00040018,0xffffffff
+#define IPU_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4      IPU_REGISTERS_OFFSET+0x00040018,0x7FF80000
+#define IPU_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4    IPU_REGISTERS_OFFSET+0x00040018,0x00070000
+#define IPU_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4      IPU_REGISTERS_OFFSET+0x00040018,0x00007FF8
+#define IPU_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4 IPU_REGISTERS_OFFSET+0x00040018,0x00000007
+
+#define IPU_DI0_SW_GEN0_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004001C
+#define IPU_DI0_SW_GEN0_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004001C,0x00000000
+#define IPU_DI0_SW_GEN0_5__FULL                    IPU_REGISTERS_OFFSET+0x0004001C,0xffffffff
+#define IPU_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5      IPU_REGISTERS_OFFSET+0x0004001C,0x7FF80000
+#define IPU_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5    IPU_REGISTERS_OFFSET+0x0004001C,0x00070000
+#define IPU_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5      IPU_REGISTERS_OFFSET+0x0004001C,0x00007FF8
+#define IPU_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5 IPU_REGISTERS_OFFSET+0x0004001C,0x00000007
+
+#define IPU_DI0_SW_GEN0_6__ADDR                    IPU_REGISTERS_OFFSET+0x00040020
+#define IPU_DI0_SW_GEN0_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00040020,0x00000000
+#define IPU_DI0_SW_GEN0_6__FULL                    IPU_REGISTERS_OFFSET+0x00040020,0xffffffff
+#define IPU_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6      IPU_REGISTERS_OFFSET+0x00040020,0x7FF80000
+#define IPU_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6    IPU_REGISTERS_OFFSET+0x00040020,0x00070000
+#define IPU_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6      IPU_REGISTERS_OFFSET+0x00040020,0x00007FF8
+#define IPU_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6 IPU_REGISTERS_OFFSET+0x00040020,0x00000007
+
+#define IPU_DI0_SW_GEN0_7__ADDR                    IPU_REGISTERS_OFFSET+0x00040024
+#define IPU_DI0_SW_GEN0_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00040024,0x00000000
+#define IPU_DI0_SW_GEN0_7__FULL                    IPU_REGISTERS_OFFSET+0x00040024,0xffffffff
+#define IPU_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7      IPU_REGISTERS_OFFSET+0x00040024,0x7FF80000
+#define IPU_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7    IPU_REGISTERS_OFFSET+0x00040024,0x00070000
+#define IPU_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7      IPU_REGISTERS_OFFSET+0x00040024,0x00007FF8
+#define IPU_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7 IPU_REGISTERS_OFFSET+0x00040024,0x00000007
+
+#define IPU_DI0_SW_GEN0_8__ADDR                    IPU_REGISTERS_OFFSET+0x00040028
+#define IPU_DI0_SW_GEN0_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00040028,0x00000000
+#define IPU_DI0_SW_GEN0_8__FULL                    IPU_REGISTERS_OFFSET+0x00040028,0xffffffff
+#define IPU_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8      IPU_REGISTERS_OFFSET+0x00040028,0x7FF80000
+#define IPU_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8    IPU_REGISTERS_OFFSET+0x00040028,0x00070000
+#define IPU_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8      IPU_REGISTERS_OFFSET+0x00040028,0x00007FF8
+#define IPU_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8 IPU_REGISTERS_OFFSET+0x00040028,0x00000007
+
+#define IPU_DI0_SW_GEN0_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004002C
+#define IPU_DI0_SW_GEN0_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004002C,0x00000000
+#define IPU_DI0_SW_GEN0_9__FULL                    IPU_REGISTERS_OFFSET+0x0004002C,0xffffffff
+#define IPU_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9      IPU_REGISTERS_OFFSET+0x0004002C,0x7FF80000
+#define IPU_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9    IPU_REGISTERS_OFFSET+0x0004002C,0x00070000
+#define IPU_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9      IPU_REGISTERS_OFFSET+0x0004002C,0x00007FF8
+#define IPU_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9 IPU_REGISTERS_OFFSET+0x0004002C,0x00000007
+
+#define IPU_DI0_SW_GEN1_1__ADDR                           IPU_REGISTERS_OFFSET+0x00040030
+#define IPU_DI0_SW_GEN1_1__EMPTY                          IPU_REGISTERS_OFFSET+0x00040030,0x00000000
+#define IPU_DI0_SW_GEN1_1__FULL                           IPU_REGISTERS_OFFSET+0x00040030,0xffffffff
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1      IPU_REGISTERS_OFFSET+0x00040030,0x60000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1          IPU_REGISTERS_OFFSET+0x00040030,0x10000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1              IPU_REGISTERS_OFFSET+0x00040030,0x0E000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                 IPU_REGISTERS_OFFSET+0x00040030,0x01FF0000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1 IPU_REGISTERS_OFFSET+0x00040030,0x00007000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1     IPU_REGISTERS_OFFSET+0x00040030,0x00000E00
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_UP_1                   IPU_REGISTERS_OFFSET+0x00040030,0x000001FF
+
+#define IPU_DI0_SW_GEN1_2__ADDR                           IPU_REGISTERS_OFFSET+0x00040034
+#define IPU_DI0_SW_GEN1_2__EMPTY                          IPU_REGISTERS_OFFSET+0x00040034,0x00000000
+#define IPU_DI0_SW_GEN1_2__FULL                           IPU_REGISTERS_OFFSET+0x00040034,0xffffffff
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2      IPU_REGISTERS_OFFSET+0x00040034,0x60000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2          IPU_REGISTERS_OFFSET+0x00040034,0x10000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2              IPU_REGISTERS_OFFSET+0x00040034,0x0E000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                 IPU_REGISTERS_OFFSET+0x00040034,0x01FF0000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2 IPU_REGISTERS_OFFSET+0x00040034,0x00007000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2     IPU_REGISTERS_OFFSET+0x00040034,0x00000E00
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_UP_2                   IPU_REGISTERS_OFFSET+0x00040034,0x000001FF
+
+#define IPU_DI0_SW_GEN1_3__ADDR                           IPU_REGISTERS_OFFSET+0x00040038
+#define IPU_DI0_SW_GEN1_3__EMPTY                          IPU_REGISTERS_OFFSET+0x00040038,0x00000000
+#define IPU_DI0_SW_GEN1_3__FULL                           IPU_REGISTERS_OFFSET+0x00040038,0xffffffff
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3      IPU_REGISTERS_OFFSET+0x00040038,0x60000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3          IPU_REGISTERS_OFFSET+0x00040038,0x10000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3              IPU_REGISTERS_OFFSET+0x00040038,0x0E000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                 IPU_REGISTERS_OFFSET+0x00040038,0x01FF0000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3 IPU_REGISTERS_OFFSET+0x00040038,0x00007000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3     IPU_REGISTERS_OFFSET+0x00040038,0x00000E00
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_UP_3                   IPU_REGISTERS_OFFSET+0x00040038,0x000001FF
+
+#define IPU_DI0_SW_GEN1_4__ADDR                           IPU_REGISTERS_OFFSET+0x0004003C
+#define IPU_DI0_SW_GEN1_4__EMPTY                          IPU_REGISTERS_OFFSET+0x0004003C,0x00000000
+#define IPU_DI0_SW_GEN1_4__FULL                           IPU_REGISTERS_OFFSET+0x0004003C,0xffffffff
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4      IPU_REGISTERS_OFFSET+0x0004003C,0x60000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4          IPU_REGISTERS_OFFSET+0x0004003C,0x10000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4              IPU_REGISTERS_OFFSET+0x0004003C,0x0E000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                 IPU_REGISTERS_OFFSET+0x0004003C,0x01FF0000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4 IPU_REGISTERS_OFFSET+0x0004003C,0x00007000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4     IPU_REGISTERS_OFFSET+0x0004003C,0x00000E00
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_UP_4                   IPU_REGISTERS_OFFSET+0x0004003C,0x000001FF
+
+#define IPU_DI0_SW_GEN1_5__ADDR                           IPU_REGISTERS_OFFSET+0x00040040
+#define IPU_DI0_SW_GEN1_5__EMPTY                          IPU_REGISTERS_OFFSET+0x00040040,0x00000000
+#define IPU_DI0_SW_GEN1_5__FULL                           IPU_REGISTERS_OFFSET+0x00040040,0xffffffff
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5      IPU_REGISTERS_OFFSET+0x00040040,0x60000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5          IPU_REGISTERS_OFFSET+0x00040040,0x10000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5              IPU_REGISTERS_OFFSET+0x00040040,0x0E000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                 IPU_REGISTERS_OFFSET+0x00040040,0x01FF0000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5 IPU_REGISTERS_OFFSET+0x00040040,0x00007000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5     IPU_REGISTERS_OFFSET+0x00040040,0x00000E00
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_UP_5                   IPU_REGISTERS_OFFSET+0x00040040,0x000001FF
+
+#define IPU_DI0_SW_GEN1_6__ADDR                           IPU_REGISTERS_OFFSET+0x00040044
+#define IPU_DI0_SW_GEN1_6__EMPTY                          IPU_REGISTERS_OFFSET+0x00040044,0x00000000
+#define IPU_DI0_SW_GEN1_6__FULL                           IPU_REGISTERS_OFFSET+0x00040044,0xffffffff
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6      IPU_REGISTERS_OFFSET+0x00040044,0x60000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6          IPU_REGISTERS_OFFSET+0x00040044,0x10000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6              IPU_REGISTERS_OFFSET+0x00040044,0x0E000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                 IPU_REGISTERS_OFFSET+0x00040044,0x01FF0000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6 IPU_REGISTERS_OFFSET+0x00040044,0x00007000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6     IPU_REGISTERS_OFFSET+0x00040044,0x00000E00
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_UP_6                   IPU_REGISTERS_OFFSET+0x00040044,0x000001FF
+
+#define IPU_DI0_SW_GEN1_7__ADDR                           IPU_REGISTERS_OFFSET+0x00040048
+#define IPU_DI0_SW_GEN1_7__EMPTY                          IPU_REGISTERS_OFFSET+0x00040048,0x00000000
+#define IPU_DI0_SW_GEN1_7__FULL                           IPU_REGISTERS_OFFSET+0x00040048,0xffffffff
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7      IPU_REGISTERS_OFFSET+0x00040048,0x60000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7          IPU_REGISTERS_OFFSET+0x00040048,0x10000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7              IPU_REGISTERS_OFFSET+0x00040048,0x0E000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                 IPU_REGISTERS_OFFSET+0x00040048,0x01FF0000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7 IPU_REGISTERS_OFFSET+0x00040048,0x00007000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7     IPU_REGISTERS_OFFSET+0x00040048,0x00000E00
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_UP_7                   IPU_REGISTERS_OFFSET+0x00040048,0x000001FF
+
+#define IPU_DI0_SW_GEN1_8__ADDR                           IPU_REGISTERS_OFFSET+0x0004004C
+#define IPU_DI0_SW_GEN1_8__EMPTY                          IPU_REGISTERS_OFFSET+0x0004004C,0x00000000
+#define IPU_DI0_SW_GEN1_8__FULL                           IPU_REGISTERS_OFFSET+0x0004004C,0xffffffff
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8      IPU_REGISTERS_OFFSET+0x0004004C,0x60000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8          IPU_REGISTERS_OFFSET+0x0004004C,0x10000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8              IPU_REGISTERS_OFFSET+0x0004004C,0x0E000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                 IPU_REGISTERS_OFFSET+0x0004004C,0x01FF0000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8 IPU_REGISTERS_OFFSET+0x0004004C,0x00007000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8     IPU_REGISTERS_OFFSET+0x0004004C,0x00000E00
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_UP_8                   IPU_REGISTERS_OFFSET+0x0004004C,0x000001FF
+
+#define IPU_DI0_SW_GEN1_9__ADDR                  IPU_REGISTERS_OFFSET+0x00040050
+#define IPU_DI0_SW_GEN1_9__EMPTY                 IPU_REGISTERS_OFFSET+0x00040050,0x00000000
+#define IPU_DI0_SW_GEN1_9__FULL                  IPU_REGISTERS_OFFSET+0x00040050,0xffffffff
+#define IPU_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9     IPU_REGISTERS_OFFSET+0x00040050,0xE0000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9 IPU_REGISTERS_OFFSET+0x00040050,0x10000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9     IPU_REGISTERS_OFFSET+0x00040050,0x0E000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_DOWN_9        IPU_REGISTERS_OFFSET+0x00040050,0x01FF0000
+#define IPU_DI0_SW_GEN1_9__DI0_TAG_SEL_9         IPU_REGISTERS_OFFSET+0x00040050,0x00008000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_UP_9          IPU_REGISTERS_OFFSET+0x00040050,0x000001FF
+
+#define IPU_DI0_SYNC_AS_GEN__ADDR              IPU_REGISTERS_OFFSET+0x00040054
+#define IPU_DI0_SYNC_AS_GEN__EMPTY             IPU_REGISTERS_OFFSET+0x00040054,0x00000000
+#define IPU_DI0_SYNC_AS_GEN__FULL              IPU_REGISTERS_OFFSET+0x00040054,0xffffffff
+#define IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN IPU_REGISTERS_OFFSET+0x00040054,0x10000000
+#define IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00040054,0x0000E000
+#define IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START    IPU_REGISTERS_OFFSET+0x00040054,0x00000FFF
+
+#define IPU_DI0_DW_GEN_0__ADDR                  IPU_REGISTERS_OFFSET+0x00040058
+#define IPU_DI0_DW_GEN_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00040058,0x00000000
+#define IPU_DI0_DW_GEN_0__FULL                  IPU_REGISTERS_OFFSET+0x00040058,0xffffffff
+#define IPU_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0     IPU_REGISTERS_OFFSET+0x00040058,0xFF000000
+#define IPU_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0 IPU_REGISTERS_OFFSET+0x00040058,0x00FF0000
+#define IPU_DI0_DW_GEN_0__DI0_CST_0             IPU_REGISTERS_OFFSET+0x00040058,0x0000C000
+#define IPU_DI0_DW_GEN_0__DI0_PT_6_0            IPU_REGISTERS_OFFSET+0x00040058,0x00003000
+#define IPU_DI0_DW_GEN_0__DI0_PT_5_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000C00
+#define IPU_DI0_DW_GEN_0__DI0_PT_4_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000300
+#define IPU_DI0_DW_GEN_0__DI0_PT_3_0            IPU_REGISTERS_OFFSET+0x00040058,0x000000C0
+#define IPU_DI0_DW_GEN_0__DI0_PT_2_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000030
+#define IPU_DI0_DW_GEN_0__DI0_PT_1_0            IPU_REGISTERS_OFFSET+0x00040058,0x0000000C
+#define IPU_DI0_DW_GEN_0__DI0_PT_0_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000003
+
+#define IPU_DI0_DW_GEN_1__ADDR                  IPU_REGISTERS_OFFSET+0x0004005C
+#define IPU_DI0_DW_GEN_1__EMPTY                 IPU_REGISTERS_OFFSET+0x0004005C,0x00000000
+#define IPU_DI0_DW_GEN_1__FULL                  IPU_REGISTERS_OFFSET+0x0004005C,0xffffffff
+#define IPU_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1     IPU_REGISTERS_OFFSET+0x0004005C,0xFF000000
+#define IPU_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1 IPU_REGISTERS_OFFSET+0x0004005C,0x00FF0000
+#define IPU_DI0_DW_GEN_1__DI0_CST_1             IPU_REGISTERS_OFFSET+0x0004005C,0x0000C000
+#define IPU_DI0_DW_GEN_1__DI0_PT_6_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00003000
+#define IPU_DI0_DW_GEN_1__DI0_PT_5_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000C00
+#define IPU_DI0_DW_GEN_1__DI0_PT_4_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000300
+#define IPU_DI0_DW_GEN_1__DI0_PT_3_1            IPU_REGISTERS_OFFSET+0x0004005C,0x000000C0
+#define IPU_DI0_DW_GEN_1__DI0_PT_2_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000030
+#define IPU_DI0_DW_GEN_1__DI0_PT_1_1            IPU_REGISTERS_OFFSET+0x0004005C,0x0000000C
+#define IPU_DI0_DW_GEN_1__DI0_PT_0_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000003
+
+#define IPU_DI0_DW_GEN_2__ADDR                  IPU_REGISTERS_OFFSET+0x00040060
+#define IPU_DI0_DW_GEN_2__EMPTY                 IPU_REGISTERS_OFFSET+0x00040060,0x00000000
+#define IPU_DI0_DW_GEN_2__FULL                  IPU_REGISTERS_OFFSET+0x00040060,0xffffffff
+#define IPU_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2     IPU_REGISTERS_OFFSET+0x00040060,0xFF000000
+#define IPU_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2 IPU_REGISTERS_OFFSET+0x00040060,0x00FF0000
+#define IPU_DI0_DW_GEN_2__DI0_CST_2             IPU_REGISTERS_OFFSET+0x00040060,0x0000C000
+#define IPU_DI0_DW_GEN_2__DI0_PT_6_2            IPU_REGISTERS_OFFSET+0x00040060,0x00003000
+#define IPU_DI0_DW_GEN_2__DI0_PT_5_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000C00
+#define IPU_DI0_DW_GEN_2__DI0_PT_4_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000300
+#define IPU_DI0_DW_GEN_2__DI0_PT_3_2            IPU_REGISTERS_OFFSET+0x00040060,0x000000C0
+#define IPU_DI0_DW_GEN_2__DI0_PT_2_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000030
+#define IPU_DI0_DW_GEN_2__DI0_PT_1_2            IPU_REGISTERS_OFFSET+0x00040060,0x0000000C
+#define IPU_DI0_DW_GEN_2__DI0_PT_0_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000003
+
+#define IPU_DI0_DW_GEN_3__ADDR                  IPU_REGISTERS_OFFSET+0x00040064
+#define IPU_DI0_DW_GEN_3__EMPTY                 IPU_REGISTERS_OFFSET+0x00040064,0x00000000
+#define IPU_DI0_DW_GEN_3__FULL                  IPU_REGISTERS_OFFSET+0x00040064,0xffffffff
+#define IPU_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3     IPU_REGISTERS_OFFSET+0x00040064,0xFF000000
+#define IPU_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3 IPU_REGISTERS_OFFSET+0x00040064,0x00FF0000
+#define IPU_DI0_DW_GEN_3__DI0_CST_3             IPU_REGISTERS_OFFSET+0x00040064,0x0000C000
+#define IPU_DI0_DW_GEN_3__DI0_PT_6_3            IPU_REGISTERS_OFFSET+0x00040064,0x00003000
+#define IPU_DI0_DW_GEN_3__DI0_PT_5_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000C00
+#define IPU_DI0_DW_GEN_3__DI0_PT_4_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000300
+#define IPU_DI0_DW_GEN_3__DI0_PT_3_3            IPU_REGISTERS_OFFSET+0x00040064,0x000000C0
+#define IPU_DI0_DW_GEN_3__DI0_PT_2_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000030
+#define IPU_DI0_DW_GEN_3__DI0_PT_1_3            IPU_REGISTERS_OFFSET+0x00040064,0x0000000C
+#define IPU_DI0_DW_GEN_3__DI0_PT_0_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000003
+
+#define IPU_DI0_DW_GEN_4__ADDR                  IPU_REGISTERS_OFFSET+0x00040068
+#define IPU_DI0_DW_GEN_4__EMPTY                 IPU_REGISTERS_OFFSET+0x00040068,0x00000000
+#define IPU_DI0_DW_GEN_4__FULL                  IPU_REGISTERS_OFFSET+0x00040068,0xffffffff
+#define IPU_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4     IPU_REGISTERS_OFFSET+0x00040068,0xFF000000
+#define IPU_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4 IPU_REGISTERS_OFFSET+0x00040068,0x00FF0000
+#define IPU_DI0_DW_GEN_4__DI0_CST_4             IPU_REGISTERS_OFFSET+0x00040068,0x0000C000
+#define IPU_DI0_DW_GEN_4__DI0_PT_6_4            IPU_REGISTERS_OFFSET+0x00040068,0x00003000
+#define IPU_DI0_DW_GEN_4__DI0_PT_5_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000C00
+#define IPU_DI0_DW_GEN_4__DI0_PT_4_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000300
+#define IPU_DI0_DW_GEN_4__DI0_PT_3_4            IPU_REGISTERS_OFFSET+0x00040068,0x000000C0
+#define IPU_DI0_DW_GEN_4__DI0_PT_2_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000030
+#define IPU_DI0_DW_GEN_4__DI0_PT_1_4            IPU_REGISTERS_OFFSET+0x00040068,0x0000000C
+#define IPU_DI0_DW_GEN_4__DI0_PT_0_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000003
+
+#define IPU_DI0_DW_GEN_5__ADDR                  IPU_REGISTERS_OFFSET+0x0004006C
+#define IPU_DI0_DW_GEN_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0004006C,0x00000000
+#define IPU_DI0_DW_GEN_5__FULL                  IPU_REGISTERS_OFFSET+0x0004006C,0xffffffff
+#define IPU_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5     IPU_REGISTERS_OFFSET+0x0004006C,0xFF000000
+#define IPU_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5 IPU_REGISTERS_OFFSET+0x0004006C,0x00FF0000
+#define IPU_DI0_DW_GEN_5__DI0_CST_5             IPU_REGISTERS_OFFSET+0x0004006C,0x0000C000
+#define IPU_DI0_DW_GEN_5__DI0_PT_6_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00003000
+#define IPU_DI0_DW_GEN_5__DI0_PT_5_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000C00
+#define IPU_DI0_DW_GEN_5__DI0_PT_4_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000300
+#define IPU_DI0_DW_GEN_5__DI0_PT_3_5            IPU_REGISTERS_OFFSET+0x0004006C,0x000000C0
+#define IPU_DI0_DW_GEN_5__DI0_PT_2_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000030
+#define IPU_DI0_DW_GEN_5__DI0_PT_1_5            IPU_REGISTERS_OFFSET+0x0004006C,0x0000000C
+#define IPU_DI0_DW_GEN_5__DI0_PT_0_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000003
+
+#define IPU_DI0_DW_GEN_6__ADDR                  IPU_REGISTERS_OFFSET+0x00040070
+#define IPU_DI0_DW_GEN_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00040070,0x00000000
+#define IPU_DI0_DW_GEN_6__FULL                  IPU_REGISTERS_OFFSET+0x00040070,0xffffffff
+#define IPU_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6     IPU_REGISTERS_OFFSET+0x00040070,0xFF000000
+#define IPU_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6 IPU_REGISTERS_OFFSET+0x00040070,0x00FF0000
+#define IPU_DI0_DW_GEN_6__DI0_CST_6             IPU_REGISTERS_OFFSET+0x00040070,0x0000C000
+#define IPU_DI0_DW_GEN_6__DI0_PT_6_6            IPU_REGISTERS_OFFSET+0x00040070,0x00003000
+#define IPU_DI0_DW_GEN_6__DI0_PT_5_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000C00
+#define IPU_DI0_DW_GEN_6__DI0_PT_4_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000300
+#define IPU_DI0_DW_GEN_6__DI0_PT_3_6            IPU_REGISTERS_OFFSET+0x00040070,0x000000C0
+#define IPU_DI0_DW_GEN_6__DI0_PT_2_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000030
+#define IPU_DI0_DW_GEN_6__DI0_PT_1_6            IPU_REGISTERS_OFFSET+0x00040070,0x0000000C
+#define IPU_DI0_DW_GEN_6__DI0_PT_0_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000003
+
+#define IPU_DI0_DW_GEN_7__ADDR                  IPU_REGISTERS_OFFSET+0x00040074
+#define IPU_DI0_DW_GEN_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00040074,0x00000000
+#define IPU_DI0_DW_GEN_7__FULL                  IPU_REGISTERS_OFFSET+0x00040074,0xffffffff
+#define IPU_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7     IPU_REGISTERS_OFFSET+0x00040074,0xFF000000
+#define IPU_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7 IPU_REGISTERS_OFFSET+0x00040074,0x00FF0000
+#define IPU_DI0_DW_GEN_7__DI0_CST_7             IPU_REGISTERS_OFFSET+0x00040074,0x0000C000
+#define IPU_DI0_DW_GEN_7__DI0_PT_6_7            IPU_REGISTERS_OFFSET+0x00040074,0x00003000
+#define IPU_DI0_DW_GEN_7__DI0_PT_5_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000C00
+#define IPU_DI0_DW_GEN_7__DI0_PT_4_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000300
+#define IPU_DI0_DW_GEN_7__DI0_PT_3_7            IPU_REGISTERS_OFFSET+0x00040074,0x000000C0
+#define IPU_DI0_DW_GEN_7__DI0_PT_2_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000030
+#define IPU_DI0_DW_GEN_7__DI0_PT_1_7            IPU_REGISTERS_OFFSET+0x00040074,0x0000000C
+#define IPU_DI0_DW_GEN_7__DI0_PT_0_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000003
+
+#define IPU_DI0_DW_GEN_8__ADDR                  IPU_REGISTERS_OFFSET+0x00040078
+#define IPU_DI0_DW_GEN_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00040078,0x00000000
+#define IPU_DI0_DW_GEN_8__FULL                  IPU_REGISTERS_OFFSET+0x00040078,0xffffffff
+#define IPU_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8     IPU_REGISTERS_OFFSET+0x00040078,0xFF000000
+#define IPU_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8 IPU_REGISTERS_OFFSET+0x00040078,0x00FF0000
+#define IPU_DI0_DW_GEN_8__DI0_CST_8             IPU_REGISTERS_OFFSET+0x00040078,0x0000C000
+#define IPU_DI0_DW_GEN_8__DI0_PT_6_8            IPU_REGISTERS_OFFSET+0x00040078,0x00003000
+#define IPU_DI0_DW_GEN_8__DI0_PT_5_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000C00
+#define IPU_DI0_DW_GEN_8__DI0_PT_4_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000300
+#define IPU_DI0_DW_GEN_8__DI0_PT_3_8            IPU_REGISTERS_OFFSET+0x00040078,0x000000C0
+#define IPU_DI0_DW_GEN_8__DI0_PT_2_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000030
+#define IPU_DI0_DW_GEN_8__DI0_PT_1_8            IPU_REGISTERS_OFFSET+0x00040078,0x0000000C
+#define IPU_DI0_DW_GEN_8__DI0_PT_0_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000003
+
+#define IPU_DI0_DW_GEN_9__ADDR                  IPU_REGISTERS_OFFSET+0x0004007C
+#define IPU_DI0_DW_GEN_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0004007C,0x00000000
+#define IPU_DI0_DW_GEN_9__FULL                  IPU_REGISTERS_OFFSET+0x0004007C,0xffffffff
+#define IPU_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9     IPU_REGISTERS_OFFSET+0x0004007C,0xFF000000
+#define IPU_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9 IPU_REGISTERS_OFFSET+0x0004007C,0x00FF0000
+#define IPU_DI0_DW_GEN_9__DI0_CST_9             IPU_REGISTERS_OFFSET+0x0004007C,0x0000C000
+#define IPU_DI0_DW_GEN_9__DI0_PT_6_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00003000
+#define IPU_DI0_DW_GEN_9__DI0_PT_5_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000C00
+#define IPU_DI0_DW_GEN_9__DI0_PT_4_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000300
+#define IPU_DI0_DW_GEN_9__DI0_PT_3_9            IPU_REGISTERS_OFFSET+0x0004007C,0x000000C0
+#define IPU_DI0_DW_GEN_9__DI0_PT_2_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000030
+#define IPU_DI0_DW_GEN_9__DI0_PT_1_9            IPU_REGISTERS_OFFSET+0x0004007C,0x0000000C
+#define IPU_DI0_DW_GEN_9__DI0_PT_0_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000003
+
+#define IPU_DI0_DW_GEN_10__ADDR                   IPU_REGISTERS_OFFSET+0x00040080
+#define IPU_DI0_DW_GEN_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00040080,0x00000000
+#define IPU_DI0_DW_GEN_10__FULL                   IPU_REGISTERS_OFFSET+0x00040080,0xffffffff
+#define IPU_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10     IPU_REGISTERS_OFFSET+0x00040080,0xFF000000
+#define IPU_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10 IPU_REGISTERS_OFFSET+0x00040080,0x00FF0000
+#define IPU_DI0_DW_GEN_10__DI0_CST_10             IPU_REGISTERS_OFFSET+0x00040080,0x0000C000
+#define IPU_DI0_DW_GEN_10__DI0_PT_6_10            IPU_REGISTERS_OFFSET+0x00040080,0x00003000
+#define IPU_DI0_DW_GEN_10__DI0_PT_5_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000C00
+#define IPU_DI0_DW_GEN_10__DI0_PT_4_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000300
+#define IPU_DI0_DW_GEN_10__DI0_PT_3_10            IPU_REGISTERS_OFFSET+0x00040080,0x000000C0
+#define IPU_DI0_DW_GEN_10__DI0_PT_2_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000030
+#define IPU_DI0_DW_GEN_10__DI0_PT_1_10            IPU_REGISTERS_OFFSET+0x00040080,0x0000000C
+#define IPU_DI0_DW_GEN_10__DI0_PT_0_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000003
+
+#define IPU_DI0_DW_GEN_11__ADDR                   IPU_REGISTERS_OFFSET+0x00040084
+#define IPU_DI0_DW_GEN_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00040084,0x00000000
+#define IPU_DI0_DW_GEN_11__FULL                   IPU_REGISTERS_OFFSET+0x00040084,0xffffffff
+#define IPU_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11     IPU_REGISTERS_OFFSET+0x00040084,0xFF000000
+#define IPU_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11 IPU_REGISTERS_OFFSET+0x00040084,0x00FF0000
+#define IPU_DI0_DW_GEN_11__DI0_CST_11             IPU_REGISTERS_OFFSET+0x00040084,0x0000C000
+#define IPU_DI0_DW_GEN_11__DI0_PT_6_11            IPU_REGISTERS_OFFSET+0x00040084,0x00003000
+#define IPU_DI0_DW_GEN_11__DI0_PT_5_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000C00
+#define IPU_DI0_DW_GEN_11__DI0_PT_4_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000300
+#define IPU_DI0_DW_GEN_11__DI0_PT_3_11            IPU_REGISTERS_OFFSET+0x00040084,0x000000C0
+#define IPU_DI0_DW_GEN_11__DI0_PT_2_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000030
+#define IPU_DI0_DW_GEN_11__DI0_PT_1_11            IPU_REGISTERS_OFFSET+0x00040084,0x0000000C
+#define IPU_DI0_DW_GEN_11__DI0_PT_0_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000003
+
+#define IPU_DI0_DW_SET0_0__ADDR                 IPU_REGISTERS_OFFSET+0x00040088
+#define IPU_DI0_DW_SET0_0__EMPTY                IPU_REGISTERS_OFFSET+0x00040088,0x00000000
+#define IPU_DI0_DW_SET0_0__FULL                 IPU_REGISTERS_OFFSET+0x00040088,0xffffffff
+#define IPU_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0 IPU_REGISTERS_OFFSET+0x00040088,0x01FF0000
+#define IPU_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0   IPU_REGISTERS_OFFSET+0x00040088,0x000001FF
+
+#define IPU_DI0_DW_SET0_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004008C
+#define IPU_DI0_DW_SET0_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004008C,0x00000000
+#define IPU_DI0_DW_SET0_1__FULL                 IPU_REGISTERS_OFFSET+0x0004008C,0xffffffff
+#define IPU_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1 IPU_REGISTERS_OFFSET+0x0004008C,0x01FF0000
+#define IPU_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1   IPU_REGISTERS_OFFSET+0x0004008C,0x000001FF
+
+#define IPU_DI0_DW_SET0_2__ADDR                 IPU_REGISTERS_OFFSET+0x00040090
+#define IPU_DI0_DW_SET0_2__EMPTY                IPU_REGISTERS_OFFSET+0x00040090,0x00000000
+#define IPU_DI0_DW_SET0_2__FULL                 IPU_REGISTERS_OFFSET+0x00040090,0xffffffff
+#define IPU_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2 IPU_REGISTERS_OFFSET+0x00040090,0x01FF0000
+#define IPU_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2   IPU_REGISTERS_OFFSET+0x00040090,0x000001FF
+
+#define IPU_DI0_DW_SET0_3__ADDR                 IPU_REGISTERS_OFFSET+0x00040094
+#define IPU_DI0_DW_SET0_3__EMPTY                IPU_REGISTERS_OFFSET+0x00040094,0x00000000
+#define IPU_DI0_DW_SET0_3__FULL                 IPU_REGISTERS_OFFSET+0x00040094,0xffffffff
+#define IPU_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3 IPU_REGISTERS_OFFSET+0x00040094,0x01FF0000
+#define IPU_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3   IPU_REGISTERS_OFFSET+0x00040094,0x000001FF
+
+#define IPU_DI0_DW_SET0_4__ADDR                 IPU_REGISTERS_OFFSET+0x00040098
+#define IPU_DI0_DW_SET0_4__EMPTY                IPU_REGISTERS_OFFSET+0x00040098,0x00000000
+#define IPU_DI0_DW_SET0_4__FULL                 IPU_REGISTERS_OFFSET+0x00040098,0xffffffff
+#define IPU_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4 IPU_REGISTERS_OFFSET+0x00040098,0x01FF0000
+#define IPU_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4   IPU_REGISTERS_OFFSET+0x00040098,0x000001FF
+
+#define IPU_DI0_DW_SET0_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004009C
+#define IPU_DI0_DW_SET0_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004009C,0x00000000
+#define IPU_DI0_DW_SET0_5__FULL                 IPU_REGISTERS_OFFSET+0x0004009C,0xffffffff
+#define IPU_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5 IPU_REGISTERS_OFFSET+0x0004009C,0x01FF0000
+#define IPU_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5   IPU_REGISTERS_OFFSET+0x0004009C,0x000001FF
+
+#define IPU_DI0_DW_SET0_6__ADDR                 IPU_REGISTERS_OFFSET+0x000400A0
+#define IPU_DI0_DW_SET0_6__EMPTY                IPU_REGISTERS_OFFSET+0x000400A0,0x00000000
+#define IPU_DI0_DW_SET0_6__FULL                 IPU_REGISTERS_OFFSET+0x000400A0,0xffffffff
+#define IPU_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6 IPU_REGISTERS_OFFSET+0x000400A0,0x01FF0000
+#define IPU_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6   IPU_REGISTERS_OFFSET+0x000400A0,0x000001FF
+
+#define IPU_DI0_DW_SET0_7__ADDR                 IPU_REGISTERS_OFFSET+0x000400A4
+#define IPU_DI0_DW_SET0_7__EMPTY                IPU_REGISTERS_OFFSET+0x000400A4,0x00000000
+#define IPU_DI0_DW_SET0_7__FULL                 IPU_REGISTERS_OFFSET+0x000400A4,0xffffffff
+#define IPU_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7 IPU_REGISTERS_OFFSET+0x000400A4,0x01FF0000
+#define IPU_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7   IPU_REGISTERS_OFFSET+0x000400A4,0x000001FF
+
+#define IPU_DI0_DW_SET0_8__ADDR                 IPU_REGISTERS_OFFSET+0x000400A8
+#define IPU_DI0_DW_SET0_8__EMPTY                IPU_REGISTERS_OFFSET+0x000400A8,0x00000000
+#define IPU_DI0_DW_SET0_8__FULL                 IPU_REGISTERS_OFFSET+0x000400A8,0xffffffff
+#define IPU_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8 IPU_REGISTERS_OFFSET+0x000400A8,0x01FF0000
+#define IPU_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8   IPU_REGISTERS_OFFSET+0x000400A8,0x000001FF
+
+#define IPU_DI0_DW_SET0_9__ADDR                 IPU_REGISTERS_OFFSET+0x000400AC
+#define IPU_DI0_DW_SET0_9__EMPTY                IPU_REGISTERS_OFFSET+0x000400AC,0x00000000
+#define IPU_DI0_DW_SET0_9__FULL                 IPU_REGISTERS_OFFSET+0x000400AC,0xffffffff
+#define IPU_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9 IPU_REGISTERS_OFFSET+0x000400AC,0x01FF0000
+#define IPU_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9   IPU_REGISTERS_OFFSET+0x000400AC,0x000001FF
+
+#define IPU_DI0_DW_SET0_10__ADDR                  IPU_REGISTERS_OFFSET+0x000400B0
+#define IPU_DI0_DW_SET0_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000400B0,0x00000000
+#define IPU_DI0_DW_SET0_10__FULL                  IPU_REGISTERS_OFFSET+0x000400B0,0xffffffff
+#define IPU_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10 IPU_REGISTERS_OFFSET+0x000400B0,0x01FF0000
+#define IPU_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10   IPU_REGISTERS_OFFSET+0x000400B0,0x000001FF
+
+#define IPU_DI0_DW_SET0_11__ADDR                  IPU_REGISTERS_OFFSET+0x000400B4
+#define IPU_DI0_DW_SET0_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000400B4,0x00000000
+#define IPU_DI0_DW_SET0_11__FULL                  IPU_REGISTERS_OFFSET+0x000400B4,0xffffffff
+#define IPU_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11 IPU_REGISTERS_OFFSET+0x000400B4,0x01FF0000
+#define IPU_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11   IPU_REGISTERS_OFFSET+0x000400B4,0x000001FF
+
+#define IPU_DI0_DW_SET1_0__ADDR                 IPU_REGISTERS_OFFSET+0x000400B8
+#define IPU_DI0_DW_SET1_0__EMPTY                IPU_REGISTERS_OFFSET+0x000400B8,0x00000000
+#define IPU_DI0_DW_SET1_0__FULL                 IPU_REGISTERS_OFFSET+0x000400B8,0xffffffff
+#define IPU_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0 IPU_REGISTERS_OFFSET+0x000400B8,0x01FF0000
+#define IPU_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0   IPU_REGISTERS_OFFSET+0x000400B8,0x000001FF
+
+#define IPU_DI0_DW_SET1_1__ADDR                 IPU_REGISTERS_OFFSET+0x000400BC
+#define IPU_DI0_DW_SET1_1__EMPTY                IPU_REGISTERS_OFFSET+0x000400BC,0x00000000
+#define IPU_DI0_DW_SET1_1__FULL                 IPU_REGISTERS_OFFSET+0x000400BC,0xffffffff
+#define IPU_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1 IPU_REGISTERS_OFFSET+0x000400BC,0x01FF0000
+#define IPU_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1   IPU_REGISTERS_OFFSET+0x000400BC,0x000001FF
+
+#define IPU_DI0_DW_SET1_2__ADDR                 IPU_REGISTERS_OFFSET+0x000400C0
+#define IPU_DI0_DW_SET1_2__EMPTY                IPU_REGISTERS_OFFSET+0x000400C0,0x00000000
+#define IPU_DI0_DW_SET1_2__FULL                 IPU_REGISTERS_OFFSET+0x000400C0,0xffffffff
+#define IPU_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2 IPU_REGISTERS_OFFSET+0x000400C0,0x01FF0000
+#define IPU_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2   IPU_REGISTERS_OFFSET+0x000400C0,0x000001FF
+
+#define IPU_DI0_DW_SET1_3__ADDR                 IPU_REGISTERS_OFFSET+0x000400C4
+#define IPU_DI0_DW_SET1_3__EMPTY                IPU_REGISTERS_OFFSET+0x000400C4,0x00000000
+#define IPU_DI0_DW_SET1_3__FULL                 IPU_REGISTERS_OFFSET+0x000400C4,0xffffffff
+#define IPU_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3 IPU_REGISTERS_OFFSET+0x000400C4,0x01FF0000
+#define IPU_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3   IPU_REGISTERS_OFFSET+0x000400C4,0x000001FF
+
+#define IPU_DI0_DW_SET1_4__ADDR                 IPU_REGISTERS_OFFSET+0x000400C8
+#define IPU_DI0_DW_SET1_4__EMPTY                IPU_REGISTERS_OFFSET+0x000400C8,0x00000000
+#define IPU_DI0_DW_SET1_4__FULL                 IPU_REGISTERS_OFFSET+0x000400C8,0xffffffff
+#define IPU_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4 IPU_REGISTERS_OFFSET+0x000400C8,0x01FF0000
+#define IPU_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4   IPU_REGISTERS_OFFSET+0x000400C8,0x000001FF
+
+#define IPU_DI0_DW_SET1_5__ADDR                 IPU_REGISTERS_OFFSET+0x000400CC
+#define IPU_DI0_DW_SET1_5__EMPTY                IPU_REGISTERS_OFFSET+0x000400CC,0x00000000
+#define IPU_DI0_DW_SET1_5__FULL                 IPU_REGISTERS_OFFSET+0x000400CC,0xffffffff
+#define IPU_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5 IPU_REGISTERS_OFFSET+0x000400CC,0x01FF0000
+#define IPU_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5   IPU_REGISTERS_OFFSET+0x000400CC,0x000001FF
+
+#define IPU_DI0_DW_SET1_6__ADDR                 IPU_REGISTERS_OFFSET+0x000400D0
+#define IPU_DI0_DW_SET1_6__EMPTY                IPU_REGISTERS_OFFSET+0x000400D0,0x00000000
+#define IPU_DI0_DW_SET1_6__FULL                 IPU_REGISTERS_OFFSET+0x000400D0,0xffffffff
+#define IPU_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6 IPU_REGISTERS_OFFSET+0x000400D0,0x01FF0000
+#define IPU_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6   IPU_REGISTERS_OFFSET+0x000400D0,0x000001FF
+
+#define IPU_DI0_DW_SET1_7__ADDR                 IPU_REGISTERS_OFFSET+0x000400D4
+#define IPU_DI0_DW_SET1_7__EMPTY                IPU_REGISTERS_OFFSET+0x000400D4,0x00000000
+#define IPU_DI0_DW_SET1_7__FULL                 IPU_REGISTERS_OFFSET+0x000400D4,0xffffffff
+#define IPU_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7 IPU_REGISTERS_OFFSET+0x000400D4,0x01FF0000
+#define IPU_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7   IPU_REGISTERS_OFFSET+0x000400D4,0x000001FF
+
+#define IPU_DI0_DW_SET1_8__ADDR                 IPU_REGISTERS_OFFSET+0x000400D8
+#define IPU_DI0_DW_SET1_8__EMPTY                IPU_REGISTERS_OFFSET+0x000400D8,0x00000000
+#define IPU_DI0_DW_SET1_8__FULL                 IPU_REGISTERS_OFFSET+0x000400D8,0xffffffff
+#define IPU_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8 IPU_REGISTERS_OFFSET+0x000400D8,0x01FF0000
+#define IPU_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8   IPU_REGISTERS_OFFSET+0x000400D8,0x000001FF
+
+#define IPU_DI0_DW_SET1_9__ADDR                 IPU_REGISTERS_OFFSET+0x000400DC
+#define IPU_DI0_DW_SET1_9__EMPTY                IPU_REGISTERS_OFFSET+0x000400DC,0x00000000
+#define IPU_DI0_DW_SET1_9__FULL                 IPU_REGISTERS_OFFSET+0x000400DC,0xffffffff
+#define IPU_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9 IPU_REGISTERS_OFFSET+0x000400DC,0x01FF0000
+#define IPU_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9   IPU_REGISTERS_OFFSET+0x000400DC,0x000001FF
+
+#define IPU_DI0_DW_SET1_10__ADDR                  IPU_REGISTERS_OFFSET+0x000400E0
+#define IPU_DI0_DW_SET1_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000400E0,0x00000000
+#define IPU_DI0_DW_SET1_10__FULL                  IPU_REGISTERS_OFFSET+0x000400E0,0xffffffff
+#define IPU_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10 IPU_REGISTERS_OFFSET+0x000400E0,0x01FF0000
+#define IPU_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10   IPU_REGISTERS_OFFSET+0x000400E0,0x000001FF
+
+#define IPU_DI0_DW_SET1_11__ADDR                  IPU_REGISTERS_OFFSET+0x000400E4
+#define IPU_DI0_DW_SET1_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000400E4,0x00000000
+#define IPU_DI0_DW_SET1_11__FULL                  IPU_REGISTERS_OFFSET+0x000400E4,0xffffffff
+#define IPU_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11 IPU_REGISTERS_OFFSET+0x000400E4,0x01FF0000
+#define IPU_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11   IPU_REGISTERS_OFFSET+0x000400E4,0x000001FF
+
+#define IPU_DI0_DW_SET2_0__ADDR                 IPU_REGISTERS_OFFSET+0x000400E8
+#define IPU_DI0_DW_SET2_0__EMPTY                IPU_REGISTERS_OFFSET+0x000400E8,0x00000000
+#define IPU_DI0_DW_SET2_0__FULL                 IPU_REGISTERS_OFFSET+0x000400E8,0xffffffff
+#define IPU_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0 IPU_REGISTERS_OFFSET+0x000400E8,0x01FF0000
+#define IPU_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0   IPU_REGISTERS_OFFSET+0x000400E8,0x000001FF
+
+#define IPU_DI0_DW_SET2_1__ADDR                 IPU_REGISTERS_OFFSET+0x000400EC
+#define IPU_DI0_DW_SET2_1__EMPTY                IPU_REGISTERS_OFFSET+0x000400EC,0x00000000
+#define IPU_DI0_DW_SET2_1__FULL                 IPU_REGISTERS_OFFSET+0x000400EC,0xffffffff
+#define IPU_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1 IPU_REGISTERS_OFFSET+0x000400EC,0x01FF0000
+#define IPU_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1   IPU_REGISTERS_OFFSET+0x000400EC,0x000001FF
+
+#define IPU_DI0_DW_SET2_2__ADDR                 IPU_REGISTERS_OFFSET+0x000400F0
+#define IPU_DI0_DW_SET2_2__EMPTY                IPU_REGISTERS_OFFSET+0x000400F0,0x00000000
+#define IPU_DI0_DW_SET2_2__FULL                 IPU_REGISTERS_OFFSET+0x000400F0,0xffffffff
+#define IPU_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2 IPU_REGISTERS_OFFSET+0x000400F0,0x01FF0000
+#define IPU_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2   IPU_REGISTERS_OFFSET+0x000400F0,0x000001FF
+
+#define IPU_DI0_DW_SET2_3__ADDR                 IPU_REGISTERS_OFFSET+0x000400F4
+#define IPU_DI0_DW_SET2_3__EMPTY                IPU_REGISTERS_OFFSET+0x000400F4,0x00000000
+#define IPU_DI0_DW_SET2_3__FULL                 IPU_REGISTERS_OFFSET+0x000400F4,0xffffffff
+#define IPU_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3 IPU_REGISTERS_OFFSET+0x000400F4,0x01FF0000
+#define IPU_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3   IPU_REGISTERS_OFFSET+0x000400F4,0x000001FF
+
+#define IPU_DI0_DW_SET2_4__ADDR                 IPU_REGISTERS_OFFSET+0x000400F8
+#define IPU_DI0_DW_SET2_4__EMPTY                IPU_REGISTERS_OFFSET+0x000400F8,0x00000000
+#define IPU_DI0_DW_SET2_4__FULL                 IPU_REGISTERS_OFFSET+0x000400F8,0xffffffff
+#define IPU_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4 IPU_REGISTERS_OFFSET+0x000400F8,0x01FF0000
+#define IPU_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4   IPU_REGISTERS_OFFSET+0x000400F8,0x000001FF
+
+#define IPU_DI0_DW_SET2_5__ADDR                 IPU_REGISTERS_OFFSET+0x000400FC
+#define IPU_DI0_DW_SET2_5__EMPTY                IPU_REGISTERS_OFFSET+0x000400FC,0x00000000
+#define IPU_DI0_DW_SET2_5__FULL                 IPU_REGISTERS_OFFSET+0x000400FC,0xffffffff
+#define IPU_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5 IPU_REGISTERS_OFFSET+0x000400FC,0x01FF0000
+#define IPU_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5   IPU_REGISTERS_OFFSET+0x000400FC,0x000001FF
+
+#define IPU_DI0_DW_SET2_6__ADDR                 IPU_REGISTERS_OFFSET+0x00040100
+#define IPU_DI0_DW_SET2_6__EMPTY                IPU_REGISTERS_OFFSET+0x00040100,0x00000000
+#define IPU_DI0_DW_SET2_6__FULL                 IPU_REGISTERS_OFFSET+0x00040100,0xffffffff
+#define IPU_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6 IPU_REGISTERS_OFFSET+0x00040100,0x01FF0000
+#define IPU_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6   IPU_REGISTERS_OFFSET+0x00040100,0x000001FF
+
+#define IPU_DI0_DW_SET2_7__ADDR                 IPU_REGISTERS_OFFSET+0x00040104
+#define IPU_DI0_DW_SET2_7__EMPTY                IPU_REGISTERS_OFFSET+0x00040104,0x00000000
+#define IPU_DI0_DW_SET2_7__FULL                 IPU_REGISTERS_OFFSET+0x00040104,0xffffffff
+#define IPU_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7 IPU_REGISTERS_OFFSET+0x00040104,0x01FF0000
+#define IPU_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7   IPU_REGISTERS_OFFSET+0x00040104,0x000001FF
+
+#define IPU_DI0_DW_SET2_8__ADDR                 IPU_REGISTERS_OFFSET+0x00040108
+#define IPU_DI0_DW_SET2_8__EMPTY                IPU_REGISTERS_OFFSET+0x00040108,0x00000000
+#define IPU_DI0_DW_SET2_8__FULL                 IPU_REGISTERS_OFFSET+0x00040108,0xffffffff
+#define IPU_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8 IPU_REGISTERS_OFFSET+0x00040108,0x01FF0000
+#define IPU_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8   IPU_REGISTERS_OFFSET+0x00040108,0x000001FF
+
+#define IPU_DI0_DW_SET2_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004010C
+#define IPU_DI0_DW_SET2_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004010C,0x00000000
+#define IPU_DI0_DW_SET2_9__FULL                 IPU_REGISTERS_OFFSET+0x0004010C,0xffffffff
+#define IPU_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9 IPU_REGISTERS_OFFSET+0x0004010C,0x01FF0000
+#define IPU_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9   IPU_REGISTERS_OFFSET+0x0004010C,0x000001FF
+
+#define IPU_DI0_DW_SET2_10__ADDR                  IPU_REGISTERS_OFFSET+0x00040110
+#define IPU_DI0_DW_SET2_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00040110,0x00000000
+#define IPU_DI0_DW_SET2_10__FULL                  IPU_REGISTERS_OFFSET+0x00040110,0xffffffff
+#define IPU_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10 IPU_REGISTERS_OFFSET+0x00040110,0x01FF0000
+#define IPU_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10   IPU_REGISTERS_OFFSET+0x00040110,0x000001FF
+
+#define IPU_DI0_DW_SET2_11__ADDR                  IPU_REGISTERS_OFFSET+0x00040114
+#define IPU_DI0_DW_SET2_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00040114,0x00000000
+#define IPU_DI0_DW_SET2_11__FULL                  IPU_REGISTERS_OFFSET+0x00040114,0xffffffff
+#define IPU_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11 IPU_REGISTERS_OFFSET+0x00040114,0x01FF0000
+#define IPU_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11   IPU_REGISTERS_OFFSET+0x00040114,0x000001FF
+
+#define IPU_DI0_DW_SET3_0__ADDR                 IPU_REGISTERS_OFFSET+0x00040118
+#define IPU_DI0_DW_SET3_0__EMPTY                IPU_REGISTERS_OFFSET+0x00040118,0x00000000
+#define IPU_DI0_DW_SET3_0__FULL                 IPU_REGISTERS_OFFSET+0x00040118,0xffffffff
+#define IPU_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0 IPU_REGISTERS_OFFSET+0x00040118,0x01FF0000
+#define IPU_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0   IPU_REGISTERS_OFFSET+0x00040118,0x000001FF
+
+#define IPU_DI0_DW_SET3_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004011C
+#define IPU_DI0_DW_SET3_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004011C,0x00000000
+#define IPU_DI0_DW_SET3_1__FULL                 IPU_REGISTERS_OFFSET+0x0004011C,0xffffffff
+#define IPU_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1 IPU_REGISTERS_OFFSET+0x0004011C,0x01FF0000
+#define IPU_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1   IPU_REGISTERS_OFFSET+0x0004011C,0x000001FF
+
+#define IPU_DI0_DW_SET3_2__ADDR                 IPU_REGISTERS_OFFSET+0x00040120
+#define IPU_DI0_DW_SET3_2__EMPTY                IPU_REGISTERS_OFFSET+0x00040120,0x00000000
+#define IPU_DI0_DW_SET3_2__FULL                 IPU_REGISTERS_OFFSET+0x00040120,0xffffffff
+#define IPU_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2 IPU_REGISTERS_OFFSET+0x00040120,0x01FF0000
+#define IPU_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2   IPU_REGISTERS_OFFSET+0x00040120,0x000001FF
+
+#define IPU_DI0_DW_SET3_3__ADDR                 IPU_REGISTERS_OFFSET+0x00040124
+#define IPU_DI0_DW_SET3_3__EMPTY                IPU_REGISTERS_OFFSET+0x00040124,0x00000000
+#define IPU_DI0_DW_SET3_3__FULL                 IPU_REGISTERS_OFFSET+0x00040124,0xffffffff
+#define IPU_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3 IPU_REGISTERS_OFFSET+0x00040124,0x01FF0000
+#define IPU_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3   IPU_REGISTERS_OFFSET+0x00040124,0x000001FF
+
+#define IPU_DI0_DW_SET3_4__ADDR                 IPU_REGISTERS_OFFSET+0x00040128
+#define IPU_DI0_DW_SET3_4__EMPTY                IPU_REGISTERS_OFFSET+0x00040128,0x00000000
+#define IPU_DI0_DW_SET3_4__FULL                 IPU_REGISTERS_OFFSET+0x00040128,0xffffffff
+#define IPU_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4 IPU_REGISTERS_OFFSET+0x00040128,0x01FF0000
+#define IPU_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4   IPU_REGISTERS_OFFSET+0x00040128,0x000001FF
+
+#define IPU_DI0_DW_SET3_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004012C
+#define IPU_DI0_DW_SET3_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004012C,0x00000000
+#define IPU_DI0_DW_SET3_5__FULL                 IPU_REGISTERS_OFFSET+0x0004012C,0xffffffff
+#define IPU_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5 IPU_REGISTERS_OFFSET+0x0004012C,0x01FF0000
+#define IPU_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5   IPU_REGISTERS_OFFSET+0x0004012C,0x000001FF
+
+#define IPU_DI0_DW_SET3_6__ADDR                 IPU_REGISTERS_OFFSET+0x00040130
+#define IPU_DI0_DW_SET3_6__EMPTY                IPU_REGISTERS_OFFSET+0x00040130,0x00000000
+#define IPU_DI0_DW_SET3_6__FULL                 IPU_REGISTERS_OFFSET+0x00040130,0xffffffff
+#define IPU_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6 IPU_REGISTERS_OFFSET+0x00040130,0x01FF0000
+#define IPU_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6   IPU_REGISTERS_OFFSET+0x00040130,0x000001FF
+
+#define IPU_DI0_DW_SET3_7__ADDR                 IPU_REGISTERS_OFFSET+0x00040134
+#define IPU_DI0_DW_SET3_7__EMPTY                IPU_REGISTERS_OFFSET+0x00040134,0x00000000
+#define IPU_DI0_DW_SET3_7__FULL                 IPU_REGISTERS_OFFSET+0x00040134,0xffffffff
+#define IPU_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7 IPU_REGISTERS_OFFSET+0x00040134,0x01FF0000
+#define IPU_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7   IPU_REGISTERS_OFFSET+0x00040134,0x000001FF
+
+#define IPU_DI0_DW_SET3_8__ADDR                 IPU_REGISTERS_OFFSET+0x00040138
+#define IPU_DI0_DW_SET3_8__EMPTY                IPU_REGISTERS_OFFSET+0x00040138,0x00000000
+#define IPU_DI0_DW_SET3_8__FULL                 IPU_REGISTERS_OFFSET+0x00040138,0xffffffff
+#define IPU_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8 IPU_REGISTERS_OFFSET+0x00040138,0x01FF0000
+#define IPU_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8   IPU_REGISTERS_OFFSET+0x00040138,0x000001FF
+
+#define IPU_DI0_DW_SET3_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004013C
+#define IPU_DI0_DW_SET3_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004013C,0x00000000
+#define IPU_DI0_DW_SET3_9__FULL                 IPU_REGISTERS_OFFSET+0x0004013C,0xffffffff
+#define IPU_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9 IPU_REGISTERS_OFFSET+0x0004013C,0x01FF0000
+#define IPU_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9   IPU_REGISTERS_OFFSET+0x0004013C,0x000001FF
+
+#define IPU_DI0_DW_SET3_10__ADDR                  IPU_REGISTERS_OFFSET+0x00040140
+#define IPU_DI0_DW_SET3_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00040140,0x00000000
+#define IPU_DI0_DW_SET3_10__FULL                  IPU_REGISTERS_OFFSET+0x00040140,0xffffffff
+#define IPU_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10 IPU_REGISTERS_OFFSET+0x00040140,0x01FF0000
+#define IPU_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10   IPU_REGISTERS_OFFSET+0x00040140,0x000001FF
+
+#define IPU_DI0_DW_SET3_11__ADDR                  IPU_REGISTERS_OFFSET+0x00040144
+#define IPU_DI0_DW_SET3_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00040144,0x00000000
+#define IPU_DI0_DW_SET3_11__FULL                  IPU_REGISTERS_OFFSET+0x00040144,0xffffffff
+#define IPU_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11 IPU_REGISTERS_OFFSET+0x00040144,0x01FF0000
+#define IPU_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11   IPU_REGISTERS_OFFSET+0x00040144,0x000001FF
+
+#define IPU_DI0_STP_REP_1__ADDR              IPU_REGISTERS_OFFSET+0x00040148
+#define IPU_DI0_STP_REP_1__EMPTY             IPU_REGISTERS_OFFSET+0x00040148,0x00000000
+#define IPU_DI0_STP_REP_1__FULL              IPU_REGISTERS_OFFSET+0x00040148,0xffffffff
+#define IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x00040148,0x0FFF0000
+#define IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00040148,0x00000FFF
+
+#define IPU_DI0_STP_REP_2__ADDR              IPU_REGISTERS_OFFSET+0x0004014C
+#define IPU_DI0_STP_REP_2__EMPTY             IPU_REGISTERS_OFFSET+0x0004014C,0x00000000
+#define IPU_DI0_STP_REP_2__FULL              IPU_REGISTERS_OFFSET+0x0004014C,0xffffffff
+#define IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_4 IPU_REGISTERS_OFFSET+0x0004014C,0x0FFF0000
+#define IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x0004014C,0x00000FFF
+
+#define IPU_DI0_STP_REP_3__ADDR              IPU_REGISTERS_OFFSET+0x00040150
+#define IPU_DI0_STP_REP_3__EMPTY             IPU_REGISTERS_OFFSET+0x00040150,0x00000000
+#define IPU_DI0_STP_REP_3__FULL              IPU_REGISTERS_OFFSET+0x00040150,0xffffffff
+#define IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_6 IPU_REGISTERS_OFFSET+0x00040150,0x0FFF0000
+#define IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_5 IPU_REGISTERS_OFFSET+0x00040150,0x00000FFF
+
+#define IPU_DI0_STP_REP_4__ADDR              IPU_REGISTERS_OFFSET+0x00040154
+#define IPU_DI0_STP_REP_4__EMPTY             IPU_REGISTERS_OFFSET+0x00040154,0x00000000
+#define IPU_DI0_STP_REP_4__FULL              IPU_REGISTERS_OFFSET+0x00040154,0xffffffff
+#define IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_8 IPU_REGISTERS_OFFSET+0x00040154,0x0FFF0000
+#define IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_7 IPU_REGISTERS_OFFSET+0x00040154,0x00000FFF
+
+#define IPU_DI0_STP_REP_9__ADDR              IPU_REGISTERS_OFFSET+0x00040158
+#define IPU_DI0_STP_REP_9__EMPTY             IPU_REGISTERS_OFFSET+0x00040158,0x00000000
+#define IPU_DI0_STP_REP_9__FULL              IPU_REGISTERS_OFFSET+0x00040158,0xffffffff
+#define IPU_DI0_STP_REP_9__DI0_STEP_REPEAT_9 IPU_REGISTERS_OFFSET+0x00040158,0x00000FFF
+
+#define IPU_DI0_SER_CONF__ADDR                       IPU_REGISTERS_OFFSET+0x0004015C
+#define IPU_DI0_SER_CONF__EMPTY                      IPU_REGISTERS_OFFSET+0x0004015C,0x00000000
+#define IPU_DI0_SER_CONF__FULL                       IPU_REGISTERS_OFFSET+0x0004015C,0xffffffff
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1 IPU_REGISTERS_OFFSET+0x0004015C,0xF0000000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0 IPU_REGISTERS_OFFSET+0x0004015C,0x0F000000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1 IPU_REGISTERS_OFFSET+0x0004015C,0x00F00000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0 IPU_REGISTERS_OFFSET+0x0004015C,0x000F0000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LATCH           IPU_REGISTERS_OFFSET+0x0004015C,0x0000FF00
+#define IPU_DI0_SER_CONF__DI0_LLA_SER_ACCESS         IPU_REGISTERS_OFFSET+0x0004015C,0x00000020
+#define IPU_DI0_SER_CONF__DI0_SER_CLK_POLARITY       IPU_REGISTERS_OFFSET+0x0004015C,0x00000010
+#define IPU_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x0004015C,0x00000008
+#define IPU_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY     IPU_REGISTERS_OFFSET+0x0004015C,0x00000004
+#define IPU_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY     IPU_REGISTERS_OFFSET+0x0004015C,0x00000002
+#define IPU_DI0_SER_CONF__DI0_WAIT4SERIAL            IPU_REGISTERS_OFFSET+0x0004015C,0x00000001
+
+#define IPU_DI0_SSC__ADDR              IPU_REGISTERS_OFFSET+0x00040160
+#define IPU_DI0_SSC__EMPTY             IPU_REGISTERS_OFFSET+0x00040160,0x00000000
+#define IPU_DI0_SSC__FULL              IPU_REGISTERS_OFFSET+0x00040160,0xffffffff
+#define IPU_DI0_SSC__DI0_PIN17_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00800000
+#define IPU_DI0_SSC__DI0_PIN16_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00400000
+#define IPU_DI0_SSC__DI0_PIN15_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00200000
+#define IPU_DI0_SSC__DI0_PIN14_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00100000
+#define IPU_DI0_SSC__DI0_PIN13_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00080000
+#define IPU_DI0_SSC__DI0_PIN12_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00040000
+#define IPU_DI0_SSC__DI0_PIN11_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00020000
+#define IPU_DI0_SSC__DI0_CS_ERM        IPU_REGISTERS_OFFSET+0x00040160,0x00010000
+#define IPU_DI0_SSC__DI0_WAIT_ON       IPU_REGISTERS_OFFSET+0x00040160,0x00000020
+#define IPU_DI0_SSC__DI0_BYTE_EN_RD_IN IPU_REGISTERS_OFFSET+0x00040160,0x00000008
+#define IPU_DI0_SSC__DI0_BYTE_EN_PNTR  IPU_REGISTERS_OFFSET+0x00040160,0x00000007
+
+#define IPU_DI0_POL__ADDR                     IPU_REGISTERS_OFFSET+0x00040164
+#define IPU_DI0_POL__EMPTY                    IPU_REGISTERS_OFFSET+0x00040164,0x00000000
+#define IPU_DI0_POL__FULL                     IPU_REGISTERS_OFFSET+0x00040164,0xffffffff
+#define IPU_DI0_POL__DI0_WAIT_POLARITY        IPU_REGISTERS_OFFSET+0x00040164,0x04000000
+#define IPU_DI0_POL__DI0_CS1_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00040164,0x02000000
+#define IPU_DI0_POL__DI0_CS0_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00040164,0x01000000
+#define IPU_DI0_POL__DI0_CS1_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00040164,0x00800000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_17      IPU_REGISTERS_OFFSET+0x00040164,0x00400000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_16      IPU_REGISTERS_OFFSET+0x00040164,0x00200000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_15      IPU_REGISTERS_OFFSET+0x00040164,0x00100000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_14      IPU_REGISTERS_OFFSET+0x00040164,0x00080000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_13      IPU_REGISTERS_OFFSET+0x00040164,0x00040000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_12      IPU_REGISTERS_OFFSET+0x00040164,0x00020000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_11      IPU_REGISTERS_OFFSET+0x00040164,0x00010000
+#define IPU_DI0_POL__DI0_CS0_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00040164,0x00008000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_17      IPU_REGISTERS_OFFSET+0x00040164,0x00004000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_16      IPU_REGISTERS_OFFSET+0x00040164,0x00002000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_15      IPU_REGISTERS_OFFSET+0x00040164,0x00001000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_14      IPU_REGISTERS_OFFSET+0x00040164,0x00000800
+#define IPU_DI0_POL__DI0_CS0_POLARITY_13      IPU_REGISTERS_OFFSET+0x00040164,0x00000400
+#define IPU_DI0_POL__DI0_CS0_POLARITY_12      IPU_REGISTERS_OFFSET+0x00040164,0x00000200
+#define IPU_DI0_POL__DI0_CS0_POLARITY_11      IPU_REGISTERS_OFFSET+0x00040164,0x00000100
+#define IPU_DI0_POL__DI0_DRDY_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x00040164,0x00000080
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_17     IPU_REGISTERS_OFFSET+0x00040164,0x00000040
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_16     IPU_REGISTERS_OFFSET+0x00040164,0x00000020
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_15     IPU_REGISTERS_OFFSET+0x00040164,0x00000010
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_14     IPU_REGISTERS_OFFSET+0x00040164,0x00000008
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_13     IPU_REGISTERS_OFFSET+0x00040164,0x00000004
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_12     IPU_REGISTERS_OFFSET+0x00040164,0x00000002
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_11     IPU_REGISTERS_OFFSET+0x00040164,0x00000001
+
+#define IPU_DI0_AW0__ADDR              IPU_REGISTERS_OFFSET+0x00040168
+#define IPU_DI0_AW0__EMPTY             IPU_REGISTERS_OFFSET+0x00040168,0x00000000
+#define IPU_DI0_AW0__FULL              IPU_REGISTERS_OFFSET+0x00040168,0xffffffff
+#define IPU_DI0_AW0__DI0_AW_TRIG_SEL   IPU_REGISTERS_OFFSET+0x00040168,0xF0000000
+#define IPU_DI0_AW0__DI0_AW_HEND       IPU_REGISTERS_OFFSET+0x00040168,0x0FFF0000
+#define IPU_DI0_AW0__DI0_AW_HCOUNT_SEL IPU_REGISTERS_OFFSET+0x00040168,0x0000F000
+#define IPU_DI0_AW0__DI0_AW_HSTART     IPU_REGISTERS_OFFSET+0x00040168,0x00000FFF
+
+#define IPU_DI0_AW1__ADDR              IPU_REGISTERS_OFFSET+0x0004016C
+#define IPU_DI0_AW1__EMPTY             IPU_REGISTERS_OFFSET+0x0004016C,0x00000000
+#define IPU_DI0_AW1__FULL              IPU_REGISTERS_OFFSET+0x0004016C,0xffffffff
+#define IPU_DI0_AW1__DI0_AW_VEND       IPU_REGISTERS_OFFSET+0x0004016C,0x0FFF0000
+#define IPU_DI0_AW1__DI0_AW_VCOUNT_SEL IPU_REGISTERS_OFFSET+0x0004016C,0x0000F000
+#define IPU_DI0_AW1__DI0_AW_VSTART     IPU_REGISTERS_OFFSET+0x0004016C,0x00000FFF
+
+#define IPU_DI0_SCR_CONF__ADDR              IPU_REGISTERS_OFFSET+0x00040170
+#define IPU_DI0_SCR_CONF__EMPTY             IPU_REGISTERS_OFFSET+0x00040170,0x00000000
+#define IPU_DI0_SCR_CONF__FULL              IPU_REGISTERS_OFFSET+0x00040170,0xffffffff
+#define IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT IPU_REGISTERS_OFFSET+0x00040170,0x00000FFF
+
+#define IPU_DI0_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00040174
+#define IPU_DI0_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00040174,0x00000000
+#define IPU_DI0_STAT__FULL                IPU_REGISTERS_OFFSET+0x00040174,0xffffffff
+#define IPU_DI0_STAT__DI0_CNTR_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00040174,0x00000008
+#define IPU_DI0_STAT__DI0_CNTR_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00040174,0x00000004
+#define IPU_DI0_STAT__DI0_READ_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00040174,0x00000002
+#define IPU_DI0_STAT__DI0_READ_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00040174,0x00000001
+
+#define IPU_DI1_GENERAL__ADDR                  IPU_REGISTERS_OFFSET+0x00048000
+#define IPU_DI1_GENERAL__EMPTY                 IPU_REGISTERS_OFFSET+0x00048000,0x00000000
+#define IPU_DI1_GENERAL__FULL                  IPU_REGISTERS_OFFSET+0x00048000,0xffffffff
+#define IPU_DI1_GENERAL__DI1_PIN8_PIN15_SEL    IPU_REGISTERS_OFFSET+0x00048000,0x80000000
+#define IPU_DI1_GENERAL__DI1_DISP_Y_SEL        IPU_REGISTERS_OFFSET+0x00048000,0x70000000
+#define IPU_DI1_GENERAL__DI1_CLOCK_STOP_MODE   IPU_REGISTERS_OFFSET+0x00048000,0x0F000000
+#define IPU_DI1_GENERAL__DI1_DISP_CLOCK_INIT   IPU_REGISTERS_OFFSET+0x00048000,0x00800000
+#define IPU_DI1_GENERAL__DI1_MASK_SEL          IPU_REGISTERS_OFFSET+0x00048000,0x00400000
+#define IPU_DI1_GENERAL__DI1_VSYNC_EXT         IPU_REGISTERS_OFFSET+0x00048000,0x00200000
+#define IPU_DI1_GENERAL__DI1_CLK_EXT           IPU_REGISTERS_OFFSET+0x00048000,0x00100000
+#define IPU_DI1_GENERAL__DI1_WATCHDOG_MODE     IPU_REGISTERS_OFFSET+0x00048000,0x000C0000
+#define IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK IPU_REGISTERS_OFFSET+0x00048000,0x00020000
+#define IPU_DI1_GENERAL__DI1_SYNC_COUNT_SEL    IPU_REGISTERS_OFFSET+0x00048000,0x0000F000
+#define IPU_DI1_GENERAL__DI1_ERR_TREATMENT     IPU_REGISTERS_OFFSET+0x00048000,0x00000800
+#define IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00048000,0x00000400
+#define IPU_DI1_GENERAL__DI1_POLARITY_CS1      IPU_REGISTERS_OFFSET+0x00048000,0x00000200
+#define IPU_DI1_GENERAL__DI1_POLARITY_CS0      IPU_REGISTERS_OFFSET+0x00048000,0x00000100
+#define IPU_DI1_GENERAL__DI1_POLARITY_8        IPU_REGISTERS_OFFSET+0x00048000,0x00000080
+#define IPU_DI1_GENERAL__DI1_POLARITY_7        IPU_REGISTERS_OFFSET+0x00048000,0x00000040
+#define IPU_DI1_GENERAL__DI1_POLARITY_6        IPU_REGISTERS_OFFSET+0x00048000,0x00000020
+#define IPU_DI1_GENERAL__DI1_POLARITY_5        IPU_REGISTERS_OFFSET+0x00048000,0x00000010
+#define IPU_DI1_GENERAL__DI1_POLARITY_4        IPU_REGISTERS_OFFSET+0x00048000,0x00000008
+#define IPU_DI1_GENERAL__DI1_POLARITY_3        IPU_REGISTERS_OFFSET+0x00048000,0x00000004
+#define IPU_DI1_GENERAL__DI1_POLARITY_2        IPU_REGISTERS_OFFSET+0x00048000,0x00000002
+#define IPU_DI1_GENERAL__DI1_POLARITY_1        IPU_REGISTERS_OFFSET+0x00048000,0x00000001
+
+#define IPU_DI1_BS_CLKGEN0__ADDR                IPU_REGISTERS_OFFSET+0x00048004
+#define IPU_DI1_BS_CLKGEN0__EMPTY               IPU_REGISTERS_OFFSET+0x00048004,0x00000000
+#define IPU_DI1_BS_CLKGEN0__FULL                IPU_REGISTERS_OFFSET+0x00048004,0xffffffff
+#define IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET IPU_REGISTERS_OFFSET+0x00048004,0x01FF0000
+#define IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD IPU_REGISTERS_OFFSET+0x00048004,0x00000FFF
+
+#define IPU_DI1_BS_CLKGEN1__ADDR              IPU_REGISTERS_OFFSET+0x00048008
+#define IPU_DI1_BS_CLKGEN1__EMPTY             IPU_REGISTERS_OFFSET+0x00048008,0x00000000
+#define IPU_DI1_BS_CLKGEN1__FULL              IPU_REGISTERS_OFFSET+0x00048008,0xffffffff
+#define IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN IPU_REGISTERS_OFFSET+0x00048008,0x01FF0000
+#define IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP   IPU_REGISTERS_OFFSET+0x00048008,0x000001FF
+
+#define IPU_DI1_SW_GEN0_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004800C
+#define IPU_DI1_SW_GEN0_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004800C,0x00000000
+#define IPU_DI1_SW_GEN0_1__FULL                    IPU_REGISTERS_OFFSET+0x0004800C,0xffffffff
+#define IPU_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1      IPU_REGISTERS_OFFSET+0x0004800C,0x7FF80000
+#define IPU_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1    IPU_REGISTERS_OFFSET+0x0004800C,0x00070000
+#define IPU_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1      IPU_REGISTERS_OFFSET+0x0004800C,0x00007FF8
+#define IPU_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1 IPU_REGISTERS_OFFSET+0x0004800C,0x00000007
+
+#define IPU_DI1_SW_GEN0_2__ADDR                    IPU_REGISTERS_OFFSET+0x00048010
+#define IPU_DI1_SW_GEN0_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00048010,0x00000000
+#define IPU_DI1_SW_GEN0_2__FULL                    IPU_REGISTERS_OFFSET+0x00048010,0xffffffff
+#define IPU_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2      IPU_REGISTERS_OFFSET+0x00048010,0x7FF80000
+#define IPU_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2    IPU_REGISTERS_OFFSET+0x00048010,0x00070000
+#define IPU_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2      IPU_REGISTERS_OFFSET+0x00048010,0x00007FF8
+#define IPU_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2 IPU_REGISTERS_OFFSET+0x00048010,0x00000007
+
+#define IPU_DI1_SW_GEN0_3__ADDR                    IPU_REGISTERS_OFFSET+0x00048014
+#define IPU_DI1_SW_GEN0_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00048014,0x00000000
+#define IPU_DI1_SW_GEN0_3__FULL                    IPU_REGISTERS_OFFSET+0x00048014,0xffffffff
+#define IPU_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3      IPU_REGISTERS_OFFSET+0x00048014,0x7FF80000
+#define IPU_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3    IPU_REGISTERS_OFFSET+0x00048014,0x00070000
+#define IPU_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3      IPU_REGISTERS_OFFSET+0x00048014,0x00007FF8
+#define IPU_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3 IPU_REGISTERS_OFFSET+0x00048014,0x00000007
+
+#define IPU_DI1_SW_GEN0_4__ADDR                    IPU_REGISTERS_OFFSET+0x00048018
+#define IPU_DI1_SW_GEN0_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00048018,0x00000000
+#define IPU_DI1_SW_GEN0_4__FULL                    IPU_REGISTERS_OFFSET+0x00048018,0xffffffff
+#define IPU_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4      IPU_REGISTERS_OFFSET+0x00048018,0x7FF80000
+#define IPU_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4    IPU_REGISTERS_OFFSET+0x00048018,0x00070000
+#define IPU_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4      IPU_REGISTERS_OFFSET+0x00048018,0x00007FF8
+#define IPU_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4 IPU_REGISTERS_OFFSET+0x00048018,0x00000007
+
+#define IPU_DI1_SW_GEN0_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004801C
+#define IPU_DI1_SW_GEN0_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004801C,0x00000000
+#define IPU_DI1_SW_GEN0_5__FULL                    IPU_REGISTERS_OFFSET+0x0004801C,0xffffffff
+#define IPU_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5      IPU_REGISTERS_OFFSET+0x0004801C,0x7FF80000
+#define IPU_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5    IPU_REGISTERS_OFFSET+0x0004801C,0x00070000
+#define IPU_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5      IPU_REGISTERS_OFFSET+0x0004801C,0x00007FF8
+#define IPU_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5 IPU_REGISTERS_OFFSET+0x0004801C,0x00000007
+
+#define IPU_DI1_SW_GEN0_6__ADDR                    IPU_REGISTERS_OFFSET+0x00048020
+#define IPU_DI1_SW_GEN0_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00048020,0x00000000
+#define IPU_DI1_SW_GEN0_6__FULL                    IPU_REGISTERS_OFFSET+0x00048020,0xffffffff
+#define IPU_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6      IPU_REGISTERS_OFFSET+0x00048020,0x7FF80000
+#define IPU_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6    IPU_REGISTERS_OFFSET+0x00048020,0x00070000
+#define IPU_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6      IPU_REGISTERS_OFFSET+0x00048020,0x00007FF8
+#define IPU_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6 IPU_REGISTERS_OFFSET+0x00048020,0x00000007
+
+#define IPU_DI1_SW_GEN0_7__ADDR                    IPU_REGISTERS_OFFSET+0x00048024
+#define IPU_DI1_SW_GEN0_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00048024,0x00000000
+#define IPU_DI1_SW_GEN0_7__FULL                    IPU_REGISTERS_OFFSET+0x00048024,0xffffffff
+#define IPU_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7      IPU_REGISTERS_OFFSET+0x00048024,0x7FF80000
+#define IPU_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7    IPU_REGISTERS_OFFSET+0x00048024,0x00070000
+#define IPU_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7      IPU_REGISTERS_OFFSET+0x00048024,0x00007FF8
+#define IPU_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7 IPU_REGISTERS_OFFSET+0x00048024,0x00000007
+
+#define IPU_DI1_SW_GEN0_8__ADDR                    IPU_REGISTERS_OFFSET+0x00048028
+#define IPU_DI1_SW_GEN0_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00048028,0x00000000
+#define IPU_DI1_SW_GEN0_8__FULL                    IPU_REGISTERS_OFFSET+0x00048028,0xffffffff
+#define IPU_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8      IPU_REGISTERS_OFFSET+0x00048028,0x7FF80000
+#define IPU_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8    IPU_REGISTERS_OFFSET+0x00048028,0x00070000
+#define IPU_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8      IPU_REGISTERS_OFFSET+0x00048028,0x00007FF8
+#define IPU_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8 IPU_REGISTERS_OFFSET+0x00048028,0x00000007
+
+#define IPU_DI1_SW_GEN0_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004802C
+#define IPU_DI1_SW_GEN0_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004802C,0x00000000
+#define IPU_DI1_SW_GEN0_9__FULL                    IPU_REGISTERS_OFFSET+0x0004802C,0xffffffff
+#define IPU_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9      IPU_REGISTERS_OFFSET+0x0004802C,0x7FF80000
+#define IPU_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9    IPU_REGISTERS_OFFSET+0x0004802C,0x00070000
+#define IPU_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9      IPU_REGISTERS_OFFSET+0x0004802C,0x00007FF8
+#define IPU_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9 IPU_REGISTERS_OFFSET+0x0004802C,0x00000007
+
+#define IPU_DI1_SW_GEN1_1__ADDR                           IPU_REGISTERS_OFFSET+0x00048030
+#define IPU_DI1_SW_GEN1_1__EMPTY                          IPU_REGISTERS_OFFSET+0x00048030,0x00000000
+#define IPU_DI1_SW_GEN1_1__FULL                           IPU_REGISTERS_OFFSET+0x00048030,0xffffffff
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1      IPU_REGISTERS_OFFSET+0x00048030,0x60000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1          IPU_REGISTERS_OFFSET+0x00048030,0x10000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1              IPU_REGISTERS_OFFSET+0x00048030,0x0E000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                 IPU_REGISTERS_OFFSET+0x00048030,0x01FF0000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1 IPU_REGISTERS_OFFSET+0x00048030,0x00007000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1     IPU_REGISTERS_OFFSET+0x00048030,0x00000E00
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_UP_1                   IPU_REGISTERS_OFFSET+0x00048030,0x000001FF
+
+#define IPU_DI1_SW_GEN1_2__ADDR                           IPU_REGISTERS_OFFSET+0x00048034
+#define IPU_DI1_SW_GEN1_2__EMPTY                          IPU_REGISTERS_OFFSET+0x00048034,0x00000000
+#define IPU_DI1_SW_GEN1_2__FULL                           IPU_REGISTERS_OFFSET+0x00048034,0xffffffff
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2      IPU_REGISTERS_OFFSET+0x00048034,0x60000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2          IPU_REGISTERS_OFFSET+0x00048034,0x10000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2              IPU_REGISTERS_OFFSET+0x00048034,0x0E000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                 IPU_REGISTERS_OFFSET+0x00048034,0x01FF0000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2 IPU_REGISTERS_OFFSET+0x00048034,0x00007000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2     IPU_REGISTERS_OFFSET+0x00048034,0x00000E00
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_UP_2                   IPU_REGISTERS_OFFSET+0x00048034,0x000001FF
+
+#define IPU_DI1_SW_GEN1_3__ADDR                           IPU_REGISTERS_OFFSET+0x00048038
+#define IPU_DI1_SW_GEN1_3__EMPTY                          IPU_REGISTERS_OFFSET+0x00048038,0x00000000
+#define IPU_DI1_SW_GEN1_3__FULL                           IPU_REGISTERS_OFFSET+0x00048038,0xffffffff
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3      IPU_REGISTERS_OFFSET+0x00048038,0x60000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3          IPU_REGISTERS_OFFSET+0x00048038,0x10000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3              IPU_REGISTERS_OFFSET+0x00048038,0x0E000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                 IPU_REGISTERS_OFFSET+0x00048038,0x01FF0000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3 IPU_REGISTERS_OFFSET+0x00048038,0x00007000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3     IPU_REGISTERS_OFFSET+0x00048038,0x00000E00
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_UP_3                   IPU_REGISTERS_OFFSET+0x00048038,0x000001FF
+
+#define IPU_DI1_SW_GEN1_4__ADDR                           IPU_REGISTERS_OFFSET+0x0004803C
+#define IPU_DI1_SW_GEN1_4__EMPTY                          IPU_REGISTERS_OFFSET+0x0004803C,0x00000000
+#define IPU_DI1_SW_GEN1_4__FULL                           IPU_REGISTERS_OFFSET+0x0004803C,0xffffffff
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4      IPU_REGISTERS_OFFSET+0x0004803C,0x60000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4          IPU_REGISTERS_OFFSET+0x0004803C,0x10000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4              IPU_REGISTERS_OFFSET+0x0004803C,0x0E000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                 IPU_REGISTERS_OFFSET+0x0004803C,0x01FF0000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4 IPU_REGISTERS_OFFSET+0x0004803C,0x00007000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4     IPU_REGISTERS_OFFSET+0x0004803C,0x00000E00
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_UP_4                   IPU_REGISTERS_OFFSET+0x0004803C,0x000001FF
+
+#define IPU_DI1_SW_GEN1_5__ADDR                           IPU_REGISTERS_OFFSET+0x00048040
+#define IPU_DI1_SW_GEN1_5__EMPTY                          IPU_REGISTERS_OFFSET+0x00048040,0x00000000
+#define IPU_DI1_SW_GEN1_5__FULL                           IPU_REGISTERS_OFFSET+0x00048040,0xffffffff
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5      IPU_REGISTERS_OFFSET+0x00048040,0x60000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5          IPU_REGISTERS_OFFSET+0x00048040,0x10000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5              IPU_REGISTERS_OFFSET+0x00048040,0x0E000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                 IPU_REGISTERS_OFFSET+0x00048040,0x01FF0000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5 IPU_REGISTERS_OFFSET+0x00048040,0x00007000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5     IPU_REGISTERS_OFFSET+0x00048040,0x00000E00
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_UP_5                   IPU_REGISTERS_OFFSET+0x00048040,0x000001FF
+
+#define IPU_DI1_SW_GEN1_6__ADDR                           IPU_REGISTERS_OFFSET+0x00048044
+#define IPU_DI1_SW_GEN1_6__EMPTY                          IPU_REGISTERS_OFFSET+0x00048044,0x00000000
+#define IPU_DI1_SW_GEN1_6__FULL                           IPU_REGISTERS_OFFSET+0x00048044,0xffffffff
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6      IPU_REGISTERS_OFFSET+0x00048044,0x60000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6          IPU_REGISTERS_OFFSET+0x00048044,0x10000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6              IPU_REGISTERS_OFFSET+0x00048044,0x0E000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                 IPU_REGISTERS_OFFSET+0x00048044,0x01FF0000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6 IPU_REGISTERS_OFFSET+0x00048044,0x00007000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6     IPU_REGISTERS_OFFSET+0x00048044,0x00000E00
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_UP_6                   IPU_REGISTERS_OFFSET+0x00048044,0x000001FF
+
+#define IPU_DI1_SW_GEN1_7__ADDR                           IPU_REGISTERS_OFFSET+0x00048048
+#define IPU_DI1_SW_GEN1_7__EMPTY                          IPU_REGISTERS_OFFSET+0x00048048,0x00000000
+#define IPU_DI1_SW_GEN1_7__FULL                           IPU_REGISTERS_OFFSET+0x00048048,0xffffffff
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7      IPU_REGISTERS_OFFSET+0x00048048,0x60000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7          IPU_REGISTERS_OFFSET+0x00048048,0x10000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7              IPU_REGISTERS_OFFSET+0x00048048,0x0E000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                 IPU_REGISTERS_OFFSET+0x00048048,0x01FF0000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7 IPU_REGISTERS_OFFSET+0x00048048,0x00007000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7     IPU_REGISTERS_OFFSET+0x00048048,0x00000E00
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_UP_7                   IPU_REGISTERS_OFFSET+0x00048048,0x000001FF
+
+#define IPU_DI1_SW_GEN1_8__ADDR                           IPU_REGISTERS_OFFSET+0x0004804C
+#define IPU_DI1_SW_GEN1_8__EMPTY                          IPU_REGISTERS_OFFSET+0x0004804C,0x00000000
+#define IPU_DI1_SW_GEN1_8__FULL                           IPU_REGISTERS_OFFSET+0x0004804C,0xffffffff
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8      IPU_REGISTERS_OFFSET+0x0004804C,0x60000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8          IPU_REGISTERS_OFFSET+0x0004804C,0x10000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8              IPU_REGISTERS_OFFSET+0x0004804C,0x0E000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                 IPU_REGISTERS_OFFSET+0x0004804C,0x01FF0000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8 IPU_REGISTERS_OFFSET+0x0004804C,0x00007000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8     IPU_REGISTERS_OFFSET+0x0004804C,0x00000E00
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_UP_8                   IPU_REGISTERS_OFFSET+0x0004804C,0x000001FF
+
+#define IPU_DI1_SW_GEN1_9__ADDR                  IPU_REGISTERS_OFFSET+0x00048050
+#define IPU_DI1_SW_GEN1_9__EMPTY                 IPU_REGISTERS_OFFSET+0x00048050,0x00000000
+#define IPU_DI1_SW_GEN1_9__FULL                  IPU_REGISTERS_OFFSET+0x00048050,0xffffffff
+#define IPU_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9     IPU_REGISTERS_OFFSET+0x00048050,0xE0000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9 IPU_REGISTERS_OFFSET+0x00048050,0x10000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9     IPU_REGISTERS_OFFSET+0x00048050,0x0E000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_DOWN_9        IPU_REGISTERS_OFFSET+0x00048050,0x01FF0000
+#define IPU_DI1_SW_GEN1_9__DI1_TAG_SEL_9         IPU_REGISTERS_OFFSET+0x00048050,0x00008000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_UP_9          IPU_REGISTERS_OFFSET+0x00048050,0x000001FF
+
+#define IPU_DI1_SYNC_AS_GEN__ADDR              IPU_REGISTERS_OFFSET+0x00048054
+#define IPU_DI1_SYNC_AS_GEN__EMPTY             IPU_REGISTERS_OFFSET+0x00048054,0x00000000
+#define IPU_DI1_SYNC_AS_GEN__FULL              IPU_REGISTERS_OFFSET+0x00048054,0xffffffff
+#define IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN IPU_REGISTERS_OFFSET+0x00048054,0x10000000
+#define IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00048054,0x0000E000
+#define IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START    IPU_REGISTERS_OFFSET+0x00048054,0x00000FFF
+
+#define IPU_DI1_DW_GEN_0__ADDR                  IPU_REGISTERS_OFFSET+0x00048058
+#define IPU_DI1_DW_GEN_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00048058,0x00000000
+#define IPU_DI1_DW_GEN_0__FULL                  IPU_REGISTERS_OFFSET+0x00048058,0xffffffff
+#define IPU_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0     IPU_REGISTERS_OFFSET+0x00048058,0xFF000000
+#define IPU_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0 IPU_REGISTERS_OFFSET+0x00048058,0x00FF0000
+#define IPU_DI1_DW_GEN_0__DI1_CST_0             IPU_REGISTERS_OFFSET+0x00048058,0x0000C000
+#define IPU_DI1_DW_GEN_0__DI1_PT_6_0            IPU_REGISTERS_OFFSET+0x00048058,0x00003000
+#define IPU_DI1_DW_GEN_0__DI1_PT_5_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000C00
+#define IPU_DI1_DW_GEN_0__DI1_PT_4_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000300
+#define IPU_DI1_DW_GEN_0__DI1_PT_3_0            IPU_REGISTERS_OFFSET+0x00048058,0x000000C0
+#define IPU_DI1_DW_GEN_0__DI1_PT_2_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000030
+#define IPU_DI1_DW_GEN_0__DI1_PT_1_0            IPU_REGISTERS_OFFSET+0x00048058,0x0000000C
+#define IPU_DI1_DW_GEN_0__DI1_PT_0_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000003
+
+#define IPU_DI1_DW_GEN_1__ADDR                  IPU_REGISTERS_OFFSET+0x0004805C
+#define IPU_DI1_DW_GEN_1__EMPTY                 IPU_REGISTERS_OFFSET+0x0004805C,0x00000000
+#define IPU_DI1_DW_GEN_1__FULL                  IPU_REGISTERS_OFFSET+0x0004805C,0xffffffff
+#define IPU_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1     IPU_REGISTERS_OFFSET+0x0004805C,0xFF000000
+#define IPU_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1 IPU_REGISTERS_OFFSET+0x0004805C,0x00FF0000
+#define IPU_DI1_DW_GEN_1__DI1_CST_1             IPU_REGISTERS_OFFSET+0x0004805C,0x0000C000
+#define IPU_DI1_DW_GEN_1__DI1_PT_6_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00003000
+#define IPU_DI1_DW_GEN_1__DI1_PT_5_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000C00
+#define IPU_DI1_DW_GEN_1__DI1_PT_4_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000300
+#define IPU_DI1_DW_GEN_1__DI1_PT_3_1            IPU_REGISTERS_OFFSET+0x0004805C,0x000000C0
+#define IPU_DI1_DW_GEN_1__DI1_PT_2_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000030
+#define IPU_DI1_DW_GEN_1__DI1_PT_1_1            IPU_REGISTERS_OFFSET+0x0004805C,0x0000000C
+#define IPU_DI1_DW_GEN_1__DI1_PT_0_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000003
+
+#define IPU_DI1_DW_GEN_2__ADDR                  IPU_REGISTERS_OFFSET+0x00048060
+#define IPU_DI1_DW_GEN_2__EMPTY                 IPU_REGISTERS_OFFSET+0x00048060,0x00000000
+#define IPU_DI1_DW_GEN_2__FULL                  IPU_REGISTERS_OFFSET+0x00048060,0xffffffff
+#define IPU_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2     IPU_REGISTERS_OFFSET+0x00048060,0xFF000000
+#define IPU_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2 IPU_REGISTERS_OFFSET+0x00048060,0x00FF0000
+#define IPU_DI1_DW_GEN_2__DI1_CST_2             IPU_REGISTERS_OFFSET+0x00048060,0x0000C000
+#define IPU_DI1_DW_GEN_2__DI1_PT_6_2            IPU_REGISTERS_OFFSET+0x00048060,0x00003000
+#define IPU_DI1_DW_GEN_2__DI1_PT_5_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000C00
+#define IPU_DI1_DW_GEN_2__DI1_PT_4_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000300
+#define IPU_DI1_DW_GEN_2__DI1_PT_3_2            IPU_REGISTERS_OFFSET+0x00048060,0x000000C0
+#define IPU_DI1_DW_GEN_2__DI1_PT_2_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000030
+#define IPU_DI1_DW_GEN_2__DI1_PT_1_2            IPU_REGISTERS_OFFSET+0x00048060,0x0000000C
+#define IPU_DI1_DW_GEN_2__DI1_PT_0_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000003
+
+#define IPU_DI1_DW_GEN_3__ADDR                  IPU_REGISTERS_OFFSET+0x00048064
+#define IPU_DI1_DW_GEN_3__EMPTY                 IPU_REGISTERS_OFFSET+0x00048064,0x00000000
+#define IPU_DI1_DW_GEN_3__FULL                  IPU_REGISTERS_OFFSET+0x00048064,0xffffffff
+#define IPU_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3     IPU_REGISTERS_OFFSET+0x00048064,0xFF000000
+#define IPU_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3 IPU_REGISTERS_OFFSET+0x00048064,0x00FF0000
+#define IPU_DI1_DW_GEN_3__DI1_CST_3             IPU_REGISTERS_OFFSET+0x00048064,0x0000C000
+#define IPU_DI1_DW_GEN_3__DI1_PT_6_3            IPU_REGISTERS_OFFSET+0x00048064,0x00003000
+#define IPU_DI1_DW_GEN_3__DI1_PT_5_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000C00
+#define IPU_DI1_DW_GEN_3__DI1_PT_4_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000300
+#define IPU_DI1_DW_GEN_3__DI1_PT_3_3            IPU_REGISTERS_OFFSET+0x00048064,0x000000C0
+#define IPU_DI1_DW_GEN_3__DI1_PT_2_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000030
+#define IPU_DI1_DW_GEN_3__DI1_PT_1_3            IPU_REGISTERS_OFFSET+0x00048064,0x0000000C
+#define IPU_DI1_DW_GEN_3__DI1_PT_0_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000003
+
+#define IPU_DI1_DW_GEN_4__ADDR                  IPU_REGISTERS_OFFSET+0x00048068
+#define IPU_DI1_DW_GEN_4__EMPTY                 IPU_REGISTERS_OFFSET+0x00048068,0x00000000
+#define IPU_DI1_DW_GEN_4__FULL                  IPU_REGISTERS_OFFSET+0x00048068,0xffffffff
+#define IPU_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4     IPU_REGISTERS_OFFSET+0x00048068,0xFF000000
+#define IPU_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4 IPU_REGISTERS_OFFSET+0x00048068,0x00FF0000
+#define IPU_DI1_DW_GEN_4__DI1_CST_4             IPU_REGISTERS_OFFSET+0x00048068,0x0000C000
+#define IPU_DI1_DW_GEN_4__DI1_PT_6_4            IPU_REGISTERS_OFFSET+0x00048068,0x00003000
+#define IPU_DI1_DW_GEN_4__DI1_PT_5_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000C00
+#define IPU_DI1_DW_GEN_4__DI1_PT_4_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000300
+#define IPU_DI1_DW_GEN_4__DI1_PT_3_4            IPU_REGISTERS_OFFSET+0x00048068,0x000000C0
+#define IPU_DI1_DW_GEN_4__DI1_PT_2_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000030
+#define IPU_DI1_DW_GEN_4__DI1_PT_1_4            IPU_REGISTERS_OFFSET+0x00048068,0x0000000C
+#define IPU_DI1_DW_GEN_4__DI1_PT_0_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000003
+
+#define IPU_DI1_DW_GEN_5__ADDR                  IPU_REGISTERS_OFFSET+0x0004806C
+#define IPU_DI1_DW_GEN_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0004806C,0x00000000
+#define IPU_DI1_DW_GEN_5__FULL                  IPU_REGISTERS_OFFSET+0x0004806C,0xffffffff
+#define IPU_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5     IPU_REGISTERS_OFFSET+0x0004806C,0xFF000000
+#define IPU_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5 IPU_REGISTERS_OFFSET+0x0004806C,0x00FF0000
+#define IPU_DI1_DW_GEN_5__DI1_CST_5             IPU_REGISTERS_OFFSET+0x0004806C,0x0000C000
+#define IPU_DI1_DW_GEN_5__DI1_PT_6_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00003000
+#define IPU_DI1_DW_GEN_5__DI1_PT_5_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000C00
+#define IPU_DI1_DW_GEN_5__DI1_PT_4_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000300
+#define IPU_DI1_DW_GEN_5__DI1_PT_3_5            IPU_REGISTERS_OFFSET+0x0004806C,0x000000C0
+#define IPU_DI1_DW_GEN_5__DI1_PT_2_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000030
+#define IPU_DI1_DW_GEN_5__DI1_PT_1_5            IPU_REGISTERS_OFFSET+0x0004806C,0x0000000C
+#define IPU_DI1_DW_GEN_5__DI1_PT_0_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000003
+
+#define IPU_DI1_DW_GEN_6__ADDR                  IPU_REGISTERS_OFFSET+0x00048070
+#define IPU_DI1_DW_GEN_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00048070,0x00000000
+#define IPU_DI1_DW_GEN_6__FULL                  IPU_REGISTERS_OFFSET+0x00048070,0xffffffff
+#define IPU_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6     IPU_REGISTERS_OFFSET+0x00048070,0xFF000000
+#define IPU_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6 IPU_REGISTERS_OFFSET+0x00048070,0x00FF0000
+#define IPU_DI1_DW_GEN_6__DI1_CST_6             IPU_REGISTERS_OFFSET+0x00048070,0x0000C000
+#define IPU_DI1_DW_GEN_6__DI1_PT_6_6            IPU_REGISTERS_OFFSET+0x00048070,0x00003000
+#define IPU_DI1_DW_GEN_6__DI1_PT_5_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000C00
+#define IPU_DI1_DW_GEN_6__DI1_PT_4_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000300
+#define IPU_DI1_DW_GEN_6__DI1_PT_3_6            IPU_REGISTERS_OFFSET+0x00048070,0x000000C0
+#define IPU_DI1_DW_GEN_6__DI1_PT_2_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000030
+#define IPU_DI1_DW_GEN_6__DI1_PT_1_6            IPU_REGISTERS_OFFSET+0x00048070,0x0000000C
+#define IPU_DI1_DW_GEN_6__DI1_PT_0_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000003
+
+#define IPU_DI1_DW_GEN_7__ADDR                  IPU_REGISTERS_OFFSET+0x00048074
+#define IPU_DI1_DW_GEN_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00048074,0x00000000
+#define IPU_DI1_DW_GEN_7__FULL                  IPU_REGISTERS_OFFSET+0x00048074,0xffffffff
+#define IPU_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7     IPU_REGISTERS_OFFSET+0x00048074,0xFF000000
+#define IPU_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7 IPU_REGISTERS_OFFSET+0x00048074,0x00FF0000
+#define IPU_DI1_DW_GEN_7__DI1_CST_7             IPU_REGISTERS_OFFSET+0x00048074,0x0000C000
+#define IPU_DI1_DW_GEN_7__DI1_PT_6_7            IPU_REGISTERS_OFFSET+0x00048074,0x00003000
+#define IPU_DI1_DW_GEN_7__DI1_PT_5_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000C00
+#define IPU_DI1_DW_GEN_7__DI1_PT_4_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000300
+#define IPU_DI1_DW_GEN_7__DI1_PT_3_7            IPU_REGISTERS_OFFSET+0x00048074,0x000000C0
+#define IPU_DI1_DW_GEN_7__DI1_PT_2_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000030
+#define IPU_DI1_DW_GEN_7__DI1_PT_1_7            IPU_REGISTERS_OFFSET+0x00048074,0x0000000C
+#define IPU_DI1_DW_GEN_7__DI1_PT_0_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000003
+
+#define IPU_DI1_DW_GEN_8__ADDR                  IPU_REGISTERS_OFFSET+0x00048078
+#define IPU_DI1_DW_GEN_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00048078,0x00000000
+#define IPU_DI1_DW_GEN_8__FULL                  IPU_REGISTERS_OFFSET+0x00048078,0xffffffff
+#define IPU_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8     IPU_REGISTERS_OFFSET+0x00048078,0xFF000000
+#define IPU_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8 IPU_REGISTERS_OFFSET+0x00048078,0x00FF0000
+#define IPU_DI1_DW_GEN_8__DI1_CST_8             IPU_REGISTERS_OFFSET+0x00048078,0x0000C000
+#define IPU_DI1_DW_GEN_8__DI1_PT_6_8            IPU_REGISTERS_OFFSET+0x00048078,0x00003000
+#define IPU_DI1_DW_GEN_8__DI1_PT_5_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000C00
+#define IPU_DI1_DW_GEN_8__DI1_PT_4_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000300
+#define IPU_DI1_DW_GEN_8__DI1_PT_3_8            IPU_REGISTERS_OFFSET+0x00048078,0x000000C0
+#define IPU_DI1_DW_GEN_8__DI1_PT_2_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000030
+#define IPU_DI1_DW_GEN_8__DI1_PT_1_8            IPU_REGISTERS_OFFSET+0x00048078,0x0000000C
+#define IPU_DI1_DW_GEN_8__DI1_PT_0_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000003
+
+#define IPU_DI1_DW_GEN_9__ADDR                  IPU_REGISTERS_OFFSET+0x0004807C
+#define IPU_DI1_DW_GEN_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0004807C,0x00000000
+#define IPU_DI1_DW_GEN_9__FULL                  IPU_REGISTERS_OFFSET+0x0004807C,0xffffffff
+#define IPU_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9     IPU_REGISTERS_OFFSET+0x0004807C,0xFF000000
+#define IPU_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9 IPU_REGISTERS_OFFSET+0x0004807C,0x00FF0000
+#define IPU_DI1_DW_GEN_9__DI1_CST_9             IPU_REGISTERS_OFFSET+0x0004807C,0x0000C000
+#define IPU_DI1_DW_GEN_9__DI1_PT_6_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00003000
+#define IPU_DI1_DW_GEN_9__DI1_PT_5_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000C00
+#define IPU_DI1_DW_GEN_9__DI1_PT_4_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000300
+#define IPU_DI1_DW_GEN_9__DI1_PT_3_9            IPU_REGISTERS_OFFSET+0x0004807C,0x000000C0
+#define IPU_DI1_DW_GEN_9__DI1_PT_2_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000030
+#define IPU_DI1_DW_GEN_9__DI1_PT_1_9            IPU_REGISTERS_OFFSET+0x0004807C,0x0000000C
+#define IPU_DI1_DW_GEN_9__DI1_PT_0_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000003
+
+#define IPU_DI1_DW_GEN_10__ADDR                   IPU_REGISTERS_OFFSET+0x00048080
+#define IPU_DI1_DW_GEN_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00048080,0x00000000
+#define IPU_DI1_DW_GEN_10__FULL                   IPU_REGISTERS_OFFSET+0x00048080,0xffffffff
+#define IPU_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10     IPU_REGISTERS_OFFSET+0x00048080,0xFF000000
+#define IPU_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10 IPU_REGISTERS_OFFSET+0x00048080,0x00FF0000
+#define IPU_DI1_DW_GEN_10__DI1_CST_10             IPU_REGISTERS_OFFSET+0x00048080,0x0000C000
+#define IPU_DI1_DW_GEN_10__DI1_PT_6_10            IPU_REGISTERS_OFFSET+0x00048080,0x00003000
+#define IPU_DI1_DW_GEN_10__DI1_PT_5_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000C00
+#define IPU_DI1_DW_GEN_10__DI1_PT_4_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000300
+#define IPU_DI1_DW_GEN_10__DI1_PT_3_10            IPU_REGISTERS_OFFSET+0x00048080,0x000000C0
+#define IPU_DI1_DW_GEN_10__DI1_PT_2_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000030
+#define IPU_DI1_DW_GEN_10__DI1_PT_1_10            IPU_REGISTERS_OFFSET+0x00048080,0x0000000C
+#define IPU_DI1_DW_GEN_10__DI1_PT_0_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000003
+
+#define IPU_DI1_DW_GEN_11__ADDR                   IPU_REGISTERS_OFFSET+0x00048084
+#define IPU_DI1_DW_GEN_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00048084,0x00000000
+#define IPU_DI1_DW_GEN_11__FULL                   IPU_REGISTERS_OFFSET+0x00048084,0xffffffff
+#define IPU_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11     IPU_REGISTERS_OFFSET+0x00048084,0xFF000000
+#define IPU_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11 IPU_REGISTERS_OFFSET+0x00048084,0x00FF0000
+#define IPU_DI1_DW_GEN_11__DI1_CST_11             IPU_REGISTERS_OFFSET+0x00048084,0x0000C000
+#define IPU_DI1_DW_GEN_11__DI1_PT_6_11            IPU_REGISTERS_OFFSET+0x00048084,0x00003000
+#define IPU_DI1_DW_GEN_11__DI1_PT_5_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000C00
+#define IPU_DI1_DW_GEN_11__DI1_PT_4_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000300
+#define IPU_DI1_DW_GEN_11__DI1_PT_3_11            IPU_REGISTERS_OFFSET+0x00048084,0x000000C0
+#define IPU_DI1_DW_GEN_11__DI1_PT_2_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000030
+#define IPU_DI1_DW_GEN_11__DI1_PT_1_11            IPU_REGISTERS_OFFSET+0x00048084,0x0000000C
+#define IPU_DI1_DW_GEN_11__DI1_PT_0_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000003
+
+#define IPU_DI1_DW_SET0_0__ADDR                 IPU_REGISTERS_OFFSET+0x00048088
+#define IPU_DI1_DW_SET0_0__EMPTY                IPU_REGISTERS_OFFSET+0x00048088,0x00000000
+#define IPU_DI1_DW_SET0_0__FULL                 IPU_REGISTERS_OFFSET+0x00048088,0xffffffff
+#define IPU_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0 IPU_REGISTERS_OFFSET+0x00048088,0x01FF0000
+#define IPU_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0   IPU_REGISTERS_OFFSET+0x00048088,0x000001FF
+
+#define IPU_DI1_DW_SET0_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004808C
+#define IPU_DI1_DW_SET0_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004808C,0x00000000
+#define IPU_DI1_DW_SET0_1__FULL                 IPU_REGISTERS_OFFSET+0x0004808C,0xffffffff
+#define IPU_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1 IPU_REGISTERS_OFFSET+0x0004808C,0x01FF0000
+#define IPU_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1   IPU_REGISTERS_OFFSET+0x0004808C,0x000001FF
+
+#define IPU_DI1_DW_SET0_2__ADDR                 IPU_REGISTERS_OFFSET+0x00048090
+#define IPU_DI1_DW_SET0_2__EMPTY                IPU_REGISTERS_OFFSET+0x00048090,0x00000000
+#define IPU_DI1_DW_SET0_2__FULL                 IPU_REGISTERS_OFFSET+0x00048090,0xffffffff
+#define IPU_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2 IPU_REGISTERS_OFFSET+0x00048090,0x01FF0000
+#define IPU_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2   IPU_REGISTERS_OFFSET+0x00048090,0x000001FF
+
+#define IPU_DI1_DW_SET0_3__ADDR                 IPU_REGISTERS_OFFSET+0x00048094
+#define IPU_DI1_DW_SET0_3__EMPTY                IPU_REGISTERS_OFFSET+0x00048094,0x00000000
+#define IPU_DI1_DW_SET0_3__FULL                 IPU_REGISTERS_OFFSET+0x00048094,0xffffffff
+#define IPU_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3 IPU_REGISTERS_OFFSET+0x00048094,0x01FF0000
+#define IPU_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3   IPU_REGISTERS_OFFSET+0x00048094,0x000001FF
+
+#define IPU_DI1_DW_SET0_4__ADDR                 IPU_REGISTERS_OFFSET+0x00048098
+#define IPU_DI1_DW_SET0_4__EMPTY                IPU_REGISTERS_OFFSET+0x00048098,0x00000000
+#define IPU_DI1_DW_SET0_4__FULL                 IPU_REGISTERS_OFFSET+0x00048098,0xffffffff
+#define IPU_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4 IPU_REGISTERS_OFFSET+0x00048098,0x01FF0000
+#define IPU_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4   IPU_REGISTERS_OFFSET+0x00048098,0x000001FF
+
+#define IPU_DI1_DW_SET0_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004809C
+#define IPU_DI1_DW_SET0_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004809C,0x00000000
+#define IPU_DI1_DW_SET0_5__FULL                 IPU_REGISTERS_OFFSET+0x0004809C,0xffffffff
+#define IPU_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5 IPU_REGISTERS_OFFSET+0x0004809C,0x01FF0000
+#define IPU_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5   IPU_REGISTERS_OFFSET+0x0004809C,0x000001FF
+
+#define IPU_DI1_DW_SET0_6__ADDR                 IPU_REGISTERS_OFFSET+0x000480A0
+#define IPU_DI1_DW_SET0_6__EMPTY                IPU_REGISTERS_OFFSET+0x000480A0,0x00000000
+#define IPU_DI1_DW_SET0_6__FULL                 IPU_REGISTERS_OFFSET+0x000480A0,0xffffffff
+#define IPU_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6 IPU_REGISTERS_OFFSET+0x000480A0,0x01FF0000
+#define IPU_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6   IPU_REGISTERS_OFFSET+0x000480A0,0x000001FF
+
+#define IPU_DI1_DW_SET0_7__ADDR                 IPU_REGISTERS_OFFSET+0x000480A4
+#define IPU_DI1_DW_SET0_7__EMPTY                IPU_REGISTERS_OFFSET+0x000480A4,0x00000000
+#define IPU_DI1_DW_SET0_7__FULL                 IPU_REGISTERS_OFFSET+0x000480A4,0xffffffff
+#define IPU_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7 IPU_REGISTERS_OFFSET+0x000480A4,0x01FF0000
+#define IPU_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7   IPU_REGISTERS_OFFSET+0x000480A4,0x000001FF
+
+#define IPU_DI1_DW_SET0_8__ADDR                 IPU_REGISTERS_OFFSET+0x000480A8
+#define IPU_DI1_DW_SET0_8__EMPTY                IPU_REGISTERS_OFFSET+0x000480A8,0x00000000
+#define IPU_DI1_DW_SET0_8__FULL                 IPU_REGISTERS_OFFSET+0x000480A8,0xffffffff
+#define IPU_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8 IPU_REGISTERS_OFFSET+0x000480A8,0x01FF0000
+#define IPU_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8   IPU_REGISTERS_OFFSET+0x000480A8,0x000001FF
+
+#define IPU_DI1_DW_SET0_9__ADDR                 IPU_REGISTERS_OFFSET+0x000480AC
+#define IPU_DI1_DW_SET0_9__EMPTY                IPU_REGISTERS_OFFSET+0x000480AC,0x00000000
+#define IPU_DI1_DW_SET0_9__FULL                 IPU_REGISTERS_OFFSET+0x000480AC,0xffffffff
+#define IPU_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9 IPU_REGISTERS_OFFSET+0x000480AC,0x01FF0000
+#define IPU_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9   IPU_REGISTERS_OFFSET+0x000480AC,0x000001FF
+
+#define IPU_DI1_DW_SET0_10__ADDR                  IPU_REGISTERS_OFFSET+0x000480B0
+#define IPU_DI1_DW_SET0_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000480B0,0x00000000
+#define IPU_DI1_DW_SET0_10__FULL                  IPU_REGISTERS_OFFSET+0x000480B0,0xffffffff
+#define IPU_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10 IPU_REGISTERS_OFFSET+0x000480B0,0x01FF0000
+#define IPU_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10   IPU_REGISTERS_OFFSET+0x000480B0,0x000001FF
+
+#define IPU_DI1_DW_SET0_11__ADDR                  IPU_REGISTERS_OFFSET+0x000480B4
+#define IPU_DI1_DW_SET0_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000480B4,0x00000000
+#define IPU_DI1_DW_SET0_11__FULL                  IPU_REGISTERS_OFFSET+0x000480B4,0xffffffff
+#define IPU_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11 IPU_REGISTERS_OFFSET+0x000480B4,0x01FF0000
+#define IPU_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11   IPU_REGISTERS_OFFSET+0x000480B4,0x000001FF
+
+#define IPU_DI1_DW_SET1_0__ADDR                 IPU_REGISTERS_OFFSET+0x000480B8
+#define IPU_DI1_DW_SET1_0__EMPTY                IPU_REGISTERS_OFFSET+0x000480B8,0x00000000
+#define IPU_DI1_DW_SET1_0__FULL                 IPU_REGISTERS_OFFSET+0x000480B8,0xffffffff
+#define IPU_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0 IPU_REGISTERS_OFFSET+0x000480B8,0x01FF0000
+#define IPU_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0   IPU_REGISTERS_OFFSET+0x000480B8,0x000001FF
+
+#define IPU_DI1_DW_SET1_1__ADDR                 IPU_REGISTERS_OFFSET+0x000480BC
+#define IPU_DI1_DW_SET1_1__EMPTY                IPU_REGISTERS_OFFSET+0x000480BC,0x00000000
+#define IPU_DI1_DW_SET1_1__FULL                 IPU_REGISTERS_OFFSET+0x000480BC,0xffffffff
+#define IPU_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1 IPU_REGISTERS_OFFSET+0x000480BC,0x01FF0000
+#define IPU_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1   IPU_REGISTERS_OFFSET+0x000480BC,0x000001FF
+
+#define IPU_DI1_DW_SET1_2__ADDR                 IPU_REGISTERS_OFFSET+0x000480C0
+#define IPU_DI1_DW_SET1_2__EMPTY                IPU_REGISTERS_OFFSET+0x000480C0,0x00000000
+#define IPU_DI1_DW_SET1_2__FULL                 IPU_REGISTERS_OFFSET+0x000480C0,0xffffffff
+#define IPU_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2 IPU_REGISTERS_OFFSET+0x000480C0,0x01FF0000
+#define IPU_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2   IPU_REGISTERS_OFFSET+0x000480C0,0x000001FF
+
+#define IPU_DI1_DW_SET1_3__ADDR                 IPU_REGISTERS_OFFSET+0x000480C4
+#define IPU_DI1_DW_SET1_3__EMPTY                IPU_REGISTERS_OFFSET+0x000480C4,0x00000000
+#define IPU_DI1_DW_SET1_3__FULL                 IPU_REGISTERS_OFFSET+0x000480C4,0xffffffff
+#define IPU_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3 IPU_REGISTERS_OFFSET+0x000480C4,0x01FF0000
+#define IPU_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3   IPU_REGISTERS_OFFSET+0x000480C4,0x000001FF
+
+#define IPU_DI1_DW_SET1_4__ADDR                 IPU_REGISTERS_OFFSET+0x000480C8
+#define IPU_DI1_DW_SET1_4__EMPTY                IPU_REGISTERS_OFFSET+0x000480C8,0x00000000
+#define IPU_DI1_DW_SET1_4__FULL                 IPU_REGISTERS_OFFSET+0x000480C8,0xffffffff
+#define IPU_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4 IPU_REGISTERS_OFFSET+0x000480C8,0x01FF0000
+#define IPU_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4   IPU_REGISTERS_OFFSET+0x000480C8,0x000001FF
+
+#define IPU_DI1_DW_SET1_5__ADDR                 IPU_REGISTERS_OFFSET+0x000480CC
+#define IPU_DI1_DW_SET1_5__EMPTY                IPU_REGISTERS_OFFSET+0x000480CC,0x00000000
+#define IPU_DI1_DW_SET1_5__FULL                 IPU_REGISTERS_OFFSET+0x000480CC,0xffffffff
+#define IPU_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5 IPU_REGISTERS_OFFSET+0x000480CC,0x01FF0000
+#define IPU_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5   IPU_REGISTERS_OFFSET+0x000480CC,0x000001FF
+
+#define IPU_DI1_DW_SET1_6__ADDR                 IPU_REGISTERS_OFFSET+0x000480D0
+#define IPU_DI1_DW_SET1_6__EMPTY                IPU_REGISTERS_OFFSET+0x000480D0,0x00000000
+#define IPU_DI1_DW_SET1_6__FULL                 IPU_REGISTERS_OFFSET+0x000480D0,0xffffffff
+#define IPU_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6 IPU_REGISTERS_OFFSET+0x000480D0,0x01FF0000
+#define IPU_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6   IPU_REGISTERS_OFFSET+0x000480D0,0x000001FF
+
+#define IPU_DI1_DW_SET1_7__ADDR                 IPU_REGISTERS_OFFSET+0x000480D4
+#define IPU_DI1_DW_SET1_7__EMPTY                IPU_REGISTERS_OFFSET+0x000480D4,0x00000000
+#define IPU_DI1_DW_SET1_7__FULL                 IPU_REGISTERS_OFFSET+0x000480D4,0xffffffff
+#define IPU_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7 IPU_REGISTERS_OFFSET+0x000480D4,0x01FF0000
+#define IPU_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7   IPU_REGISTERS_OFFSET+0x000480D4,0x000001FF
+
+#define IPU_DI1_DW_SET1_8__ADDR                 IPU_REGISTERS_OFFSET+0x000480D8
+#define IPU_DI1_DW_SET1_8__EMPTY                IPU_REGISTERS_OFFSET+0x000480D8,0x00000000
+#define IPU_DI1_DW_SET1_8__FULL                 IPU_REGISTERS_OFFSET+0x000480D8,0xffffffff
+#define IPU_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8 IPU_REGISTERS_OFFSET+0x000480D8,0x01FF0000
+#define IPU_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8   IPU_REGISTERS_OFFSET+0x000480D8,0x000001FF
+
+#define IPU_DI1_DW_SET1_9__ADDR                 IPU_REGISTERS_OFFSET+0x000480DC
+#define IPU_DI1_DW_SET1_9__EMPTY                IPU_REGISTERS_OFFSET+0x000480DC,0x00000000
+#define IPU_DI1_DW_SET1_9__FULL                 IPU_REGISTERS_OFFSET+0x000480DC,0xffffffff
+#define IPU_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9 IPU_REGISTERS_OFFSET+0x000480DC,0x01FF0000
+#define IPU_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9   IPU_REGISTERS_OFFSET+0x000480DC,0x000001FF
+
+#define IPU_DI1_DW_SET1_10__ADDR                  IPU_REGISTERS_OFFSET+0x000480E0
+#define IPU_DI1_DW_SET1_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000480E0,0x00000000
+#define IPU_DI1_DW_SET1_10__FULL                  IPU_REGISTERS_OFFSET+0x000480E0,0xffffffff
+#define IPU_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10 IPU_REGISTERS_OFFSET+0x000480E0,0x01FF0000
+#define IPU_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10   IPU_REGISTERS_OFFSET+0x000480E0,0x000001FF
+
+#define IPU_DI1_DW_SET1_11__ADDR                  IPU_REGISTERS_OFFSET+0x000480E4
+#define IPU_DI1_DW_SET1_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000480E4,0x00000000
+#define IPU_DI1_DW_SET1_11__FULL                  IPU_REGISTERS_OFFSET+0x000480E4,0xffffffff
+#define IPU_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11 IPU_REGISTERS_OFFSET+0x000480E4,0x01FF0000
+#define IPU_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11   IPU_REGISTERS_OFFSET+0x000480E4,0x000001FF
+
+#define IPU_DI1_DW_SET2_0__ADDR                 IPU_REGISTERS_OFFSET+0x000480E8
+#define IPU_DI1_DW_SET2_0__EMPTY                IPU_REGISTERS_OFFSET+0x000480E8,0x00000000
+#define IPU_DI1_DW_SET2_0__FULL                 IPU_REGISTERS_OFFSET+0x000480E8,0xffffffff
+#define IPU_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0 IPU_REGISTERS_OFFSET+0x000480E8,0x01FF0000
+#define IPU_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0   IPU_REGISTERS_OFFSET+0x000480E8,0x000001FF
+
+#define IPU_DI1_DW_SET2_1__ADDR                 IPU_REGISTERS_OFFSET+0x000480EC
+#define IPU_DI1_DW_SET2_1__EMPTY                IPU_REGISTERS_OFFSET+0x000480EC,0x00000000
+#define IPU_DI1_DW_SET2_1__FULL                 IPU_REGISTERS_OFFSET+0x000480EC,0xffffffff
+#define IPU_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1 IPU_REGISTERS_OFFSET+0x000480EC,0x01FF0000
+#define IPU_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1   IPU_REGISTERS_OFFSET+0x000480EC,0x000001FF
+
+#define IPU_DI1_DW_SET2_2__ADDR                 IPU_REGISTERS_OFFSET+0x000480F0
+#define IPU_DI1_DW_SET2_2__EMPTY                IPU_REGISTERS_OFFSET+0x000480F0,0x00000000
+#define IPU_DI1_DW_SET2_2__FULL                 IPU_REGISTERS_OFFSET+0x000480F0,0xffffffff
+#define IPU_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2 IPU_REGISTERS_OFFSET+0x000480F0,0x01FF0000
+#define IPU_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2   IPU_REGISTERS_OFFSET+0x000480F0,0x000001FF
+
+#define IPU_DI1_DW_SET2_3__ADDR                 IPU_REGISTERS_OFFSET+0x000480F4
+#define IPU_DI1_DW_SET2_3__EMPTY                IPU_REGISTERS_OFFSET+0x000480F4,0x00000000
+#define IPU_DI1_DW_SET2_3__FULL                 IPU_REGISTERS_OFFSET+0x000480F4,0xffffffff
+#define IPU_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3 IPU_REGISTERS_OFFSET+0x000480F4,0x01FF0000
+#define IPU_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3   IPU_REGISTERS_OFFSET+0x000480F4,0x000001FF
+
+#define IPU_DI1_DW_SET2_4__ADDR                 IPU_REGISTERS_OFFSET+0x000480F8
+#define IPU_DI1_DW_SET2_4__EMPTY                IPU_REGISTERS_OFFSET+0x000480F8,0x00000000
+#define IPU_DI1_DW_SET2_4__FULL                 IPU_REGISTERS_OFFSET+0x000480F8,0xffffffff
+#define IPU_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4 IPU_REGISTERS_OFFSET+0x000480F8,0x01FF0000
+#define IPU_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4   IPU_REGISTERS_OFFSET+0x000480F8,0x000001FF
+
+#define IPU_DI1_DW_SET2_5__ADDR                 IPU_REGISTERS_OFFSET+0x000480FC
+#define IPU_DI1_DW_SET2_5__EMPTY                IPU_REGISTERS_OFFSET+0x000480FC,0x00000000
+#define IPU_DI1_DW_SET2_5__FULL                 IPU_REGISTERS_OFFSET+0x000480FC,0xffffffff
+#define IPU_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5 IPU_REGISTERS_OFFSET+0x000480FC,0x01FF0000
+#define IPU_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5   IPU_REGISTERS_OFFSET+0x000480FC,0x000001FF
+
+#define IPU_DI1_DW_SET2_6__ADDR                 IPU_REGISTERS_OFFSET+0x00048100
+#define IPU_DI1_DW_SET2_6__EMPTY                IPU_REGISTERS_OFFSET+0x00048100,0x00000000
+#define IPU_DI1_DW_SET2_6__FULL                 IPU_REGISTERS_OFFSET+0x00048100,0xffffffff
+#define IPU_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6 IPU_REGISTERS_OFFSET+0x00048100,0x01FF0000
+#define IPU_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6   IPU_REGISTERS_OFFSET+0x00048100,0x000001FF
+
+#define IPU_DI1_DW_SET2_7__ADDR                 IPU_REGISTERS_OFFSET+0x00048104
+#define IPU_DI1_DW_SET2_7__EMPTY                IPU_REGISTERS_OFFSET+0x00048104,0x00000000
+#define IPU_DI1_DW_SET2_7__FULL                 IPU_REGISTERS_OFFSET+0x00048104,0xffffffff
+#define IPU_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7 IPU_REGISTERS_OFFSET+0x00048104,0x01FF0000
+#define IPU_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7   IPU_REGISTERS_OFFSET+0x00048104,0x000001FF
+
+#define IPU_DI1_DW_SET2_8__ADDR                 IPU_REGISTERS_OFFSET+0x00048108
+#define IPU_DI1_DW_SET2_8__EMPTY                IPU_REGISTERS_OFFSET+0x00048108,0x00000000
+#define IPU_DI1_DW_SET2_8__FULL                 IPU_REGISTERS_OFFSET+0x00048108,0xffffffff
+#define IPU_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8 IPU_REGISTERS_OFFSET+0x00048108,0x01FF0000
+#define IPU_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8   IPU_REGISTERS_OFFSET+0x00048108,0x000001FF
+
+#define IPU_DI1_DW_SET2_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004810C
+#define IPU_DI1_DW_SET2_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004810C,0x00000000
+#define IPU_DI1_DW_SET2_9__FULL                 IPU_REGISTERS_OFFSET+0x0004810C,0xffffffff
+#define IPU_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9 IPU_REGISTERS_OFFSET+0x0004810C,0x01FF0000
+#define IPU_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9   IPU_REGISTERS_OFFSET+0x0004810C,0x000001FF
+
+#define IPU_DI1_DW_SET2_10__ADDR                  IPU_REGISTERS_OFFSET+0x00048110
+#define IPU_DI1_DW_SET2_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00048110,0x00000000
+#define IPU_DI1_DW_SET2_10__FULL                  IPU_REGISTERS_OFFSET+0x00048110,0xffffffff
+#define IPU_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10 IPU_REGISTERS_OFFSET+0x00048110,0x01FF0000
+#define IPU_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10   IPU_REGISTERS_OFFSET+0x00048110,0x000001FF
+
+#define IPU_DI1_DW_SET2_11__ADDR                  IPU_REGISTERS_OFFSET+0x00048114
+#define IPU_DI1_DW_SET2_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00048114,0x00000000
+#define IPU_DI1_DW_SET2_11__FULL                  IPU_REGISTERS_OFFSET+0x00048114,0xffffffff
+#define IPU_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11 IPU_REGISTERS_OFFSET+0x00048114,0x01FF0000
+#define IPU_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11   IPU_REGISTERS_OFFSET+0x00048114,0x000001FF
+
+#define IPU_DI1_DW_SET3_0__ADDR                 IPU_REGISTERS_OFFSET+0x00048118
+#define IPU_DI1_DW_SET3_0__EMPTY                IPU_REGISTERS_OFFSET+0x00048118,0x00000000
+#define IPU_DI1_DW_SET3_0__FULL                 IPU_REGISTERS_OFFSET+0x00048118,0xffffffff
+#define IPU_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0 IPU_REGISTERS_OFFSET+0x00048118,0x01FF0000
+#define IPU_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0   IPU_REGISTERS_OFFSET+0x00048118,0x000001FF
+
+#define IPU_DI1_DW_SET3_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004811C
+#define IPU_DI1_DW_SET3_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004811C,0x00000000
+#define IPU_DI1_DW_SET3_1__FULL                 IPU_REGISTERS_OFFSET+0x0004811C,0xffffffff
+#define IPU_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1 IPU_REGISTERS_OFFSET+0x0004811C,0x01FF0000
+#define IPU_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1   IPU_REGISTERS_OFFSET+0x0004811C,0x000001FF
+
+#define IPU_DI1_DW_SET3_2__ADDR                 IPU_REGISTERS_OFFSET+0x00048120
+#define IPU_DI1_DW_SET3_2__EMPTY                IPU_REGISTERS_OFFSET+0x00048120,0x00000000
+#define IPU_DI1_DW_SET3_2__FULL                 IPU_REGISTERS_OFFSET+0x00048120,0xffffffff
+#define IPU_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2 IPU_REGISTERS_OFFSET+0x00048120,0x01FF0000
+#define IPU_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2   IPU_REGISTERS_OFFSET+0x00048120,0x000001FF
+
+#define IPU_DI1_DW_SET3_3__ADDR                 IPU_REGISTERS_OFFSET+0x00048124
+#define IPU_DI1_DW_SET3_3__EMPTY                IPU_REGISTERS_OFFSET+0x00048124,0x00000000
+#define IPU_DI1_DW_SET3_3__FULL                 IPU_REGISTERS_OFFSET+0x00048124,0xffffffff
+#define IPU_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3 IPU_REGISTERS_OFFSET+0x00048124,0x01FF0000
+#define IPU_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3   IPU_REGISTERS_OFFSET+0x00048124,0x000001FF
+
+#define IPU_DI1_DW_SET3_4__ADDR                 IPU_REGISTERS_OFFSET+0x00048128
+#define IPU_DI1_DW_SET3_4__EMPTY                IPU_REGISTERS_OFFSET+0x00048128,0x00000000
+#define IPU_DI1_DW_SET3_4__FULL                 IPU_REGISTERS_OFFSET+0x00048128,0xffffffff
+#define IPU_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4 IPU_REGISTERS_OFFSET+0x00048128,0x01FF0000
+#define IPU_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4   IPU_REGISTERS_OFFSET+0x00048128,0x000001FF
+
+#define IPU_DI1_DW_SET3_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004812C
+#define IPU_DI1_DW_SET3_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004812C,0x00000000
+#define IPU_DI1_DW_SET3_5__FULL                 IPU_REGISTERS_OFFSET+0x0004812C,0xffffffff
+#define IPU_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5 IPU_REGISTERS_OFFSET+0x0004812C,0x01FF0000
+#define IPU_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5   IPU_REGISTERS_OFFSET+0x0004812C,0x000001FF
+
+#define IPU_DI1_DW_SET3_6__ADDR                 IPU_REGISTERS_OFFSET+0x00048130
+#define IPU_DI1_DW_SET3_6__EMPTY                IPU_REGISTERS_OFFSET+0x00048130,0x00000000
+#define IPU_DI1_DW_SET3_6__FULL                 IPU_REGISTERS_OFFSET+0x00048130,0xffffffff
+#define IPU_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6 IPU_REGISTERS_OFFSET+0x00048130,0x01FF0000
+#define IPU_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6   IPU_REGISTERS_OFFSET+0x00048130,0x000001FF
+
+#define IPU_DI1_DW_SET3_7__ADDR                 IPU_REGISTERS_OFFSET+0x00048134
+#define IPU_DI1_DW_SET3_7__EMPTY                IPU_REGISTERS_OFFSET+0x00048134,0x00000000
+#define IPU_DI1_DW_SET3_7__FULL                 IPU_REGISTERS_OFFSET+0x00048134,0xffffffff
+#define IPU_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7 IPU_REGISTERS_OFFSET+0x00048134,0x01FF0000
+#define IPU_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7   IPU_REGISTERS_OFFSET+0x00048134,0x000001FF
+
+#define IPU_DI1_DW_SET3_8__ADDR                 IPU_REGISTERS_OFFSET+0x00048138
+#define IPU_DI1_DW_SET3_8__EMPTY                IPU_REGISTERS_OFFSET+0x00048138,0x00000000
+#define IPU_DI1_DW_SET3_8__FULL                 IPU_REGISTERS_OFFSET+0x00048138,0xffffffff
+#define IPU_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8 IPU_REGISTERS_OFFSET+0x00048138,0x01FF0000
+#define IPU_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8   IPU_REGISTERS_OFFSET+0x00048138,0x000001FF
+
+#define IPU_DI1_DW_SET3_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004813C
+#define IPU_DI1_DW_SET3_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004813C,0x00000000
+#define IPU_DI1_DW_SET3_9__FULL                 IPU_REGISTERS_OFFSET+0x0004813C,0xffffffff
+#define IPU_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9 IPU_REGISTERS_OFFSET+0x0004813C,0x01FF0000
+#define IPU_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9   IPU_REGISTERS_OFFSET+0x0004813C,0x000001FF
+
+#define IPU_DI1_DW_SET3_10__ADDR                  IPU_REGISTERS_OFFSET+0x00048140
+#define IPU_DI1_DW_SET3_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00048140,0x00000000
+#define IPU_DI1_DW_SET3_10__FULL                  IPU_REGISTERS_OFFSET+0x00048140,0xffffffff
+#define IPU_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10 IPU_REGISTERS_OFFSET+0x00048140,0x01FF0000
+#define IPU_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10   IPU_REGISTERS_OFFSET+0x00048140,0x000001FF
+
+#define IPU_DI1_DW_SET3_11__ADDR                  IPU_REGISTERS_OFFSET+0x00048144
+#define IPU_DI1_DW_SET3_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00048144,0x00000000
+#define IPU_DI1_DW_SET3_11__FULL                  IPU_REGISTERS_OFFSET+0x00048144,0xffffffff
+#define IPU_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11 IPU_REGISTERS_OFFSET+0x00048144,0x01FF0000
+#define IPU_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11   IPU_REGISTERS_OFFSET+0x00048144,0x000001FF
+
+#define IPU_DI1_STP_REP_1__ADDR              IPU_REGISTERS_OFFSET+0x00048148
+#define IPU_DI1_STP_REP_1__EMPTY             IPU_REGISTERS_OFFSET+0x00048148,0x00000000
+#define IPU_DI1_STP_REP_1__FULL              IPU_REGISTERS_OFFSET+0x00048148,0xffffffff
+#define IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x00048148,0x0FFF0000
+#define IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00048148,0x00000FFF
+
+#define IPU_DI1_STP_REP_2__ADDR              IPU_REGISTERS_OFFSET+0x0004814C
+#define IPU_DI1_STP_REP_2__EMPTY             IPU_REGISTERS_OFFSET+0x0004814C,0x00000000
+#define IPU_DI1_STP_REP_2__FULL              IPU_REGISTERS_OFFSET+0x0004814C,0xffffffff
+#define IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_4 IPU_REGISTERS_OFFSET+0x0004814C,0x0FFF0000
+#define IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x0004814C,0x00000FFF
+
+#define IPU_DI1_STP_REP_3__ADDR              IPU_REGISTERS_OFFSET+0x00048150
+#define IPU_DI1_STP_REP_3__EMPTY             IPU_REGISTERS_OFFSET+0x00048150,0x00000000
+#define IPU_DI1_STP_REP_3__FULL              IPU_REGISTERS_OFFSET+0x00048150,0xffffffff
+#define IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_6 IPU_REGISTERS_OFFSET+0x00048150,0x0FFF0000
+#define IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_5 IPU_REGISTERS_OFFSET+0x00048150,0x00000FFF
+
+#define IPU_DI1_STP_REP_4__ADDR              IPU_REGISTERS_OFFSET+0x00048154
+#define IPU_DI1_STP_REP_4__EMPTY             IPU_REGISTERS_OFFSET+0x00048154,0x00000000
+#define IPU_DI1_STP_REP_4__FULL              IPU_REGISTERS_OFFSET+0x00048154,0xffffffff
+#define IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_8 IPU_REGISTERS_OFFSET+0x00048154,0x0FFF0000
+#define IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_7 IPU_REGISTERS_OFFSET+0x00048154,0x00000FFF
+
+#define IPU_DI1_STP_REP_9__ADDR              IPU_REGISTERS_OFFSET+0x00048158
+#define IPU_DI1_STP_REP_9__EMPTY             IPU_REGISTERS_OFFSET+0x00048158,0x00000000
+#define IPU_DI1_STP_REP_9__FULL              IPU_REGISTERS_OFFSET+0x00048158,0xffffffff
+#define IPU_DI1_STP_REP_9__DI1_STEP_REPEAT_9 IPU_REGISTERS_OFFSET+0x00048158,0x00000FFF
+
+#define IPU_DI1_SER_CONF__ADDR                       IPU_REGISTERS_OFFSET+0x0004815C
+#define IPU_DI1_SER_CONF__EMPTY                      IPU_REGISTERS_OFFSET+0x0004815C,0x00000000
+#define IPU_DI1_SER_CONF__FULL                       IPU_REGISTERS_OFFSET+0x0004815C,0xffffffff
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1 IPU_REGISTERS_OFFSET+0x0004815C,0xF0000000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0 IPU_REGISTERS_OFFSET+0x0004815C,0x0F000000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1 IPU_REGISTERS_OFFSET+0x0004815C,0x00F00000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0 IPU_REGISTERS_OFFSET+0x0004815C,0x000F0000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LATCH           IPU_REGISTERS_OFFSET+0x0004815C,0x0000FF00
+#define IPU_DI1_SER_CONF__DI1_LLA_SER_ACCESS         IPU_REGISTERS_OFFSET+0x0004815C,0x00000020
+#define IPU_DI1_SER_CONF__DI1_SER_CLK_POLARITY       IPU_REGISTERS_OFFSET+0x0004815C,0x00000010
+#define IPU_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x0004815C,0x00000008
+#define IPU_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY     IPU_REGISTERS_OFFSET+0x0004815C,0x00000004
+#define IPU_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY     IPU_REGISTERS_OFFSET+0x0004815C,0x00000002
+#define IPU_DI1_SER_CONF__DI1_WAIT4SERIAL            IPU_REGISTERS_OFFSET+0x0004815C,0x00000001
+
+#define IPU_DI1_SSC__ADDR              IPU_REGISTERS_OFFSET+0x00048160
+#define IPU_DI1_SSC__EMPTY             IPU_REGISTERS_OFFSET+0x00048160,0x00000000
+#define IPU_DI1_SSC__FULL              IPU_REGISTERS_OFFSET+0x00048160,0xffffffff
+#define IPU_DI1_SSC__DI1_PIN17_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00800000
+#define IPU_DI1_SSC__DI1_PIN16_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00400000
+#define IPU_DI1_SSC__DI1_PIN15_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00200000
+#define IPU_DI1_SSC__DI1_PIN14_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00100000
+#define IPU_DI1_SSC__DI1_PIN13_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00080000
+#define IPU_DI1_SSC__DI1_PIN12_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00040000
+#define IPU_DI1_SSC__DI1_PIN11_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00020000
+#define IPU_DI1_SSC__DI1_CS_ERM        IPU_REGISTERS_OFFSET+0x00048160,0x00010000
+#define IPU_DI1_SSC__DI1_WAIT_ON       IPU_REGISTERS_OFFSET+0x00048160,0x00000020
+#define IPU_DI1_SSC__DI1_BYTE_EN_RD_IN IPU_REGISTERS_OFFSET+0x00048160,0x00000008
+#define IPU_DI1_SSC__DI1_BYTE_EN_PNTR  IPU_REGISTERS_OFFSET+0x00048160,0x00000007
+
+#define IPU_DI1_POL__ADDR                     IPU_REGISTERS_OFFSET+0x00048164
+#define IPU_DI1_POL__EMPTY                    IPU_REGISTERS_OFFSET+0x00048164,0x00000000
+#define IPU_DI1_POL__FULL                     IPU_REGISTERS_OFFSET+0x00048164,0xffffffff
+#define IPU_DI1_POL__DI1_WAIT_POLARITY        IPU_REGISTERS_OFFSET+0x00048164,0x04000000
+#define IPU_DI1_POL__DI1_CS1_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00048164,0x02000000
+#define IPU_DI1_POL__DI1_CS0_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00048164,0x01000000
+#define IPU_DI1_POL__DI1_CS1_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00048164,0x00800000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_17      IPU_REGISTERS_OFFSET+0x00048164,0x00400000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_16      IPU_REGISTERS_OFFSET+0x00048164,0x00200000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_15      IPU_REGISTERS_OFFSET+0x00048164,0x00100000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_14      IPU_REGISTERS_OFFSET+0x00048164,0x00080000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_13      IPU_REGISTERS_OFFSET+0x00048164,0x00040000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_12      IPU_REGISTERS_OFFSET+0x00048164,0x00020000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_11      IPU_REGISTERS_OFFSET+0x00048164,0x00010000
+#define IPU_DI1_POL__DI1_CS0_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00048164,0x00008000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_17      IPU_REGISTERS_OFFSET+0x00048164,0x00004000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_16      IPU_REGISTERS_OFFSET+0x00048164,0x00002000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_15      IPU_REGISTERS_OFFSET+0x00048164,0x00001000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_14      IPU_REGISTERS_OFFSET+0x00048164,0x00000800
+#define IPU_DI1_POL__DI1_CS0_POLARITY_13      IPU_REGISTERS_OFFSET+0x00048164,0x00000400
+#define IPU_DI1_POL__DI1_CS0_POLARITY_12      IPU_REGISTERS_OFFSET+0x00048164,0x00000200
+#define IPU_DI1_POL__DI1_CS0_POLARITY_11      IPU_REGISTERS_OFFSET+0x00048164,0x00000100
+#define IPU_DI1_POL__DI1_DRDY_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x00048164,0x00000080
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_17     IPU_REGISTERS_OFFSET+0x00048164,0x00000040
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_16     IPU_REGISTERS_OFFSET+0x00048164,0x00000020
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_15     IPU_REGISTERS_OFFSET+0x00048164,0x00000010
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_14     IPU_REGISTERS_OFFSET+0x00048164,0x00000008
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_13     IPU_REGISTERS_OFFSET+0x00048164,0x00000004
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_12     IPU_REGISTERS_OFFSET+0x00048164,0x00000002
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_11     IPU_REGISTERS_OFFSET+0x00048164,0x00000001
+
+#define IPU_DI1_AW0__ADDR              IPU_REGISTERS_OFFSET+0x00048168
+#define IPU_DI1_AW0__EMPTY             IPU_REGISTERS_OFFSET+0x00048168,0x00000000
+#define IPU_DI1_AW0__FULL              IPU_REGISTERS_OFFSET+0x00048168,0xffffffff
+#define IPU_DI1_AW0__DI1_AW_TRIG_SEL   IPU_REGISTERS_OFFSET+0x00048168,0xF0000000
+#define IPU_DI1_AW0__DI1_AW_HEND       IPU_REGISTERS_OFFSET+0x00048168,0x0FFF0000
+#define IPU_DI1_AW0__DI1_AW_HCOUNT_SEL IPU_REGISTERS_OFFSET+0x00048168,0x0000F000
+#define IPU_DI1_AW0__DI1_AW_HSTART     IPU_REGISTERS_OFFSET+0x00048168,0x00000FFF
+
+#define IPU_DI1_AW1__ADDR              IPU_REGISTERS_OFFSET+0x0004816C
+#define IPU_DI1_AW1__EMPTY             IPU_REGISTERS_OFFSET+0x0004816C,0x00000000
+#define IPU_DI1_AW1__FULL              IPU_REGISTERS_OFFSET+0x0004816C,0xffffffff
+#define IPU_DI1_AW1__DI1_AW_VEND       IPU_REGISTERS_OFFSET+0x0004816C,0x0FFF0000
+#define IPU_DI1_AW1__DI1_AW_VCOUNT_SEL IPU_REGISTERS_OFFSET+0x0004816C,0x0000F000
+#define IPU_DI1_AW1__DI1_AW_VSTART     IPU_REGISTERS_OFFSET+0x0004816C,0x00000FFF
+
+#define IPU_DI1_SCR_CONF__ADDR              IPU_REGISTERS_OFFSET+0x00048170
+#define IPU_DI1_SCR_CONF__EMPTY             IPU_REGISTERS_OFFSET+0x00048170,0x00000000
+#define IPU_DI1_SCR_CONF__FULL              IPU_REGISTERS_OFFSET+0x00048170,0xffffffff
+#define IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT IPU_REGISTERS_OFFSET+0x00048170,0x00000FFF
+
+#define IPU_DI1_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00048174
+#define IPU_DI1_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00048174,0x00000000
+#define IPU_DI1_STAT__FULL                IPU_REGISTERS_OFFSET+0x00048174,0xffffffff
+#define IPU_DI1_STAT__DI1_CNTR_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00048174,0x00000008
+#define IPU_DI1_STAT__DI1_CNTR_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00048174,0x00000004
+#define IPU_DI1_STAT__DI1_READ_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00048174,0x00000002
+#define IPU_DI1_STAT__DI1_READ_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00048174,0x00000001
+
+#define IPU_SMFC_MAP__ADDR    IPU_REGISTERS_OFFSET+0x00050000
+#define IPU_SMFC_MAP__EMPTY   IPU_REGISTERS_OFFSET+0x00050000,0x00000000
+#define IPU_SMFC_MAP__FULL    IPU_REGISTERS_OFFSET+0x00050000,0xffffffff
+#define IPU_SMFC_MAP__MAP_CH3 IPU_REGISTERS_OFFSET+0x00050000,0x00000E00
+#define IPU_SMFC_MAP__MAP_CH2 IPU_REGISTERS_OFFSET+0x00050000,0x000001C0
+#define IPU_SMFC_MAP__MAP_CH1 IPU_REGISTERS_OFFSET+0x00050000,0x00000038
+#define IPU_SMFC_MAP__MAP_CH0 IPU_REGISTERS_OFFSET+0x00050000,0x00000007
+
+#define IPU_SMFC_WMC__ADDR    IPU_REGISTERS_OFFSET+0x00050004
+#define IPU_SMFC_WMC__EMPTY   IPU_REGISTERS_OFFSET+0x00050004,0x00000000
+#define IPU_SMFC_WMC__FULL    IPU_REGISTERS_OFFSET+0x00050004,0xffffffff
+#define IPU_SMFC_WMC__WM3_CLR IPU_REGISTERS_OFFSET+0x00050004,0x0E000000
+#define IPU_SMFC_WMC__WM3_SET IPU_REGISTERS_OFFSET+0x00050004,0x01C00000
+#define IPU_SMFC_WMC__WM2_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00380000
+#define IPU_SMFC_WMC__WM2_SET IPU_REGISTERS_OFFSET+0x00050004,0x00070000
+#define IPU_SMFC_WMC__WM1_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00000E00
+#define IPU_SMFC_WMC__WM1_SET IPU_REGISTERS_OFFSET+0x00050004,0x000001C0
+#define IPU_SMFC_WMC__WM0_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00000038
+#define IPU_SMFC_WMC__WM0_SET IPU_REGISTERS_OFFSET+0x00050004,0x00000007
+
+#define IPU_SMFC_BS__ADDR        IPU_REGISTERS_OFFSET+0x00050008
+#define IPU_SMFC_BS__EMPTY       IPU_REGISTERS_OFFSET+0x00050008,0x00000000
+#define IPU_SMFC_BS__FULL        IPU_REGISTERS_OFFSET+0x00050008,0xffffffff
+#define IPU_SMFC_BS__BURST3_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x0000F000
+#define IPU_SMFC_BS__BURST2_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x00000F00
+#define IPU_SMFC_BS__BURST1_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x000000F0
+#define IPU_SMFC_BS__BURST0_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x0000000F
+
+#define IPU_DC_READ_CH_CONF__ADDR                IPU_REGISTERS_OFFSET+0x00058000
+#define IPU_DC_READ_CH_CONF__EMPTY               IPU_REGISTERS_OFFSET+0x00058000,0x00000000
+#define IPU_DC_READ_CH_CONF__FULL                IPU_REGISTERS_OFFSET+0x00058000,0xffffffff
+#define IPU_DC_READ_CH_CONF__TIME_OUT_VALUE      IPU_REGISTERS_OFFSET+0x00058000,0xFFFF0000
+#define IPU_DC_READ_CH_CONF__CS_ID_3             IPU_REGISTERS_OFFSET+0x00058000,0x00000800
+#define IPU_DC_READ_CH_CONF__CS_ID_2             IPU_REGISTERS_OFFSET+0x00058000,0x00000400
+#define IPU_DC_READ_CH_CONF__CS_ID_1             IPU_REGISTERS_OFFSET+0x00058000,0x00000200
+#define IPU_DC_READ_CH_CONF__CS_ID_0             IPU_REGISTERS_OFFSET+0x00058000,0x00000100
+#define IPU_DC_READ_CH_CONF__CHAN_MASK_DEFAULT_0 IPU_REGISTERS_OFFSET+0x00058000,0x00000040
+#define IPU_DC_READ_CH_CONF__W_SIZE_0            IPU_REGISTERS_OFFSET+0x00058000,0x00000030
+#define IPU_DC_READ_CH_CONF__PROG_DISP_ID_0      IPU_REGISTERS_OFFSET+0x00058000,0x0000000C
+#define IPU_DC_READ_CH_CONF__PROG_DI_ID_0        IPU_REGISTERS_OFFSET+0x00058000,0x00000002
+#define IPU_DC_READ_CH_CONF__RD_CHANNEL_EN       IPU_REGISTERS_OFFSET+0x00058000,0x00000001
+
+#define IPU_DC_READ_CH_ADDR__ADDR      IPU_REGISTERS_OFFSET+0x00058004
+#define IPU_DC_READ_CH_ADDR__EMPTY     IPU_REGISTERS_OFFSET+0x00058004,0x00000000
+#define IPU_DC_READ_CH_ADDR__FULL      IPU_REGISTERS_OFFSET+0x00058004,0xffffffff
+#define IPU_DC_READ_CH_ADDR__ST_ADDR_0 IPU_REGISTERS_OFFSET+0x00058004,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_0__ADDR                   IPU_REGISTERS_OFFSET+0x00058008
+#define IPU_DC_RL0_CH_0__EMPTY                  IPU_REGISTERS_OFFSET+0x00058008,0x00000000
+#define IPU_DC_RL0_CH_0__FULL                   IPU_REGISTERS_OFFSET+0x00058008,0xffffffff
+#define IPU_DC_RL0_CH_0__COD_NL_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058008,0xFF000000
+#define IPU_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058008,0x000F0000
+#define IPU_DC_RL0_CH_0__COD_NF_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058008,0x0000FF00
+#define IPU_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058008,0x0000000F
+
+#define IPU_DC_RL1_CH_0__ADDR                       IPU_REGISTERS_OFFSET+0x0005800C
+#define IPU_DC_RL1_CH_0__EMPTY                      IPU_REGISTERS_OFFSET+0x0005800C,0x00000000
+#define IPU_DC_RL1_CH_0__FULL                       IPU_REGISTERS_OFFSET+0x0005800C,0xffffffff
+#define IPU_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0    IPU_REGISTERS_OFFSET+0x0005800C,0xFF000000
+#define IPU_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x0005800C,0x000F0000
+#define IPU_DC_RL1_CH_0__COD_EOF_START_CHAN_0       IPU_REGISTERS_OFFSET+0x0005800C,0x0000FF00
+#define IPU_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0    IPU_REGISTERS_OFFSET+0x0005800C,0x0000000F
+
+#define IPU_DC_RL2_CH_0__ADDR                        IPU_REGISTERS_OFFSET+0x00058010
+#define IPU_DC_RL2_CH_0__EMPTY                       IPU_REGISTERS_OFFSET+0x00058010,0x00000000
+#define IPU_DC_RL2_CH_0__FULL                        IPU_REGISTERS_OFFSET+0x00058010,0xffffffff
+#define IPU_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058010,0xFF000000
+#define IPU_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058010,0x000F0000
+#define IPU_DC_RL2_CH_0__COD_EOL_START_CHAN_0        IPU_REGISTERS_OFFSET+0x00058010,0x0000FF00
+#define IPU_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0     IPU_REGISTERS_OFFSET+0x00058010,0x0000000F
+
+#define IPU_DC_RL3_CH_0__ADDR                         IPU_REGISTERS_OFFSET+0x00058014
+#define IPU_DC_RL3_CH_0__EMPTY                        IPU_REGISTERS_OFFSET+0x00058014,0x00000000
+#define IPU_DC_RL3_CH_0__FULL                         IPU_REGISTERS_OFFSET+0x00058014,0xffffffff
+#define IPU_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058014,0xFF000000
+#define IPU_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058014,0x000F0000
+#define IPU_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058014,0x0000FF00
+#define IPU_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058014,0x0000000F
+
+#define IPU_DC_RL4_CH_0__ADDR                         IPU_REGISTERS_OFFSET+0x00058018
+#define IPU_DC_RL4_CH_0__EMPTY                        IPU_REGISTERS_OFFSET+0x00058018,0x00000000
+#define IPU_DC_RL4_CH_0__FULL                         IPU_REGISTERS_OFFSET+0x00058018,0xffffffff
+#define IPU_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058018,0x0000FF00
+#define IPU_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058018,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x0005801C
+#define IPU_DC_WR_CH_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x0005801C,0x00000000
+#define IPU_DC_WR_CH_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x0005801C,0xffffffff
+#define IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1   IPU_REGISTERS_OFFSET+0x0005801C,0x07FF0000
+#define IPU_DC_WR_CH_CONF_1__FIELD_MODE_1        IPU_REGISTERS_OFFSET+0x0005801C,0x00000200
+#define IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1 IPU_REGISTERS_OFFSET+0x0005801C,0x00000100
+#define IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1     IPU_REGISTERS_OFFSET+0x0005801C,0x000000E0
+#define IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1      IPU_REGISTERS_OFFSET+0x0005801C,0x00000018
+#define IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1        IPU_REGISTERS_OFFSET+0x0005801C,0x00000004
+#define IPU_DC_WR_CH_CONF_1__W_SIZE_1            IPU_REGISTERS_OFFSET+0x0005801C,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_1__ADDR      IPU_REGISTERS_OFFSET+0x00058020
+#define IPU_DC_WR_CH_ADDR_1__EMPTY     IPU_REGISTERS_OFFSET+0x00058020,0x00000000
+#define IPU_DC_WR_CH_ADDR_1__FULL      IPU_REGISTERS_OFFSET+0x00058020,0xffffffff
+#define IPU_DC_WR_CH_ADDR_1__ST_ADDR_1 IPU_REGISTERS_OFFSET+0x00058020,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_1__ADDR                   IPU_REGISTERS_OFFSET+0x00058024
+#define IPU_DC_RL0_CH_1__EMPTY                  IPU_REGISTERS_OFFSET+0x00058024,0x00000000
+#define IPU_DC_RL0_CH_1__FULL                   IPU_REGISTERS_OFFSET+0x00058024,0xffffffff
+#define IPU_DC_RL0_CH_1__COD_NL_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058024,0xFF000000
+#define IPU_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058024,0x000F0000
+#define IPU_DC_RL0_CH_1__COD_NF_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058024,0x0000FF00
+#define IPU_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058024,0x0000000F
+
+#define IPU_DC_RL1_CH_1__ADDR                       IPU_REGISTERS_OFFSET+0x00058028
+#define IPU_DC_RL1_CH_1__EMPTY                      IPU_REGISTERS_OFFSET+0x00058028,0x00000000
+#define IPU_DC_RL1_CH_1__FULL                       IPU_REGISTERS_OFFSET+0x00058028,0xffffffff
+#define IPU_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058028,0xFF000000
+#define IPU_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058028,0x000F0000
+#define IPU_DC_RL1_CH_1__COD_EOF_START_CHAN_1       IPU_REGISTERS_OFFSET+0x00058028,0x0000FF00
+#define IPU_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1    IPU_REGISTERS_OFFSET+0x00058028,0x0000000F
+
+#define IPU_DC_RL2_CH_1__ADDR                        IPU_REGISTERS_OFFSET+0x0005802C
+#define IPU_DC_RL2_CH_1__EMPTY                       IPU_REGISTERS_OFFSET+0x0005802C,0x00000000
+#define IPU_DC_RL2_CH_1__FULL                        IPU_REGISTERS_OFFSET+0x0005802C,0xffffffff
+#define IPU_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1    IPU_REGISTERS_OFFSET+0x0005802C,0xFF000000
+#define IPU_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x0005802C,0x000F0000
+#define IPU_DC_RL2_CH_1__COD_EOL_START_CHAN_1        IPU_REGISTERS_OFFSET+0x0005802C,0x0000FF00
+#define IPU_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1     IPU_REGISTERS_OFFSET+0x0005802C,0x0000000F
+
+#define IPU_DC_RL3_CH_1__ADDR                         IPU_REGISTERS_OFFSET+0x00058030
+#define IPU_DC_RL3_CH_1__EMPTY                        IPU_REGISTERS_OFFSET+0x00058030,0x00000000
+#define IPU_DC_RL3_CH_1__FULL                         IPU_REGISTERS_OFFSET+0x00058030,0xffffffff
+#define IPU_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058030,0xFF000000
+#define IPU_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058030,0x000F0000
+#define IPU_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058030,0x0000FF00
+#define IPU_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058030,0x0000000F
+
+#define IPU_DC_RL4_CH_1__ADDR                         IPU_REGISTERS_OFFSET+0x00058034
+#define IPU_DC_RL4_CH_1__EMPTY                        IPU_REGISTERS_OFFSET+0x00058034,0x00000000
+#define IPU_DC_RL4_CH_1__FULL                         IPU_REGISTERS_OFFSET+0x00058034,0xffffffff
+#define IPU_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058034,0x0000FF00
+#define IPU_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058034,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_2__ADDR                IPU_REGISTERS_OFFSET+0x00058038
+#define IPU_DC_WR_CH_CONF_2__EMPTY               IPU_REGISTERS_OFFSET+0x00058038,0x00000000
+#define IPU_DC_WR_CH_CONF_2__FULL                IPU_REGISTERS_OFFSET+0x00058038,0xffffffff
+#define IPU_DC_WR_CH_CONF_2__PROG_START_TIME_2   IPU_REGISTERS_OFFSET+0x00058038,0x07FF0000
+#define IPU_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2 IPU_REGISTERS_OFFSET+0x00058038,0x00000100
+#define IPU_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2     IPU_REGISTERS_OFFSET+0x00058038,0x000000E0
+#define IPU_DC_WR_CH_CONF_2__PROG_DISP_ID_2      IPU_REGISTERS_OFFSET+0x00058038,0x00000018
+#define IPU_DC_WR_CH_CONF_2__PROG_DI_ID_2        IPU_REGISTERS_OFFSET+0x00058038,0x00000004
+#define IPU_DC_WR_CH_CONF_2__W_SIZE_2            IPU_REGISTERS_OFFSET+0x00058038,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_2__ADDR      IPU_REGISTERS_OFFSET+0x0005803C
+#define IPU_DC_WR_CH_ADDR_2__EMPTY     IPU_REGISTERS_OFFSET+0x0005803C,0x00000000
+#define IPU_DC_WR_CH_ADDR_2__FULL      IPU_REGISTERS_OFFSET+0x0005803C,0xffffffff
+#define IPU_DC_WR_CH_ADDR_2__ST_ADDR_2 IPU_REGISTERS_OFFSET+0x0005803C,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_2__ADDR                   IPU_REGISTERS_OFFSET+0x00058040
+#define IPU_DC_RL0_CH_2__EMPTY                  IPU_REGISTERS_OFFSET+0x00058040,0x00000000
+#define IPU_DC_RL0_CH_2__FULL                   IPU_REGISTERS_OFFSET+0x00058040,0xffffffff
+#define IPU_DC_RL0_CH_2__COD_NL_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058040,0xFF000000
+#define IPU_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058040,0x000F0000
+#define IPU_DC_RL0_CH_2__COD_NF_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058040,0x0000FF00
+#define IPU_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058040,0x0000000F
+
+#define IPU_DC_RL1_CH_2__ADDR                       IPU_REGISTERS_OFFSET+0x00058044
+#define IPU_DC_RL1_CH_2__EMPTY                      IPU_REGISTERS_OFFSET+0x00058044,0x00000000
+#define IPU_DC_RL1_CH_2__FULL                       IPU_REGISTERS_OFFSET+0x00058044,0xffffffff
+#define IPU_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058044,0xFF000000
+#define IPU_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058044,0x000F0000
+#define IPU_DC_RL1_CH_2__COD_EOF_START_CHAN_2       IPU_REGISTERS_OFFSET+0x00058044,0x0000FF00
+#define IPU_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2    IPU_REGISTERS_OFFSET+0x00058044,0x0000000F
+
+#define IPU_DC_RL2_CH_2__ADDR                        IPU_REGISTERS_OFFSET+0x00058048
+#define IPU_DC_RL2_CH_2__EMPTY                       IPU_REGISTERS_OFFSET+0x00058048,0x00000000
+#define IPU_DC_RL2_CH_2__FULL                        IPU_REGISTERS_OFFSET+0x00058048,0xffffffff
+#define IPU_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058048,0xFF000000
+#define IPU_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058048,0x000F0000
+#define IPU_DC_RL2_CH_2__COD_EOL_START_CHAN_2        IPU_REGISTERS_OFFSET+0x00058048,0x0000FF00
+#define IPU_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2     IPU_REGISTERS_OFFSET+0x00058048,0x0000000F
+
+#define IPU_DC_RL3_CH_2__ADDR                         IPU_REGISTERS_OFFSET+0x0005804C
+#define IPU_DC_RL3_CH_2__EMPTY                        IPU_REGISTERS_OFFSET+0x0005804C,0x00000000
+#define IPU_DC_RL3_CH_2__FULL                         IPU_REGISTERS_OFFSET+0x0005804C,0xffffffff
+#define IPU_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2    IPU_REGISTERS_OFFSET+0x0005804C,0xFF000000
+#define IPU_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x0005804C,0x000F0000
+#define IPU_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2    IPU_REGISTERS_OFFSET+0x0005804C,0x0000FF00
+#define IPU_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x0005804C,0x0000000F
+
+#define IPU_DC_RL4_CH_2__ADDR                         IPU_REGISTERS_OFFSET+0x00058050
+#define IPU_DC_RL4_CH_2__EMPTY                        IPU_REGISTERS_OFFSET+0x00058050,0x00000000
+#define IPU_DC_RL4_CH_2__FULL                         IPU_REGISTERS_OFFSET+0x00058050,0xffffffff
+#define IPU_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058050,0x0000FF00
+#define IPU_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058050,0x0000000F
+
+#define IPU_DC_CMD_CH_CONF_3__ADDR                      IPU_REGISTERS_OFFSET+0x00058054
+#define IPU_DC_CMD_CH_CONF_3__EMPTY                     IPU_REGISTERS_OFFSET+0x00058054,0x00000000
+#define IPU_DC_CMD_CH_CONF_3__FULL                      IPU_REGISTERS_OFFSET+0x00058054,0xffffffff
+#define IPU_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS1_3 IPU_REGISTERS_OFFSET+0x00058054,0xFF000000
+#define IPU_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS0_3 IPU_REGISTERS_OFFSET+0x00058054,0x0000FF00
+#define IPU_DC_CMD_CH_CONF_3__W_SIZE_3                  IPU_REGISTERS_OFFSET+0x00058054,0x00000003
+
+#define IPU_DC_CMD_CH_CONF_4__ADDR                      IPU_REGISTERS_OFFSET+0x00058058
+#define IPU_DC_CMD_CH_CONF_4__EMPTY                     IPU_REGISTERS_OFFSET+0x00058058,0x00000000
+#define IPU_DC_CMD_CH_CONF_4__FULL                      IPU_REGISTERS_OFFSET+0x00058058,0xffffffff
+#define IPU_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS1_4 IPU_REGISTERS_OFFSET+0x00058058,0xFF000000
+#define IPU_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS0_4 IPU_REGISTERS_OFFSET+0x00058058,0x0000FF00
+#define IPU_DC_CMD_CH_CONF_4__W_SIZE_4                  IPU_REGISTERS_OFFSET+0x00058058,0x00000003
+
+#define IPU_DC_WR_CH_CONF_5__ADDR                IPU_REGISTERS_OFFSET+0x0005805C
+#define IPU_DC_WR_CH_CONF_5__EMPTY               IPU_REGISTERS_OFFSET+0x0005805C,0x00000000
+#define IPU_DC_WR_CH_CONF_5__FULL                IPU_REGISTERS_OFFSET+0x0005805C,0xffffffff
+#define IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5   IPU_REGISTERS_OFFSET+0x0005805C,0x07FF0000
+#define IPU_DC_WR_CH_CONF_5__FIELD_MODE_5        IPU_REGISTERS_OFFSET+0x0005805C,0x00000200
+#define IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5 IPU_REGISTERS_OFFSET+0x0005805C,0x00000100
+#define IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5     IPU_REGISTERS_OFFSET+0x0005805C,0x000000E0
+#define IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5      IPU_REGISTERS_OFFSET+0x0005805C,0x00000018
+#define IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5        IPU_REGISTERS_OFFSET+0x0005805C,0x00000004
+#define IPU_DC_WR_CH_CONF_5__W_SIZE_5            IPU_REGISTERS_OFFSET+0x0005805C,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_5__ADDR      IPU_REGISTERS_OFFSET+0x00058060
+#define IPU_DC_WR_CH_ADDR_5__EMPTY     IPU_REGISTERS_OFFSET+0x00058060,0x00000000
+#define IPU_DC_WR_CH_ADDR_5__FULL      IPU_REGISTERS_OFFSET+0x00058060,0xffffffff
+#define IPU_DC_WR_CH_ADDR_5__ST_ADDR_5 IPU_REGISTERS_OFFSET+0x00058060,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_5__ADDR                   IPU_REGISTERS_OFFSET+0x00058064
+#define IPU_DC_RL0_CH_5__EMPTY                  IPU_REGISTERS_OFFSET+0x00058064,0x00000000
+#define IPU_DC_RL0_CH_5__FULL                   IPU_REGISTERS_OFFSET+0x00058064,0xffffffff
+#define IPU_DC_RL0_CH_5__COD_NL_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058064,0xFF000000
+#define IPU_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058064,0x000F0000
+#define IPU_DC_RL0_CH_5__COD_NF_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058064,0x0000FF00
+#define IPU_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058064,0x0000000F
+
+#define IPU_DC_RL1_CH_5__ADDR                       IPU_REGISTERS_OFFSET+0x00058068
+#define IPU_DC_RL1_CH_5__EMPTY                      IPU_REGISTERS_OFFSET+0x00058068,0x00000000
+#define IPU_DC_RL1_CH_5__FULL                       IPU_REGISTERS_OFFSET+0x00058068,0xffffffff
+#define IPU_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058068,0xFF000000
+#define IPU_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058068,0x000F0000
+#define IPU_DC_RL1_CH_5__COD_EOF_START_CHAN_5       IPU_REGISTERS_OFFSET+0x00058068,0x0000FF00
+#define IPU_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5    IPU_REGISTERS_OFFSET+0x00058068,0x0000000F
+
+#define IPU_DC_RL2_CH_5__ADDR                        IPU_REGISTERS_OFFSET+0x0005806C
+#define IPU_DC_RL2_CH_5__EMPTY                       IPU_REGISTERS_OFFSET+0x0005806C,0x00000000
+#define IPU_DC_RL2_CH_5__FULL                        IPU_REGISTERS_OFFSET+0x0005806C,0xffffffff
+#define IPU_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5    IPU_REGISTERS_OFFSET+0x0005806C,0xFF000000
+#define IPU_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x0005806C,0x000F0000
+#define IPU_DC_RL2_CH_5__COD_EOL_START_CHAN_5        IPU_REGISTERS_OFFSET+0x0005806C,0x0000FF00
+#define IPU_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5     IPU_REGISTERS_OFFSET+0x0005806C,0x0000000F
+
+#define IPU_DC_RL3_CH_5__ADDR                         IPU_REGISTERS_OFFSET+0x00058070
+#define IPU_DC_RL3_CH_5__EMPTY                        IPU_REGISTERS_OFFSET+0x00058070,0x00000000
+#define IPU_DC_RL3_CH_5__FULL                         IPU_REGISTERS_OFFSET+0x00058070,0xffffffff
+#define IPU_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058070,0xFF000000
+#define IPU_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058070,0x000F0000
+#define IPU_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058070,0x0000FF00
+#define IPU_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058070,0x0000000F
+
+#define IPU_DC_RL4_CH_5__ADDR                         IPU_REGISTERS_OFFSET+0x00058074
+#define IPU_DC_RL4_CH_5__EMPTY                        IPU_REGISTERS_OFFSET+0x00058074,0x00000000
+#define IPU_DC_RL4_CH_5__FULL                         IPU_REGISTERS_OFFSET+0x00058074,0xffffffff
+#define IPU_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058074,0x0000FF00
+#define IPU_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058074,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_6__ADDR                IPU_REGISTERS_OFFSET+0x00058078
+#define IPU_DC_WR_CH_CONF_6__EMPTY               IPU_REGISTERS_OFFSET+0x00058078,0x00000000
+#define IPU_DC_WR_CH_CONF_6__FULL                IPU_REGISTERS_OFFSET+0x00058078,0xffffffff
+#define IPU_DC_WR_CH_CONF_6__PROG_START_TIME_6   IPU_REGISTERS_OFFSET+0x00058078,0x07FF0000
+#define IPU_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6 IPU_REGISTERS_OFFSET+0x00058078,0x00000100
+#define IPU_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6     IPU_REGISTERS_OFFSET+0x00058078,0x000000E0
+#define IPU_DC_WR_CH_CONF_6__PROG_DISP_ID_6      IPU_REGISTERS_OFFSET+0x00058078,0x00000018
+#define IPU_DC_WR_CH_CONF_6__PROG_DI_ID_6        IPU_REGISTERS_OFFSET+0x00058078,0x00000004
+#define IPU_DC_WR_CH_CONF_6__W_SIZE_6            IPU_REGISTERS_OFFSET+0x00058078,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_6__ADDR      IPU_REGISTERS_OFFSET+0x0005807C
+#define IPU_DC_WR_CH_ADDR_6__EMPTY     IPU_REGISTERS_OFFSET+0x0005807C,0x00000000
+#define IPU_DC_WR_CH_ADDR_6__FULL      IPU_REGISTERS_OFFSET+0x0005807C,0xffffffff
+#define IPU_DC_WR_CH_ADDR_6__ST_ADDR_6 IPU_REGISTERS_OFFSET+0x0005807C,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_6__ADDR                   IPU_REGISTERS_OFFSET+0x00058080
+#define IPU_DC_RL0_CH_6__EMPTY                  IPU_REGISTERS_OFFSET+0x00058080,0x00000000
+#define IPU_DC_RL0_CH_6__FULL                   IPU_REGISTERS_OFFSET+0x00058080,0xffffffff
+#define IPU_DC_RL0_CH_6__COD_NL_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058080,0xFF000000
+#define IPU_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058080,0x000F0000
+#define IPU_DC_RL0_CH_6__COD_NF_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058080,0x0000FF00
+#define IPU_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058080,0x0000000F
+
+#define IPU_DC_RL1_CH_6__ADDR                       IPU_REGISTERS_OFFSET+0x00058084
+#define IPU_DC_RL1_CH_6__EMPTY                      IPU_REGISTERS_OFFSET+0x00058084,0x00000000
+#define IPU_DC_RL1_CH_6__FULL                       IPU_REGISTERS_OFFSET+0x00058084,0xffffffff
+#define IPU_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058084,0xFF000000
+#define IPU_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058084,0x000F0000
+#define IPU_DC_RL1_CH_6__COD_EOF_START_CHAN_6       IPU_REGISTERS_OFFSET+0x00058084,0x0000FF00
+#define IPU_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6    IPU_REGISTERS_OFFSET+0x00058084,0x0000000F
+
+#define IPU_DC_RL2_CH_6__ADDR                        IPU_REGISTERS_OFFSET+0x00058088
+#define IPU_DC_RL2_CH_6__EMPTY                       IPU_REGISTERS_OFFSET+0x00058088,0x00000000
+#define IPU_DC_RL2_CH_6__FULL                        IPU_REGISTERS_OFFSET+0x00058088,0xffffffff
+#define IPU_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058088,0xFF000000
+#define IPU_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058088,0x000F0000
+#define IPU_DC_RL2_CH_6__COD_EOL_START_CHAN_6        IPU_REGISTERS_OFFSET+0x00058088,0x0000FF00
+#define IPU_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6     IPU_REGISTERS_OFFSET+0x00058088,0x0000000F
+
+#define IPU_DC_RL3_CH_6__ADDR                         IPU_REGISTERS_OFFSET+0x0005808C
+#define IPU_DC_RL3_CH_6__EMPTY                        IPU_REGISTERS_OFFSET+0x0005808C,0x00000000
+#define IPU_DC_RL3_CH_6__FULL                         IPU_REGISTERS_OFFSET+0x0005808C,0xffffffff
+#define IPU_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6    IPU_REGISTERS_OFFSET+0x0005808C,0xFF000000
+#define IPU_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x0005808C,0x000F0000
+#define IPU_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6    IPU_REGISTERS_OFFSET+0x0005808C,0x0000FF00
+#define IPU_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x0005808C,0x0000000F
+
+#define IPU_DC_RL4_CH_6__ADDR                         IPU_REGISTERS_OFFSET+0x00058090
+#define IPU_DC_RL4_CH_6__EMPTY                        IPU_REGISTERS_OFFSET+0x00058090,0x00000000
+#define IPU_DC_RL4_CH_6__FULL                         IPU_REGISTERS_OFFSET+0x00058090,0xffffffff
+#define IPU_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058090,0x0000FF00
+#define IPU_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058090,0x0000000F
+
+#define IPU_DC_WR_CH_CONF1_8__ADDR                IPU_REGISTERS_OFFSET+0x00058094
+#define IPU_DC_WR_CH_CONF1_8__EMPTY               IPU_REGISTERS_OFFSET+0x00058094,0x00000000
+#define IPU_DC_WR_CH_CONF1_8__FULL                IPU_REGISTERS_OFFSET+0x00058094,0xffffffff
+#define IPU_DC_WR_CH_CONF1_8__MCU_DISP_ID_8       IPU_REGISTERS_OFFSET+0x00058094,0x00000018
+#define IPU_DC_WR_CH_CONF1_8__CHAN_MASK_DEFAULT_8 IPU_REGISTERS_OFFSET+0x00058094,0x00000004
+#define IPU_DC_WR_CH_CONF1_8__W_SIZE_8            IPU_REGISTERS_OFFSET+0x00058094,0x00000003
+
+#define IPU_DC_WR_CH_CONF2_8__ADDR                IPU_REGISTERS_OFFSET+0x00058098
+#define IPU_DC_WR_CH_CONF2_8__EMPTY               IPU_REGISTERS_OFFSET+0x00058098,0x00000000
+#define IPU_DC_WR_CH_CONF2_8__FULL                IPU_REGISTERS_OFFSET+0x00058098,0xffffffff
+#define IPU_DC_WR_CH_CONF2_8__NEW_ADDR_SPACE_SA_8 IPU_REGISTERS_OFFSET+0x00058098,0x1FFFFFFF
+
+#define IPU_DC_RL1_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x0005809C
+#define IPU_DC_RL1_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x0005809C,0x00000000
+#define IPU_DC_RL1_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x0005809C,0xffffffff
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x0005809C,0xFF000000
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x0005809C,0x0000FF00
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x0005809C,0x0000000F
+
+#define IPU_DC_RL2_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A0
+#define IPU_DC_RL2_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A0,0x00000000
+#define IPU_DC_RL2_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A0,0xffffffff
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x000580A0,0xFF000000
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x000580A0,0x0000FF00
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x000580A0,0x0000000F
+
+#define IPU_DC_RL3_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A4
+#define IPU_DC_RL3_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A4,0x00000000
+#define IPU_DC_RL3_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A4,0xffffffff
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x000580A4,0xFF000000
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x000580A4,0x0000FF00
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x000580A4,0x0000000F
+
+#define IPU_DC_RL4_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A8
+#define IPU_DC_RL4_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A8,0x00000000
+#define IPU_DC_RL4_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A8,0xffffffff
+#define IPU_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580A8,0xFF000000
+#define IPU_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580A8,0x0000FF00
+
+#define IPU_DC_RL5_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580AC
+#define IPU_DC_RL5_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580AC,0x00000000
+#define IPU_DC_RL5_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580AC,0xffffffff
+#define IPU_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580AC,0xFF000000
+#define IPU_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580AC,0x0000FF00
+
+#define IPU_DC_RL6_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580B0
+#define IPU_DC_RL6_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580B0,0x00000000
+#define IPU_DC_RL6_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580B0,0xffffffff
+#define IPU_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580B0,0xFF000000
+#define IPU_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580B0,0x0000FF00
+
+#define IPU_DC_WR_CH_CONF1_9__ADDR                IPU_REGISTERS_OFFSET+0x000580B4
+#define IPU_DC_WR_CH_CONF1_9__EMPTY               IPU_REGISTERS_OFFSET+0x000580B4,0x00000000
+#define IPU_DC_WR_CH_CONF1_9__FULL                IPU_REGISTERS_OFFSET+0x000580B4,0xffffffff
+#define IPU_DC_WR_CH_CONF1_9__MCU_DISP_ID_9       IPU_REGISTERS_OFFSET+0x000580B4,0x00000018
+#define IPU_DC_WR_CH_CONF1_9__CHAN_MASK_DEFAULT_9 IPU_REGISTERS_OFFSET+0x000580B4,0x00000004
+#define IPU_DC_WR_CH_CONF1_9__W_SIZE_9            IPU_REGISTERS_OFFSET+0x000580B4,0x00000003
+
+#define IPU_DC_WR_CH_CONF2_9__ADDR                IPU_REGISTERS_OFFSET+0x000580B8
+#define IPU_DC_WR_CH_CONF2_9__EMPTY               IPU_REGISTERS_OFFSET+0x000580B8,0x00000000
+#define IPU_DC_WR_CH_CONF2_9__FULL                IPU_REGISTERS_OFFSET+0x000580B8,0xffffffff
+#define IPU_DC_WR_CH_CONF2_9__NEW_ADDR_SPACE_SA_9 IPU_REGISTERS_OFFSET+0x000580B8,0x1FFFFFFF
+
+#define IPU_DC_RL1_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580BC
+#define IPU_DC_RL1_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580BC,0x00000000
+#define IPU_DC_RL1_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580BC,0xffffffff
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580BC,0xFF000000
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580BC,0x0000FF00
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580BC,0x0000000F
+
+#define IPU_DC_RL2_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C0
+#define IPU_DC_RL2_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C0,0x00000000
+#define IPU_DC_RL2_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C0,0xffffffff
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580C0,0xFF000000
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580C0,0x0000FF00
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580C0,0x0000000F
+
+#define IPU_DC_RL3_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C4
+#define IPU_DC_RL3_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C4,0x00000000
+#define IPU_DC_RL3_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C4,0xffffffff
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580C4,0xFF000000
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580C4,0x0000FF00
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580C4,0x0000000F
+
+#define IPU_DC_RL4_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C8
+#define IPU_DC_RL4_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C8,0x00000000
+#define IPU_DC_RL4_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C8,0xffffffff
+#define IPU_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580C8,0xFF000000
+#define IPU_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580C8,0x0000FF00
+
+#define IPU_DC_RL5_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580CC
+#define IPU_DC_RL5_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580CC,0x00000000
+#define IPU_DC_RL5_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580CC,0xffffffff
+#define IPU_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580CC,0xFF000000
+#define IPU_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580CC,0x0000FF00
+
+#define IPU_DC_RL6_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580D0
+#define IPU_DC_RL6_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580D0,0x00000000
+#define IPU_DC_RL6_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580D0,0xffffffff
+#define IPU_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580D0,0xFF000000
+#define IPU_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580D0,0x0000FF00
+
+#define IPU_DC_GEN__ADDR            IPU_REGISTERS_OFFSET+0x000580D4
+#define IPU_DC_GEN__EMPTY           IPU_REGISTERS_OFFSET+0x000580D4,0x00000000
+#define IPU_DC_GEN__FULL            IPU_REGISTERS_OFFSET+0x000580D4,0xffffffff
+#define IPU_DC_GEN__DC_BK_EN        IPU_REGISTERS_OFFSET+0x000580D4,0x01000000
+#define IPU_DC_GEN__DC_BKDIV        IPU_REGISTERS_OFFSET+0x000580D4,0x00FF0000
+#define IPU_DC_GEN__DC_CH5_TYPE     IPU_REGISTERS_OFFSET+0x000580D4,0x00000100
+#define IPU_DC_GEN__SYNC_PRIORITY_1 IPU_REGISTERS_OFFSET+0x000580D4,0x00000080
+#define IPU_DC_GEN__SYNC_PRIORITY_5 IPU_REGISTERS_OFFSET+0x000580D4,0x00000040
+#define IPU_DC_GEN__MASK4CHAN_5     IPU_REGISTERS_OFFSET+0x000580D4,0x00000020
+#define IPU_DC_GEN__MASK_EN         IPU_REGISTERS_OFFSET+0x000580D4,0x00000010
+#define IPU_DC_GEN__SYNC_1_6        IPU_REGISTERS_OFFSET+0x000580D4,0x00000006
+
+#define IPU_DC_DISP_CONF1_0__ADDR                IPU_REGISTERS_OFFSET+0x000580D8
+#define IPU_DC_DISP_CONF1_0__EMPTY               IPU_REGISTERS_OFFSET+0x000580D8,0x00000000
+#define IPU_DC_DISP_CONF1_0__FULL                IPU_REGISTERS_OFFSET+0x000580D8,0xffffffff
+#define IPU_DC_DISP_CONF1_0__DISP_RD_VALUE_PTR_0 IPU_REGISTERS_OFFSET+0x000580D8,0x00000080
+#define IPU_DC_DISP_CONF1_0__MCU_ACC_LB_MASK_0   IPU_REGISTERS_OFFSET+0x000580D8,0x00000040
+#define IPU_DC_DISP_CONF1_0__ADDR_BE_L_INC_0     IPU_REGISTERS_OFFSET+0x000580D8,0x00000030
+#define IPU_DC_DISP_CONF1_0__ADDR_INCREMENT_0    IPU_REGISTERS_OFFSET+0x000580D8,0x0000000C
+#define IPU_DC_DISP_CONF1_0__DISP_TYP_0          IPU_REGISTERS_OFFSET+0x000580D8,0x00000003
+
+#define IPU_DC_DISP_CONF1_1__ADDR                IPU_REGISTERS_OFFSET+0x000580DC
+#define IPU_DC_DISP_CONF1_1__EMPTY               IPU_REGISTERS_OFFSET+0x000580DC,0x00000000
+#define IPU_DC_DISP_CONF1_1__FULL                IPU_REGISTERS_OFFSET+0x000580DC,0xffffffff
+#define IPU_DC_DISP_CONF1_1__DISP_RD_VALUE_PTR_1 IPU_REGISTERS_OFFSET+0x000580DC,0x00000080
+#define IPU_DC_DISP_CONF1_1__MCU_ACC_LB_MASK_1   IPU_REGISTERS_OFFSET+0x000580DC,0x00000040
+#define IPU_DC_DISP_CONF1_1__ADDR_BE_L_INC_1     IPU_REGISTERS_OFFSET+0x000580DC,0x00000030
+#define IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1    IPU_REGISTERS_OFFSET+0x000580DC,0x0000000C
+#define IPU_DC_DISP_CONF1_1__DISP_TYP_1          IPU_REGISTERS_OFFSET+0x000580DC,0x00000003
+
+#define IPU_DC_DISP_CONF1_2__ADDR                IPU_REGISTERS_OFFSET+0x000580E0
+#define IPU_DC_DISP_CONF1_2__EMPTY               IPU_REGISTERS_OFFSET+0x000580E0,0x00000000
+#define IPU_DC_DISP_CONF1_2__FULL                IPU_REGISTERS_OFFSET+0x000580E0,0xffffffff
+#define IPU_DC_DISP_CONF1_2__DISP_RD_VALUE_PTR_2 IPU_REGISTERS_OFFSET+0x000580E0,0x00000080
+#define IPU_DC_DISP_CONF1_2__MCU_ACC_LB_MASK_2   IPU_REGISTERS_OFFSET+0x000580E0,0x00000040
+#define IPU_DC_DISP_CONF1_2__ADDR_BE_L_INC_2     IPU_REGISTERS_OFFSET+0x000580E0,0x00000030
+#define IPU_DC_DISP_CONF1_2__ADDR_INCREMENT_2    IPU_REGISTERS_OFFSET+0x000580E0,0x0000000C
+#define IPU_DC_DISP_CONF1_2__DISP_TYP_2          IPU_REGISTERS_OFFSET+0x000580E0,0x00000003
+
+#define IPU_DC_DISP_CONF1_3__ADDR                IPU_REGISTERS_OFFSET+0x000580E4
+#define IPU_DC_DISP_CONF1_3__EMPTY               IPU_REGISTERS_OFFSET+0x000580E4,0x00000000
+#define IPU_DC_DISP_CONF1_3__FULL                IPU_REGISTERS_OFFSET+0x000580E4,0xffffffff
+#define IPU_DC_DISP_CONF1_3__DISP_RD_VALUE_PTR_3 IPU_REGISTERS_OFFSET+0x000580E4,0x00000080
+#define IPU_DC_DISP_CONF1_3__MCU_ACC_LB_MASK_3   IPU_REGISTERS_OFFSET+0x000580E4,0x00000040
+#define IPU_DC_DISP_CONF1_3__ADDR_BE_L_INC_3     IPU_REGISTERS_OFFSET+0x000580E4,0x00000030
+#define IPU_DC_DISP_CONF1_3__ADDR_INCREMENT_3    IPU_REGISTERS_OFFSET+0x000580E4,0x0000000C
+#define IPU_DC_DISP_CONF1_3__DISP_TYP_3          IPU_REGISTERS_OFFSET+0x000580E4,0x00000003
+
+#define IPU_DC_DISP_CONF2_0__ADDR  IPU_REGISTERS_OFFSET+0x000580E8
+#define IPU_DC_DISP_CONF2_0__EMPTY IPU_REGISTERS_OFFSET+0x000580E8,0x00000000
+#define IPU_DC_DISP_CONF2_0__FULL  IPU_REGISTERS_OFFSET+0x000580E8,0xffffffff
+#define IPU_DC_DISP_CONF2_0__SL_0  IPU_REGISTERS_OFFSET+0x000580E8,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_1__ADDR  IPU_REGISTERS_OFFSET+0x000580EC
+#define IPU_DC_DISP_CONF2_1__EMPTY IPU_REGISTERS_OFFSET+0x000580EC,0x00000000
+#define IPU_DC_DISP_CONF2_1__FULL  IPU_REGISTERS_OFFSET+0x000580EC,0xffffffff
+#define IPU_DC_DISP_CONF2_1__SL_1  IPU_REGISTERS_OFFSET+0x000580EC,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_2__ADDR  IPU_REGISTERS_OFFSET+0x000580F0
+#define IPU_DC_DISP_CONF2_2__EMPTY IPU_REGISTERS_OFFSET+0x000580F0,0x00000000
+#define IPU_DC_DISP_CONF2_2__FULL  IPU_REGISTERS_OFFSET+0x000580F0,0xffffffff
+#define IPU_DC_DISP_CONF2_2__SL_2  IPU_REGISTERS_OFFSET+0x000580F0,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_3__ADDR  IPU_REGISTERS_OFFSET+0x000580F4
+#define IPU_DC_DISP_CONF2_3__EMPTY IPU_REGISTERS_OFFSET+0x000580F4,0x00000000
+#define IPU_DC_DISP_CONF2_3__FULL  IPU_REGISTERS_OFFSET+0x000580F4,0xffffffff
+#define IPU_DC_DISP_CONF2_3__SL_3  IPU_REGISTERS_OFFSET+0x000580F4,0x1FFFFFFF
+
+#define IPU_DC_DI0_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x000580F8
+#define IPU_DC_DI0_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x000580F8,0x00000000
+#define IPU_DC_DI0_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x000580F8,0xffffffff
+#define IPU_DC_DI0_CONF_1__DI_READ_DATA_MASK_0 IPU_REGISTERS_OFFSET+0x000580F8,0xFFFFFFFF
+
+#define IPU_DC_DI0_CONF_2__ADDR                     IPU_REGISTERS_OFFSET+0x000580FC
+#define IPU_DC_DI0_CONF_2__EMPTY                    IPU_REGISTERS_OFFSET+0x000580FC,0x00000000
+#define IPU_DC_DI0_CONF_2__FULL                     IPU_REGISTERS_OFFSET+0x000580FC,0xffffffff
+#define IPU_DC_DI0_CONF_2__DI_READ_DATA_ACK_VALUE_0 IPU_REGISTERS_OFFSET+0x000580FC,0xFFFFFFFF
+
+#define IPU_DC_DI1_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x00058100
+#define IPU_DC_DI1_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x00058100,0x00000000
+#define IPU_DC_DI1_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x00058100,0xffffffff
+#define IPU_DC_DI1_CONF_1__DI_READ_DATA_MASK_1 IPU_REGISTERS_OFFSET+0x00058100,0xFFFFFFFF
+
+#define IPU_DC_DI1_CONF_2__ADDR                     IPU_REGISTERS_OFFSET+0x00058104
+#define IPU_DC_DI1_CONF_2__EMPTY                    IPU_REGISTERS_OFFSET+0x00058104,0x00000000
+#define IPU_DC_DI1_CONF_2__FULL                     IPU_REGISTERS_OFFSET+0x00058104,0xffffffff
+#define IPU_DC_DI1_CONF_2__DI_READ_DATA_ACK_VALUE_1 IPU_REGISTERS_OFFSET+0x00058104,0xFFFFFFFF
+
+#define IPU_DC_MAP_CONF_0__ADDR                 IPU_REGISTERS_OFFSET+0x00058108
+#define IPU_DC_MAP_CONF_0__EMPTY                IPU_REGISTERS_OFFSET+0x00058108,0x00000000
+#define IPU_DC_MAP_CONF_0__FULL                 IPU_REGISTERS_OFFSET+0x00058108,0xffffffff
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1 IPU_REGISTERS_OFFSET+0x00058108,0x7C000000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1 IPU_REGISTERS_OFFSET+0x00058108,0x03E00000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1 IPU_REGISTERS_OFFSET+0x00058108,0x001F0000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0 IPU_REGISTERS_OFFSET+0x00058108,0x00007C00
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0 IPU_REGISTERS_OFFSET+0x00058108,0x000003E0
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0 IPU_REGISTERS_OFFSET+0x00058108,0x0000001F
+
+#define IPU_DC_MAP_CONF_1__ADDR                 IPU_REGISTERS_OFFSET+0x0005810C
+#define IPU_DC_MAP_CONF_1__EMPTY                IPU_REGISTERS_OFFSET+0x0005810C,0x00000000
+#define IPU_DC_MAP_CONF_1__FULL                 IPU_REGISTERS_OFFSET+0x0005810C,0xffffffff
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3 IPU_REGISTERS_OFFSET+0x0005810C,0x7C000000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3 IPU_REGISTERS_OFFSET+0x0005810C,0x03E00000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3 IPU_REGISTERS_OFFSET+0x0005810C,0x001F0000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2 IPU_REGISTERS_OFFSET+0x0005810C,0x00007C00
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2 IPU_REGISTERS_OFFSET+0x0005810C,0x000003E0
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2 IPU_REGISTERS_OFFSET+0x0005810C,0x0000001F
+
+#define IPU_DC_MAP_CONF_2__ADDR                 IPU_REGISTERS_OFFSET+0x00058110
+#define IPU_DC_MAP_CONF_2__EMPTY                IPU_REGISTERS_OFFSET+0x00058110,0x00000000
+#define IPU_DC_MAP_CONF_2__FULL                 IPU_REGISTERS_OFFSET+0x00058110,0xffffffff
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5 IPU_REGISTERS_OFFSET+0x00058110,0x7C000000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5 IPU_REGISTERS_OFFSET+0x00058110,0x03E00000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5 IPU_REGISTERS_OFFSET+0x00058110,0x001F0000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4 IPU_REGISTERS_OFFSET+0x00058110,0x00007C00
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4 IPU_REGISTERS_OFFSET+0x00058110,0x000003E0
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4 IPU_REGISTERS_OFFSET+0x00058110,0x0000001F
+
+#define IPU_DC_MAP_CONF_3__ADDR                 IPU_REGISTERS_OFFSET+0x00058114
+#define IPU_DC_MAP_CONF_3__EMPTY                IPU_REGISTERS_OFFSET+0x00058114,0x00000000
+#define IPU_DC_MAP_CONF_3__FULL                 IPU_REGISTERS_OFFSET+0x00058114,0xffffffff
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7 IPU_REGISTERS_OFFSET+0x00058114,0x7C000000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7 IPU_REGISTERS_OFFSET+0x00058114,0x03E00000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7 IPU_REGISTERS_OFFSET+0x00058114,0x001F0000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6 IPU_REGISTERS_OFFSET+0x00058114,0x00007C00
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6 IPU_REGISTERS_OFFSET+0x00058114,0x000003E0
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6 IPU_REGISTERS_OFFSET+0x00058114,0x0000001F
+
+#define IPU_DC_MAP_CONF_4__ADDR                 IPU_REGISTERS_OFFSET+0x00058118
+#define IPU_DC_MAP_CONF_4__EMPTY                IPU_REGISTERS_OFFSET+0x00058118,0x00000000
+#define IPU_DC_MAP_CONF_4__FULL                 IPU_REGISTERS_OFFSET+0x00058118,0xffffffff
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9 IPU_REGISTERS_OFFSET+0x00058118,0x7C000000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9 IPU_REGISTERS_OFFSET+0x00058118,0x03E00000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9 IPU_REGISTERS_OFFSET+0x00058118,0x001F0000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8 IPU_REGISTERS_OFFSET+0x00058118,0x00007C00
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8 IPU_REGISTERS_OFFSET+0x00058118,0x000003E0
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8 IPU_REGISTERS_OFFSET+0x00058118,0x0000001F
+
+#define IPU_DC_MAP_CONF_5__ADDR                  IPU_REGISTERS_OFFSET+0x0005811C
+#define IPU_DC_MAP_CONF_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0005811C,0x00000000
+#define IPU_DC_MAP_CONF_5__FULL                  IPU_REGISTERS_OFFSET+0x0005811C,0xffffffff
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11 IPU_REGISTERS_OFFSET+0x0005811C,0x7C000000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11 IPU_REGISTERS_OFFSET+0x0005811C,0x03E00000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11 IPU_REGISTERS_OFFSET+0x0005811C,0x001F0000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10 IPU_REGISTERS_OFFSET+0x0005811C,0x00007C00
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10 IPU_REGISTERS_OFFSET+0x0005811C,0x000003E0
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10 IPU_REGISTERS_OFFSET+0x0005811C,0x0000001F
+
+#define IPU_DC_MAP_CONF_6__ADDR                  IPU_REGISTERS_OFFSET+0x00058120
+#define IPU_DC_MAP_CONF_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00058120,0x00000000
+#define IPU_DC_MAP_CONF_6__FULL                  IPU_REGISTERS_OFFSET+0x00058120,0xffffffff
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13 IPU_REGISTERS_OFFSET+0x00058120,0x7C000000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13 IPU_REGISTERS_OFFSET+0x00058120,0x03E00000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13 IPU_REGISTERS_OFFSET+0x00058120,0x001F0000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12 IPU_REGISTERS_OFFSET+0x00058120,0x00007C00
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12 IPU_REGISTERS_OFFSET+0x00058120,0x000003E0
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12 IPU_REGISTERS_OFFSET+0x00058120,0x0000001F
+
+#define IPU_DC_MAP_CONF_7__ADDR                  IPU_REGISTERS_OFFSET+0x00058124
+#define IPU_DC_MAP_CONF_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00058124,0x00000000
+#define IPU_DC_MAP_CONF_7__FULL                  IPU_REGISTERS_OFFSET+0x00058124,0xffffffff
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_15 IPU_REGISTERS_OFFSET+0x00058124,0x7C000000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_15 IPU_REGISTERS_OFFSET+0x00058124,0x03E00000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_15 IPU_REGISTERS_OFFSET+0x00058124,0x001F0000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14 IPU_REGISTERS_OFFSET+0x00058124,0x00007C00
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14 IPU_REGISTERS_OFFSET+0x00058124,0x000003E0
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14 IPU_REGISTERS_OFFSET+0x00058124,0x0000001F
+
+#define IPU_DC_MAP_CONF_8__ADDR                  IPU_REGISTERS_OFFSET+0x00058128
+#define IPU_DC_MAP_CONF_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00058128,0x00000000
+#define IPU_DC_MAP_CONF_8__FULL                  IPU_REGISTERS_OFFSET+0x00058128,0xffffffff
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_17 IPU_REGISTERS_OFFSET+0x00058128,0x7C000000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_17 IPU_REGISTERS_OFFSET+0x00058128,0x03E00000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_17 IPU_REGISTERS_OFFSET+0x00058128,0x001F0000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_16 IPU_REGISTERS_OFFSET+0x00058128,0x00007C00
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_16 IPU_REGISTERS_OFFSET+0x00058128,0x000003E0
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_16 IPU_REGISTERS_OFFSET+0x00058128,0x0000001F
+
+#define IPU_DC_MAP_CONF_9__ADDR                  IPU_REGISTERS_OFFSET+0x0005812C
+#define IPU_DC_MAP_CONF_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0005812C,0x00000000
+#define IPU_DC_MAP_CONF_9__FULL                  IPU_REGISTERS_OFFSET+0x0005812C,0xffffffff
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_19 IPU_REGISTERS_OFFSET+0x0005812C,0x7C000000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_19 IPU_REGISTERS_OFFSET+0x0005812C,0x03E00000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_19 IPU_REGISTERS_OFFSET+0x0005812C,0x001F0000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_18 IPU_REGISTERS_OFFSET+0x0005812C,0x00007C00
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_18 IPU_REGISTERS_OFFSET+0x0005812C,0x000003E0
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_18 IPU_REGISTERS_OFFSET+0x0005812C,0x0000001F
+
+#define IPU_DC_MAP_CONF_10__ADDR                  IPU_REGISTERS_OFFSET+0x00058130
+#define IPU_DC_MAP_CONF_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00058130,0x00000000
+#define IPU_DC_MAP_CONF_10__FULL                  IPU_REGISTERS_OFFSET+0x00058130,0xffffffff
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_21 IPU_REGISTERS_OFFSET+0x00058130,0x7C000000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_21 IPU_REGISTERS_OFFSET+0x00058130,0x03E00000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_21 IPU_REGISTERS_OFFSET+0x00058130,0x001F0000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_20 IPU_REGISTERS_OFFSET+0x00058130,0x00007C00
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_20 IPU_REGISTERS_OFFSET+0x00058130,0x000003E0
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_20 IPU_REGISTERS_OFFSET+0x00058130,0x0000001F
+
+#define IPU_DC_MAP_CONF_11__ADDR                  IPU_REGISTERS_OFFSET+0x00058134
+#define IPU_DC_MAP_CONF_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00058134,0x00000000
+#define IPU_DC_MAP_CONF_11__FULL                  IPU_REGISTERS_OFFSET+0x00058134,0xffffffff
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_23 IPU_REGISTERS_OFFSET+0x00058134,0x7C000000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_23 IPU_REGISTERS_OFFSET+0x00058134,0x03E00000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_23 IPU_REGISTERS_OFFSET+0x00058134,0x001F0000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_22 IPU_REGISTERS_OFFSET+0x00058134,0x00007C00
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_22 IPU_REGISTERS_OFFSET+0x00058134,0x000003E0
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_22 IPU_REGISTERS_OFFSET+0x00058134,0x0000001F
+
+#define IPU_DC_MAP_CONF_12__ADDR                  IPU_REGISTERS_OFFSET+0x00058138
+#define IPU_DC_MAP_CONF_12__EMPTY                 IPU_REGISTERS_OFFSET+0x00058138,0x00000000
+#define IPU_DC_MAP_CONF_12__FULL                  IPU_REGISTERS_OFFSET+0x00058138,0xffffffff
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_25 IPU_REGISTERS_OFFSET+0x00058138,0x7C000000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_25 IPU_REGISTERS_OFFSET+0x00058138,0x03E00000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_25 IPU_REGISTERS_OFFSET+0x00058138,0x001F0000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_24 IPU_REGISTERS_OFFSET+0x00058138,0x00007C00
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_24 IPU_REGISTERS_OFFSET+0x00058138,0x000003E0
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_24 IPU_REGISTERS_OFFSET+0x00058138,0x0000001F
+
+#define IPU_DC_MAP_CONF_13__ADDR                  IPU_REGISTERS_OFFSET+0x0005813C
+#define IPU_DC_MAP_CONF_13__EMPTY                 IPU_REGISTERS_OFFSET+0x0005813C,0x00000000
+#define IPU_DC_MAP_CONF_13__FULL                  IPU_REGISTERS_OFFSET+0x0005813C,0xffffffff
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_27 IPU_REGISTERS_OFFSET+0x0005813C,0x7C000000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_27 IPU_REGISTERS_OFFSET+0x0005813C,0x03E00000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_27 IPU_REGISTERS_OFFSET+0x0005813C,0x001F0000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_26 IPU_REGISTERS_OFFSET+0x0005813C,0x00007C00
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_26 IPU_REGISTERS_OFFSET+0x0005813C,0x000003E0
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_26 IPU_REGISTERS_OFFSET+0x0005813C,0x0000001F
+
+#define IPU_DC_MAP_CONF_14__ADDR                  IPU_REGISTERS_OFFSET+0x00058140
+#define IPU_DC_MAP_CONF_14__EMPTY                 IPU_REGISTERS_OFFSET+0x00058140,0x00000000
+#define IPU_DC_MAP_CONF_14__FULL                  IPU_REGISTERS_OFFSET+0x00058140,0xffffffff
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_29 IPU_REGISTERS_OFFSET+0x00058140,0x7C000000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_29 IPU_REGISTERS_OFFSET+0x00058140,0x03E00000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_29 IPU_REGISTERS_OFFSET+0x00058140,0x001F0000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_28 IPU_REGISTERS_OFFSET+0x00058140,0x00007C00
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_28 IPU_REGISTERS_OFFSET+0x00058140,0x000003E0
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_28 IPU_REGISTERS_OFFSET+0x00058140,0x0000001F
+
+#define IPU_DC_MAP_CONF_15__ADDR        IPU_REGISTERS_OFFSET+0x00058144
+#define IPU_DC_MAP_CONF_15__EMPTY       IPU_REGISTERS_OFFSET+0x00058144,0x00000000
+#define IPU_DC_MAP_CONF_15__FULL        IPU_REGISTERS_OFFSET+0x00058144,0xffffffff
+#define IPU_DC_MAP_CONF_15__MD_OFFSET_1 IPU_REGISTERS_OFFSET+0x00058144,0x1F000000
+#define IPU_DC_MAP_CONF_15__MD_MASK_1   IPU_REGISTERS_OFFSET+0x00058144,0x00FF0000
+#define IPU_DC_MAP_CONF_15__MD_OFFSET_0 IPU_REGISTERS_OFFSET+0x00058144,0x00001F00
+#define IPU_DC_MAP_CONF_15__MD_MASK_0   IPU_REGISTERS_OFFSET+0x00058144,0x000000FF
+
+#define IPU_DC_MAP_CONF_16__ADDR        IPU_REGISTERS_OFFSET+0x00058148
+#define IPU_DC_MAP_CONF_16__EMPTY       IPU_REGISTERS_OFFSET+0x00058148,0x00000000
+#define IPU_DC_MAP_CONF_16__FULL        IPU_REGISTERS_OFFSET+0x00058148,0xffffffff
+#define IPU_DC_MAP_CONF_16__MD_OFFSET_3 IPU_REGISTERS_OFFSET+0x00058148,0x1F000000
+#define IPU_DC_MAP_CONF_16__MD_MASK_3   IPU_REGISTERS_OFFSET+0x00058148,0x00FF0000
+#define IPU_DC_MAP_CONF_16__MD_OFFSET_2 IPU_REGISTERS_OFFSET+0x00058148,0x00001F00
+#define IPU_DC_MAP_CONF_16__MD_MASK_2   IPU_REGISTERS_OFFSET+0x00058148,0x000000FF
+
+#define IPU_DC_MAP_CONF_17__ADDR        IPU_REGISTERS_OFFSET+0x0005814C
+#define IPU_DC_MAP_CONF_17__EMPTY       IPU_REGISTERS_OFFSET+0x0005814C,0x00000000
+#define IPU_DC_MAP_CONF_17__FULL        IPU_REGISTERS_OFFSET+0x0005814C,0xffffffff
+#define IPU_DC_MAP_CONF_17__MD_OFFSET_5 IPU_REGISTERS_OFFSET+0x0005814C,0x1F000000
+#define IPU_DC_MAP_CONF_17__MD_MASK_5   IPU_REGISTERS_OFFSET+0x0005814C,0x00FF0000
+#define IPU_DC_MAP_CONF_17__MD_OFFSET_4 IPU_REGISTERS_OFFSET+0x0005814C,0x00001F00
+#define IPU_DC_MAP_CONF_17__MD_MASK_4   IPU_REGISTERS_OFFSET+0x0005814C,0x000000FF
+
+#define IPU_DC_MAP_CONF_18__ADDR        IPU_REGISTERS_OFFSET+0x00058150
+#define IPU_DC_MAP_CONF_18__EMPTY       IPU_REGISTERS_OFFSET+0x00058150,0x00000000
+#define IPU_DC_MAP_CONF_18__FULL        IPU_REGISTERS_OFFSET+0x00058150,0xffffffff
+#define IPU_DC_MAP_CONF_18__MD_OFFSET_7 IPU_REGISTERS_OFFSET+0x00058150,0x1F000000
+#define IPU_DC_MAP_CONF_18__MD_MASK_7   IPU_REGISTERS_OFFSET+0x00058150,0x00FF0000
+#define IPU_DC_MAP_CONF_18__MD_OFFSET_6 IPU_REGISTERS_OFFSET+0x00058150,0x00001F00
+#define IPU_DC_MAP_CONF_18__MD_MASK_6   IPU_REGISTERS_OFFSET+0x00058150,0x000000FF
+
+#define IPU_DC_MAP_CONF_19__ADDR        IPU_REGISTERS_OFFSET+0x00058154
+#define IPU_DC_MAP_CONF_19__EMPTY       IPU_REGISTERS_OFFSET+0x00058154,0x00000000
+#define IPU_DC_MAP_CONF_19__FULL        IPU_REGISTERS_OFFSET+0x00058154,0xffffffff
+#define IPU_DC_MAP_CONF_19__MD_OFFSET_9 IPU_REGISTERS_OFFSET+0x00058154,0x1F000000
+#define IPU_DC_MAP_CONF_19__MD_MASK_9   IPU_REGISTERS_OFFSET+0x00058154,0x00FF0000
+#define IPU_DC_MAP_CONF_19__MD_OFFSET_8 IPU_REGISTERS_OFFSET+0x00058154,0x00001F00
+#define IPU_DC_MAP_CONF_19__MD_MASK_8   IPU_REGISTERS_OFFSET+0x00058154,0x000000FF
+
+#define IPU_DC_MAP_CONF_20__ADDR         IPU_REGISTERS_OFFSET+0x00058158
+#define IPU_DC_MAP_CONF_20__EMPTY        IPU_REGISTERS_OFFSET+0x00058158,0x00000000
+#define IPU_DC_MAP_CONF_20__FULL         IPU_REGISTERS_OFFSET+0x00058158,0xffffffff
+#define IPU_DC_MAP_CONF_20__MD_OFFSET_11 IPU_REGISTERS_OFFSET+0x00058158,0x1F000000
+#define IPU_DC_MAP_CONF_20__MD_MASK_11   IPU_REGISTERS_OFFSET+0x00058158,0x00FF0000
+#define IPU_DC_MAP_CONF_20__MD_OFFSET_10 IPU_REGISTERS_OFFSET+0x00058158,0x00001F00
+#define IPU_DC_MAP_CONF_20__MD_MASK_10   IPU_REGISTERS_OFFSET+0x00058158,0x000000FF
+
+#define IPU_DC_MAP_CONF_21__ADDR         IPU_REGISTERS_OFFSET+0x0005815C
+#define IPU_DC_MAP_CONF_21__EMPTY        IPU_REGISTERS_OFFSET+0x0005815C,0x00000000
+#define IPU_DC_MAP_CONF_21__FULL         IPU_REGISTERS_OFFSET+0x0005815C,0xffffffff
+#define IPU_DC_MAP_CONF_21__MD_OFFSET_13 IPU_REGISTERS_OFFSET+0x0005815C,0x1F000000
+#define IPU_DC_MAP_CONF_21__MD_MASK_13   IPU_REGISTERS_OFFSET+0x0005815C,0x00FF0000
+#define IPU_DC_MAP_CONF_21__MD_OFFSET_12 IPU_REGISTERS_OFFSET+0x0005815C,0x00001F00
+#define IPU_DC_MAP_CONF_21__MD_MASK_12   IPU_REGISTERS_OFFSET+0x0005815C,0x000000FF
+
+#define IPU_DC_MAP_CONF_22__ADDR         IPU_REGISTERS_OFFSET+0x00058160
+#define IPU_DC_MAP_CONF_22__EMPTY        IPU_REGISTERS_OFFSET+0x00058160,0x00000000
+#define IPU_DC_MAP_CONF_22__FULL         IPU_REGISTERS_OFFSET+0x00058160,0xffffffff
+#define IPU_DC_MAP_CONF_22__MD_OFFSET_15 IPU_REGISTERS_OFFSET+0x00058160,0x1F000000
+#define IPU_DC_MAP_CONF_22__MD_MASK_15   IPU_REGISTERS_OFFSET+0x00058160,0x00FF0000
+#define IPU_DC_MAP_CONF_22__MD_OFFSET_14 IPU_REGISTERS_OFFSET+0x00058160,0x00001F00
+#define IPU_DC_MAP_CONF_22__MD_MASK_14   IPU_REGISTERS_OFFSET+0x00058160,0x000000FF
+
+#define IPU_DC_MAP_CONF_23__ADDR         IPU_REGISTERS_OFFSET+0x00058164
+#define IPU_DC_MAP_CONF_23__EMPTY        IPU_REGISTERS_OFFSET+0x00058164,0x00000000
+#define IPU_DC_MAP_CONF_23__FULL         IPU_REGISTERS_OFFSET+0x00058164,0xffffffff
+#define IPU_DC_MAP_CONF_23__MD_OFFSET_17 IPU_REGISTERS_OFFSET+0x00058164,0x1F000000
+#define IPU_DC_MAP_CONF_23__MD_MASK_17   IPU_REGISTERS_OFFSET+0x00058164,0x00FF0000
+#define IPU_DC_MAP_CONF_23__MD_OFFSET_16 IPU_REGISTERS_OFFSET+0x00058164,0x00001F00
+#define IPU_DC_MAP_CONF_23__MD_MASK_16   IPU_REGISTERS_OFFSET+0x00058164,0x000000FF
+
+#define IPU_DC_MAP_CONF_24__ADDR         IPU_REGISTERS_OFFSET+0x00058168
+#define IPU_DC_MAP_CONF_24__EMPTY        IPU_REGISTERS_OFFSET+0x00058168,0x00000000
+#define IPU_DC_MAP_CONF_24__FULL         IPU_REGISTERS_OFFSET+0x00058168,0xffffffff
+#define IPU_DC_MAP_CONF_24__MD_OFFSET_19 IPU_REGISTERS_OFFSET+0x00058168,0x1F000000
+#define IPU_DC_MAP_CONF_24__MD_MASK_19   IPU_REGISTERS_OFFSET+0x00058168,0x00FF0000
+#define IPU_DC_MAP_CONF_24__MD_OFFSET_18 IPU_REGISTERS_OFFSET+0x00058168,0x00001F00
+#define IPU_DC_MAP_CONF_24__MD_MASK_18   IPU_REGISTERS_OFFSET+0x00058168,0x000000FF
+
+#define IPU_DC_MAP_CONF_25__ADDR         IPU_REGISTERS_OFFSET+0x0005816C
+#define IPU_DC_MAP_CONF_25__EMPTY        IPU_REGISTERS_OFFSET+0x0005816C,0x00000000
+#define IPU_DC_MAP_CONF_25__FULL         IPU_REGISTERS_OFFSET+0x0005816C,0xffffffff
+#define IPU_DC_MAP_CONF_25__MD_OFFSET_21 IPU_REGISTERS_OFFSET+0x0005816C,0x1F000000
+#define IPU_DC_MAP_CONF_25__MD_MASK_21   IPU_REGISTERS_OFFSET+0x0005816C,0x00FF0000
+#define IPU_DC_MAP_CONF_25__MD_OFFSET_20 IPU_REGISTERS_OFFSET+0x0005816C,0x00001F00
+#define IPU_DC_MAP_CONF_25__MD_MASK_20   IPU_REGISTERS_OFFSET+0x0005816C,0x000000FF
+
+#define IPU_DC_MAP_CONF_26__ADDR         IPU_REGISTERS_OFFSET+0x00058170
+#define IPU_DC_MAP_CONF_26__EMPTY        IPU_REGISTERS_OFFSET+0x00058170,0x00000000
+#define IPU_DC_MAP_CONF_26__FULL         IPU_REGISTERS_OFFSET+0x00058170,0xffffffff
+#define IPU_DC_MAP_CONF_26__MD_OFFSET_23 IPU_REGISTERS_OFFSET+0x00058170,0x1F000000
+#define IPU_DC_MAP_CONF_26__MD_MASK_23   IPU_REGISTERS_OFFSET+0x00058170,0x00FF0000
+#define IPU_DC_MAP_CONF_26__MD_OFFSET_22 IPU_REGISTERS_OFFSET+0x00058170,0x00001F00
+#define IPU_DC_MAP_CONF_26__MD_MASK_22   IPU_REGISTERS_OFFSET+0x00058170,0x000000FF
+
+#define IPU_DC_UGDE0_0__ADDR              IPU_REGISTERS_OFFSET+0x00058174
+#define IPU_DC_UGDE0_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058174,0x00000000
+#define IPU_DC_UGDE0_0__FULL              IPU_REGISTERS_OFFSET+0x00058174,0xffffffff
+#define IPU_DC_UGDE0_0__NF_NL_0           IPU_REGISTERS_OFFSET+0x00058174,0x18000000
+#define IPU_DC_UGDE0_0__AUTORESTART_0     IPU_REGISTERS_OFFSET+0x00058174,0x04000000
+#define IPU_DC_UGDE0_0__ODD_EN_0          IPU_REGISTERS_OFFSET+0x00058174,0x02000000
+#define IPU_DC_UGDE0_0__COD_ODD_START_0   IPU_REGISTERS_OFFSET+0x00058174,0x00FF0000
+#define IPU_DC_UGDE0_0__COD_EV_START_0    IPU_REGISTERS_OFFSET+0x00058174,0x0000FF00
+#define IPU_DC_UGDE0_0__COD_EV_PRIORITY_0 IPU_REGISTERS_OFFSET+0x00058174,0x00000078
+#define IPU_DC_UGDE0_0__ID_CODED_0        IPU_REGISTERS_OFFSET+0x00058174,0x00000007
+
+#define IPU_DC_UGDE0_1__ADDR   IPU_REGISTERS_OFFSET+0x00058178
+#define IPU_DC_UGDE0_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058178,0x00000000
+#define IPU_DC_UGDE0_1__FULL   IPU_REGISTERS_OFFSET+0x00058178,0xffffffff
+#define IPU_DC_UGDE0_1__STEP_0 IPU_REGISTERS_OFFSET+0x00058178,0x1FFFFFFF
+
+#define IPU_DC_UGDE0_2__ADDR        IPU_REGISTERS_OFFSET+0x0005817C
+#define IPU_DC_UGDE0_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005817C,0x00000000
+#define IPU_DC_UGDE0_2__FULL        IPU_REGISTERS_OFFSET+0x0005817C,0xffffffff
+#define IPU_DC_UGDE0_2__OFFSET_DT_0 IPU_REGISTERS_OFFSET+0x0005817C,0x1FFFFFFF
+
+#define IPU_DC_UGDE0_3__ADDR          IPU_REGISTERS_OFFSET+0x00058180
+#define IPU_DC_UGDE0_3__EMPTY         IPU_REGISTERS_OFFSET+0x00058180,0x00000000
+#define IPU_DC_UGDE0_3__FULL          IPU_REGISTERS_OFFSET+0x00058180,0xffffffff
+#define IPU_DC_UGDE0_3__STEP_REPEAT_0 IPU_REGISTERS_OFFSET+0x00058180,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_0__ADDR              IPU_REGISTERS_OFFSET+0x00058184
+#define IPU_DC_UGDE1_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058184,0x00000000
+#define IPU_DC_UGDE1_0__FULL              IPU_REGISTERS_OFFSET+0x00058184,0xffffffff
+#define IPU_DC_UGDE1_0__NF_NL_1           IPU_REGISTERS_OFFSET+0x00058184,0x18000000
+#define IPU_DC_UGDE1_0__AUTORESTART_1     IPU_REGISTERS_OFFSET+0x00058184,0x04000000
+#define IPU_DC_UGDE1_0__ODD_EN_1          IPU_REGISTERS_OFFSET+0x00058184,0x02000000
+#define IPU_DC_UGDE1_0__COD_ODD_START_1   IPU_REGISTERS_OFFSET+0x00058184,0x00FF0000
+#define IPU_DC_UGDE1_0__COD_EV_START_1    IPU_REGISTERS_OFFSET+0x00058184,0x00007F80
+#define IPU_DC_UGDE1_0__COD_EV_PRIORITY_1 IPU_REGISTERS_OFFSET+0x00058184,0x00000078
+#define IPU_DC_UGDE1_0__ID_CODED_1        IPU_REGISTERS_OFFSET+0x00058184,0x00000007
+
+#define IPU_DC_UGDE1_1__ADDR   IPU_REGISTERS_OFFSET+0x00058188
+#define IPU_DC_UGDE1_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058188,0x00000000
+#define IPU_DC_UGDE1_1__FULL   IPU_REGISTERS_OFFSET+0x00058188,0xffffffff
+#define IPU_DC_UGDE1_1__STEP_1 IPU_REGISTERS_OFFSET+0x00058188,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_2__ADDR        IPU_REGISTERS_OFFSET+0x0005818C
+#define IPU_DC_UGDE1_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005818C,0x00000000
+#define IPU_DC_UGDE1_2__FULL        IPU_REGISTERS_OFFSET+0x0005818C,0xffffffff
+#define IPU_DC_UGDE1_2__OFFSET_DT_1 IPU_REGISTERS_OFFSET+0x0005818C,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_3__ADDR          IPU_REGISTERS_OFFSET+0x00058190
+#define IPU_DC_UGDE1_3__EMPTY         IPU_REGISTERS_OFFSET+0x00058190,0x00000000
+#define IPU_DC_UGDE1_3__FULL          IPU_REGISTERS_OFFSET+0x00058190,0xffffffff
+#define IPU_DC_UGDE1_3__STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00058190,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_0__ADDR              IPU_REGISTERS_OFFSET+0x00058194
+#define IPU_DC_UGDE2_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058194,0x00000000
+#define IPU_DC_UGDE2_0__FULL              IPU_REGISTERS_OFFSET+0x00058194,0xffffffff
+#define IPU_DC_UGDE2_0__NF_NL_2           IPU_REGISTERS_OFFSET+0x00058194,0x18000000
+#define IPU_DC_UGDE2_0__AUTORESTART_2     IPU_REGISTERS_OFFSET+0x00058194,0x04000000
+#define IPU_DC_UGDE2_0__ODD_EN_2          IPU_REGISTERS_OFFSET+0x00058194,0x02000000
+#define IPU_DC_UGDE2_0__COD_ODD_START_2   IPU_REGISTERS_OFFSET+0x00058194,0x00FF0000
+#define IPU_DC_UGDE2_0__COD_EV_START_2    IPU_REGISTERS_OFFSET+0x00058194,0x00007F80
+#define IPU_DC_UGDE2_0__COD_EV_PRIORITY_2 IPU_REGISTERS_OFFSET+0x00058194,0x00000078
+#define IPU_DC_UGDE2_0__ID_CODED_2        IPU_REGISTERS_OFFSET+0x00058194,0x00000007
+
+#define IPU_DC_UGDE2_1__ADDR   IPU_REGISTERS_OFFSET+0x00058198
+#define IPU_DC_UGDE2_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058198,0x00000000
+#define IPU_DC_UGDE2_1__FULL   IPU_REGISTERS_OFFSET+0x00058198,0xffffffff
+#define IPU_DC_UGDE2_1__STEP_2 IPU_REGISTERS_OFFSET+0x00058198,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_2__ADDR        IPU_REGISTERS_OFFSET+0x0005819C
+#define IPU_DC_UGDE2_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005819C,0x00000000
+#define IPU_DC_UGDE2_2__FULL        IPU_REGISTERS_OFFSET+0x0005819C,0xffffffff
+#define IPU_DC_UGDE2_2__OFFSET_DT_2 IPU_REGISTERS_OFFSET+0x0005819C,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_3__ADDR          IPU_REGISTERS_OFFSET+0x000581A0
+#define IPU_DC_UGDE2_3__EMPTY         IPU_REGISTERS_OFFSET+0x000581A0,0x00000000
+#define IPU_DC_UGDE2_3__FULL          IPU_REGISTERS_OFFSET+0x000581A0,0xffffffff
+#define IPU_DC_UGDE2_3__STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x000581A0,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_0__ADDR              IPU_REGISTERS_OFFSET+0x000581A4
+#define IPU_DC_UGDE3_0__EMPTY             IPU_REGISTERS_OFFSET+0x000581A4,0x00000000
+#define IPU_DC_UGDE3_0__FULL              IPU_REGISTERS_OFFSET+0x000581A4,0xffffffff
+#define IPU_DC_UGDE3_0__NF_NL_3           IPU_REGISTERS_OFFSET+0x000581A4,0x18000000
+#define IPU_DC_UGDE3_0__AUTORESTART_3     IPU_REGISTERS_OFFSET+0x000581A4,0x04000000
+#define IPU_DC_UGDE3_0__ODD_EN_3          IPU_REGISTERS_OFFSET+0x000581A4,0x02000000
+#define IPU_DC_UGDE3_0__COD_ODD_START_3   IPU_REGISTERS_OFFSET+0x000581A4,0x00FF0000
+#define IPU_DC_UGDE3_0__COD_EV_START_3    IPU_REGISTERS_OFFSET+0x000581A4,0x00007F80
+#define IPU_DC_UGDE3_0__COD_EV_PRIORITY_3 IPU_REGISTERS_OFFSET+0x000581A4,0x00000078
+#define IPU_DC_UGDE3_0__ID_CODED_3        IPU_REGISTERS_OFFSET+0x000581A4,0x00000007
+
+#define IPU_DC_UGDE3_1__ADDR   IPU_REGISTERS_OFFSET+0x000581A8
+#define IPU_DC_UGDE3_1__EMPTY  IPU_REGISTERS_OFFSET+0x000581A8,0x00000000
+#define IPU_DC_UGDE3_1__FULL   IPU_REGISTERS_OFFSET+0x000581A8,0xffffffff
+#define IPU_DC_UGDE3_1__STEP_3 IPU_REGISTERS_OFFSET+0x000581A8,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_2__ADDR        IPU_REGISTERS_OFFSET+0x000581AC
+#define IPU_DC_UGDE3_2__EMPTY       IPU_REGISTERS_OFFSET+0x000581AC,0x00000000
+#define IPU_DC_UGDE3_2__FULL        IPU_REGISTERS_OFFSET+0x000581AC,0xffffffff
+#define IPU_DC_UGDE3_2__OFFSET_DT_3 IPU_REGISTERS_OFFSET+0x000581AC,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_3__ADDR          IPU_REGISTERS_OFFSET+0x000581B0
+#define IPU_DC_UGDE3_3__EMPTY         IPU_REGISTERS_OFFSET+0x000581B0,0x00000000
+#define IPU_DC_UGDE3_3__FULL          IPU_REGISTERS_OFFSET+0x000581B0,0xffffffff
+#define IPU_DC_UGDE3_3__STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x000581B0,0x1FFFFFFF
+
+#define IPU_DC_LLA0__ADDR       IPU_REGISTERS_OFFSET+0x000581B4
+#define IPU_DC_LLA0__EMPTY      IPU_REGISTERS_OFFSET+0x000581B4,0x00000000
+#define IPU_DC_LLA0__FULL       IPU_REGISTERS_OFFSET+0x000581B4,0xffffffff
+#define IPU_DC_LLA0__MCU_RS_3_0 IPU_REGISTERS_OFFSET+0x000581B4,0xFF000000
+#define IPU_DC_LLA0__MCU_RS_2_0 IPU_REGISTERS_OFFSET+0x000581B4,0x00FF0000
+#define IPU_DC_LLA0__MCU_RS_1_0 IPU_REGISTERS_OFFSET+0x000581B4,0x0000FF00
+#define IPU_DC_LLA0__MCU_RS_0_0 IPU_REGISTERS_OFFSET+0x000581B4,0x000000FF
+
+#define IPU_DC_LLA1__ADDR       IPU_REGISTERS_OFFSET+0x000581B8
+#define IPU_DC_LLA1__EMPTY      IPU_REGISTERS_OFFSET+0x000581B8,0x00000000
+#define IPU_DC_LLA1__FULL       IPU_REGISTERS_OFFSET+0x000581B8,0xffffffff
+#define IPU_DC_LLA1__MCU_RS_3_1 IPU_REGISTERS_OFFSET+0x000581B8,0xFF000000
+#define IPU_DC_LLA1__MCU_RS_2_1 IPU_REGISTERS_OFFSET+0x000581B8,0x00FF0000
+#define IPU_DC_LLA1__MCU_RS_1_1 IPU_REGISTERS_OFFSET+0x000581B8,0x0000FF00
+#define IPU_DC_LLA1__MCU_RS_0_1 IPU_REGISTERS_OFFSET+0x000581B8,0x000000FF
+
+#define IPU_DC_R_LLA0__ADDR         IPU_REGISTERS_OFFSET+0x000581BC
+#define IPU_DC_R_LLA0__EMPTY        IPU_REGISTERS_OFFSET+0x000581BC,0x00000000
+#define IPU_DC_R_LLA0__FULL         IPU_REGISTERS_OFFSET+0x000581BC,0xffffffff
+#define IPU_DC_R_LLA0__MCU_RS_R_3_0 IPU_REGISTERS_OFFSET+0x000581BC,0xFF000000
+#define IPU_DC_R_LLA0__MCU_RS_R_2_0 IPU_REGISTERS_OFFSET+0x000581BC,0x00FF0000
+#define IPU_DC_R_LLA0__MCU_RS_R_1_0 IPU_REGISTERS_OFFSET+0x000581BC,0x0000FF00
+#define IPU_DC_R_LLA0__MCU_RS_R_0_0 IPU_REGISTERS_OFFSET+0x000581BC,0x000000FF
+
+#define IPU_DC_R_LLA1__ADDR         IPU_REGISTERS_OFFSET+0x000581C0
+#define IPU_DC_R_LLA1__EMPTY        IPU_REGISTERS_OFFSET+0x000581C0,0x00000000
+#define IPU_DC_R_LLA1__FULL         IPU_REGISTERS_OFFSET+0x000581C0,0xffffffff
+#define IPU_DC_R_LLA1__MCU_RS_R_3_1 IPU_REGISTERS_OFFSET+0x000581C0,0xFF000000
+#define IPU_DC_R_LLA1__MCU_RS_R_2_1 IPU_REGISTERS_OFFSET+0x000581C0,0x00FF0000
+#define IPU_DC_R_LLA1__MCU_RS_R_1_1 IPU_REGISTERS_OFFSET+0x000581C0,0x0000FF00
+#define IPU_DC_R_LLA1__MCU_RS_R_0_1 IPU_REGISTERS_OFFSET+0x000581C0,0x000000FF
+
+#define IPU_DC_WR_CH_ADDR_5_ALT__ADDR          IPU_REGISTERS_OFFSET+0x000581C4
+#define IPU_DC_WR_CH_ADDR_5_ALT__EMPTY         IPU_REGISTERS_OFFSET+0x000581C4,0x00000000
+#define IPU_DC_WR_CH_ADDR_5_ALT__FULL          IPU_REGISTERS_OFFSET+0x000581C4,0xffffffff
+#define IPU_DC_WR_CH_ADDR_5_ALT__ST_ADDR_5_ALT IPU_REGISTERS_OFFSET+0x000581C4,0x1FFFFFFF
+
+#define IPU_DC_STAT__ADDR                       IPU_REGISTERS_OFFSET+0x000581C8
+#define IPU_DC_STAT__EMPTY                      IPU_REGISTERS_OFFSET+0x000581C8,0x00000000
+#define IPU_DC_STAT__FULL                       IPU_REGISTERS_OFFSET+0x000581C8,0xffffffff
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_EMPTY_1 IPU_REGISTERS_OFFSET+0x000581C8,0x00000080
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_FULL_1  IPU_REGISTERS_OFFSET+0x000581C8,0x00000040
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_EMPTY_1  IPU_REGISTERS_OFFSET+0x000581C8,0x00000020
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_FULL_1   IPU_REGISTERS_OFFSET+0x000581C8,0x00000010
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_EMPTY_0 IPU_REGISTERS_OFFSET+0x000581C8,0x00000008
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_FULL_0  IPU_REGISTERS_OFFSET+0x000581C8,0x00000004
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_EMPTY_0  IPU_REGISTERS_OFFSET+0x000581C8,0x00000002
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_FULL_0   IPU_REGISTERS_OFFSET+0x000581C8,0x00000001
+
+#define IPU_DMFC_RD_CHAN__ADDR              IPU_REGISTERS_OFFSET+0x00060000
+#define IPU_DMFC_RD_CHAN__EMPTY             IPU_REGISTERS_OFFSET+0x00060000,0x00000000
+#define IPU_DMFC_RD_CHAN__FULL              IPU_REGISTERS_OFFSET+0x00060000,0xffffffff
+#define IPU_DMFC_RD_CHAN__DMFC_PPW_C        IPU_REGISTERS_OFFSET+0x00060000,0x03000000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_CLR_0     IPU_REGISTERS_OFFSET+0x00060000,0x00E00000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_SET_0     IPU_REGISTERS_OFFSET+0x00060000,0x001C0000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_EN_0      IPU_REGISTERS_OFFSET+0x00060000,0x00020000
+#define IPU_DMFC_RD_CHAN__DMFC_BURST_SIZE_0 IPU_REGISTERS_OFFSET+0x00060000,0x000000C0
+
+#define IPU_DMFC_WR_CHAN__ADDR               IPU_REGISTERS_OFFSET+0x00060004
+#define IPU_DMFC_WR_CHAN__EMPTY              IPU_REGISTERS_OFFSET+0x00060004,0x00000000
+#define IPU_DMFC_WR_CHAN__FULL               IPU_REGISTERS_OFFSET+0x00060004,0xffffffff
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_2C IPU_REGISTERS_OFFSET+0x00060004,0xC0000000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2C  IPU_REGISTERS_OFFSET+0x00060004,0x38000000
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_2C    IPU_REGISTERS_OFFSET+0x00060004,0x07000000
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_1C IPU_REGISTERS_OFFSET+0x00060004,0x00C00000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1C  IPU_REGISTERS_OFFSET+0x00060004,0x00380000
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_1C    IPU_REGISTERS_OFFSET+0x00060004,0x00070000
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_2  IPU_REGISTERS_OFFSET+0x00060004,0x0000C000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2   IPU_REGISTERS_OFFSET+0x00060004,0x00003800
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_2     IPU_REGISTERS_OFFSET+0x00060004,0x00000700
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_1  IPU_REGISTERS_OFFSET+0x00060004,0x000000C0
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1   IPU_REGISTERS_OFFSET+0x00060004,0x00000038
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_1     IPU_REGISTERS_OFFSET+0x00060004,0x00000007
+
+#define IPU_DMFC_WR_CHAN_DEF__ADDR           IPU_REGISTERS_OFFSET+0x00060008
+#define IPU_DMFC_WR_CHAN_DEF__EMPTY          IPU_REGISTERS_OFFSET+0x00060008,0x00000000
+#define IPU_DMFC_WR_CHAN_DEF__FULL           IPU_REGISTERS_OFFSET+0x00060008,0xffffffff
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2C IPU_REGISTERS_OFFSET+0x00060008,0xE0000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2C IPU_REGISTERS_OFFSET+0x00060008,0x1C000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2C  IPU_REGISTERS_OFFSET+0x00060008,0x02000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1C IPU_REGISTERS_OFFSET+0x00060008,0x00E00000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1C IPU_REGISTERS_OFFSET+0x00060008,0x001C0000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1C  IPU_REGISTERS_OFFSET+0x00060008,0x00020000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2  IPU_REGISTERS_OFFSET+0x00060008,0x0000E000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2  IPU_REGISTERS_OFFSET+0x00060008,0x00001C00
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2   IPU_REGISTERS_OFFSET+0x00060008,0x00000200
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1  IPU_REGISTERS_OFFSET+0x00060008,0x000000E0
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1  IPU_REGISTERS_OFFSET+0x00060008,0x0000001C
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1   IPU_REGISTERS_OFFSET+0x00060008,0x00000002
+
+#define IPU_DMFC_DP_CHAN__ADDR               IPU_REGISTERS_OFFSET+0x0006000C
+#define IPU_DMFC_DP_CHAN__EMPTY              IPU_REGISTERS_OFFSET+0x0006000C,0x00000000
+#define IPU_DMFC_DP_CHAN__FULL               IPU_REGISTERS_OFFSET+0x0006000C,0xffffffff
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_6F IPU_REGISTERS_OFFSET+0x0006000C,0xC0000000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6F  IPU_REGISTERS_OFFSET+0x0006000C,0x38000000
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_6F    IPU_REGISTERS_OFFSET+0x0006000C,0x07000000
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_6B IPU_REGISTERS_OFFSET+0x0006000C,0x00C00000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6B  IPU_REGISTERS_OFFSET+0x0006000C,0x00380000
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_6B    IPU_REGISTERS_OFFSET+0x0006000C,0x00070000
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_5F IPU_REGISTERS_OFFSET+0x0006000C,0x0000C000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5F  IPU_REGISTERS_OFFSET+0x0006000C,0x00003800
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_5F    IPU_REGISTERS_OFFSET+0x0006000C,0x00000700
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_5B IPU_REGISTERS_OFFSET+0x0006000C,0x000000C0
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5B  IPU_REGISTERS_OFFSET+0x0006000C,0x00000038
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_5B    IPU_REGISTERS_OFFSET+0x0006000C,0x00000007
+
+#define IPU_DMFC_DP_CHAN_DEF__ADDR           IPU_REGISTERS_OFFSET+0x00060010
+#define IPU_DMFC_DP_CHAN_DEF__EMPTY          IPU_REGISTERS_OFFSET+0x00060010,0x00000000
+#define IPU_DMFC_DP_CHAN_DEF__FULL           IPU_REGISTERS_OFFSET+0x00060010,0xffffffff
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6F IPU_REGISTERS_OFFSET+0x00060010,0xE0000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6F IPU_REGISTERS_OFFSET+0x00060010,0x1C000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6F  IPU_REGISTERS_OFFSET+0x00060010,0x02000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6B IPU_REGISTERS_OFFSET+0x00060010,0x00E00000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6B IPU_REGISTERS_OFFSET+0x00060010,0x001C0000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6B  IPU_REGISTERS_OFFSET+0x00060010,0x00020000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5F IPU_REGISTERS_OFFSET+0x00060010,0x0000E000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5F IPU_REGISTERS_OFFSET+0x00060010,0x00001C00
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5F  IPU_REGISTERS_OFFSET+0x00060010,0x00000200
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5B IPU_REGISTERS_OFFSET+0x00060010,0x000000E0
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5B IPU_REGISTERS_OFFSET+0x00060010,0x0000001C
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5B  IPU_REGISTERS_OFFSET+0x00060010,0x00000002
+
+#define IPU_DMFC_GENERAL1__ADDR              IPU_REGISTERS_OFFSET+0x00060014
+#define IPU_DMFC_GENERAL1__EMPTY             IPU_REGISTERS_OFFSET+0x00060014,0x00000000
+#define IPU_DMFC_GENERAL1__FULL              IPU_REGISTERS_OFFSET+0x00060014,0xffffffff
+#define IPU_DMFC_GENERAL1__WAIT4EOT_9        IPU_REGISTERS_OFFSET+0x00060014,0x01000000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_6F       IPU_REGISTERS_OFFSET+0x00060014,0x00800000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_6B       IPU_REGISTERS_OFFSET+0x00060014,0x00400000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_5F       IPU_REGISTERS_OFFSET+0x00060014,0x00200000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_5B       IPU_REGISTERS_OFFSET+0x00060014,0x00100000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_4        IPU_REGISTERS_OFFSET+0x00060014,0x00080000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_3        IPU_REGISTERS_OFFSET+0x00060014,0x00040000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_2        IPU_REGISTERS_OFFSET+0x00060014,0x00020000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_1        IPU_REGISTERS_OFFSET+0x00060014,0x00010000
+#define IPU_DMFC_GENERAL1__DMFC_WM_CLR_9     IPU_REGISTERS_OFFSET+0x00060014,0x0000E000
+#define IPU_DMFC_GENERAL1__DMFC_WM_SET_9     IPU_REGISTERS_OFFSET+0x00060014,0x00001C00
+#define IPU_DMFC_GENERAL1__DMFC_WM_EN_9      IPU_REGISTERS_OFFSET+0x00060014,0x00000200
+#define IPU_DMFC_GENERAL1__DMFC_BURST_SIZE_9 IPU_REGISTERS_OFFSET+0x00060014,0x00000060
+#define IPU_DMFC_GENERAL1__DMFC_DCDP_SYNC_PR IPU_REGISTERS_OFFSET+0x00060014,0x00000003
+
+#define IPU_DMFC_GENERAL2__ADDR                 IPU_REGISTERS_OFFSET+0x00060018
+#define IPU_DMFC_GENERAL2__EMPTY                IPU_REGISTERS_OFFSET+0x00060018,0x00000000
+#define IPU_DMFC_GENERAL2__FULL                 IPU_REGISTERS_OFFSET+0x00060018,0xffffffff
+#define IPU_DMFC_GENERAL2__DMFC_FRAME_HEIGHT_RD IPU_REGISTERS_OFFSET+0x00060018,0x1FFF0000
+#define IPU_DMFC_GENERAL2__DMFC_FRAME_WIDTH_RD  IPU_REGISTERS_OFFSET+0x00060018,0x00001FFF
+
+#define IPU_DMFC_IC_CTRL__ADDR                    IPU_REGISTERS_OFFSET+0x0006001C
+#define IPU_DMFC_IC_CTRL__EMPTY                   IPU_REGISTERS_OFFSET+0x0006001C,0x00000000
+#define IPU_DMFC_IC_CTRL__FULL                    IPU_REGISTERS_OFFSET+0x0006001C,0xffffffff
+#define IPU_DMFC_IC_CTRL__DMFC_IC_FRAME_HEIGHT_RD IPU_REGISTERS_OFFSET+0x0006001C,0xFFF80000
+#define IPU_DMFC_IC_CTRL__DMFC_IC_FRAME_WIDTH_RD  IPU_REGISTERS_OFFSET+0x0006001C,0x0007FFC0
+#define IPU_DMFC_IC_CTRL__DMFC_IC_PPW_C           IPU_REGISTERS_OFFSET+0x0006001C,0x00000030
+#define IPU_DMFC_IC_CTRL__DMFC_IC_IN_PORT         IPU_REGISTERS_OFFSET+0x0006001C,0x00000007
+
+#define IPU_DMFC_WR_CHAN_ALT__ADDR                  IPU_REGISTERS_OFFSET+0x00060020
+#define IPU_DMFC_WR_CHAN_ALT__EMPTY                 IPU_REGISTERS_OFFSET+0x00060020,0x00000000
+#define IPU_DMFC_WR_CHAN_ALT__FULL                  IPU_REGISTERS_OFFSET+0x00060020,0xffffffff
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_BURST_SIZE_2_ALT IPU_REGISTERS_OFFSET+0x00060020,0x0000C000
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_FIFO_SIZE_2_ALT  IPU_REGISTERS_OFFSET+0x00060020,0x00003800
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_ST_ADDR_2_ALT    IPU_REGISTERS_OFFSET+0x00060020,0x00000700
+
+#define IPU_DMFC_WR_CHAN_DEF_ALT__ADDR              IPU_REGISTERS_OFFSET+0x00060024
+#define IPU_DMFC_WR_CHAN_DEF_ALT__EMPTY             IPU_REGISTERS_OFFSET+0x00060024,0x00000000
+#define IPU_DMFC_WR_CHAN_DEF_ALT__FULL              IPU_REGISTERS_OFFSET+0x00060024,0xffffffff
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_CLR_2_ALT IPU_REGISTERS_OFFSET+0x00060024,0x0000E000
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_SET_2_ALT IPU_REGISTERS_OFFSET+0x00060024,0x00001C00
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_EN_2_ALT  IPU_REGISTERS_OFFSET+0x00060024,0x00000200
+
+#define IPU_DMFC_DP_CHAN_ALT__ADDR                   IPU_REGISTERS_OFFSET+0x00060028
+#define IPU_DMFC_DP_CHAN_ALT__EMPTY                  IPU_REGISTERS_OFFSET+0x00060028,0x00000000
+#define IPU_DMFC_DP_CHAN_ALT__FULL                   IPU_REGISTERS_OFFSET+0x00060028,0xffffffff
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_6F_ALT IPU_REGISTERS_OFFSET+0x00060028,0xC0000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_6F_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x38000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_6F_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x07000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_6B_ALT IPU_REGISTERS_OFFSET+0x00060028,0x00C00000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_6B_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x00380000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_6B_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x00070000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_5B_ALT IPU_REGISTERS_OFFSET+0x00060028,0x000000C0
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_5B_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x00000038
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_5B_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x00000007
+
+#define IPU_DMFC_DP_CHAN_DEF_ALT__ADDR               IPU_REGISTERS_OFFSET+0x0006002C
+#define IPU_DMFC_DP_CHAN_DEF_ALT__EMPTY              IPU_REGISTERS_OFFSET+0x0006002C,0x00000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__FULL               IPU_REGISTERS_OFFSET+0x0006002C,0xffffffff
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_6F_ALT IPU_REGISTERS_OFFSET+0x0006002C,0xE0000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_6F_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x1C000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_6F_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x02000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_6B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x00E00000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_6B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x001C0000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_6B_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x00020000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_5B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x000000E0
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_5B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x0000001C
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_5B_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x00000002
+
+#define IPU_DMFC_GENERAL1_ALT__ADDR            IPU_REGISTERS_OFFSET+0x00060030
+#define IPU_DMFC_GENERAL1_ALT__EMPTY           IPU_REGISTERS_OFFSET+0x00060030,0x00000000
+#define IPU_DMFC_GENERAL1_ALT__FULL            IPU_REGISTERS_OFFSET+0x00060030,0xffffffff
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_6F_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00800000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_6B_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00400000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_5B_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00100000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_2_ALT  IPU_REGISTERS_OFFSET+0x00060030,0x00020000
+
+#define IPU_DMFC_STAT__ADDR                 IPU_REGISTERS_OFFSET+0x00060034
+#define IPU_DMFC_STAT__EMPTY                IPU_REGISTERS_OFFSET+0x00060034,0x00000000
+#define IPU_DMFC_STAT__FULL                 IPU_REGISTERS_OFFSET+0x00060034,0xffffffff
+#define IPU_DMFC_STAT__DMFC_IC_BUFFER_EMPTY IPU_REGISTERS_OFFSET+0x00060034,0x02000000
+#define IPU_DMFC_STAT__DMFC_IC_BUFFER_FULL  IPU_REGISTERS_OFFSET+0x00060034,0x01000000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_11   IPU_REGISTERS_OFFSET+0x00060034,0x00800000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_10   IPU_REGISTERS_OFFSET+0x00060034,0x00400000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_9    IPU_REGISTERS_OFFSET+0x00060034,0x00200000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_8    IPU_REGISTERS_OFFSET+0x00060034,0x00100000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_7    IPU_REGISTERS_OFFSET+0x00060034,0x00080000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_6    IPU_REGISTERS_OFFSET+0x00060034,0x00040000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_5    IPU_REGISTERS_OFFSET+0x00060034,0x00020000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_4    IPU_REGISTERS_OFFSET+0x00060034,0x00010000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_3    IPU_REGISTERS_OFFSET+0x00060034,0x00008000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_2    IPU_REGISTERS_OFFSET+0x00060034,0x00004000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_1    IPU_REGISTERS_OFFSET+0x00060034,0x00002000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_0    IPU_REGISTERS_OFFSET+0x00060034,0x00001000
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_11    IPU_REGISTERS_OFFSET+0x00060034,0x00000800
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_10    IPU_REGISTERS_OFFSET+0x00060034,0x00000400
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_9     IPU_REGISTERS_OFFSET+0x00060034,0x00000200
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_8     IPU_REGISTERS_OFFSET+0x00060034,0x00000100
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_7     IPU_REGISTERS_OFFSET+0x00060034,0x00000080
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_6     IPU_REGISTERS_OFFSET+0x00060034,0x00000040
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_5     IPU_REGISTERS_OFFSET+0x00060034,0x00000020
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_4     IPU_REGISTERS_OFFSET+0x00060034,0x00000010
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_3     IPU_REGISTERS_OFFSET+0x00060034,0x00000008
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_2     IPU_REGISTERS_OFFSET+0x00060034,0x00000004
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_1     IPU_REGISTERS_OFFSET+0x00060034,0x00000002
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_0     IPU_REGISTERS_OFFSET+0x00060034,0x00000001
+
+#define IPU_VDI_FSIZE__ADDR        IPU_REGISTERS_OFFSET+0x00068000
+#define IPU_VDI_FSIZE__EMPTY       IPU_REGISTERS_OFFSET+0x00068000,0x00000000
+#define IPU_VDI_FSIZE__FULL        IPU_REGISTERS_OFFSET+0x00068000,0xffffffff
+#define IPU_VDI_FSIZE__VDI_FHEIGHT IPU_REGISTERS_OFFSET+0x00068000,0x07FF0000
+#define IPU_VDI_FSIZE__VDI_FWIDTH  IPU_REGISTERS_OFFSET+0x00068000,0x000007FF
+
+#define IPU_VDI_C__ADDR               IPU_REGISTERS_OFFSET+0x00068004
+#define IPU_VDI_C__EMPTY              IPU_REGISTERS_OFFSET+0x00068004,0x00000000
+#define IPU_VDI_C__FULL               IPU_REGISTERS_OFFSET+0x00068004,0xffffffff
+#define IPU_VDI_C__VDI_TOP_FIELD_AUTO IPU_REGISTERS_OFFSET+0x00068004,0x80000000
+#define IPU_VDI_C__VDI_TOP_FIELD_MAN  IPU_REGISTERS_OFFSET+0x00068004,0x40000000
+#define IPU_VDI_C__VDI_VWM3_CLR       IPU_REGISTERS_OFFSET+0x00068004,0x0E000000
+#define IPU_VDI_C__VDI_VWM3_SET       IPU_REGISTERS_OFFSET+0x00068004,0x01C00000
+#define IPU_VDI_C__VDI_VWM1_CLR       IPU_REGISTERS_OFFSET+0x00068004,0x00380000
+#define IPU_VDI_C__VDI_VWM1_SET       IPU_REGISTERS_OFFSET+0x00068004,0x00070000
+#define IPU_VDI_C__VDI_BURST_SIZE3    IPU_REGISTERS_OFFSET+0x00068004,0x0000F000
+#define IPU_VDI_C__VDI_BURST_SIZE2    IPU_REGISTERS_OFFSET+0x00068004,0x00000F00
+#define IPU_VDI_C__VDI_BURST_SIZE1    IPU_REGISTERS_OFFSET+0x00068004,0x000000F0
+#define IPU_VDI_C__VDI_MOT_SEL        IPU_REGISTERS_OFFSET+0x00068004,0x0000000C
+#define IPU_VDI_C__VDI_CH_422         IPU_REGISTERS_OFFSET+0x00068004,0x00000002
+
+#define IPU_VDI_C2__ADDR             IPU_REGISTERS_OFFSET+0x00068008
+#define IPU_VDI_C2__EMPTY            IPU_REGISTERS_OFFSET+0x00068008,0x00000000
+#define IPU_VDI_C2__FULL             IPU_REGISTERS_OFFSET+0x00068008,0xffffffff
+#define IPU_VDI_C2__VDI_PLANE_1_EN   IPU_REGISTERS_OFFSET+0x00068008,0x00000008
+#define IPU_VDI_C2__VDI_GLB_A_EN     IPU_REGISTERS_OFFSET+0x00068008,0x00000004
+#define IPU_VDI_C2__VDI_KEY_COLOR_EN IPU_REGISTERS_OFFSET+0x00068008,0x00000002
+#define IPU_VDI_C2__VDI_CMB_EN       IPU_REGISTERS_OFFSET+0x00068008,0x00000001
+
+#define IPU_VDI_CMBP_1__ADDR            IPU_REGISTERS_OFFSET+0x0006800C
+#define IPU_VDI_CMBP_1__EMPTY           IPU_REGISTERS_OFFSET+0x0006800C,0x00000000
+#define IPU_VDI_CMBP_1__FULL            IPU_REGISTERS_OFFSET+0x0006800C,0xffffffff
+#define IPU_VDI_CMBP_1__VDI_ALPHA       IPU_REGISTERS_OFFSET+0x0006800C,0xFF000000
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_R IPU_REGISTERS_OFFSET+0x0006800C,0x00FF0000
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_G IPU_REGISTERS_OFFSET+0x0006800C,0x0000FF00
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_B IPU_REGISTERS_OFFSET+0x0006800C,0x000000FF
+
+#define IPU_VDI_CMBP_2__ADDR           IPU_REGISTERS_OFFSET+0x00068010
+#define IPU_VDI_CMBP_2__EMPTY          IPU_REGISTERS_OFFSET+0x00068010,0x00000000
+#define IPU_VDI_CMBP_2__FULL           IPU_REGISTERS_OFFSET+0x00068010,0xffffffff
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_R IPU_REGISTERS_OFFSET+0x00068010,0x00FF0000
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_G IPU_REGISTERS_OFFSET+0x00068010,0x0000FF00
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_B IPU_REGISTERS_OFFSET+0x00068010,0x000000FF
+
+#define IPU_VDI_PS_1__ADDR         IPU_REGISTERS_OFFSET+0x00068014
+#define IPU_VDI_PS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00068014,0x00000000
+#define IPU_VDI_PS_1__FULL         IPU_REGISTERS_OFFSET+0x00068014,0xffffffff
+#define IPU_VDI_PS_1__VDI_FHEIGHT1 IPU_REGISTERS_OFFSET+0x00068014,0x07FF0000
+#define IPU_VDI_PS_1__VDI_FWIDTH1  IPU_REGISTERS_OFFSET+0x00068014,0x000007FF
+
+#define IPU_VDI_PS_2__ADDR            IPU_REGISTERS_OFFSET+0x00068018
+#define IPU_VDI_PS_2__EMPTY           IPU_REGISTERS_OFFSET+0x00068018,0x00000000
+#define IPU_VDI_PS_2__FULL            IPU_REGISTERS_OFFSET+0x00068018,0xffffffff
+#define IPU_VDI_PS_2__VDI_OFFSET_VER1 IPU_REGISTERS_OFFSET+0x00068018,0x07FF0000
+#define IPU_VDI_PS_2__VDI_OFFSET_HOR1 IPU_REGISTERS_OFFSET+0x00068018,0x000007FF
+
+#define IPU_VDI_PS_3__ADDR         IPU_REGISTERS_OFFSET+0x0006801C
+#define IPU_VDI_PS_3__EMPTY        IPU_REGISTERS_OFFSET+0x0006801C,0x00000000
+#define IPU_VDI_PS_3__FULL         IPU_REGISTERS_OFFSET+0x0006801C,0xffffffff
+#define IPU_VDI_PS_3__VDI_FHEIGHT3 IPU_REGISTERS_OFFSET+0x0006801C,0x07FF0000
+#define IPU_VDI_PS_3__VDI_FWIDTH3  IPU_REGISTERS_OFFSET+0x0006801C,0x000007FF
+
+#define IPU_VDI_PS_4__ADDR            IPU_REGISTERS_OFFSET+0x00068020
+#define IPU_VDI_PS_4__EMPTY           IPU_REGISTERS_OFFSET+0x00068020,0x00000000
+#define IPU_VDI_PS_4__FULL            IPU_REGISTERS_OFFSET+0x00068020,0xffffffff
+#define IPU_VDI_PS_4__VDI_OFFSET_VER3 IPU_REGISTERS_OFFSET+0x00068020,0x07FF0000
+#define IPU_VDI_PS_4__VDI_OFFSET_HOR3 IPU_REGISTERS_OFFSET+0x00068020,0x000007FF
+
+#define IPU_DP_COM_CONF_ASYNC__ADDR                       IPU_REGISTERS_OFFSET+0x00018060
+#define IPU_DP_COM_CONF_ASYNC__EMPTY                      IPU_REGISTERS_OFFSET+0x00018060,0x00000000
+#define IPU_DP_COM_CONF_ASYNC__FULL                       IPU_REGISTERS_OFFSET+0x00018060,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC__DP_GAMMA_YUV_EN_ASYNC     IPU_REGISTERS_OFFSET+0x00018060,0x00002000
+#define IPU_DP_COM_CONF_ASYNC__DP_GAMMA_EN_ASYNC         IPU_REGISTERS_OFFSET+0x00018060,0x00001000
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_YUV_SAT_MODE_ASYNC IPU_REGISTERS_OFFSET+0x00018060,0x00000800
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_GAMUT_SAT_EN_ASYNC IPU_REGISTERS_OFFSET+0x00018060,0x00000400
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_DEF_ASYNC          IPU_REGISTERS_OFFSET+0x00018060,0x00000300
+#define IPU_DP_COM_CONF_ASYNC__DP_COC_ASYNC              IPU_REGISTERS_OFFSET+0x00018060,0x00000070
+#define IPU_DP_COM_CONF_ASYNC__DP_GWCKE_ASYNC            IPU_REGISTERS_OFFSET+0x00018060,0x00000008
+#define IPU_DP_COM_CONF_ASYNC__DP_GWAM_ASYNC             IPU_REGISTERS_OFFSET+0x00018060,0x00000004
+#define IPU_DP_COM_CONF_ASYNC__DP_GWSEL_ASYNC            IPU_REGISTERS_OFFSET+0x00018060,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__ADDR            IPU_REGISTERS_OFFSET+0x00018064
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__EMPTY           IPU_REGISTERS_OFFSET+0x00018064,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__FULL            IPU_REGISTERS_OFFSET+0x00018064,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWAV_ASYNC  IPU_REGISTERS_OFFSET+0x00018064,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKR_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKG_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKB_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC__ADDR           IPU_REGISTERS_OFFSET+0x00018068
+#define IPU_DP_FG_POS_ASYNC__EMPTY          IPU_REGISTERS_OFFSET+0x00018068,0x00000000
+#define IPU_DP_FG_POS_ASYNC__FULL           IPU_REGISTERS_OFFSET+0x00018068,0xffffffff
+#define IPU_DP_FG_POS_ASYNC__DP_FGXP_ASYNC IPU_REGISTERS_OFFSET+0x00018068,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC__DP_FGYP_ASYNC IPU_REGISTERS_OFFSET+0x00018068,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC__ADDR          IPU_REGISTERS_OFFSET+0x0001806C
+#define IPU_DP_CUR_POS_ASYNC__EMPTY         IPU_REGISTERS_OFFSET+0x0001806C,0x00000000
+#define IPU_DP_CUR_POS_ASYNC__FULL          IPU_REGISTERS_OFFSET+0x0001806C,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC__DP_CXW_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC__DP_CXP_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC__DP_CYH_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC__DP_CYP_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC__ADDR             IPU_REGISTERS_OFFSET+0x00018070
+#define IPU_DP_CUR_MAP_ASYNC__EMPTY            IPU_REGISTERS_OFFSET+0x00018070,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC__FULL             IPU_REGISTERS_OFFSET+0x00018070,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_R_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_G_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_B_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC_0__ADDR                IPU_REGISTERS_OFFSET+0x00018074
+#define IPU_DP_GAMMA_C_ASYNC_0__EMPTY               IPU_REGISTERS_OFFSET+0x00018074,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_0__FULL                IPU_REGISTERS_OFFSET+0x00018074,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_0__DP_GAMMA_C_ASYNC_1 IPU_REGISTERS_OFFSET+0x00018074,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_0__DP_GAMMA_C_ASYNC_0 IPU_REGISTERS_OFFSET+0x00018074,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_1__ADDR                IPU_REGISTERS_OFFSET+0x00018078
+#define IPU_DP_GAMMA_C_ASYNC_1__EMPTY               IPU_REGISTERS_OFFSET+0x00018078,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_1__FULL                IPU_REGISTERS_OFFSET+0x00018078,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_1__DP_GAMMA_C_ASYNC_3 IPU_REGISTERS_OFFSET+0x00018078,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_1__DP_GAMMA_C_ASYNC_2 IPU_REGISTERS_OFFSET+0x00018078,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_2__ADDR                IPU_REGISTERS_OFFSET+0x0001807C
+#define IPU_DP_GAMMA_C_ASYNC_2__EMPTY               IPU_REGISTERS_OFFSET+0x0001807C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_2__FULL                IPU_REGISTERS_OFFSET+0x0001807C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_2__DP_GAMMA_C_ASYNC_5 IPU_REGISTERS_OFFSET+0x0001807C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_2__DP_GAMMA_C_ASYNC_4 IPU_REGISTERS_OFFSET+0x0001807C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_3__ADDR                IPU_REGISTERS_OFFSET+0x00018080
+#define IPU_DP_GAMMA_C_ASYNC_3__EMPTY               IPU_REGISTERS_OFFSET+0x00018080,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_3__FULL                IPU_REGISTERS_OFFSET+0x00018080,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_3__DP_GAMMA_C_ASYNC_7 IPU_REGISTERS_OFFSET+0x00018080,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_3__DP_GAMMA_C_ASYNC_6 IPU_REGISTERS_OFFSET+0x00018080,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_4__ADDR                IPU_REGISTERS_OFFSET+0x00018084
+#define IPU_DP_GAMMA_C_ASYNC_4__EMPTY               IPU_REGISTERS_OFFSET+0x00018084,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_4__FULL                IPU_REGISTERS_OFFSET+0x00018084,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_4__DP_GAMMA_C_ASYNC_9 IPU_REGISTERS_OFFSET+0x00018084,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_4__DP_GAMMA_C_ASYNC_8 IPU_REGISTERS_OFFSET+0x00018084,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_5__ADDR                 IPU_REGISTERS_OFFSET+0x00018088
+#define IPU_DP_GAMMA_C_ASYNC_5__EMPTY                IPU_REGISTERS_OFFSET+0x00018088,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_5__FULL                 IPU_REGISTERS_OFFSET+0x00018088,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_5__DP_GAMMA_C_ASYNC_11 IPU_REGISTERS_OFFSET+0x00018088,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_5__DP_GAMMA_C_ASYNC_10 IPU_REGISTERS_OFFSET+0x00018088,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_6__ADDR                 IPU_REGISTERS_OFFSET+0x0001808C
+#define IPU_DP_GAMMA_C_ASYNC_6__EMPTY                IPU_REGISTERS_OFFSET+0x0001808C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_6__FULL                 IPU_REGISTERS_OFFSET+0x0001808C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_6__DP_GAMMA_C_ASYNC_13 IPU_REGISTERS_OFFSET+0x0001808C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_6__DP_GAMMA_C_ASYNC_12 IPU_REGISTERS_OFFSET+0x0001808C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_7__ADDR                 IPU_REGISTERS_OFFSET+0x00018090
+#define IPU_DP_GAMMA_C_ASYNC_7__EMPTY                IPU_REGISTERS_OFFSET+0x00018090,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_7__FULL                 IPU_REGISTERS_OFFSET+0x00018090,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_7__DP_GAMMA_C_ASYNC_15 IPU_REGISTERS_OFFSET+0x00018090,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_7__DP_GAMMA_C_ASYNC_14 IPU_REGISTERS_OFFSET+0x00018090,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC_0__ADDR                IPU_REGISTERS_OFFSET+0x00018094
+#define IPU_DP_GAMMA_S_ASYNC_0__EMPTY               IPU_REGISTERS_OFFSET+0x00018094,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_0__FULL                IPU_REGISTERS_OFFSET+0x00018094,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_3 IPU_REGISTERS_OFFSET+0x00018094,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_2 IPU_REGISTERS_OFFSET+0x00018094,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_1 IPU_REGISTERS_OFFSET+0x00018094,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_0 IPU_REGISTERS_OFFSET+0x00018094,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_1__ADDR                IPU_REGISTERS_OFFSET+0x00018098
+#define IPU_DP_GAMMA_S_ASYNC_1__EMPTY               IPU_REGISTERS_OFFSET+0x00018098,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_1__FULL                IPU_REGISTERS_OFFSET+0x00018098,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_7 IPU_REGISTERS_OFFSET+0x00018098,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_6 IPU_REGISTERS_OFFSET+0x00018098,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_5 IPU_REGISTERS_OFFSET+0x00018098,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_4 IPU_REGISTERS_OFFSET+0x00018098,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_2__ADDR                 IPU_REGISTERS_OFFSET+0x0001809C
+#define IPU_DP_GAMMA_S_ASYNC_2__EMPTY                IPU_REGISTERS_OFFSET+0x0001809C,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_2__FULL                 IPU_REGISTERS_OFFSET+0x0001809C,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_11 IPU_REGISTERS_OFFSET+0x0001809C,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_10 IPU_REGISTERS_OFFSET+0x0001809C,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_9  IPU_REGISTERS_OFFSET+0x0001809C,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_8  IPU_REGISTERS_OFFSET+0x0001809C,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_3__ADDR                 IPU_REGISTERS_OFFSET+0x000180A0
+#define IPU_DP_GAMMA_S_ASYNC_3__EMPTY                IPU_REGISTERS_OFFSET+0x000180A0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_3__FULL                 IPU_REGISTERS_OFFSET+0x000180A0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_15 IPU_REGISTERS_OFFSET+0x000180A0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_14 IPU_REGISTERS_OFFSET+0x000180A0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_13 IPU_REGISTERS_OFFSET+0x000180A0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_12 IPU_REGISTERS_OFFSET+0x000180A0,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC_0__ADDR              IPU_REGISTERS_OFFSET+0x000180A4
+#define IPU_DP_CSCA_ASYNC_0__EMPTY             IPU_REGISTERS_OFFSET+0x000180A4,0x00000000
+#define IPU_DP_CSCA_ASYNC_0__FULL              IPU_REGISTERS_OFFSET+0x000180A4,0xffffffff
+#define IPU_DP_CSCA_ASYNC_0__DP_CSC_A_ASYNC_1 IPU_REGISTERS_OFFSET+0x000180A4,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_0__DP_CSC_A_ASYNC_0 IPU_REGISTERS_OFFSET+0x000180A4,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_1__ADDR              IPU_REGISTERS_OFFSET+0x000180A8
+#define IPU_DP_CSCA_ASYNC_1__EMPTY             IPU_REGISTERS_OFFSET+0x000180A8,0x00000000
+#define IPU_DP_CSCA_ASYNC_1__FULL              IPU_REGISTERS_OFFSET+0x000180A8,0xffffffff
+#define IPU_DP_CSCA_ASYNC_1__DP_CSC_A_ASYNC_3 IPU_REGISTERS_OFFSET+0x000180A8,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_1__DP_CSC_A_ASYNC_2 IPU_REGISTERS_OFFSET+0x000180A8,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_2__ADDR              IPU_REGISTERS_OFFSET+0x000180AC
+#define IPU_DP_CSCA_ASYNC_2__EMPTY             IPU_REGISTERS_OFFSET+0x000180AC,0x00000000
+#define IPU_DP_CSCA_ASYNC_2__FULL              IPU_REGISTERS_OFFSET+0x000180AC,0xffffffff
+#define IPU_DP_CSCA_ASYNC_2__DP_CSC_A_ASYNC_5 IPU_REGISTERS_OFFSET+0x000180AC,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_2__DP_CSC_A_ASYNC_4 IPU_REGISTERS_OFFSET+0x000180AC,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_3__ADDR              IPU_REGISTERS_OFFSET+0x000180B0
+#define IPU_DP_CSCA_ASYNC_3__EMPTY             IPU_REGISTERS_OFFSET+0x000180B0,0x00000000
+#define IPU_DP_CSCA_ASYNC_3__FULL              IPU_REGISTERS_OFFSET+0x000180B0,0xffffffff
+#define IPU_DP_CSCA_ASYNC_3__DP_CSC_A_ASYNC_7 IPU_REGISTERS_OFFSET+0x000180B0,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_3__DP_CSC_A_ASYNC_6 IPU_REGISTERS_OFFSET+0x000180B0,0x000003FF
+
+#define IPU_DP_CSC_ASYNC_0__ADDR             IPU_REGISTERS_OFFSET+0x000180B4
+#define IPU_DP_CSC_ASYNC_0__EMPTY            IPU_REGISTERS_OFFSET+0x000180B4,0x00000000
+#define IPU_DP_CSC_ASYNC_0__FULL             IPU_REGISTERS_OFFSET+0x000180B4,0xffffffff
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_S0_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0xC0000000
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_B0_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0x3FFF0000
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_A8_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0x000003FF
+
+#define IPU_DP_CSC_ASYNC_1__ADDR             IPU_REGISTERS_OFFSET+0x000180B8
+#define IPU_DP_CSC_ASYNC_1__EMPTY            IPU_REGISTERS_OFFSET+0x000180B8,0x00000000
+#define IPU_DP_CSC_ASYNC_1__FULL             IPU_REGISTERS_OFFSET+0x000180B8,0xffffffff
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_S2_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0xC0000000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_B2_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x3FFF0000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_S1_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x0000C000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_B1_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x00003FFF
+
+
+#define IPU_DI0_DW_GEN_0__ADDR                    IPU_REGISTERS_OFFSET+0x00040058
+#define IPU_DI0_DW_GEN_0__EMPTY                   IPU_REGISTERS_OFFSET+0x00040058,0x00000000
+#define IPU_DI0_DW_GEN_0__FULL                    IPU_REGISTERS_OFFSET+0x00040058,0xffffffff
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_PERIOD_0     IPU_REGISTERS_OFFSET+0x00040058,0xFF000000
+#define IPU_DI0_DW_GEN_0__DI0_START_PERIOD_0      IPU_REGISTERS_OFFSET+0x00040058,0x00FF0000
+#define IPU_DI0_DW_GEN_0__DI0_CST_0               IPU_REGISTERS_OFFSET+0x00040058,0x0000C000
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_VALID_BITS_0 IPU_REGISTERS_OFFSET+0x00040058,0x000001F0
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_RS_0         IPU_REGISTERS_OFFSET+0x00040058,0x0000000C
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_CLK_0        IPU_REGISTERS_OFFSET+0x00040058,0x00000003
+
+#define IPU_DI0_DW_GEN_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004005C
+#define IPU_DI0_DW_GEN_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004005C,0x00000000
+#define IPU_DI0_DW_GEN_1__FULL                    IPU_REGISTERS_OFFSET+0x0004005C,0xffffffff
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_PERIOD_1     IPU_REGISTERS_OFFSET+0x0004005C,0xFF000000
+#define IPU_DI0_DW_GEN_1__DI0_START_PERIOD_1      IPU_REGISTERS_OFFSET+0x0004005C,0x00FF0000
+#define IPU_DI0_DW_GEN_1__DI0_CST_1               IPU_REGISTERS_OFFSET+0x0004005C,0x0000C000
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_VALID_BITS_1 IPU_REGISTERS_OFFSET+0x0004005C,0x000001F0
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_RS_1         IPU_REGISTERS_OFFSET+0x0004005C,0x0000000C
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_CLK_1        IPU_REGISTERS_OFFSET+0x0004005C,0x00000003
+
+#define IPU_DI0_DW_GEN_2__ADDR                    IPU_REGISTERS_OFFSET+0x00040060
+#define IPU_DI0_DW_GEN_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00040060,0x00000000
+#define IPU_DI0_DW_GEN_2__FULL                    IPU_REGISTERS_OFFSET+0x00040060,0xffffffff
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_PERIOD_2     IPU_REGISTERS_OFFSET+0x00040060,0xFF000000
+#define IPU_DI0_DW_GEN_2__DI0_START_PERIOD_2      IPU_REGISTERS_OFFSET+0x00040060,0x00FF0000
+#define IPU_DI0_DW_GEN_2__DI0_CST_2               IPU_REGISTERS_OFFSET+0x00040060,0x0000C000
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_VALID_BITS_2 IPU_REGISTERS_OFFSET+0x00040060,0x000001F0
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_RS_2         IPU_REGISTERS_OFFSET+0x00040060,0x0000000C
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_CLK_2        IPU_REGISTERS_OFFSET+0x00040060,0x00000003
+
+#define IPU_DI0_DW_GEN_3__ADDR                    IPU_REGISTERS_OFFSET+0x00040064
+#define IPU_DI0_DW_GEN_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00040064,0x00000000
+#define IPU_DI0_DW_GEN_3__FULL                    IPU_REGISTERS_OFFSET+0x00040064,0xffffffff
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_PERIOD_3     IPU_REGISTERS_OFFSET+0x00040064,0xFF000000
+#define IPU_DI0_DW_GEN_3__DI0_START_PERIOD_3      IPU_REGISTERS_OFFSET+0x00040064,0x00FF0000
+#define IPU_DI0_DW_GEN_3__DI0_CST_3               IPU_REGISTERS_OFFSET+0x00040064,0x0000C000
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_VALID_BITS_3 IPU_REGISTERS_OFFSET+0x00040064,0x000001F0
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_RS_3         IPU_REGISTERS_OFFSET+0x00040064,0x0000000C
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_CLK_3        IPU_REGISTERS_OFFSET+0x00040064,0x00000003
+
+#define IPU_DI0_DW_GEN_4__ADDR                    IPU_REGISTERS_OFFSET+0x00040068
+#define IPU_DI0_DW_GEN_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00040068,0x00000000
+#define IPU_DI0_DW_GEN_4__FULL                    IPU_REGISTERS_OFFSET+0x00040068,0xffffffff
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_PERIOD_4     IPU_REGISTERS_OFFSET+0x00040068,0xFF000000
+#define IPU_DI0_DW_GEN_4__DI0_START_PERIOD_4      IPU_REGISTERS_OFFSET+0x00040068,0x00FF0000
+#define IPU_DI0_DW_GEN_4__DI0_CST_4               IPU_REGISTERS_OFFSET+0x00040068,0x0000C000
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_VALID_BITS_4 IPU_REGISTERS_OFFSET+0x00040068,0x000001F0
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_RS_4         IPU_REGISTERS_OFFSET+0x00040068,0x0000000C
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_CLK_4        IPU_REGISTERS_OFFSET+0x00040068,0x00000003
+
+#define IPU_DI0_DW_GEN_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004006C
+#define IPU_DI0_DW_GEN_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004006C,0x00000000
+#define IPU_DI0_DW_GEN_5__FULL                    IPU_REGISTERS_OFFSET+0x0004006C,0xffffffff
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_PERIOD_5     IPU_REGISTERS_OFFSET+0x0004006C,0xFF000000
+#define IPU_DI0_DW_GEN_5__DI0_START_PERIOD_5      IPU_REGISTERS_OFFSET+0x0004006C,0x00FF0000
+#define IPU_DI0_DW_GEN_5__DI0_CST_5               IPU_REGISTERS_OFFSET+0x0004006C,0x0000C000
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_VALID_BITS_5 IPU_REGISTERS_OFFSET+0x0004006C,0x000001F0
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_RS_5         IPU_REGISTERS_OFFSET+0x0004006C,0x0000000C
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_CLK_5        IPU_REGISTERS_OFFSET+0x0004006C,0x00000003
+
+#define IPU_DI0_DW_GEN_6__ADDR                    IPU_REGISTERS_OFFSET+0x00040070
+#define IPU_DI0_DW_GEN_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00040070,0x00000000
+#define IPU_DI0_DW_GEN_6__FULL                    IPU_REGISTERS_OFFSET+0x00040070,0xffffffff
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_PERIOD_6     IPU_REGISTERS_OFFSET+0x00040070,0xFF000000
+#define IPU_DI0_DW_GEN_6__DI0_START_PERIOD_6      IPU_REGISTERS_OFFSET+0x00040070,0x00FF0000
+#define IPU_DI0_DW_GEN_6__DI0_CST_6               IPU_REGISTERS_OFFSET+0x00040070,0x0000C000
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_VALID_BITS_6 IPU_REGISTERS_OFFSET+0x00040070,0x000001F0
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_RS_6         IPU_REGISTERS_OFFSET+0x00040070,0x0000000C
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_CLK_6        IPU_REGISTERS_OFFSET+0x00040070,0x00000003
+
+#define IPU_DI0_DW_GEN_7__ADDR                    IPU_REGISTERS_OFFSET+0x00040074
+#define IPU_DI0_DW_GEN_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00040074,0x00000000
+#define IPU_DI0_DW_GEN_7__FULL                    IPU_REGISTERS_OFFSET+0x00040074,0xffffffff
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_PERIOD_7     IPU_REGISTERS_OFFSET+0x00040074,0xFF000000
+#define IPU_DI0_DW_GEN_7__DI0_START_PERIOD_7      IPU_REGISTERS_OFFSET+0x00040074,0x00FF0000
+#define IPU_DI0_DW_GEN_7__DI0_CST_7               IPU_REGISTERS_OFFSET+0x00040074,0x0000C000
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_VALID_BITS_7 IPU_REGISTERS_OFFSET+0x00040074,0x000001F0
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_RS_7         IPU_REGISTERS_OFFSET+0x00040074,0x0000000C
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_CLK_7        IPU_REGISTERS_OFFSET+0x00040074,0x00000003
+
+#define IPU_DI0_DW_GEN_8__ADDR                    IPU_REGISTERS_OFFSET+0x00040078
+#define IPU_DI0_DW_GEN_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00040078,0x00000000
+#define IPU_DI0_DW_GEN_8__FULL                    IPU_REGISTERS_OFFSET+0x00040078,0xffffffff
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_PERIOD_8     IPU_REGISTERS_OFFSET+0x00040078,0xFF000000
+#define IPU_DI0_DW_GEN_8__DI0_START_PERIOD_8      IPU_REGISTERS_OFFSET+0x00040078,0x00FF0000
+#define IPU_DI0_DW_GEN_8__DI0_CST_8               IPU_REGISTERS_OFFSET+0x00040078,0x0000C000
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_VALID_BITS_8 IPU_REGISTERS_OFFSET+0x00040078,0x000001F0
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_RS_8         IPU_REGISTERS_OFFSET+0x00040078,0x0000000C
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_CLK_8        IPU_REGISTERS_OFFSET+0x00040078,0x00000003
+
+#define IPU_DI0_DW_GEN_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004007C
+#define IPU_DI0_DW_GEN_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004007C,0x00000000
+#define IPU_DI0_DW_GEN_9__FULL                    IPU_REGISTERS_OFFSET+0x0004007C,0xffffffff
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_PERIOD_9     IPU_REGISTERS_OFFSET+0x0004007C,0xFF000000
+#define IPU_DI0_DW_GEN_9__DI0_START_PERIOD_9      IPU_REGISTERS_OFFSET+0x0004007C,0x00FF0000
+#define IPU_DI0_DW_GEN_9__DI0_CST_9               IPU_REGISTERS_OFFSET+0x0004007C,0x0000C000
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_VALID_BITS_9 IPU_REGISTERS_OFFSET+0x0004007C,0x000001F0
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_RS_9         IPU_REGISTERS_OFFSET+0x0004007C,0x0000000C
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_CLK_9        IPU_REGISTERS_OFFSET+0x0004007C,0x00000003
+
+#define IPU_DI0_DW_GEN_10__ADDR                     IPU_REGISTERS_OFFSET+0x00040080
+#define IPU_DI0_DW_GEN_10__EMPTY                    IPU_REGISTERS_OFFSET+0x00040080,0x00000000
+#define IPU_DI0_DW_GEN_10__FULL                     IPU_REGISTERS_OFFSET+0x00040080,0xffffffff
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_PERIOD_10     IPU_REGISTERS_OFFSET+0x00040080,0xFF000000
+#define IPU_DI0_DW_GEN_10__DI0_START_PERIOD_10      IPU_REGISTERS_OFFSET+0x00040080,0x00FF0000
+#define IPU_DI0_DW_GEN_10__DI0_CST_10               IPU_REGISTERS_OFFSET+0x00040080,0x0000C000
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_VALID_BITS_10 IPU_REGISTERS_OFFSET+0x00040080,0x000001F0
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_RS_10         IPU_REGISTERS_OFFSET+0x00040080,0x0000000C
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_CLK_10        IPU_REGISTERS_OFFSET+0x00040080,0x00000003
+
+#define IPU_DI0_DW_GEN_11__ADDR                     IPU_REGISTERS_OFFSET+0x00040084
+#define IPU_DI0_DW_GEN_11__EMPTY                    IPU_REGISTERS_OFFSET+0x00040084,0x00000000
+#define IPU_DI0_DW_GEN_11__FULL                     IPU_REGISTERS_OFFSET+0x00040084,0xffffffff
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_PERIOD_11     IPU_REGISTERS_OFFSET+0x00040084,0xFF000000
+#define IPU_DI0_DW_GEN_11__DI0_START_PERIOD_11      IPU_REGISTERS_OFFSET+0x00040084,0x00FF0000
+#define IPU_DI0_DW_GEN_11__DI0_CST_11               IPU_REGISTERS_OFFSET+0x00040084,0x0000C000
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_VALID_BITS_11 IPU_REGISTERS_OFFSET+0x00040084,0x000001F0
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_RS_11         IPU_REGISTERS_OFFSET+0x00040084,0x0000000C
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_CLK_11        IPU_REGISTERS_OFFSET+0x00040084,0x00000003
+
+#define IPU_DI1_DW_GEN_0__ADDR                    IPU_REGISTERS_OFFSET+0x00048058
+#define IPU_DI1_DW_GEN_0__EMPTY                   IPU_REGISTERS_OFFSET+0x00048058,0x00000000
+#define IPU_DI1_DW_GEN_0__FULL                    IPU_REGISTERS_OFFSET+0x00048058,0xffffffff
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_PERIOD_0     IPU_REGISTERS_OFFSET+0x00048058,0xFF000000
+#define IPU_DI1_DW_GEN_0__DI1_START_PERIOD_0      IPU_REGISTERS_OFFSET+0x00048058,0x00FF0000
+#define IPU_DI1_DW_GEN_0__DI1_CST_0               IPU_REGISTERS_OFFSET+0x00048058,0x0000C000
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_VALID_BITS_0 IPU_REGISTERS_OFFSET+0x00048058,0x000001F0
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_RS_0         IPU_REGISTERS_OFFSET+0x00048058,0x0000000C
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_CLK_0        IPU_REGISTERS_OFFSET+0x00048058,0x00000003
+
+#define IPU_DI1_DW_GEN_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004805C
+#define IPU_DI1_DW_GEN_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004805C,0x00000000
+#define IPU_DI1_DW_GEN_1__FULL                    IPU_REGISTERS_OFFSET+0x0004805C,0xffffffff
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_PERIOD_1     IPU_REGISTERS_OFFSET+0x0004805C,0xFF000000
+#define IPU_DI1_DW_GEN_1__DI1_START_PERIOD_1      IPU_REGISTERS_OFFSET+0x0004805C,0x00FF0000
+#define IPU_DI1_DW_GEN_1__DI1_CST_1               IPU_REGISTERS_OFFSET+0x0004805C,0x0000C000
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_VALID_BITS_1 IPU_REGISTERS_OFFSET+0x0004805C,0x000001F0
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_RS_1         IPU_REGISTERS_OFFSET+0x0004805C,0x0000000C
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_CLK_1        IPU_REGISTERS_OFFSET+0x0004805C,0x00000003
+
+#define IPU_DI1_DW_GEN_2__ADDR                    IPU_REGISTERS_OFFSET+0x00048060
+#define IPU_DI1_DW_GEN_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00048060,0x00000000
+#define IPU_DI1_DW_GEN_2__FULL                    IPU_REGISTERS_OFFSET+0x00048060,0xffffffff
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_PERIOD_2     IPU_REGISTERS_OFFSET+0x00048060,0xFF000000
+#define IPU_DI1_DW_GEN_2__DI1_START_PERIOD_2      IPU_REGISTERS_OFFSET+0x00048060,0x00FF0000
+#define IPU_DI1_DW_GEN_2__DI1_CST_2               IPU_REGISTERS_OFFSET+0x00048060,0x0000C000
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_VALID_BITS_2 IPU_REGISTERS_OFFSET+0x00048060,0x000001F0
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_RS_2         IPU_REGISTERS_OFFSET+0x00048060,0x0000000C
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_CLK_2        IPU_REGISTERS_OFFSET+0x00048060,0x00000003
+
+#define IPU_DI1_DW_GEN_3__ADDR                    IPU_REGISTERS_OFFSET+0x00048064
+#define IPU_DI1_DW_GEN_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00048064,0x00000000
+#define IPU_DI1_DW_GEN_3__FULL                    IPU_REGISTERS_OFFSET+0x00048064,0xffffffff
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_PERIOD_3     IPU_REGISTERS_OFFSET+0x00048064,0xFF000000
+#define IPU_DI1_DW_GEN_3__DI1_START_PERIOD_3      IPU_REGISTERS_OFFSET+0x00048064,0x00FF0000
+#define IPU_DI1_DW_GEN_3__DI1_CST_3               IPU_REGISTERS_OFFSET+0x00048064,0x0000C000
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_VALID_BITS_3 IPU_REGISTERS_OFFSET+0x00048064,0x000001F0
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_RS_3         IPU_REGISTERS_OFFSET+0x00048064,0x0000000C
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_CLK_3        IPU_REGISTERS_OFFSET+0x00048064,0x00000003
+
+#define IPU_DI1_DW_GEN_4__ADDR                    IPU_REGISTERS_OFFSET+0x00048068
+#define IPU_DI1_DW_GEN_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00048068,0x00000000
+#define IPU_DI1_DW_GEN_4__FULL                    IPU_REGISTERS_OFFSET+0x00048068,0xffffffff
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_PERIOD_4     IPU_REGISTERS_OFFSET+0x00048068,0xFF000000
+#define IPU_DI1_DW_GEN_4__DI1_START_PERIOD_4      IPU_REGISTERS_OFFSET+0x00048068,0x00FF0000
+#define IPU_DI1_DW_GEN_4__DI1_CST_4               IPU_REGISTERS_OFFSET+0x00048068,0x0000C000
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_VALID_BITS_4 IPU_REGISTERS_OFFSET+0x00048068,0x000001F0
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_RS_4         IPU_REGISTERS_OFFSET+0x00048068,0x0000000C
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_CLK_4        IPU_REGISTERS_OFFSET+0x00048068,0x00000003
+
+#define IPU_DI1_DW_GEN_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004806C
+#define IPU_DI1_DW_GEN_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004806C,0x00000000
+#define IPU_DI1_DW_GEN_5__FULL                    IPU_REGISTERS_OFFSET+0x0004806C,0xffffffff
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_PERIOD_5     IPU_REGISTERS_OFFSET+0x0004806C,0xFF000000
+#define IPU_DI1_DW_GEN_5__DI1_START_PERIOD_5      IPU_REGISTERS_OFFSET+0x0004806C,0x00FF0000
+#define IPU_DI1_DW_GEN_5__DI1_CST_5               IPU_REGISTERS_OFFSET+0x0004806C,0x0000C000
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_VALID_BITS_5 IPU_REGISTERS_OFFSET+0x0004806C,0x000001F0
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_RS_5         IPU_REGISTERS_OFFSET+0x0004806C,0x0000000C
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_CLK_5        IPU_REGISTERS_OFFSET+0x0004806C,0x00000003
+
+#define IPU_DI1_DW_GEN_6__ADDR                    IPU_REGISTERS_OFFSET+0x00048070
+#define IPU_DI1_DW_GEN_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00048070,0x00000000
+#define IPU_DI1_DW_GEN_6__FULL                    IPU_REGISTERS_OFFSET+0x00048070,0xffffffff
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_PERIOD_6     IPU_REGISTERS_OFFSET+0x00048070,0xFF000000
+#define IPU_DI1_DW_GEN_6__DI1_START_PERIOD_6      IPU_REGISTERS_OFFSET+0x00048070,0x00FF0000
+#define IPU_DI1_DW_GEN_6__DI1_CST_6               IPU_REGISTERS_OFFSET+0x00048070,0x0000C000
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_VALID_BITS_6 IPU_REGISTERS_OFFSET+0x00048070,0x000001F0
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_RS_6         IPU_REGISTERS_OFFSET+0x00048070,0x0000000C
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_CLK_6        IPU_REGISTERS_OFFSET+0x00048070,0x00000003
+
+#define IPU_DI1_DW_GEN_7__ADDR                    IPU_REGISTERS_OFFSET+0x00048074
+#define IPU_DI1_DW_GEN_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00048074,0x00000000
+#define IPU_DI1_DW_GEN_7__FULL                    IPU_REGISTERS_OFFSET+0x00048074,0xffffffff
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_PERIOD_7     IPU_REGISTERS_OFFSET+0x00048074,0xFF000000
+#define IPU_DI1_DW_GEN_7__DI1_START_PERIOD_7      IPU_REGISTERS_OFFSET+0x00048074,0x00FF0000
+#define IPU_DI1_DW_GEN_7__DI1_CST_7               IPU_REGISTERS_OFFSET+0x00048074,0x0000C000
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_VALID_BITS_7 IPU_REGISTERS_OFFSET+0x00048074,0x000001F0
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_RS_7         IPU_REGISTERS_OFFSET+0x00048074,0x0000000C
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_CLK_7        IPU_REGISTERS_OFFSET+0x00048074,0x00000003
+
+#define IPU_DI1_DW_GEN_8__ADDR                    IPU_REGISTERS_OFFSET+0x00048078
+#define IPU_DI1_DW_GEN_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00048078,0x00000000
+#define IPU_DI1_DW_GEN_8__FULL                    IPU_REGISTERS_OFFSET+0x00048078,0xffffffff
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_PERIOD_8     IPU_REGISTERS_OFFSET+0x00048078,0xFF000000
+#define IPU_DI1_DW_GEN_8__DI1_START_PERIOD_8      IPU_REGISTERS_OFFSET+0x00048078,0x00FF0000
+#define IPU_DI1_DW_GEN_8__DI1_CST_8               IPU_REGISTERS_OFFSET+0x00048078,0x0000C000
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_VALID_BITS_8 IPU_REGISTERS_OFFSET+0x00048078,0x000001F0
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_RS_8         IPU_REGISTERS_OFFSET+0x00048078,0x0000000C
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_CLK_8        IPU_REGISTERS_OFFSET+0x00048078,0x00000003
+
+#define IPU_DI1_DW_GEN_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004807C
+#define IPU_DI1_DW_GEN_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004807C,0x00000000
+#define IPU_DI1_DW_GEN_9__FULL                    IPU_REGISTERS_OFFSET+0x0004807C,0xffffffff
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_PERIOD_9     IPU_REGISTERS_OFFSET+0x0004807C,0xFF000000
+#define IPU_DI1_DW_GEN_9__DI1_START_PERIOD_9      IPU_REGISTERS_OFFSET+0x0004807C,0x00FF0000
+#define IPU_DI1_DW_GEN_9__DI1_CST_9               IPU_REGISTERS_OFFSET+0x0004807C,0x0000C000
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_VALID_BITS_9 IPU_REGISTERS_OFFSET+0x0004807C,0x000001F0
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_RS_9         IPU_REGISTERS_OFFSET+0x0004807C,0x0000000C
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_CLK_9        IPU_REGISTERS_OFFSET+0x0004807C,0x00000003
+
+#define IPU_DI1_DW_GEN_10__ADDR                     IPU_REGISTERS_OFFSET+0x00048080
+#define IPU_DI1_DW_GEN_10__EMPTY                    IPU_REGISTERS_OFFSET+0x00048080,0x00000000
+#define IPU_DI1_DW_GEN_10__FULL                     IPU_REGISTERS_OFFSET+0x00048080,0xffffffff
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_PERIOD_10     IPU_REGISTERS_OFFSET+0x00048080,0xFF000000
+#define IPU_DI1_DW_GEN_10__DI1_START_PERIOD_10      IPU_REGISTERS_OFFSET+0x00048080,0x00FF0000
+#define IPU_DI1_DW_GEN_10__DI1_CST_10               IPU_REGISTERS_OFFSET+0x00048080,0x0000C000
+#define IPU_DI1_DW_GEN_10__DI0_SERIAL_VALID_BITS_10 IPU_REGISTERS_OFFSET+0x00048080,0x000001F0
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_RS_10         IPU_REGISTERS_OFFSET+0x00048080,0x0000000C
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_CLK_10        IPU_REGISTERS_OFFSET+0x00048080,0x00000003
+
+#define IPU_DI1_DW_GEN_11__ADDR                     IPU_REGISTERS_OFFSET+0x00048084
+#define IPU_DI1_DW_GEN_11__EMPTY                    IPU_REGISTERS_OFFSET+0x00048084,0x00000000
+#define IPU_DI1_DW_GEN_11__FULL                     IPU_REGISTERS_OFFSET+0x00048084,0xffffffff
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_PERIOD_11     IPU_REGISTERS_OFFSET+0x00048084,0xFF000000
+#define IPU_DI1_DW_GEN_11__DI1_START_PERIOD_11      IPU_REGISTERS_OFFSET+0x00048084,0x00FF0000
+#define IPU_DI1_DW_GEN_11__DI1_CST_11               IPU_REGISTERS_OFFSET+0x00048084,0x0000C000
+#define IPU_DI1_DW_GEN_11__DI0_SERIAL_VALID_BITS_11 IPU_REGISTERS_OFFSET+0x00048084,0x000001F0
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_RS_11         IPU_REGISTERS_OFFSET+0x00048084,0x0000000C
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_CLK_11        IPU_REGISTERS_OFFSET+0x00048084,0x00000003
+
+
+
+#define CPMEM_WORD0_DATA0_INT__ADDR  IPU_MEMORY_OFFSET+0x0000000
+#define CPMEM_WORD0_DATA0_INT__EMPTY IPU_MEMORY_OFFSET+0x0000000,0x00000000
+#define CPMEM_WORD0_DATA0_INT__FULL  IPU_MEMORY_OFFSET+0x0000000,0xffffffff
+#define CPMEM_WORD0_DATA0_INT__XB    IPU_MEMORY_OFFSET+0x0000000,0xFFF80000
+#define CPMEM_WORD0_DATA0_INT__YV    IPU_MEMORY_OFFSET+0x0000000,0x0007FC00
+#define CPMEM_WORD0_DATA0_INT__XV    IPU_MEMORY_OFFSET+0x0000000,0x000003FF
+
+#define CPMEM_WORD0_DATA1_INT__ADDR   IPU_MEMORY_OFFSET+0x0000004
+#define CPMEM_WORD0_DATA1_INT__EMPTY  IPU_MEMORY_OFFSET+0x0000004,0x00000000
+#define CPMEM_WORD0_DATA1_INT__FULL   IPU_MEMORY_OFFSET+0x0000004,0xffffffff
+#define CPMEM_WORD0_DATA1_INT__SY_LOW IPU_MEMORY_OFFSET+0x0000004,0xFC000000
+#define CPMEM_WORD0_DATA1_INT__SX     IPU_MEMORY_OFFSET+0x0000004,0x03FFC000
+#define CPMEM_WORD0_DATA1_INT__CF     IPU_MEMORY_OFFSET+0x0000004,0x00002000
+#define CPMEM_WORD0_DATA1_INT__NSB_B  IPU_MEMORY_OFFSET+0x0000004,0x00001000
+#define CPMEM_WORD0_DATA1_INT__YB     IPU_MEMORY_OFFSET+0x0000004,0x00000FFF
+
+#define CPMEM_WORD0_DATA2_INT__ADDR    IPU_MEMORY_OFFSET+0x0000008 
+#define CPMEM_WORD0_DATA2_INT__EMPTY   IPU_MEMORY_OFFSET+0x0000008,0x00000000
+#define CPMEM_WORD0_DATA2_INT__FULL    IPU_MEMORY_OFFSET+0x0000008,0xffffffff
+#define CPMEM_WORD0_DATA2_INT__SM      IPU_MEMORY_OFFSET+0x0000008,0xFFC00000
+#define CPMEM_WORD0_DATA2_INT__SDX     IPU_MEMORY_OFFSET+0x0000008,0x003F8000
+#define CPMEM_WORD0_DATA2_INT__NS      IPU_MEMORY_OFFSET+0x0000008,0x00007FE0
+#define CPMEM_WORD0_DATA2_INT__SY_HIGH IPU_MEMORY_OFFSET+0x0000008,0x0000001F
+
+#define CPMEM_WORD0_DATA3_INT__ADDR    IPU_MEMORY_OFFSET+0x000000C
+#define CPMEM_WORD0_DATA3_INT__EMPTY   IPU_MEMORY_OFFSET+0x000000C,0x00000000
+#define CPMEM_WORD0_DATA3_INT__FULL    IPU_MEMORY_OFFSET+0x000000C,0xffffffff
+#define CPMEM_WORD0_DATA3_INT__FW_LOW  IPU_MEMORY_OFFSET+0x000000C,0xE0000000
+#define CPMEM_WORD0_DATA3_INT__CAE     IPU_MEMORY_OFFSET+0x000000C,0x10000000
+#define CPMEM_WORD0_DATA3_INT__CAP     IPU_MEMORY_OFFSET+0x000000C,0x08000000
+#define CPMEM_WORD0_DATA3_INT__THE     IPU_MEMORY_OFFSET+0x000000C,0x04000000
+#define CPMEM_WORD0_DATA3_INT__VF      IPU_MEMORY_OFFSET+0x000000C,0x02000000
+#define CPMEM_WORD0_DATA3_INT__HF      IPU_MEMORY_OFFSET+0x000000C,0x01000000
+#define CPMEM_WORD0_DATA3_INT__ROT     IPU_MEMORY_OFFSET+0x000000C,0x00800000
+#define CPMEM_WORD0_DATA3_INT__BM      IPU_MEMORY_OFFSET+0x000000C,0x00600000
+#define CPMEM_WORD0_DATA3_INT__BNDM    IPU_MEMORY_OFFSET+0x000000C,0x001C0000
+#define CPMEM_WORD0_DATA3_INT__SO      IPU_MEMORY_OFFSET+0x000000C,0x00020000
+#define CPMEM_WORD0_DATA3_INT__DIM     IPU_MEMORY_OFFSET+0x000000C,0x00010000
+#define CPMEM_WORD0_DATA3_INT__DEC_SEL IPU_MEMORY_OFFSET+0x000000C,0x0000C000
+#define CPMEM_WORD0_DATA3_INT__BPP     IPU_MEMORY_OFFSET+0x000000C,0x00003800
+#define CPMEM_WORD0_DATA3_INT__SDRY    IPU_MEMORY_OFFSET+0x000000C,0x00000400
+#define CPMEM_WORD0_DATA3_INT__SDRX    IPU_MEMORY_OFFSET+0x000000C,0x00000200
+#define CPMEM_WORD0_DATA3_INT__SDY     IPU_MEMORY_OFFSET+0x000000C,0x000001FC
+#define CPMEM_WORD0_DATA3_INT__SCE     IPU_MEMORY_OFFSET+0x000000C,0x00000002
+#define CPMEM_WORD0_DATA3_INT__SCC     IPU_MEMORY_OFFSET+0x000000C,0x00000001
+
+#define CPMEM_WORD0_DATA4_INT__ADDR     IPU_MEMORY_OFFSET+0x0000010
+#define CPMEM_WORD0_DATA4_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000010,0x00000000
+#define CPMEM_WORD0_DATA4_INT__FULL     IPU_MEMORY_OFFSET+0x0000010,0xffffffff
+#define CPMEM_WORD0_DATA4_INT__RESERVED IPU_MEMORY_OFFSET+0x0000010,0xFFC00000
+#define CPMEM_WORD0_DATA4_INT__FH       IPU_MEMORY_OFFSET+0x0000010,0x003FFC00
+#define CPMEM_WORD0_DATA4_INT__FW_HIGH  IPU_MEMORY_OFFSET+0x0000010,0x000003FF
+
+#define CPMEM_WORD0_DATA0_N_INT__ADDR  IPU_MEMORY_OFFSET+0x0000000
+#define CPMEM_WORD0_DATA0_N_INT__EMPTY IPU_MEMORY_OFFSET+0x0000000,0x00000000
+#define CPMEM_WORD0_DATA0_N_INT__FULL  IPU_MEMORY_OFFSET+0x0000000,0xffffffff
+#define CPMEM_WORD0_DATA0_N_INT__XB    IPU_MEMORY_OFFSET+0x0000000,0xFFF80000
+#define CPMEM_WORD0_DATA0_N_INT__YV    IPU_MEMORY_OFFSET+0x0000000,0x0007FC00
+#define CPMEM_WORD0_DATA0_N_INT__XV    IPU_MEMORY_OFFSET+0x0000000,0x000003FF
+
+#define CPMEM_WORD0_DATA1_N_INT__ADDR    IPU_MEMORY_OFFSET+0x0000004
+#define CPMEM_WORD0_DATA1_N_INT__EMPTY   IPU_MEMORY_OFFSET+0x0000004,0x00000000
+#define CPMEM_WORD0_DATA1_N_INT__FULL    IPU_MEMORY_OFFSET+0x0000004,0xffffffff
+#define CPMEM_WORD0_DATA1_N_INT__UBO_LOW IPU_MEMORY_OFFSET+0x0000004,0xFFFFC000
+#define CPMEM_WORD0_DATA1_N_INT__CF      IPU_MEMORY_OFFSET+0x0000004,0x00002000
+#define CPMEM_WORD0_DATA1_N_INT__NSB_B   IPU_MEMORY_OFFSET+0x0000004,0x00001000
+#define CPMEM_WORD0_DATA1_N_INT__YB      IPU_MEMORY_OFFSET+0x0000004,0x00000FFF
+
+#define CPMEM_WORD0_DATA2_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000008
+#define CPMEM_WORD0_DATA2_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000008,0x00000000
+#define CPMEM_WORD0_DATA2_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000008,0xffffffff
+#define CPMEM_WORD0_DATA2_N_INT__RESERVED IPU_MEMORY_OFFSET+0x0000008,0x80000000
+#define CPMEM_WORD0_DATA2_N_INT__RDRW     IPU_MEMORY_OFFSET+0x0000008,0x40000000
+#define CPMEM_WORD0_DATA2_N_INT__IOX      IPU_MEMORY_OFFSET+0x0000008,0x3c000000
+#define CPMEM_WORD0_DATA2_N_INT__VBO      IPU_MEMORY_OFFSET+0x0000008,0x03FFFFF0
+#define CPMEM_WORD0_DATA2_N_INT__UBO_HIGH IPU_MEMORY_OFFSET+0x0000008,0x0000000F
+
+#define CPMEM_WORD0_DATA3_N_INT__ADDR     IPU_MEMORY_OFFSET+0x000000C
+#define CPMEM_WORD0_DATA3_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x000000C,0x00000000
+#define CPMEM_WORD0_DATA3_N_INT__FULL     IPU_MEMORY_OFFSET+0x000000C,0xffffffff
+#define CPMEM_WORD0_DATA3_N_INT__FW_LOW   IPU_MEMORY_OFFSET+0x000000C,0xE0000000
+#define CPMEM_WORD0_DATA3_N_INT__CAE      IPU_MEMORY_OFFSET+0x000000C,0x10000000
+#define CPMEM_WORD0_DATA3_N_INT__CAP      IPU_MEMORY_OFFSET+0x000000C,0x08000000
+#define CPMEM_WORD0_DATA3_N_INT__THE      IPU_MEMORY_OFFSET+0x000000C,0x04000000
+#define CPMEM_WORD0_DATA3_N_INT__VF       IPU_MEMORY_OFFSET+0x000000C,0x02000000
+#define CPMEM_WORD0_DATA3_N_INT__HF       IPU_MEMORY_OFFSET+0x000000C,0x01000000
+#define CPMEM_WORD0_DATA3_N_INT__ROT      IPU_MEMORY_OFFSET+0x000000C,0x00800000
+#define CPMEM_WORD0_DATA3_N_INT__BM       IPU_MEMORY_OFFSET+0x000000C,0x00600000
+#define CPMEM_WORD0_DATA3_N_INT__BNDM     IPU_MEMORY_OFFSET+0x000000C,0x001C0000
+#define CPMEM_WORD0_DATA3_N_INT__SO       IPU_MEMORY_OFFSET+0x000000C,0x00020000
+#define CPMEM_WORD0_DATA3_N_INT__RESERVED IPU_MEMORY_OFFSET+0x000000C,0x0001FFFF
+
+#define CPMEM_WORD0_DATA4_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000010
+#define CPMEM_WORD0_DATA4_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000010,0x00000000
+#define CPMEM_WORD0_DATA4_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000010,0xffffffff
+#define CPMEM_WORD0_DATA4_N_INT__RESERVED IPU_MEMORY_OFFSET+0x0000010,0xFFC00000
+#define CPMEM_WORD0_DATA4_N_INT__FH       IPU_MEMORY_OFFSET+0x0000010,0x003FFC00
+#define CPMEM_WORD0_DATA4_N_INT__FW_HIGH  IPU_MEMORY_OFFSET+0x0000010,0x000003FF
+
+#define CPMEM_WORD1_DATA0_INT__ADDR     IPU_MEMORY_OFFSET+0x0000020
+#define CPMEM_WORD1_DATA0_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000020,0x00000000
+#define CPMEM_WORD1_DATA0_INT__FULL     IPU_MEMORY_OFFSET+0x0000020,0xffffffff
+#define CPMEM_WORD1_DATA0_INT__EBA1_LOW IPU_MEMORY_OFFSET+0x0000020,0xE0000000
+#define CPMEM_WORD1_DATA0_INT__EBA0     IPU_MEMORY_OFFSET+0x0000020,0x1FFFFFFF
+
+#define CPMEM_WORD1_DATA1_INT__ADDR      IPU_MEMORY_OFFSET+0x0000024
+#define CPMEM_WORD1_DATA1_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000024,0x00000000
+#define CPMEM_WORD1_DATA1_INT__FULL      IPU_MEMORY_OFFSET+0x0000024,0xffffffff
+#define CPMEM_WORD1_DATA1_INT__ILO_LOW   IPU_MEMORY_OFFSET+0x0000024,0xFC000000
+#define CPMEM_WORD1_DATA1_INT__EBA1_HIGH IPU_MEMORY_OFFSET+0x0000024,0x03FFFFFF
+
+#define CPMEM_WORD1_DATA2_INT__ADDR     IPU_MEMORY_OFFSET+0x0000028
+#define CPMEM_WORD1_DATA2_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000028,0x00000000
+#define CPMEM_WORD1_DATA2_INT__FULL     IPU_MEMORY_OFFSET+0x0000028,0xffffffff
+#define CPMEM_WORD1_DATA2_INT__TH_LOW   IPU_MEMORY_OFFSET+0x0000028,0x80000000
+#define CPMEM_WORD1_DATA2_INT__ID       IPU_MEMORY_OFFSET+0x0000028,0x60000000
+#define CPMEM_WORD1_DATA2_INT__ALBM     IPU_MEMORY_OFFSET+0x0000028,0x1C000000
+#define CPMEM_WORD1_DATA2_INT__ALU      IPU_MEMORY_OFFSET+0x0000028,0x02000000
+#define CPMEM_WORD1_DATA2_INT__PFS      IPU_MEMORY_OFFSET+0x0000028,0x01E00000
+#define CPMEM_WORD1_DATA2_INT__NPB      IPU_MEMORY_OFFSET+0x0000028,0x001FC000
+#define CPMEM_WORD1_DATA2_INT__ILO_HIGH IPU_MEMORY_OFFSET+0x0000028,0x00003FFF
+
+#define CPMEM_WORD1_DATA3_INT__ADDR    IPU_MEMORY_OFFSET+0x000002C
+#define CPMEM_WORD1_DATA3_INT__EMPTY   IPU_MEMORY_OFFSET+0x000002C,0x00000000
+#define CPMEM_WORD1_DATA3_INT__FULL    IPU_MEMORY_OFFSET+0x000002C,0xffffffff
+#define CPMEM_WORD1_DATA3_INT__WID3    IPU_MEMORY_OFFSET+0x000002C,0xE0000000
+#define CPMEM_WORD1_DATA3_INT__WID2    IPU_MEMORY_OFFSET+0x000002C,0x1C000000
+#define CPMEM_WORD1_DATA3_INT__WID1    IPU_MEMORY_OFFSET+0x000002C,0x03800000
+#define CPMEM_WORD1_DATA3_INT__WID0    IPU_MEMORY_OFFSET+0x000002C,0x00700000
+#define CPMEM_WORD1_DATA3_INT__SL      IPU_MEMORY_OFFSET+0x000002C,0x000FFFC0
+#define CPMEM_WORD1_DATA3_INT__TH_HIGH IPU_MEMORY_OFFSET+0x000002C,0x0000003F
+
+#define CPMEM_WORD1_DATA4_INT__ADDR     IPU_MEMORY_OFFSET+0x0000030
+#define CPMEM_WORD1_DATA4_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000030,0x00000000
+#define CPMEM_WORD1_DATA4_INT__FULL     IPU_MEMORY_OFFSET+0x0000030,0xffffffff
+#define CPMEM_WORD1_DATA4_INT__RESERVED IPU_MEMORY_OFFSET+0x0000030,0xFF800000
+#define CPMEM_WORD1_DATA4_INT__DEC_SEL2 IPU_MEMORY_OFFSET+0x0000030,0x00400000
+#define CPMEM_WORD1_DATA4_INT__CRE      IPU_MEMORY_OFFSET+0x0000030,0x00200000
+#define CPMEM_WORD1_DATA4_INT__SXYS     IPU_MEMORY_OFFSET+0x0000030,0x00100000
+#define CPMEM_WORD1_DATA4_INT__OFS3     IPU_MEMORY_OFFSET+0x0000030,0x000F8000
+#define CPMEM_WORD1_DATA4_INT__OFS2     IPU_MEMORY_OFFSET+0x0000030,0x00007C00
+#define CPMEM_WORD1_DATA4_INT__OFS1     IPU_MEMORY_OFFSET+0x0000030,0x000003E0
+#define CPMEM_WORD1_DATA4_INT__OFS0     IPU_MEMORY_OFFSET+0x0000030,0x0000001F
+
+#define CPMEM_WORD1_DATA0_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000020
+#define CPMEM_WORD1_DATA0_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000020,0x00000000
+#define CPMEM_WORD1_DATA0_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000020,0xffffffff
+#define CPMEM_WORD1_DATA0_N_INT__EBA1_LOW IPU_MEMORY_OFFSET+0x0000020,0xE0000000
+#define CPMEM_WORD1_DATA0_N_INT__EBA0     IPU_MEMORY_OFFSET+0x0000020,0x1FFFFFFF
+
+#define CPMEM_WORD1_DATA1_N_INT__ADDR      IPU_MEMORY_OFFSET+0x0000024
+#define CPMEM_WORD1_DATA1_N_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000024,0x00000000
+#define CPMEM_WORD1_DATA1_N_INT__FULL      IPU_MEMORY_OFFSET+0x0000024,0xffffffff
+#define CPMEM_WORD1_DATA1_N_INT__ILO_LOW   IPU_MEMORY_OFFSET+0x0000024,0xFC000000
+#define CPMEM_WORD1_DATA1_N_INT__EBA1_HIGH IPU_MEMORY_OFFSET+0x0000024,0x03FFFFFF
+
+#define CPMEM_WORD1_DATA2_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000028
+#define CPMEM_WORD1_DATA2_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000028,0x00000000
+#define CPMEM_WORD1_DATA2_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000028,0xffffffff
+#define CPMEM_WORD1_DATA2_N_INT__TH_LOW   IPU_MEMORY_OFFSET+0x0000028,0x80000000
+#define CPMEM_WORD1_DATA2_N_INT__ID       IPU_MEMORY_OFFSET+0x0000028,0x60000000
+#define CPMEM_WORD1_DATA2_N_INT__ALBM     IPU_MEMORY_OFFSET+0x0000028,0x1C000000
+#define CPMEM_WORD1_DATA2_N_INT__ALU      IPU_MEMORY_OFFSET+0x0000028,0x02000000
+#define CPMEM_WORD1_DATA2_N_INT__PFS      IPU_MEMORY_OFFSET+0x0000028,0x01E00000
+#define CPMEM_WORD1_DATA2_N_INT__NPB      IPU_MEMORY_OFFSET+0x0000028,0x001FC000
+#define CPMEM_WORD1_DATA2_N_INT__ILO_HIGH IPU_MEMORY_OFFSET+0x0000028,0x00003FFF
+
+#define CPMEM_WORD1_DATA3_N_INT__ADDR     IPU_MEMORY_OFFSET+0x000002C
+#define CPMEM_WORD1_DATA3_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x000002C,0x00000000
+#define CPMEM_WORD1_DATA3_N_INT__FULL     IPU_MEMORY_OFFSET+0x000002C,0xffffffff
+#define CPMEM_WORD1_DATA3_N_INT__SLY      IPU_MEMORY_OFFSET+0x000002C,0x000FFFC0
+#define CPMEM_WORD1_DATA3_N_INT__WID3     IPU_MEMORY_OFFSET+0x000002C,0xE0000000
+#define CPMEM_WORD1_DATA3_N_INT__TH_HIGH  IPU_MEMORY_OFFSET+0x000002C,0x0000003F
+
+#define CPMEM_WORD1_DATA4_N_INT__ADDR      IPU_MEMORY_OFFSET+0x0000030
+#define CPMEM_WORD1_DATA4_N_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000030,0x00000000
+#define CPMEM_WORD1_DATA4_N_INT__FULL      IPU_MEMORY_OFFSET+0x0000030,0xffffffff
+#define CPMEM_WORD1_DATA4_N_INT__RESERVED  IPU_MEMORY_OFFSET+0x0000030,0xFFDFC000
+#define CPMEM_WORD1_DATA4_N_INT__CRE       IPU_MEMORY_OFFSET+0x0000030,0x00200000
+#define CPMEM_WORD1_DATA4_N_INT__SLUV      IPU_MEMORY_OFFSET+0x0000030,0x00003FFF
+
+
+#define IC_INTERNAL_MEM_FW 0x400                 
+#define TASK1_TMP_COEF IC_INTERNAL_MEM_FW
+#define TASK1_CSC1_W0    TASK1_TMP_COEF+1
+#define TASK1_CSC1_W1    TASK1_CSC1_W0+1
+#define TASK1_CSC1_W2    TASK1_CSC1_W1+1 
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C00    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C11    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C22    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W0 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__FULL     IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__SCALE    IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C01    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C10    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C20    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W1 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__FULL    IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C02    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C12    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C21    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W2 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__FULL    IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0x000000FF
+
+#define TASK2_TMP_COEF TASK1_CSC1_W2+IC_INTERNAL_MEM_FW+1
+#define TASK2_CSC1_W0    TASK2_TMP_COEF+1
+#define TASK2_CSC1_W1    TASK2_CSC1_W0+1
+#define TASK2_CSC1_W2    TASK2_CSC1_W1+1
+#define TASK2_CSC2_W0    TASK2_CSC1_W2+1
+#define TASK2_CSC2_W1    TASK2_CSC2_W0+1
+#define TASK2_CSC2_W2    TASK2_CSC2_W1+1 
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C00    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C11    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C22    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W0 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__FULL     IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__SCALE    IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C01    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C10    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C20    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W1 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__FULL    IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C02    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C12    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C21    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W2 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__FULL    IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W0 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__A0_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C00    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C11    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C22    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W0 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__EMPTY    IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__FULL     IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__SAT_MODE IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__SCALE    IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__A0_HIGH  IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W1 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__A1_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C01    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C10    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C20    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W1 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__EMPTY   IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__FULL    IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__A1_HIGH IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W2 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__A2_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C02    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C12    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C21    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W2 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__EMPTY   IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__FULL    IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__A2_HIGH IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0x000000FF
+
+#define TASK3_TMP_COEF TASK2_CSC2_W2+IC_INTERNAL_MEM_FW+1
+#define TASK3_CSC1_W0    TASK3_TMP_COEF+1
+#define TASK3_CSC1_W1    TASK3_CSC1_W0+1
+#define TASK3_CSC1_W2    TASK3_CSC1_W1+1
+#define TASK3_CSC2_W0    TASK3_CSC1_W2+1
+#define TASK3_CSC2_W1    TASK3_CSC2_W0+1
+#define TASK3_CSC2_W2    TASK3_CSC2_W1+1 
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__FULL   IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C00    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C11    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C22    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W0 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__FULL     IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__SCALE    IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__FULL   IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C01    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C10    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C20    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W1 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__FULL    IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__FULL   IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C02    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C12    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C21    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W2 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__FULL    IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W0 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__FULL   IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__A0_LOW IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C00    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C11    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C22    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W0 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__EMPTY    IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__FULL     IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__SAT_MODE IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__SCALE    IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__A0_HIGH  IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W1 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__FULL   IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__A1_LOW IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C01    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C10    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C20    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W1 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__EMPTY   IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__FULL    IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__A1_HIGH IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W2 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__FULL   IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__A2_LOW IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C02    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C12    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C21    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W2 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__EMPTY   IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__FULL    IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__A2_HIGH IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0x000000FF
+
+#define SRM_DP_COM_CONF_SYNC__ADDR                              IPU_MEMORY_OFFSET+0x0040000
+#define SRM_DP_COM_CONF_SYNC__EMPTY                             IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define SRM_DP_COM_CONF_SYNC__FULL                              IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define SRM_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define SRM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC                  IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC                   IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define SRM_DP_COM_CONF_SYNC__DP_COC_SYNC                       IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define SRM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define SRM_DP_COM_CONF_SYNC__DP_GWAM_SYNC                      IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define SRM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define SRM_DP_COM_CONF_SYNC__DP_FG_EN_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__ADDR                       IPU_MEMORY_OFFSET+0x0040004
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__EMPTY                      IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__FULL                       IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC               IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define SRM_DP_FG_POS_SYNC__ADDR                                IPU_MEMORY_OFFSET+0x0040008
+#define SRM_DP_FG_POS_SYNC__EMPTY                               IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define SRM_DP_FG_POS_SYNC__FULL                                IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define SRM_DP_FG_POS_SYNC__DP_FGXP_SYNC                        IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define SRM_DP_FG_POS_SYNC__DP_FGYP_SYNC                        IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define SRM_DP_CUR_POS_SYNC__ADDR                               IPU_MEMORY_OFFSET+0x004000C
+#define SRM_DP_CUR_POS_SYNC__EMPTY                              IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define SRM_DP_CUR_POS_SYNC__FULL                               IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define SRM_DP_CUR_POS_SYNC__DP_CXW_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define SRM_DP_CUR_POS_SYNC__DP_CXP_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define SRM_DP_CUR_POS_SYNC__DP_CYH_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define SRM_DP_CUR_POS_SYNC__DP_CYP_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define SRM_DP_CUR_MAP_SYNC__ADDR                               IPU_MEMORY_OFFSET+0x0040010
+#define SRM_DP_CUR_MAP_SYNC__EMPTY                              IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define SRM_DP_CUR_MAP_SYNC__FULL                               IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define SRM_DP_GAMMA_C_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040014
+#define SRM_DP_GAMMA_C_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1                IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0                IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040018
+#define SRM_DP_GAMMA_C_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3                IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2                IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_2__ADDR                             IPU_MEMORY_OFFSET+0x004001C
+#define SRM_DP_GAMMA_C_SYNC_2__EMPTY                            IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_2__FULL                             IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5                IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4                IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_3__ADDR                             IPU_MEMORY_OFFSET+0x0040020
+#define SRM_DP_GAMMA_C_SYNC_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_3__FULL                             IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7                IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6                IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_4__ADDR                             IPU_MEMORY_OFFSET+0x0040024
+#define SRM_DP_GAMMA_C_SYNC_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_4__FULL                             IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9                IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8                IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_5__ADDR                             IPU_MEMORY_OFFSET+0x0040028
+#define SRM_DP_GAMMA_C_SYNC_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_5__FULL                             IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11               IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10               IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_6__ADDR                             IPU_MEMORY_OFFSET+0x004002C
+#define SRM_DP_GAMMA_C_SYNC_6__EMPTY                            IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_6__FULL                             IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13               IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12               IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_7__ADDR                             IPU_MEMORY_OFFSET+0x0040030
+#define SRM_DP_GAMMA_C_SYNC_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_7__FULL                             IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15               IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14               IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define SRM_DP_GAMMA_S_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040034
+#define SRM_DP_GAMMA_S_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3                IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2                IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1                IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0                IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040038
+#define SRM_DP_GAMMA_S_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7                IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6                IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5                IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4                IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_2__ADDR                             IPU_MEMORY_OFFSET+0x004003C
+#define SRM_DP_GAMMA_S_SYNC_2__EMPTY                            IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_2__FULL                             IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11               IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10               IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9                IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8                IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_3__ADDR                             IPU_MEMORY_OFFSET+0x0040040
+#define SRM_DP_GAMMA_S_SYNC_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_3__FULL                             IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15               IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14               IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13               IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12               IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define SRM_DP_CSCA_SYNC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040044
+#define SRM_DP_CSCA_SYNC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define SRM_DP_CSCA_SYNC_0__FULL                                IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define SRM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1                     IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define SRM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0                     IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040048
+#define SRM_DP_CSCA_SYNC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define SRM_DP_CSCA_SYNC_1__FULL                                IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define SRM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3                     IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define SRM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2                     IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_2__ADDR                                IPU_MEMORY_OFFSET+0x004004C
+#define SRM_DP_CSCA_SYNC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define SRM_DP_CSCA_SYNC_2__FULL                                IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define SRM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5                     IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define SRM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4                     IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040050
+#define SRM_DP_CSCA_SYNC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define SRM_DP_CSCA_SYNC_3__FULL                                IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define SRM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7                     IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define SRM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6                     IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define SRM_DP_CSC_SYNC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040054
+#define SRM_DP_CSC_SYNC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define SRM_DP_CSC_SYNC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define SRM_DP_CSC_SYNC_0__DP_CSC_S0_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define SRM_DP_CSC_SYNC_0__DP_CSC_B0_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define SRM_DP_CSC_SYNC_0__DP_CSC_A8_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define SRM_DP_CSC_SYNC_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040058
+#define SRM_DP_CSC_SYNC_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define SRM_DP_CSC_SYNC_1__FULL                                 IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define SRM_DP_CSC_SYNC_1__DP_CSC_S2_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_B2_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_S1_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_B1_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define SRM_DP_CUR_POS_ALT__ADDR                                IPU_MEMORY_OFFSET+0x004005C
+#define SRM_DP_CUR_POS_ALT__EMPTY                               IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define SRM_DP_CUR_POS_ALT__FULL                                IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define SRM_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define SRM_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define SRM_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define SRM_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define SRM_DP_COM_CONF_ASYNC0__ADDR                            IPU_MEMORY_OFFSET+0x0040060
+#define SRM_DP_COM_CONF_ASYNC0__EMPTY                           IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define SRM_DP_COM_CONF_ASYNC0__FULL                            IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define SRM_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define SRM_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0               IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define SRM_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0                   IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0                 IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0                  IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0                 IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR                     IPU_MEMORY_OFFSET+0x0040064
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY                    IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__FULL                     IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0           IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define SRM_DP_FG_POS_ASYNC0__ADDR                              IPU_MEMORY_OFFSET+0x0040068
+#define SRM_DP_FG_POS_ASYNC0__EMPTY                             IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define SRM_DP_FG_POS_ASYNC0__FULL                              IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define SRM_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0                    IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define SRM_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0                    IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define SRM_DP_CUR_POS_ASYNC0__ADDR                             IPU_MEMORY_OFFSET+0x004006C
+#define SRM_DP_CUR_POS_ASYNC0__EMPTY                            IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define SRM_DP_CUR_POS_ASYNC0__FULL                             IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define SRM_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define SRM_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define SRM_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define SRM_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define SRM_DP_CUR_MAP_ASYNC0__ADDR                             IPU_MEMORY_OFFSET+0x0040070
+#define SRM_DP_CUR_MAP_ASYNC0__EMPTY                            IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define SRM_DP_CUR_MAP_ASYNC0__FULL                             IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x0040074
+#define SRM_DP_GAMMA_C_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1            IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0            IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x0040078
+#define SRM_DP_GAMMA_C_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3            IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2            IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_2__ADDR                           IPU_MEMORY_OFFSET+0x004007C
+#define SRM_DP_GAMMA_C_ASYNC0_2__EMPTY                          IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_2__FULL                           IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5            IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4            IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_3__ADDR                           IPU_MEMORY_OFFSET+0x0040080
+#define SRM_DP_GAMMA_C_ASYNC0_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_3__FULL                           IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7            IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6            IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_4__ADDR                           IPU_MEMORY_OFFSET+0x0040084
+#define SRM_DP_GAMMA_C_ASYNC0_4__EMPTY                          IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_4__FULL                           IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9            IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8            IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_5__ADDR                           IPU_MEMORY_OFFSET+0x0040088
+#define SRM_DP_GAMMA_C_ASYNC0_5__EMPTY                          IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_5__FULL                           IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11           IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10           IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_6__ADDR                           IPU_MEMORY_OFFSET+0x004008C
+#define SRM_DP_GAMMA_C_ASYNC0_6__EMPTY                          IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_6__FULL                           IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13           IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12           IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_7__ADDR                           IPU_MEMORY_OFFSET+0x0040090
+#define SRM_DP_GAMMA_C_ASYNC0_7__EMPTY                          IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_7__FULL                           IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15           IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14           IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x0040094
+#define SRM_DP_GAMMA_S_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3            IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2            IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1            IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0            IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x0040098
+#define SRM_DP_GAMMA_S_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7            IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6            IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5            IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4            IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_2__ADDR                           IPU_MEMORY_OFFSET+0x004009C
+#define SRM_DP_GAMMA_S_ASYNC0_2__EMPTY                          IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_2__FULL                           IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11           IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10           IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9            IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8            IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_3__ADDR                           IPU_MEMORY_OFFSET+0x00400A0
+#define SRM_DP_GAMMA_S_ASYNC0_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_3__FULL                           IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15           IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14           IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13           IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12           IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define SRM_DP_CSCA_ASYNC0_0__ADDR                              IPU_MEMORY_OFFSET+0x00400A4
+#define SRM_DP_CSCA_ASYNC0_0__EMPTY                             IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define SRM_DP_CSCA_ASYNC0_0__FULL                              IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1                 IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0                 IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_1__ADDR                              IPU_MEMORY_OFFSET+0x00400A8
+#define SRM_DP_CSCA_ASYNC0_1__EMPTY                             IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define SRM_DP_CSCA_ASYNC0_1__FULL                              IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3                 IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2                 IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_2__ADDR                              IPU_MEMORY_OFFSET+0x00400AC
+#define SRM_DP_CSCA_ASYNC0_2__EMPTY                             IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define SRM_DP_CSCA_ASYNC0_2__FULL                              IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5                 IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4                 IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_3__ADDR                              IPU_MEMORY_OFFSET+0x00400B0
+#define SRM_DP_CSCA_ASYNC0_3__EMPTY                             IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define SRM_DP_CSCA_ASYNC0_3__FULL                              IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7                 IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6                 IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define SRM_DP_CSC_ASYNC0_0__ADDR                               IPU_MEMORY_OFFSET+0x00400B4
+#define SRM_DP_CSC_ASYNC0_0__EMPTY                              IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define SRM_DP_CSC_ASYNC0_0__FULL                               IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define SRM_DP_CSC_ASYNC0_1__ADDR                               IPU_MEMORY_OFFSET+0x00400B8
+#define SRM_DP_CSC_ASYNC0_1__EMPTY                              IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define SRM_DP_CSC_ASYNC0_1__FULL                               IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define SRM_DP_COM_CONF_ASYNC1__ADDR                            IPU_MEMORY_OFFSET+0x00400BC
+#define SRM_DP_COM_CONF_ASYNC1__EMPTY                           IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define SRM_DP_COM_CONF_ASYNC1__FULL                            IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define SRM_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define SRM_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1               IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define SRM_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1                   IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1                 IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1                  IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1                 IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR                     IPU_MEMORY_OFFSET+0x00400C0
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY                    IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__FULL                     IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1           IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define SRM_DP_FG_POS_ASYNC1__ADDR                              IPU_MEMORY_OFFSET+0x00400C4
+#define SRM_DP_FG_POS_ASYNC1__EMPTY                             IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define SRM_DP_FG_POS_ASYNC1__FULL                              IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define SRM_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define SRM_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define SRM_DP_CUR_POS_ASYNC1__ADDR                             IPU_MEMORY_OFFSET+0x00400C8
+#define SRM_DP_CUR_POS_ASYNC1__EMPTY                            IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define SRM_DP_CUR_POS_ASYNC1__FULL                             IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define SRM_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define SRM_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define SRM_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define SRM_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define SRM_DP_CUR_MAP_ASYNC1__ADDR                             IPU_MEMORY_OFFSET+0x00400CC
+#define SRM_DP_CUR_MAP_ASYNC1__EMPTY                            IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define SRM_DP_CUR_MAP_ASYNC1__FULL                             IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x00400D0
+#define SRM_DP_GAMMA_C_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1            IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0            IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x00400D4
+#define SRM_DP_GAMMA_C_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3            IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2            IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_2__ADDR                           IPU_MEMORY_OFFSET+0x00400D8
+#define SRM_DP_GAMMA_C_ASYNC1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_2__FULL                           IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5            IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4            IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_3__ADDR                           IPU_MEMORY_OFFSET+0x00400DC
+#define SRM_DP_GAMMA_C_ASYNC1_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_3__FULL                           IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7            IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6            IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_4__ADDR                           IPU_MEMORY_OFFSET+0x00400E0
+#define SRM_DP_GAMMA_C_ASYNC1_4__EMPTY                          IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_4__FULL                           IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9            IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8            IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_5__ADDR                           IPU_MEMORY_OFFSET+0x00400E4
+#define SRM_DP_GAMMA_C_ASYNC1_5__EMPTY                          IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_5__FULL                           IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11           IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10           IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_6__ADDR                           IPU_MEMORY_OFFSET+0x00400E8
+#define SRM_DP_GAMMA_C_ASYNC1_6__EMPTY                          IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_6__FULL                           IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13           IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12           IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_7__ADDR                           IPU_MEMORY_OFFSET+0x00400EC
+#define SRM_DP_GAMMA_C_ASYNC1_7__EMPTY                          IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_7__FULL                           IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15           IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14           IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x00400F0
+#define SRM_DP_GAMMA_S_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3            IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2            IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1            IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0            IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x00400F4
+#define SRM_DP_GAMMA_S_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7            IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6            IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5            IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4            IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_2__ADDR                           IPU_MEMORY_OFFSET+0x00400F8
+#define SRM_DP_GAMMA_S_ASYNC1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_2__FULL                           IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11           IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10           IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9            IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8            IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_3__ADDR                           IPU_MEMORY_OFFSET+0x00400FC
+#define SRM_DP_GAMMA_S_ASYNC1_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_3__FULL                           IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15           IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14           IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13           IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12           IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define SRM_DP_CSCA_ASYNC1_0__ADDR                              IPU_MEMORY_OFFSET+0x0040100
+#define SRM_DP_CSCA_ASYNC1_0__EMPTY                             IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define SRM_DP_CSCA_ASYNC1_0__FULL                              IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1                 IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0                 IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_1__ADDR                              IPU_MEMORY_OFFSET+0x0040104
+#define SRM_DP_CSCA_ASYNC1_1__EMPTY                             IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define SRM_DP_CSCA_ASYNC1_1__FULL                              IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3                 IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2                 IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_2__ADDR                              IPU_MEMORY_OFFSET+0x0040108
+#define SRM_DP_CSCA_ASYNC1_2__EMPTY                             IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define SRM_DP_CSCA_ASYNC1_2__FULL                              IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5                 IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4                 IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_3__ADDR                              IPU_MEMORY_OFFSET+0x004010C
+#define SRM_DP_CSCA_ASYNC1_3__EMPTY                             IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define SRM_DP_CSCA_ASYNC1_3__FULL                              IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7                 IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6                 IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define SRM_DP_CSC_ASYNC1_0__ADDR                               IPU_MEMORY_OFFSET+0x0040110
+#define SRM_DP_CSC_ASYNC1_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define SRM_DP_CSC_ASYNC1_0__FULL                               IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define SRM_DP_CSC_ASYNC1_1__ADDR                               IPU_MEMORY_OFFSET+0x0040114
+#define SRM_DP_CSC_ASYNC1_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define SRM_DP_CSC_ASYNC1_1__FULL                               IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define SRM_CSI0_CPD_CTRL__ADDR                                 IPU_MEMORY_OFFSET+0x0040314
+#define SRM_CSI0_CPD_CTRL__EMPTY                                IPU_MEMORY_OFFSET+0x0040314,0x00000000
+#define SRM_CSI0_CPD_CTRL__FULL                                 IPU_MEMORY_OFFSET+0x0040314,0xffffffff
+#define SRM_CSI0_CPD_CTRL__CSI0_CPD                             IPU_MEMORY_OFFSET+0x0040314,0x0000001C
+#define SRM_CSI0_CPD_CTRL__CSI0_RED_ROW_BEGIN                   IPU_MEMORY_OFFSET+0x0040314,0x00000002
+#define SRM_CSI0_CPD_CTRL__CSI0_GREEN_P_BEGIN                   IPU_MEMORY_OFFSET+0x0040314,0x00000001
+
+#define SRM_CSI0_CPD_RC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040318
+#define SRM_CSI0_CPD_RC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040318,0x00000000
+#define SRM_CSI0_CPD_RC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040318,0xffffffff
+#define SRM_CSI0_CPD_RC_0__CSI0_CPD_RC_1                        IPU_MEMORY_OFFSET+0x0040318,0x01FF0000
+#define SRM_CSI0_CPD_RC_0__CSI0_CPD_RC_0                        IPU_MEMORY_OFFSET+0x0040318,0x000001FF
+
+#define SRM_CSI0_CPD_RC_1__ADDR                                 IPU_MEMORY_OFFSET+0x004031C
+#define SRM_CSI0_CPD_RC_1__EMPTY                                IPU_MEMORY_OFFSET+0x004031C,0x00000000
+#define SRM_CSI0_CPD_RC_1__FULL                                 IPU_MEMORY_OFFSET+0x004031C,0xffffffff
+#define SRM_CSI0_CPD_RC_1__CSI0_CPD_RC_3                        IPU_MEMORY_OFFSET+0x004031C,0x01FF0000
+#define SRM_CSI0_CPD_RC_1__CSI0_CPD_RC_2                        IPU_MEMORY_OFFSET+0x004031C,0x000001FF
+
+#define SRM_CSI0_CPD_RC_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040320
+#define SRM_CSI0_CPD_RC_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040320,0x00000000
+#define SRM_CSI0_CPD_RC_2__FULL                                 IPU_MEMORY_OFFSET+0x0040320,0xffffffff
+#define SRM_CSI0_CPD_RC_2__CSI0_CPD_RC_5                        IPU_MEMORY_OFFSET+0x0040320,0x01FF0000
+#define SRM_CSI0_CPD_RC_2__CSI0_CPD_RC_4                        IPU_MEMORY_OFFSET+0x0040320,0x000001FF
+
+#define SRM_CSI0_CPD_RC_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040324
+#define SRM_CSI0_CPD_RC_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040324,0x00000000
+#define SRM_CSI0_CPD_RC_3__FULL                                 IPU_MEMORY_OFFSET+0x0040324,0xffffffff
+#define SRM_CSI0_CPD_RC_3__CSI0_CPD_RC_7                        IPU_MEMORY_OFFSET+0x0040324,0x01FF0000
+#define SRM_CSI0_CPD_RC_3__CSI0_CPD_RC_6                        IPU_MEMORY_OFFSET+0x0040324,0x000001FF
+
+#define SRM_CSI0_CPD_RC_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040328
+#define SRM_CSI0_CPD_RC_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040328,0x00000000
+#define SRM_CSI0_CPD_RC_4__FULL                                 IPU_MEMORY_OFFSET+0x0040328,0xffffffff
+#define SRM_CSI0_CPD_RC_4__CSI0_CPD_RC_9                        IPU_MEMORY_OFFSET+0x0040328,0x01FF0000
+#define SRM_CSI0_CPD_RC_4__CSI0_CPD_RC_8                        IPU_MEMORY_OFFSET+0x0040328,0x000001FF
+
+#define SRM_CSI0_CPD_RC_5__ADDR                                 IPU_MEMORY_OFFSET+0x004032C
+#define SRM_CSI0_CPD_RC_5__EMPTY                                IPU_MEMORY_OFFSET+0x004032C,0x00000000
+#define SRM_CSI0_CPD_RC_5__FULL                                 IPU_MEMORY_OFFSET+0x004032C,0xffffffff
+#define SRM_CSI0_CPD_RC_5__CSI0_CPD_RC_11                       IPU_MEMORY_OFFSET+0x004032C,0x01FF0000
+#define SRM_CSI0_CPD_RC_5__CSI0_CPD_RC_10                       IPU_MEMORY_OFFSET+0x004032C,0x000001FF
+
+#define SRM_CSI0_CPD_RC_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040330
+#define SRM_CSI0_CPD_RC_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040330,0x00000000
+#define SRM_CSI0_CPD_RC_6__FULL                                 IPU_MEMORY_OFFSET+0x0040330,0xffffffff
+#define SRM_CSI0_CPD_RC_6__CSI0_CPD_RC_13                       IPU_MEMORY_OFFSET+0x0040330,0x01FF0000
+#define SRM_CSI0_CPD_RC_6__CSI0_CPD_RC_12                       IPU_MEMORY_OFFSET+0x0040330,0x000001FF
+
+#define SRM_CSI0_CPD_RC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040334
+#define SRM_CSI0_CPD_RC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040334,0x00000000
+#define SRM_CSI0_CPD_RC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040334,0xffffffff
+#define SRM_CSI0_CPD_RC_7__CSI0_CPD_RC_15                       IPU_MEMORY_OFFSET+0x0040334,0x01FF0000
+#define SRM_CSI0_CPD_RC_7__CSI0_CPD_RC_14                       IPU_MEMORY_OFFSET+0x0040334,0x000001FF
+
+#define SRM_CSI0_CPD_RS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040338
+#define SRM_CSI0_CPD_RS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040338,0x00000000
+#define SRM_CSI0_CPD_RS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040338,0xffffffff
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS3                         IPU_MEMORY_OFFSET+0x0040338,0xFF000000
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS2                         IPU_MEMORY_OFFSET+0x0040338,0x00FF0000
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS1                         IPU_MEMORY_OFFSET+0x0040338,0x0000FF00
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS0                         IPU_MEMORY_OFFSET+0x0040338,0x000000FF
+
+#define SRM_CSI0_CPD_RS_1__ADDR                                 IPU_MEMORY_OFFSET+0x004033C
+#define SRM_CSI0_CPD_RS_1__EMPTY                                IPU_MEMORY_OFFSET+0x004033C,0x00000000
+#define SRM_CSI0_CPD_RS_1__FULL                                 IPU_MEMORY_OFFSET+0x004033C,0xffffffff
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS7                         IPU_MEMORY_OFFSET+0x004033C,0xFF000000
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS6                         IPU_MEMORY_OFFSET+0x004033C,0x00FF0000
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS5                         IPU_MEMORY_OFFSET+0x004033C,0x0000FF00
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS4                         IPU_MEMORY_OFFSET+0x004033C,0x000000FF
+
+#define SRM_CSI0_CPD_RS_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040340
+#define SRM_CSI0_CPD_RS_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040340,0x00000000
+#define SRM_CSI0_CPD_RS_2__FULL                                 IPU_MEMORY_OFFSET+0x0040340,0xffffffff
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS11                        IPU_MEMORY_OFFSET+0x0040340,0xFF000000
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS10                        IPU_MEMORY_OFFSET+0x0040340,0x00FF0000
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS9                         IPU_MEMORY_OFFSET+0x0040340,0x0000FF00
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS8                         IPU_MEMORY_OFFSET+0x0040340,0x000000FF
+
+#define SRM_CSI0_CPD_RS_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040344
+#define SRM_CSI0_CPD_RS_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040344,0x00000000
+#define SRM_CSI0_CPD_RS_3__FULL                                 IPU_MEMORY_OFFSET+0x0040344,0xffffffff
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS15                        IPU_MEMORY_OFFSET+0x0040344,0xFF000000
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS14                        IPU_MEMORY_OFFSET+0x0040344,0x00FF0000
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS13                        IPU_MEMORY_OFFSET+0x0040344,0x0000FF00
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS12                        IPU_MEMORY_OFFSET+0x0040344,0x000000FF
+
+#define SRM_CSI0_CPD_GRC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040348
+#define SRM_CSI0_CPD_GRC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040348,0x00000000
+#define SRM_CSI0_CPD_GRC_0__FULL                                IPU_MEMORY_OFFSET+0x0040348,0xffffffff
+#define SRM_CSI0_CPD_GRC_0__CSI0_CPD_GRC1                       IPU_MEMORY_OFFSET+0x0040348,0x01FF0000
+#define SRM_CSI0_CPD_GRC_0__CSI0_CPD_GRC0                       IPU_MEMORY_OFFSET+0x0040348,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_1__ADDR                                IPU_MEMORY_OFFSET+0x004034C
+#define SRM_CSI0_CPD_GRC_1__EMPTY                               IPU_MEMORY_OFFSET+0x004034C,0x00000000
+#define SRM_CSI0_CPD_GRC_1__FULL                                IPU_MEMORY_OFFSET+0x004034C,0xffffffff
+#define SRM_CSI0_CPD_GRC_1__CSI0_CPD_GRC3                       IPU_MEMORY_OFFSET+0x004034C,0x01FF0000
+#define SRM_CSI0_CPD_GRC_1__CSI0_CPD_GRC2                       IPU_MEMORY_OFFSET+0x004034C,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_2__ADDR                                IPU_MEMORY_OFFSET+0x0040350
+#define SRM_CSI0_CPD_GRC_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040350,0x00000000
+#define SRM_CSI0_CPD_GRC_2__FULL                                IPU_MEMORY_OFFSET+0x0040350,0xffffffff
+#define SRM_CSI0_CPD_GRC_2__CSI0_CPD_GRC5                       IPU_MEMORY_OFFSET+0x0040350,0x01FF0000
+#define SRM_CSI0_CPD_GRC_2__CSI0_CPD_GRC4                       IPU_MEMORY_OFFSET+0x0040350,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040354
+#define SRM_CSI0_CPD_GRC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040354,0x00000000
+#define SRM_CSI0_CPD_GRC_3__FULL                                IPU_MEMORY_OFFSET+0x0040354,0xffffffff
+#define SRM_CSI0_CPD_GRC_3__CSI0_CPD_GRC7                       IPU_MEMORY_OFFSET+0x0040354,0x01FF0000
+#define SRM_CSI0_CPD_GRC_3__CSI0_CPD_GRC6                       IPU_MEMORY_OFFSET+0x0040354,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040358
+#define SRM_CSI0_CPD_GRC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040358,0x00000000
+#define SRM_CSI0_CPD_GRC_4__FULL                                IPU_MEMORY_OFFSET+0x0040358,0xffffffff
+#define SRM_CSI0_CPD_GRC_4__CSI0_CPD_GRC9                       IPU_MEMORY_OFFSET+0x0040358,0x01FF0000
+#define SRM_CSI0_CPD_GRC_4__CSI0_CPD_GRC8                       IPU_MEMORY_OFFSET+0x0040358,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_5__ADDR                                IPU_MEMORY_OFFSET+0x004035C
+#define SRM_CSI0_CPD_GRC_5__EMPTY                               IPU_MEMORY_OFFSET+0x004035C,0x00000000
+#define SRM_CSI0_CPD_GRC_5__FULL                                IPU_MEMORY_OFFSET+0x004035C,0xffffffff
+#define SRM_CSI0_CPD_GRC_5__CSI0_CPD_GRC11                      IPU_MEMORY_OFFSET+0x004035C,0x01FF0000
+#define SRM_CSI0_CPD_GRC_5__CSI0_CPD_GRC10                      IPU_MEMORY_OFFSET+0x004035C,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_6__ADDR                                IPU_MEMORY_OFFSET+0x0040360
+#define SRM_CSI0_CPD_GRC_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040360,0x00000000
+#define SRM_CSI0_CPD_GRC_6__FULL                                IPU_MEMORY_OFFSET+0x0040360,0xffffffff
+#define SRM_CSI0_CPD_GRC_6__CSI0_CPD_GRC13                      IPU_MEMORY_OFFSET+0x0040360,0x01FF0000
+#define SRM_CSI0_CPD_GRC_6__CSI0_CPD_GRC12                      IPU_MEMORY_OFFSET+0x0040360,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040364
+#define SRM_CSI0_CPD_GRC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040364,0x00000000
+#define SRM_CSI0_CPD_GRC_7__FULL                                IPU_MEMORY_OFFSET+0x0040364,0xffffffff
+#define SRM_CSI0_CPD_GRC_7__CSI0_CPD_GRC15                      IPU_MEMORY_OFFSET+0x0040364,0x01FF0000
+#define SRM_CSI0_CPD_GRC_7__CSI0_CPD_GRC14                      IPU_MEMORY_OFFSET+0x0040364,0x000001FF
+
+#define SRM_CSI0_CPD_GRS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040368
+#define SRM_CSI0_CPD_GRS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040368,0x00000000
+#define SRM_CSI0_CPD_GRS_0__FULL                                IPU_MEMORY_OFFSET+0x0040368,0xffffffff
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS3                       IPU_MEMORY_OFFSET+0x0040368,0xFF000000
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS2                       IPU_MEMORY_OFFSET+0x0040368,0x00FF0000
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS1                       IPU_MEMORY_OFFSET+0x0040368,0x0000FF00
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS0                       IPU_MEMORY_OFFSET+0x0040368,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_1__ADDR                                IPU_MEMORY_OFFSET+0x004036C
+#define SRM_CSI0_CPD_GRS_1__EMPTY                               IPU_MEMORY_OFFSET+0x004036C,0x00000000
+#define SRM_CSI0_CPD_GRS_1__FULL                                IPU_MEMORY_OFFSET+0x004036C,0xffffffff
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS7                       IPU_MEMORY_OFFSET+0x004036C,0xFF000000
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS6                       IPU_MEMORY_OFFSET+0x004036C,0x00FF0000
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS5                       IPU_MEMORY_OFFSET+0x004036C,0x0000FF00
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS4                       IPU_MEMORY_OFFSET+0x004036C,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_2__ADDR                                IPU_MEMORY_OFFSET+0x0040370
+#define SRM_CSI0_CPD_GRS_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040370,0x00000000
+#define SRM_CSI0_CPD_GRS_2__FULL                                IPU_MEMORY_OFFSET+0x0040370,0xffffffff
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS11                      IPU_MEMORY_OFFSET+0x0040370,0xFF000000
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS10                      IPU_MEMORY_OFFSET+0x0040370,0x00FF0000
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS9                       IPU_MEMORY_OFFSET+0x0040370,0x0000FF00
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS8                       IPU_MEMORY_OFFSET+0x0040370,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040374
+#define SRM_CSI0_CPD_GRS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040374,0x00000000
+#define SRM_CSI0_CPD_GRS_3__FULL                                IPU_MEMORY_OFFSET+0x0040374,0xffffffff
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS15                      IPU_MEMORY_OFFSET+0x0040374,0xFF000000
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS14                      IPU_MEMORY_OFFSET+0x0040374,0x00FF0000
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS13                      IPU_MEMORY_OFFSET+0x0040374,0x0000FF00
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS12                      IPU_MEMORY_OFFSET+0x0040374,0x000000FF
+
+#define SRM_CSI0_CPD_GBC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040378
+#define SRM_CSI0_CPD_GBC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040378,0x00000000
+#define SRM_CSI0_CPD_GBC_0__FULL                                IPU_MEMORY_OFFSET+0x0040378,0xffffffff
+#define SRM_CSI0_CPD_GBC_0__CSI0_CPD_GBC1                       IPU_MEMORY_OFFSET+0x0040378,0x01FF0000
+#define SRM_CSI0_CPD_GBC_0__CSI0_CPD_GBC0                       IPU_MEMORY_OFFSET+0x0040378,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_1__ADDR                                IPU_MEMORY_OFFSET+0x004037C
+#define SRM_CSI0_CPD_GBC_1__EMPTY                               IPU_MEMORY_OFFSET+0x004037C,0x00000000
+#define SRM_CSI0_CPD_GBC_1__FULL                                IPU_MEMORY_OFFSET+0x004037C,0xffffffff
+#define SRM_CSI0_CPD_GBC_1__CSI0_CPD_GBC3                       IPU_MEMORY_OFFSET+0x004037C,0x01FF0000
+#define SRM_CSI0_CPD_GBC_1__CSI0_CPD_GBC2                       IPU_MEMORY_OFFSET+0x004037C,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_2__ADDR                                IPU_MEMORY_OFFSET+0x0040380
+#define SRM_CSI0_CPD_GBC_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040380,0x00000000
+#define SRM_CSI0_CPD_GBC_2__FULL                                IPU_MEMORY_OFFSET+0x0040380,0xffffffff
+#define SRM_CSI0_CPD_GBC_2__CSI0_CPD_GBC5                       IPU_MEMORY_OFFSET+0x0040380,0x01FF0000
+#define SRM_CSI0_CPD_GBC_2__CSI0_CPD_GBC4                       IPU_MEMORY_OFFSET+0x0040380,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040384
+#define SRM_CSI0_CPD_GBC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040384,0x00000000
+#define SRM_CSI0_CPD_GBC_3__FULL                                IPU_MEMORY_OFFSET+0x0040384,0xffffffff
+#define SRM_CSI0_CPD_GBC_3__CSI0_CPD_GBC7                       IPU_MEMORY_OFFSET+0x0040384,0x01FF0000
+#define SRM_CSI0_CPD_GBC_3__CSI0_CPD_GBC6                       IPU_MEMORY_OFFSET+0x0040384,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040388
+#define SRM_CSI0_CPD_GBC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040388,0x00000000
+#define SRM_CSI0_CPD_GBC_4__FULL                                IPU_MEMORY_OFFSET+0x0040388,0xffffffff
+#define SRM_CSI0_CPD_GBC_4__CSI0_CPD_GBC9                       IPU_MEMORY_OFFSET+0x0040388,0x01FF0000
+#define SRM_CSI0_CPD_GBC_4__CSI0_CPD_GBC8                       IPU_MEMORY_OFFSET+0x0040388,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_5__ADDR                                IPU_MEMORY_OFFSET+0x004038C
+#define SRM_CSI0_CPD_GBC_5__EMPTY                               IPU_MEMORY_OFFSET+0x004038C,0x00000000
+#define SRM_CSI0_CPD_GBC_5__FULL                                IPU_MEMORY_OFFSET+0x004038C,0xffffffff
+#define SRM_CSI0_CPD_GBC_5__CSI0_CPD_GBC11                      IPU_MEMORY_OFFSET+0x004038C,0x01FF0000
+#define SRM_CSI0_CPD_GBC_5__CSI0_CPD_GBC10                      IPU_MEMORY_OFFSET+0x004038C,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_6__ADDR                                IPU_MEMORY_OFFSET+0x0040390
+#define SRM_CSI0_CPD_GBC_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040390,0x00000000
+#define SRM_CSI0_CPD_GBC_6__FULL                                IPU_MEMORY_OFFSET+0x0040390,0xffffffff
+#define SRM_CSI0_CPD_GBC_6__CSI0_CPD_GBC13                      IPU_MEMORY_OFFSET+0x0040390,0x01FF0000
+#define SRM_CSI0_CPD_GBC_6__CSI0_CPD_GBC12                      IPU_MEMORY_OFFSET+0x0040390,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040394
+#define SRM_CSI0_CPD_GBC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040394,0x00000000
+#define SRM_CSI0_CPD_GBC_7__FULL                                IPU_MEMORY_OFFSET+0x0040394,0xffffffff
+#define SRM_CSI0_CPD_GBC_7__CSI0_CPD_GBC15                      IPU_MEMORY_OFFSET+0x0040394,0x01FF0000
+#define SRM_CSI0_CPD_GBC_7__CSI0_CPD_GBC14                      IPU_MEMORY_OFFSET+0x0040394,0x000001FF
+
+#define SRM_CSI0_CPD_GBS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040398
+#define SRM_CSI0_CPD_GBS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040398,0x00000000
+#define SRM_CSI0_CPD_GBS_0__FULL                                IPU_MEMORY_OFFSET+0x0040398,0xffffffff
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS3                       IPU_MEMORY_OFFSET+0x0040398,0xFF000000
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS2                       IPU_MEMORY_OFFSET+0x0040398,0x00FF0000
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS1                       IPU_MEMORY_OFFSET+0x0040398,0x0000FF00
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS0                       IPU_MEMORY_OFFSET+0x0040398,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_1__ADDR                                IPU_MEMORY_OFFSET+0x004039C
+#define SRM_CSI0_CPD_GBS_1__EMPTY                               IPU_MEMORY_OFFSET+0x004039C,0x00000000
+#define SRM_CSI0_CPD_GBS_1__FULL                                IPU_MEMORY_OFFSET+0x004039C,0xffffffff
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS7                       IPU_MEMORY_OFFSET+0x004039C,0xFF000000
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS6                       IPU_MEMORY_OFFSET+0x004039C,0x00FF0000
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS5                       IPU_MEMORY_OFFSET+0x004039C,0x0000FF00
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS4                       IPU_MEMORY_OFFSET+0x004039C,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_2__ADDR                                IPU_MEMORY_OFFSET+0x00403A0
+#define SRM_CSI0_CPD_GBS_2__EMPTY                               IPU_MEMORY_OFFSET+0x00403A0,0x00000000
+#define SRM_CSI0_CPD_GBS_2__FULL                                IPU_MEMORY_OFFSET+0x00403A0,0xffffffff
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS11                      IPU_MEMORY_OFFSET+0x00403A0,0xFF000000
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS10                      IPU_MEMORY_OFFSET+0x00403A0,0x00FF0000
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS9                       IPU_MEMORY_OFFSET+0x00403A0,0x0000FF00
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS8                       IPU_MEMORY_OFFSET+0x00403A0,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_3__ADDR                                IPU_MEMORY_OFFSET+0x00403A4
+#define SRM_CSI0_CPD_GBS_3__EMPTY                               IPU_MEMORY_OFFSET+0x00403A4,0x00000000
+#define SRM_CSI0_CPD_GBS_3__FULL                                IPU_MEMORY_OFFSET+0x00403A4,0xffffffff
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS15                      IPU_MEMORY_OFFSET+0x00403A4,0xFF000000
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS14                      IPU_MEMORY_OFFSET+0x00403A4,0x00FF0000
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS13                      IPU_MEMORY_OFFSET+0x00403A4,0x0000FF00
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS12                      IPU_MEMORY_OFFSET+0x00403A4,0x000000FF
+
+#define SRM_CSI0_CPD_BC_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403A8
+#define SRM_CSI0_CPD_BC_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403A8,0x00000000
+#define SRM_CSI0_CPD_BC_0__FULL                                 IPU_MEMORY_OFFSET+0x00403A8,0xffffffff
+#define SRM_CSI0_CPD_BC_0__CSI0_CPD_BC1                         IPU_MEMORY_OFFSET+0x00403A8,0x01FF0000
+#define SRM_CSI0_CPD_BC_0__CSI0_CPD_BC0                         IPU_MEMORY_OFFSET+0x00403A8,0x000001FF
+
+#define SRM_CSI0_CPD_BC_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403AC
+#define SRM_CSI0_CPD_BC_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403AC,0x00000000
+#define SRM_CSI0_CPD_BC_1__FULL                                 IPU_MEMORY_OFFSET+0x00403AC,0xffffffff
+#define SRM_CSI0_CPD_BC_1__CSI0_CPD_BC3                         IPU_MEMORY_OFFSET+0x00403AC,0x01FF0000
+#define SRM_CSI0_CPD_BC_1__CSI0_CPD_BC2                         IPU_MEMORY_OFFSET+0x00403AC,0x000001FF
+
+#define SRM_CSI0_CPD_BC_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403B0
+#define SRM_CSI0_CPD_BC_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403B0,0x00000000
+#define SRM_CSI0_CPD_BC_2__FULL                                 IPU_MEMORY_OFFSET+0x00403B0,0xffffffff
+#define SRM_CSI0_CPD_BC_2__CSI0_CPD_BC5                         IPU_MEMORY_OFFSET+0x00403B0,0x01FF0000
+#define SRM_CSI0_CPD_BC_2__CSI0_CPD_BC4                         IPU_MEMORY_OFFSET+0x00403B0,0x000001FF
+
+#define SRM_CSI0_CPD_BC_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403B4
+#define SRM_CSI0_CPD_BC_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403B4,0x00000000
+#define SRM_CSI0_CPD_BC_3__FULL                                 IPU_MEMORY_OFFSET+0x00403B4,0xffffffff
+#define SRM_CSI0_CPD_BC_3__CSI0_CPD_BC7                         IPU_MEMORY_OFFSET+0x00403B4,0x01FF0000
+#define SRM_CSI0_CPD_BC_3__CSI0_CPD_BC6                         IPU_MEMORY_OFFSET+0x00403B4,0x000001FF
+
+#define SRM_CSI0_CPD_BC_4__ADDR                                 IPU_MEMORY_OFFSET+0x00403B8
+#define SRM_CSI0_CPD_BC_4__EMPTY                                IPU_MEMORY_OFFSET+0x00403B8,0x00000000
+#define SRM_CSI0_CPD_BC_4__FULL                                 IPU_MEMORY_OFFSET+0x00403B8,0xffffffff
+#define SRM_CSI0_CPD_BC_4__CSI0_CPD_BC9                         IPU_MEMORY_OFFSET+0x00403B8,0x01FF0000
+#define SRM_CSI0_CPD_BC_4__CSI0_CPD_BC8                         IPU_MEMORY_OFFSET+0x00403B8,0x000001FF
+
+#define SRM_CSI0_CPD_BC_5__ADDR                                 IPU_MEMORY_OFFSET+0x00403BC
+#define SRM_CSI0_CPD_BC_5__EMPTY                                IPU_MEMORY_OFFSET+0x00403BC,0x00000000
+#define SRM_CSI0_CPD_BC_5__FULL                                 IPU_MEMORY_OFFSET+0x00403BC,0xffffffff
+#define SRM_CSI0_CPD_BC_5__CSI0_CPD_BC11                        IPU_MEMORY_OFFSET+0x00403BC,0x01FF0000
+#define SRM_CSI0_CPD_BC_5__CSI0_CPD_BC10                        IPU_MEMORY_OFFSET+0x00403BC,0x000001FF
+
+#define SRM_CSI0_CPD_BC_6__ADDR                                 IPU_MEMORY_OFFSET+0x00403C0
+#define SRM_CSI0_CPD_BC_6__EMPTY                                IPU_MEMORY_OFFSET+0x00403C0,0x00000000
+#define SRM_CSI0_CPD_BC_6__FULL                                 IPU_MEMORY_OFFSET+0x00403C0,0xffffffff
+#define SRM_CSI0_CPD_BC_6__CSI0_CPD_BC13                        IPU_MEMORY_OFFSET+0x00403C0,0x01FF0000
+#define SRM_CSI0_CPD_BC_6__CSI0_CPD_BC12                        IPU_MEMORY_OFFSET+0x00403C0,0x000001FF
+
+#define SRM_CSI0_CPD_BC_7__ADDR                                 IPU_MEMORY_OFFSET+0x00403C4
+#define SRM_CSI0_CPD_BC_7__EMPTY                                IPU_MEMORY_OFFSET+0x00403C4,0x00000000
+#define SRM_CSI0_CPD_BC_7__FULL                                 IPU_MEMORY_OFFSET+0x00403C4,0xffffffff
+#define SRM_CSI0_CPD_BC_7__CSI0_CPD_BC15                        IPU_MEMORY_OFFSET+0x00403C4,0x01FF0000
+#define SRM_CSI0_CPD_BC_7__CSI0_CPD_BC14                        IPU_MEMORY_OFFSET+0x00403C4,0x000001FF
+
+#define SRM_CSI0_CPD_BS_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403C8
+#define SRM_CSI0_CPD_BS_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403C8,0x00000000
+#define SRM_CSI0_CPD_BS_0__FULL                                 IPU_MEMORY_OFFSET+0x00403C8,0xffffffff
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS3                         IPU_MEMORY_OFFSET+0x00403C8,0xFF000000
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS2                         IPU_MEMORY_OFFSET+0x00403C8,0x00FF0000
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS1                         IPU_MEMORY_OFFSET+0x00403C8,0x0000FF00
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS0                         IPU_MEMORY_OFFSET+0x00403C8,0x000000FF
+
+#define SRM_CSI0_CPD_BS_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403CC
+#define SRM_CSI0_CPD_BS_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403CC,0x00000000
+#define SRM_CSI0_CPD_BS_1__FULL                                 IPU_MEMORY_OFFSET+0x00403CC,0xffffffff
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS7                         IPU_MEMORY_OFFSET+0x00403CC,0xFF000000
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS6                         IPU_MEMORY_OFFSET+0x00403CC,0x00FF0000
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS5                         IPU_MEMORY_OFFSET+0x00403CC,0x0000FF00
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS4                         IPU_MEMORY_OFFSET+0x00403CC,0x000000FF
+
+#define SRM_CSI0_CPD_BS_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403D0
+#define SRM_CSI0_CPD_BS_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403D0,0x00000000
+#define SRM_CSI0_CPD_BS_2__FULL                                 IPU_MEMORY_OFFSET+0x00403D0,0xffffffff
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS11                        IPU_MEMORY_OFFSET+0x00403D0,0xFF000000
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS10                        IPU_MEMORY_OFFSET+0x00403D0,0x00FF0000
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS9                         IPU_MEMORY_OFFSET+0x00403D0,0x0000FF00
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS8                         IPU_MEMORY_OFFSET+0x00403D0,0x000000FF
+
+#define SRM_CSI0_CPD_BS_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403D4
+#define SRM_CSI0_CPD_BS_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403D4,0x00000000
+#define SRM_CSI0_CPD_BS_3__FULL                                 IPU_MEMORY_OFFSET+0x00403D4,0xffffffff
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS15                        IPU_MEMORY_OFFSET+0x00403D4,0xFF000000
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS14                        IPU_MEMORY_OFFSET+0x00403D4,0x00FF0000
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS13                        IPU_MEMORY_OFFSET+0x00403D4,0x0000FF00
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS12                        IPU_MEMORY_OFFSET+0x00403D4,0x000000FF
+
+#define SRM_CSI0_CPD_OFFSET1__ADDR                              IPU_MEMORY_OFFSET+0x00403D8
+#define SRM_CSI0_CPD_OFFSET1__EMPTY                             IPU_MEMORY_OFFSET+0x00403D8,0x00000000
+#define SRM_CSI0_CPD_OFFSET1__FULL                              IPU_MEMORY_OFFSET+0x00403D8,0xffffffff
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_B_OFFSET                 IPU_MEMORY_OFFSET+0x00403D8,0x3FF00000
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_GB_OFFSET                IPU_MEMORY_OFFSET+0x00403D8,0x000FFC00
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_GR_OFFSET                IPU_MEMORY_OFFSET+0x00403D8,0x000003FF
+
+#define SRM_CSI0_CPD_OFFSET2__ADDR                              IPU_MEMORY_OFFSET+0x00403DC
+#define SRM_CSI0_CPD_OFFSET2__EMPTY                             IPU_MEMORY_OFFSET+0x00403DC,0x00000000
+#define SRM_CSI0_CPD_OFFSET2__FULL                              IPU_MEMORY_OFFSET+0x00403DC,0xffffffff
+#define SRM_CSI0_CPD_OFFSET2__CSI0_CPD_R_OFFSET                 IPU_MEMORY_OFFSET+0x00403DC,0x000003FF
+
+#define SRM_CSI1_CPD_CTRL__ADDR                                 IPU_MEMORY_OFFSET+0x00403E0
+#define SRM_CSI1_CPD_CTRL__EMPTY                                IPU_MEMORY_OFFSET+0x00403E0,0x00000000
+#define SRM_CSI1_CPD_CTRL__FULL                                 IPU_MEMORY_OFFSET+0x00403E0,0xffffffff
+#define SRM_CSI1_CPD_CTRL__CSI1_CPD                             IPU_MEMORY_OFFSET+0x00403E0,0x0000001C
+#define SRM_CSI1_CPD_CTRL__CSI1_RED_ROW_BEGIN                   IPU_MEMORY_OFFSET+0x00403E0,0x00000002
+#define SRM_CSI1_CPD_CTRL__CSI1_GREEN_P_BEGIN                   IPU_MEMORY_OFFSET+0x00403E0,0x00000001
+
+#define SRM_CSI1_CPD_RC_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403E4
+#define SRM_CSI1_CPD_RC_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403E4,0x00000000
+#define SRM_CSI1_CPD_RC_0__FULL                                 IPU_MEMORY_OFFSET+0x00403E4,0xffffffff
+#define SRM_CSI1_CPD_RC_0__CSI1_CPD_RC_1                        IPU_MEMORY_OFFSET+0x00403E4,0x01FF0000
+#define SRM_CSI1_CPD_RC_0__CSI1_CPD_RC_0                        IPU_MEMORY_OFFSET+0x00403E4,0x000001FF
+
+#define SRM_CSI1_CPD_RC_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403E8
+#define SRM_CSI1_CPD_RC_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403E8,0x00000000
+#define SRM_CSI1_CPD_RC_1__FULL                                 IPU_MEMORY_OFFSET+0x00403E8,0xffffffff
+#define SRM_CSI1_CPD_RC_1__CSI1_CPD_RC_3                        IPU_MEMORY_OFFSET+0x00403E8,0x01FF0000
+#define SRM_CSI1_CPD_RC_1__CSI1_CPD_RC_2                        IPU_MEMORY_OFFSET+0x00403E8,0x000001FF
+
+#define SRM_CSI1_CPD_RC_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403EC
+#define SRM_CSI1_CPD_RC_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403EC,0x00000000
+#define SRM_CSI1_CPD_RC_2__FULL                                 IPU_MEMORY_OFFSET+0x00403EC,0xffffffff
+#define SRM_CSI1_CPD_RC_2__CSI1_CPD_RC_5                        IPU_MEMORY_OFFSET+0x00403EC,0x01FF0000
+#define SRM_CSI1_CPD_RC_2__CSI1_CPD_RC_4                        IPU_MEMORY_OFFSET+0x00403EC,0x000001FF
+
+#define SRM_CSI1_CPD_RC_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403F0
+#define SRM_CSI1_CPD_RC_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403F0,0x00000000
+#define SRM_CSI1_CPD_RC_3__FULL                                 IPU_MEMORY_OFFSET+0x00403F0,0xffffffff
+#define SRM_CSI1_CPD_RC_3__CSI1_CPD_RC_7                        IPU_MEMORY_OFFSET+0x00403F0,0x01FF0000
+#define SRM_CSI1_CPD_RC_3__CSI1_CPD_RC_6                        IPU_MEMORY_OFFSET+0x00403F0,0x000001FF
+
+#define SRM_CSI1_CPD_RC_4__ADDR                                 IPU_MEMORY_OFFSET+0x00403F4
+#define SRM_CSI1_CPD_RC_4__EMPTY                                IPU_MEMORY_OFFSET+0x00403F4,0x00000000
+#define SRM_CSI1_CPD_RC_4__FULL                                 IPU_MEMORY_OFFSET+0x00403F4,0xffffffff
+#define SRM_CSI1_CPD_RC_4__CSI1_CPD_RC_9                        IPU_MEMORY_OFFSET+0x00403F4,0x01FF0000
+#define SRM_CSI1_CPD_RC_4__CSI1_CPD_RC_8                        IPU_MEMORY_OFFSET+0x00403F4,0x000001FF
+
+#define SRM_CSI1_CPD_RC_5__ADDR                                 IPU_MEMORY_OFFSET+0x00403F8
+#define SRM_CSI1_CPD_RC_5__EMPTY                                IPU_MEMORY_OFFSET+0x00403F8,0x00000000
+#define SRM_CSI1_CPD_RC_5__FULL                                 IPU_MEMORY_OFFSET+0x00403F8,0xffffffff
+#define SRM_CSI1_CPD_RC_5__CSI1_CPD_RC_11                       IPU_MEMORY_OFFSET+0x00403F8,0x01FF0000
+#define SRM_CSI1_CPD_RC_5__CSI1_CPD_RC_10                       IPU_MEMORY_OFFSET+0x00403F8,0x000001FF
+
+#define SRM_CSI1_CPD_RC_6__ADDR                                 IPU_MEMORY_OFFSET+0x00403FC
+#define SRM_CSI1_CPD_RC_6__EMPTY                                IPU_MEMORY_OFFSET+0x00403FC,0x00000000
+#define SRM_CSI1_CPD_RC_6__FULL                                 IPU_MEMORY_OFFSET+0x00403FC,0xffffffff
+#define SRM_CSI1_CPD_RC_6__CSI1_CPD_RC_13                       IPU_MEMORY_OFFSET+0x00403FC,0x01FF0000
+#define SRM_CSI1_CPD_RC_6__CSI1_CPD_RC_12                       IPU_MEMORY_OFFSET+0x00403FC,0x000001FF
+
+#define SRM_CSI1_CPD_RC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040400
+#define SRM_CSI1_CPD_RC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040400,0x00000000
+#define SRM_CSI1_CPD_RC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040400,0xffffffff
+#define SRM_CSI1_CPD_RC_7__CSI1_CPD_RC_15                       IPU_MEMORY_OFFSET+0x0040400,0x01FF0000
+#define SRM_CSI1_CPD_RC_7__CSI1_CPD_RC_14                       IPU_MEMORY_OFFSET+0x0040400,0x000001FF
+
+#define SRM_CSI1_CPD_RS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040404
+#define SRM_CSI1_CPD_RS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040404,0x00000000
+#define SRM_CSI1_CPD_RS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040404,0xffffffff
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS3                         IPU_MEMORY_OFFSET+0x0040404,0xFF000000
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS2                         IPU_MEMORY_OFFSET+0x0040404,0x00FF0000
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS1                         IPU_MEMORY_OFFSET+0x0040404,0x0000FF00
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS0                         IPU_MEMORY_OFFSET+0x0040404,0x000000FF
+
+#define SRM_CSI1_CPD_RS_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040408
+#define SRM_CSI1_CPD_RS_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040408,0x00000000
+#define SRM_CSI1_CPD_RS_1__FULL                                 IPU_MEMORY_OFFSET+0x0040408,0xffffffff
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS7                         IPU_MEMORY_OFFSET+0x0040408,0xFF000000
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS6                         IPU_MEMORY_OFFSET+0x0040408,0x00FF0000
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS5                         IPU_MEMORY_OFFSET+0x0040408,0x0000FF00
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS4                         IPU_MEMORY_OFFSET+0x0040408,0x000000FF
+
+#define SRM_CSI1_CPD_RS_2__ADDR                                 IPU_MEMORY_OFFSET+0x004040C
+#define SRM_CSI1_CPD_RS_2__EMPTY                                IPU_MEMORY_OFFSET+0x004040C,0x00000000
+#define SRM_CSI1_CPD_RS_2__FULL                                 IPU_MEMORY_OFFSET+0x004040C,0xffffffff
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS11                        IPU_MEMORY_OFFSET+0x004040C,0xFF000000
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS10                        IPU_MEMORY_OFFSET+0x004040C,0x00FF0000
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS9                         IPU_MEMORY_OFFSET+0x004040C,0x0000FF00
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS8                         IPU_MEMORY_OFFSET+0x004040C,0x000000FF
+
+#define SRM_CSI1_CPD_RS_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040410
+#define SRM_CSI1_CPD_RS_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040410,0x00000000
+#define SRM_CSI1_CPD_RS_3__FULL                                 IPU_MEMORY_OFFSET+0x0040410,0xffffffff
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS15                        IPU_MEMORY_OFFSET+0x0040410,0xFF000000
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS14                        IPU_MEMORY_OFFSET+0x0040410,0x00FF0000
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS13                        IPU_MEMORY_OFFSET+0x0040410,0x0000FF00
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS12                        IPU_MEMORY_OFFSET+0x0040410,0x000000FF
+
+#define SRM_CSI1_CPD_GRC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040414
+#define SRM_CSI1_CPD_GRC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040414,0x00000000
+#define SRM_CSI1_CPD_GRC_0__FULL                                IPU_MEMORY_OFFSET+0x0040414,0xffffffff
+#define SRM_CSI1_CPD_GRC_0__CSI1_CPD_GRC1                       IPU_MEMORY_OFFSET+0x0040414,0x01FF0000
+#define SRM_CSI1_CPD_GRC_0__CSI1_CPD_GRC0                       IPU_MEMORY_OFFSET+0x0040414,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040418
+#define SRM_CSI1_CPD_GRC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040418,0x00000000
+#define SRM_CSI1_CPD_GRC_1__FULL                                IPU_MEMORY_OFFSET+0x0040418,0xffffffff
+#define SRM_CSI1_CPD_GRC_1__CSI1_CPD_GRC3                       IPU_MEMORY_OFFSET+0x0040418,0x01FF0000
+#define SRM_CSI1_CPD_GRC_1__CSI1_CPD_GRC2                       IPU_MEMORY_OFFSET+0x0040418,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_2__ADDR                                IPU_MEMORY_OFFSET+0x004041C
+#define SRM_CSI1_CPD_GRC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004041C,0x00000000
+#define SRM_CSI1_CPD_GRC_2__FULL                                IPU_MEMORY_OFFSET+0x004041C,0xffffffff
+#define SRM_CSI1_CPD_GRC_2__CSI1_CPD_GRC5                       IPU_MEMORY_OFFSET+0x004041C,0x01FF0000
+#define SRM_CSI1_CPD_GRC_2__CSI1_CPD_GRC4                       IPU_MEMORY_OFFSET+0x004041C,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040420
+#define SRM_CSI1_CPD_GRC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040420,0x00000000
+#define SRM_CSI1_CPD_GRC_3__FULL                                IPU_MEMORY_OFFSET+0x0040420,0xffffffff
+#define SRM_CSI1_CPD_GRC_3__CSI1_CPD_GRC7                       IPU_MEMORY_OFFSET+0x0040420,0x01FF0000
+#define SRM_CSI1_CPD_GRC_3__CSI1_CPD_GRC6                       IPU_MEMORY_OFFSET+0x0040420,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040424
+#define SRM_CSI1_CPD_GRC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040424,0x00000000
+#define SRM_CSI1_CPD_GRC_4__FULL                                IPU_MEMORY_OFFSET+0x0040424,0xffffffff
+#define SRM_CSI1_CPD_GRC_4__CSI1_CPD_GRC9                       IPU_MEMORY_OFFSET+0x0040424,0x01FF0000
+#define SRM_CSI1_CPD_GRC_4__CSI1_CPD_GRC8                       IPU_MEMORY_OFFSET+0x0040424,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_5__ADDR                                IPU_MEMORY_OFFSET+0x0040428
+#define SRM_CSI1_CPD_GRC_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040428,0x00000000
+#define SRM_CSI1_CPD_GRC_5__FULL                                IPU_MEMORY_OFFSET+0x0040428,0xffffffff
+#define SRM_CSI1_CPD_GRC_5__CSI1_CPD_GRC11                      IPU_MEMORY_OFFSET+0x0040428,0x01FF0000
+#define SRM_CSI1_CPD_GRC_5__CSI1_CPD_GRC10                      IPU_MEMORY_OFFSET+0x0040428,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_6__ADDR                                IPU_MEMORY_OFFSET+0x004042C
+#define SRM_CSI1_CPD_GRC_6__EMPTY                               IPU_MEMORY_OFFSET+0x004042C,0x00000000
+#define SRM_CSI1_CPD_GRC_6__FULL                                IPU_MEMORY_OFFSET+0x004042C,0xffffffff
+#define SRM_CSI1_CPD_GRC_6__CSI1_CPD_GRC13                      IPU_MEMORY_OFFSET+0x004042C,0x01FF0000
+#define SRM_CSI1_CPD_GRC_6__CSI1_CPD_GRC12                      IPU_MEMORY_OFFSET+0x004042C,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040430
+#define SRM_CSI1_CPD_GRC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040430,0x00000000
+#define SRM_CSI1_CPD_GRC_7__FULL                                IPU_MEMORY_OFFSET+0x0040430,0xffffffff
+#define SRM_CSI1_CPD_GRC_7__CSI1_CPD_GRC15                      IPU_MEMORY_OFFSET+0x0040430,0x01FF0000
+#define SRM_CSI1_CPD_GRC_7__CSI1_CPD_GRC14                      IPU_MEMORY_OFFSET+0x0040430,0x000001FF
+
+#define SRM_CSI1_CPD_GRS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040434
+#define SRM_CSI1_CPD_GRS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040434,0x00000000
+#define SRM_CSI1_CPD_GRS_0__FULL                                IPU_MEMORY_OFFSET+0x0040434,0xffffffff
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS3                       IPU_MEMORY_OFFSET+0x0040434,0xFF000000
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS2                       IPU_MEMORY_OFFSET+0x0040434,0x00FF0000
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS1                       IPU_MEMORY_OFFSET+0x0040434,0x0000FF00
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS0                       IPU_MEMORY_OFFSET+0x0040434,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_1__ADDR                                IPU_MEMORY_OFFSET+0x0040438
+#define SRM_CSI1_CPD_GRS_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040438,0x00000000
+#define SRM_CSI1_CPD_GRS_1__FULL                                IPU_MEMORY_OFFSET+0x0040438,0xffffffff
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS7                       IPU_MEMORY_OFFSET+0x0040438,0xFF000000
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS6                       IPU_MEMORY_OFFSET+0x0040438,0x00FF0000
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS5                       IPU_MEMORY_OFFSET+0x0040438,0x0000FF00
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS4                       IPU_MEMORY_OFFSET+0x0040438,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_2__ADDR                                IPU_MEMORY_OFFSET+0x004043C
+#define SRM_CSI1_CPD_GRS_2__EMPTY                               IPU_MEMORY_OFFSET+0x004043C,0x00000000
+#define SRM_CSI1_CPD_GRS_2__FULL                                IPU_MEMORY_OFFSET+0x004043C,0xffffffff
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS11                      IPU_MEMORY_OFFSET+0x004043C,0xFF000000
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS10                      IPU_MEMORY_OFFSET+0x004043C,0x00FF0000
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS9                       IPU_MEMORY_OFFSET+0x004043C,0x0000FF00
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS8                       IPU_MEMORY_OFFSET+0x004043C,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040440
+#define SRM_CSI1_CPD_GRS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040440,0x00000000
+#define SRM_CSI1_CPD_GRS_3__FULL                                IPU_MEMORY_OFFSET+0x0040440,0xffffffff
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS15                      IPU_MEMORY_OFFSET+0x0040440,0xFF000000
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS14                      IPU_MEMORY_OFFSET+0x0040440,0x00FF0000
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS13                      IPU_MEMORY_OFFSET+0x0040440,0x0000FF00
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS12                      IPU_MEMORY_OFFSET+0x0040440,0x000000FF
+
+#define SRM_CSI1_CPD_GBC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040444
+#define SRM_CSI1_CPD_GBC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040444,0x00000000
+#define SRM_CSI1_CPD_GBC_0__FULL                                IPU_MEMORY_OFFSET+0x0040444,0xffffffff
+#define SRM_CSI1_CPD_GBC_0__CSI1_CPD_GBC1                       IPU_MEMORY_OFFSET+0x0040444,0x01FF0000
+#define SRM_CSI1_CPD_GBC_0__CSI1_CPD_GBC0                       IPU_MEMORY_OFFSET+0x0040444,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040448
+#define SRM_CSI1_CPD_GBC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040448,0x00000000
+#define SRM_CSI1_CPD_GBC_1__FULL                                IPU_MEMORY_OFFSET+0x0040448,0xffffffff
+#define SRM_CSI1_CPD_GBC_1__CSI1_CPD_GBC3                       IPU_MEMORY_OFFSET+0x0040448,0x01FF0000
+#define SRM_CSI1_CPD_GBC_1__CSI1_CPD_GBC2                       IPU_MEMORY_OFFSET+0x0040448,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_2__ADDR                                IPU_MEMORY_OFFSET+0x004044C
+#define SRM_CSI1_CPD_GBC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004044C,0x00000000
+#define SRM_CSI1_CPD_GBC_2__FULL                                IPU_MEMORY_OFFSET+0x004044C,0xffffffff
+#define SRM_CSI1_CPD_GBC_2__CSI1_CPD_GBC5                       IPU_MEMORY_OFFSET+0x004044C,0x01FF0000
+#define SRM_CSI1_CPD_GBC_2__CSI1_CPD_GBC4                       IPU_MEMORY_OFFSET+0x004044C,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040450
+#define SRM_CSI1_CPD_GBC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040450,0x00000000
+#define SRM_CSI1_CPD_GBC_3__FULL                                IPU_MEMORY_OFFSET+0x0040450,0xffffffff
+#define SRM_CSI1_CPD_GBC_3__CSI1_CPD_GBC7                       IPU_MEMORY_OFFSET+0x0040450,0x01FF0000
+#define SRM_CSI1_CPD_GBC_3__CSI1_CPD_GBC6                       IPU_MEMORY_OFFSET+0x0040450,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040454
+#define SRM_CSI1_CPD_GBC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040454,0x00000000
+#define SRM_CSI1_CPD_GBC_4__FULL                                IPU_MEMORY_OFFSET+0x0040454,0xffffffff
+#define SRM_CSI1_CPD_GBC_4__CSI1_CPD_GBC9                       IPU_MEMORY_OFFSET+0x0040454,0x01FF0000
+#define SRM_CSI1_CPD_GBC_4__CSI1_CPD_GBC8                       IPU_MEMORY_OFFSET+0x0040454,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_5__ADDR                                IPU_MEMORY_OFFSET+0x0040458
+#define SRM_CSI1_CPD_GBC_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040458,0x00000000
+#define SRM_CSI1_CPD_GBC_5__FULL                                IPU_MEMORY_OFFSET+0x0040458,0xffffffff
+#define SRM_CSI1_CPD_GBC_5__CSI1_CPD_GBC11                      IPU_MEMORY_OFFSET+0x0040458,0x01FF0000
+#define SRM_CSI1_CPD_GBC_5__CSI1_CPD_GBC10                      IPU_MEMORY_OFFSET+0x0040458,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_6__ADDR                                IPU_MEMORY_OFFSET+0x004045C
+#define SRM_CSI1_CPD_GBC_6__EMPTY                               IPU_MEMORY_OFFSET+0x004045C,0x00000000
+#define SRM_CSI1_CPD_GBC_6__FULL                                IPU_MEMORY_OFFSET+0x004045C,0xffffffff
+#define SRM_CSI1_CPD_GBC_6__CSI1_CPD_GBC13                      IPU_MEMORY_OFFSET+0x004045C,0x01FF0000
+#define SRM_CSI1_CPD_GBC_6__CSI1_CPD_GBC12                      IPU_MEMORY_OFFSET+0x004045C,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040460
+#define SRM_CSI1_CPD_GBC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040460,0x00000000
+#define SRM_CSI1_CPD_GBC_7__FULL                                IPU_MEMORY_OFFSET+0x0040460,0xffffffff
+#define SRM_CSI1_CPD_GBC_7__CSI1_CPD_GBC15                      IPU_MEMORY_OFFSET+0x0040460,0x01FF0000
+#define SRM_CSI1_CPD_GBC_7__CSI1_CPD_GBC14                      IPU_MEMORY_OFFSET+0x0040460,0x000001FF
+
+#define SRM_CSI1_CPD_GBS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040464
+#define SRM_CSI1_CPD_GBS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040464,0x00000000
+#define SRM_CSI1_CPD_GBS_0__FULL                                IPU_MEMORY_OFFSET+0x0040464,0xffffffff
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS3                       IPU_MEMORY_OFFSET+0x0040464,0xFF000000
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS2                       IPU_MEMORY_OFFSET+0x0040464,0x00FF0000
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS1                       IPU_MEMORY_OFFSET+0x0040464,0x0000FF00
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS0                       IPU_MEMORY_OFFSET+0x0040464,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_1__ADDR                                IPU_MEMORY_OFFSET+0x0040468
+#define SRM_CSI1_CPD_GBS_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040468,0x00000000
+#define SRM_CSI1_CPD_GBS_1__FULL                                IPU_MEMORY_OFFSET+0x0040468,0xffffffff
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS7                       IPU_MEMORY_OFFSET+0x0040468,0xFF000000
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS6                       IPU_MEMORY_OFFSET+0x0040468,0x00FF0000
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS5                       IPU_MEMORY_OFFSET+0x0040468,0x0000FF00
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS4                       IPU_MEMORY_OFFSET+0x0040468,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_2__ADDR                                IPU_MEMORY_OFFSET+0x004046C
+#define SRM_CSI1_CPD_GBS_2__EMPTY                               IPU_MEMORY_OFFSET+0x004046C,0x00000000
+#define SRM_CSI1_CPD_GBS_2__FULL                                IPU_MEMORY_OFFSET+0x004046C,0xffffffff
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS11                      IPU_MEMORY_OFFSET+0x004046C,0xFF000000
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS10                      IPU_MEMORY_OFFSET+0x004046C,0x00FF0000
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS9                       IPU_MEMORY_OFFSET+0x004046C,0x0000FF00
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS8                       IPU_MEMORY_OFFSET+0x004046C,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040470
+#define SRM_CSI1_CPD_GBS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040470,0x00000000
+#define SRM_CSI1_CPD_GBS_3__FULL                                IPU_MEMORY_OFFSET+0x0040470,0xffffffff
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS15                      IPU_MEMORY_OFFSET+0x0040470,0xFF000000
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS14                      IPU_MEMORY_OFFSET+0x0040470,0x00FF0000
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS13                      IPU_MEMORY_OFFSET+0x0040470,0x0000FF00
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS12                      IPU_MEMORY_OFFSET+0x0040470,0x000000FF
+
+#define SRM_CSI1_CPD_BC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040474
+#define SRM_CSI1_CPD_BC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040474,0x00000000
+#define SRM_CSI1_CPD_BC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040474,0xffffffff
+#define SRM_CSI1_CPD_BC_0__CSI1_CPD_BC1                         IPU_MEMORY_OFFSET+0x0040474,0x01FF0000
+#define SRM_CSI1_CPD_BC_0__CSI1_CPD_BC0                         IPU_MEMORY_OFFSET+0x0040474,0x000001FF
+
+#define SRM_CSI1_CPD_BC_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040478
+#define SRM_CSI1_CPD_BC_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040478,0x00000000
+#define SRM_CSI1_CPD_BC_1__FULL                                 IPU_MEMORY_OFFSET+0x0040478,0xffffffff
+#define SRM_CSI1_CPD_BC_1__CSI1_CPD_BC3                         IPU_MEMORY_OFFSET+0x0040478,0x01FF0000
+#define SRM_CSI1_CPD_BC_1__CSI1_CPD_BC2                         IPU_MEMORY_OFFSET+0x0040478,0x000001FF
+
+#define SRM_CSI1_CPD_BC_2__ADDR                                 IPU_MEMORY_OFFSET+0x004047C
+#define SRM_CSI1_CPD_BC_2__EMPTY                                IPU_MEMORY_OFFSET+0x004047C,0x00000000
+#define SRM_CSI1_CPD_BC_2__FULL                                 IPU_MEMORY_OFFSET+0x004047C,0xffffffff
+#define SRM_CSI1_CPD_BC_2__CSI1_CPD_BC5                         IPU_MEMORY_OFFSET+0x004047C,0x01FF0000
+#define SRM_CSI1_CPD_BC_2__CSI1_CPD_BC4                         IPU_MEMORY_OFFSET+0x004047C,0x000001FF
+
+#define SRM_CSI1_CPD_BC_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040480
+#define SRM_CSI1_CPD_BC_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040480,0x00000000
+#define SRM_CSI1_CPD_BC_3__FULL                                 IPU_MEMORY_OFFSET+0x0040480,0xffffffff
+#define SRM_CSI1_CPD_BC_3__CSI1_CPD_BC7                         IPU_MEMORY_OFFSET+0x0040480,0x01FF0000
+#define SRM_CSI1_CPD_BC_3__CSI1_CPD_BC6                         IPU_MEMORY_OFFSET+0x0040480,0x000001FF
+
+#define SRM_CSI1_CPD_BC_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040484
+#define SRM_CSI1_CPD_BC_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040484,0x00000000
+#define SRM_CSI1_CPD_BC_4__FULL                                 IPU_MEMORY_OFFSET+0x0040484,0xffffffff
+#define SRM_CSI1_CPD_BC_4__CSI1_CPD_BC9                         IPU_MEMORY_OFFSET+0x0040484,0x01FF0000
+#define SRM_CSI1_CPD_BC_4__CSI1_CPD_BC8                         IPU_MEMORY_OFFSET+0x0040484,0x000001FF
+
+#define SRM_CSI1_CPD_BC_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040488
+#define SRM_CSI1_CPD_BC_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040488,0x00000000
+#define SRM_CSI1_CPD_BC_5__FULL                                 IPU_MEMORY_OFFSET+0x0040488,0xffffffff
+#define SRM_CSI1_CPD_BC_5__CSI1_CPD_BC11                        IPU_MEMORY_OFFSET+0x0040488,0x01FF0000
+#define SRM_CSI1_CPD_BC_5__CSI1_CPD_BC10                        IPU_MEMORY_OFFSET+0x0040488,0x000001FF
+
+#define SRM_CSI1_CPD_BC_6__ADDR                                 IPU_MEMORY_OFFSET+0x004048C
+#define SRM_CSI1_CPD_BC_6__EMPTY                                IPU_MEMORY_OFFSET+0x004048C,0x00000000
+#define SRM_CSI1_CPD_BC_6__FULL                                 IPU_MEMORY_OFFSET+0x004048C,0xffffffff
+#define SRM_CSI1_CPD_BC_6__CSI1_CPD_BC13                        IPU_MEMORY_OFFSET+0x004048C,0x01FF0000
+#define SRM_CSI1_CPD_BC_6__CSI1_CPD_BC12                        IPU_MEMORY_OFFSET+0x004048C,0x000001FF
+
+#define SRM_CSI1_CPD_BC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040490
+#define SRM_CSI1_CPD_BC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040490,0x00000000
+#define SRM_CSI1_CPD_BC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040490,0xffffffff
+#define SRM_CSI1_CPD_BC_7__CSI1_CPD_BC15                        IPU_MEMORY_OFFSET+0x0040490,0x01FF0000
+#define SRM_CSI1_CPD_BC_7__CSI1_CPD_BC14                        IPU_MEMORY_OFFSET+0x0040490,0x000001FF
+
+#define SRM_CSI1_CPD_BS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040494
+#define SRM_CSI1_CPD_BS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040494,0x00000000
+#define SRM_CSI1_CPD_BS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040494,0xffffffff
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS3                         IPU_MEMORY_OFFSET+0x0040494,0xFF000000
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS2                         IPU_MEMORY_OFFSET+0x0040494,0x00FF0000
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS1                         IPU_MEMORY_OFFSET+0x0040494,0x0000FF00
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS0                         IPU_MEMORY_OFFSET+0x0040494,0x000000FF
+
+#define SRM_CSI1_CPD_BS_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040498
+#define SRM_CSI1_CPD_BS_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040498,0x00000000
+#define SRM_CSI1_CPD_BS_1__FULL                                 IPU_MEMORY_OFFSET+0x0040498,0xffffffff
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS7                         IPU_MEMORY_OFFSET+0x0040498,0xFF000000
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS6                         IPU_MEMORY_OFFSET+0x0040498,0x00FF0000
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS5                         IPU_MEMORY_OFFSET+0x0040498,0x0000FF00
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS4                         IPU_MEMORY_OFFSET+0x0040498,0x000000FF
+
+#define SRM_CSI1_CPD_BS_2__ADDR                                 IPU_MEMORY_OFFSET+0x004049C
+#define SRM_CSI1_CPD_BS_2__EMPTY                                IPU_MEMORY_OFFSET+0x004049C,0x00000000
+#define SRM_CSI1_CPD_BS_2__FULL                                 IPU_MEMORY_OFFSET+0x004049C,0xffffffff
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS11                        IPU_MEMORY_OFFSET+0x004049C,0xFF000000
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS10                        IPU_MEMORY_OFFSET+0x004049C,0x00FF0000
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS9                         IPU_MEMORY_OFFSET+0x004049C,0x0000FF00
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS8                         IPU_MEMORY_OFFSET+0x004049C,0x000000FF
+
+#define SRM_CSI1_CPD_BS_3__ADDR                                 IPU_MEMORY_OFFSET+0x00404A0
+#define SRM_CSI1_CPD_BS_3__EMPTY                                IPU_MEMORY_OFFSET+0x00404A0,0x00000000
+#define SRM_CSI1_CPD_BS_3__FULL                                 IPU_MEMORY_OFFSET+0x00404A0,0xffffffff
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS15                        IPU_MEMORY_OFFSET+0x00404A0,0xFF000000
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS14                        IPU_MEMORY_OFFSET+0x00404A0,0x00FF0000
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS13                        IPU_MEMORY_OFFSET+0x00404A0,0x0000FF00
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS12                        IPU_MEMORY_OFFSET+0x00404A0,0x000000FF
+
+#define SRM_CSI1_CPD_OFFSET1__ADDR                              IPU_MEMORY_OFFSET+0x00404A4
+#define SRM_CSI1_CPD_OFFSET1__EMPTY                             IPU_MEMORY_OFFSET+0x00404A4,0x00000000
+#define SRM_CSI1_CPD_OFFSET1__FULL                              IPU_MEMORY_OFFSET+0x00404A4,0xffffffff
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_B_OFFSET                 IPU_MEMORY_OFFSET+0x00404A4,0x3FF00000
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_GB_OFFSET                IPU_MEMORY_OFFSET+0x00404A4,0x000FFC00
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_GR_OFFSET                IPU_MEMORY_OFFSET+0x00404A4,0x000003FF
+
+#define SRM_CSI1_CPD_OFFSET2__ADDR                              IPU_MEMORY_OFFSET+0x00404A8
+#define SRM_CSI1_CPD_OFFSET2__EMPTY                             IPU_MEMORY_OFFSET+0x00404A8,0x00000000
+#define SRM_CSI1_CPD_OFFSET2__FULL                              IPU_MEMORY_OFFSET+0x00404A8,0xffffffff
+#define SRM_CSI1_CPD_OFFSET2__CSI1_CPD_R_OFFSET                 IPU_MEMORY_OFFSET+0x00404A8,0x000003FF
+
+#define SRM_DI0_GENERAL__ADDR                                   IPU_MEMORY_OFFSET+0x00404E4
+#define SRM_DI0_GENERAL__EMPTY                                  IPU_MEMORY_OFFSET+0x00404E4,0x00000000
+#define SRM_DI0_GENERAL__FULL                                   IPU_MEMORY_OFFSET+0x00404E4,0xffffffff
+#define SRM_DI0_GENERAL__DI0_PIN8_PIN15_SEL                     IPU_MEMORY_OFFSET+0x00404E4,0x80000000
+#define SRM_DI0_GENERAL__DI0_DISP_Y_SEL                         IPU_MEMORY_OFFSET+0x00404E4,0x70000000
+#define SRM_DI0_GENERAL__DI0_CLOCK_STOP_MODE                    IPU_MEMORY_OFFSET+0x00404E4,0x0F000000
+#define SRM_DI0_GENERAL__DI0_DISP_CLOCK_INIT                    IPU_MEMORY_OFFSET+0x00404E4,0x00800000
+#define SRM_DI0_GENERAL__DI0_MASK_SEL                           IPU_MEMORY_OFFSET+0x00404E4,0x00400000
+#define SRM_DI0_GENERAL__DI0_VSYNC_EXT                          IPU_MEMORY_OFFSET+0x00404E4,0x00200000
+#define SRM_DI0_GENERAL__DI0_CLK_EXT                            IPU_MEMORY_OFFSET+0x00404E4,0x00100000
+#define SRM_DI0_GENERAL__DI0_WATCHDOG_MODE                      IPU_MEMORY_OFFSET+0x00404E4,0x000C0000
+#define SRM_DI0_GENERAL__DI0_POLARITY_DISP_CLK                  IPU_MEMORY_OFFSET+0x00404E4,0x00020000
+#define SRM_DI0_GENERAL__DI0_SYNC_COUNT_SEL                     IPU_MEMORY_OFFSET+0x00404E4,0x0000F000
+#define SRM_DI0_GENERAL__DI0_ERR_TREATMENT                      IPU_MEMORY_OFFSET+0x00404E4,0x00000800
+#define SRM_DI0_GENERAL__DI0_ERM_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x00404E4,0x00000400
+#define SRM_DI0_GENERAL__DI0_POLARITY_CS1                       IPU_MEMORY_OFFSET+0x00404E4,0x00000200
+#define SRM_DI0_GENERAL__DI0_POLARITY_CS0                       IPU_MEMORY_OFFSET+0x00404E4,0x00000100
+#define SRM_DI0_GENERAL__DI0_POLARITY_8                         IPU_MEMORY_OFFSET+0x00404E4,0x00000080
+#define SRM_DI0_GENERAL__DI0_POLARITY_7                         IPU_MEMORY_OFFSET+0x00404E4,0x00000040
+#define SRM_DI0_GENERAL__DI0_POLARITY_6                         IPU_MEMORY_OFFSET+0x00404E4,0x00000020
+#define SRM_DI0_GENERAL__DI0_POLARITY_5                         IPU_MEMORY_OFFSET+0x00404E4,0x00000010
+#define SRM_DI0_GENERAL__DI0_POLARITY_4                         IPU_MEMORY_OFFSET+0x00404E4,0x00000008
+#define SRM_DI0_GENERAL__DI0_POLARITY_3                         IPU_MEMORY_OFFSET+0x00404E4,0x00000004
+#define SRM_DI0_GENERAL__DI0_POLARITY_2                         IPU_MEMORY_OFFSET+0x00404E4,0x00000002
+#define SRM_DI0_GENERAL__DI0_POLARITY_1                         IPU_MEMORY_OFFSET+0x00404E4,0x00000001
+
+#define SRM_DI0_BS_CLKGEN0__ADDR                                IPU_MEMORY_OFFSET+0x00404E8
+#define SRM_DI0_BS_CLKGEN0__EMPTY                               IPU_MEMORY_OFFSET+0x00404E8,0x00000000
+#define SRM_DI0_BS_CLKGEN0__FULL                                IPU_MEMORY_OFFSET+0x00404E8,0xffffffff
+#define SRM_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET                 IPU_MEMORY_OFFSET+0x00404E8,0x01FF0000
+#define SRM_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD                 IPU_MEMORY_OFFSET+0x00404E8,0x00000FFF
+
+#define SRM_DI0_BS_CLKGEN1__ADDR                                IPU_MEMORY_OFFSET+0x00404EC
+#define SRM_DI0_BS_CLKGEN1__EMPTY                               IPU_MEMORY_OFFSET+0x00404EC,0x00000000
+#define SRM_DI0_BS_CLKGEN1__FULL                                IPU_MEMORY_OFFSET+0x00404EC,0xffffffff
+#define SRM_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN                   IPU_MEMORY_OFFSET+0x00404EC,0x01FF0000
+#define SRM_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP                     IPU_MEMORY_OFFSET+0x00404EC,0x000001FF
+
+#define SRM_DI0_SW_GEN0_1__ADDR                                 IPU_MEMORY_OFFSET+0x00404F0
+#define SRM_DI0_SW_GEN0_1__EMPTY                                IPU_MEMORY_OFFSET+0x00404F0,0x00000000
+#define SRM_DI0_SW_GEN0_1__FULL                                 IPU_MEMORY_OFFSET+0x00404F0,0xffffffff
+#define SRM_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1                   IPU_MEMORY_OFFSET+0x00404F0,0x7FF80000
+#define SRM_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1                 IPU_MEMORY_OFFSET+0x00404F0,0x00070000
+#define SRM_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1                   IPU_MEMORY_OFFSET+0x00404F0,0x00007FF8
+#define SRM_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1              IPU_MEMORY_OFFSET+0x00404F0,0x00000007
+
+#define SRM_DI0_SW_GEN0_2__ADDR                                 IPU_MEMORY_OFFSET+0x00404F4
+#define SRM_DI0_SW_GEN0_2__EMPTY                                IPU_MEMORY_OFFSET+0x00404F4,0x00000000
+#define SRM_DI0_SW_GEN0_2__FULL                                 IPU_MEMORY_OFFSET+0x00404F4,0xffffffff
+#define SRM_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2                   IPU_MEMORY_OFFSET+0x00404F4,0x7FF80000
+#define SRM_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2                 IPU_MEMORY_OFFSET+0x00404F4,0x00070000
+#define SRM_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2                   IPU_MEMORY_OFFSET+0x00404F4,0x00007FF8
+#define SRM_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2              IPU_MEMORY_OFFSET+0x00404F4,0x00000007
+
+#define SRM_DI0_SW_GEN0_3__ADDR                                 IPU_MEMORY_OFFSET+0x00404F8
+#define SRM_DI0_SW_GEN0_3__EMPTY                                IPU_MEMORY_OFFSET+0x00404F8,0x00000000
+#define SRM_DI0_SW_GEN0_3__FULL                                 IPU_MEMORY_OFFSET+0x00404F8,0xffffffff
+#define SRM_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3                   IPU_MEMORY_OFFSET+0x00404F8,0x7FF80000
+#define SRM_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3                 IPU_MEMORY_OFFSET+0x00404F8,0x00070000
+#define SRM_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3                   IPU_MEMORY_OFFSET+0x00404F8,0x00007FF8
+#define SRM_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3              IPU_MEMORY_OFFSET+0x00404F8,0x00000007
+
+#define SRM_DI0_SW_GEN0_4__ADDR                                 IPU_MEMORY_OFFSET+0x00404FC
+#define SRM_DI0_SW_GEN0_4__EMPTY                                IPU_MEMORY_OFFSET+0x00404FC,0x00000000
+#define SRM_DI0_SW_GEN0_4__FULL                                 IPU_MEMORY_OFFSET+0x00404FC,0xffffffff
+#define SRM_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4                   IPU_MEMORY_OFFSET+0x00404FC,0x7FF80000
+#define SRM_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4                 IPU_MEMORY_OFFSET+0x00404FC,0x00070000
+#define SRM_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4                   IPU_MEMORY_OFFSET+0x00404FC,0x00007FF8
+#define SRM_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4              IPU_MEMORY_OFFSET+0x00404FC,0x00000007
+
+#define SRM_DI0_SW_GEN0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040500
+#define SRM_DI0_SW_GEN0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040500,0x00000000
+#define SRM_DI0_SW_GEN0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040500,0xffffffff
+#define SRM_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5                   IPU_MEMORY_OFFSET+0x0040500,0x7FF80000
+#define SRM_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5                 IPU_MEMORY_OFFSET+0x0040500,0x00070000
+#define SRM_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5                   IPU_MEMORY_OFFSET+0x0040500,0x00007FF8
+#define SRM_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5              IPU_MEMORY_OFFSET+0x0040500,0x00000007
+
+#define SRM_DI0_SW_GEN0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040504
+#define SRM_DI0_SW_GEN0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040504,0x00000000
+#define SRM_DI0_SW_GEN0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040504,0xffffffff
+#define SRM_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6                   IPU_MEMORY_OFFSET+0x0040504,0x7FF80000
+#define SRM_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6                 IPU_MEMORY_OFFSET+0x0040504,0x00070000
+#define SRM_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6                   IPU_MEMORY_OFFSET+0x0040504,0x00007FF8
+#define SRM_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6              IPU_MEMORY_OFFSET+0x0040504,0x00000007
+
+#define SRM_DI0_SW_GEN0_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040508
+#define SRM_DI0_SW_GEN0_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040508,0x00000000
+#define SRM_DI0_SW_GEN0_7__FULL                                 IPU_MEMORY_OFFSET+0x0040508,0xffffffff
+#define SRM_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7                   IPU_MEMORY_OFFSET+0x0040508,0x7FF80000
+#define SRM_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7                 IPU_MEMORY_OFFSET+0x0040508,0x00070000
+#define SRM_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7                   IPU_MEMORY_OFFSET+0x0040508,0x00007FF8
+#define SRM_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7              IPU_MEMORY_OFFSET+0x0040508,0x00000007
+
+#define SRM_DI0_SW_GEN0_8__ADDR                                 IPU_MEMORY_OFFSET+0x004050C
+#define SRM_DI0_SW_GEN0_8__EMPTY                                IPU_MEMORY_OFFSET+0x004050C,0x00000000
+#define SRM_DI0_SW_GEN0_8__FULL                                 IPU_MEMORY_OFFSET+0x004050C,0xffffffff
+#define SRM_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8                   IPU_MEMORY_OFFSET+0x004050C,0x7FF80000
+#define SRM_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8                 IPU_MEMORY_OFFSET+0x004050C,0x00070000
+#define SRM_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8                   IPU_MEMORY_OFFSET+0x004050C,0x00007FF8
+#define SRM_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8              IPU_MEMORY_OFFSET+0x004050C,0x00000007
+
+#define SRM_DI0_SW_GEN0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040510
+#define SRM_DI0_SW_GEN0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040510,0x00000000
+#define SRM_DI0_SW_GEN0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040510,0xffffffff
+#define SRM_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9                   IPU_MEMORY_OFFSET+0x0040510,0x7FF80000
+#define SRM_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9                 IPU_MEMORY_OFFSET+0x0040510,0x00070000
+#define SRM_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9                   IPU_MEMORY_OFFSET+0x0040510,0x00007FF8
+#define SRM_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9              IPU_MEMORY_OFFSET+0x0040510,0x00000007
+
+#define SRM_DI0_SW_GEN1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040514
+#define SRM_DI0_SW_GEN1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040514,0x00000000
+#define SRM_DI0_SW_GEN1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040514,0xffffffff
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1            IPU_MEMORY_OFFSET+0x0040514,0x60000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1                IPU_MEMORY_OFFSET+0x0040514,0x10000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1                    IPU_MEMORY_OFFSET+0x0040514,0x0E000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                       IPU_MEMORY_OFFSET+0x0040514,0x01FF0000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1       IPU_MEMORY_OFFSET+0x0040514,0x00007000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1           IPU_MEMORY_OFFSET+0x0040514,0x00000E00
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_UP_1                         IPU_MEMORY_OFFSET+0x0040514,0x000001FF
+
+#define SRM_DI0_SW_GEN1_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040518
+#define SRM_DI0_SW_GEN1_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040518,0x00000000
+#define SRM_DI0_SW_GEN1_2__FULL                                 IPU_MEMORY_OFFSET+0x0040518,0xffffffff
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2            IPU_MEMORY_OFFSET+0x0040518,0x60000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2                IPU_MEMORY_OFFSET+0x0040518,0x10000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2                    IPU_MEMORY_OFFSET+0x0040518,0x0E000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                       IPU_MEMORY_OFFSET+0x0040518,0x01FF0000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2       IPU_MEMORY_OFFSET+0x0040518,0x00007000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2           IPU_MEMORY_OFFSET+0x0040518,0x00000E00
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_UP_2                         IPU_MEMORY_OFFSET+0x0040518,0x000001FF
+
+#define SRM_DI0_SW_GEN1_3__ADDR                                 IPU_MEMORY_OFFSET+0x004051C
+#define SRM_DI0_SW_GEN1_3__EMPTY                                IPU_MEMORY_OFFSET+0x004051C,0x00000000
+#define SRM_DI0_SW_GEN1_3__FULL                                 IPU_MEMORY_OFFSET+0x004051C,0xffffffff
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3            IPU_MEMORY_OFFSET+0x004051C,0x60000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3                IPU_MEMORY_OFFSET+0x004051C,0x10000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3                    IPU_MEMORY_OFFSET+0x004051C,0x0E000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                       IPU_MEMORY_OFFSET+0x004051C,0x01FF0000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3       IPU_MEMORY_OFFSET+0x004051C,0x00007000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3           IPU_MEMORY_OFFSET+0x004051C,0x00000E00
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_UP_3                         IPU_MEMORY_OFFSET+0x004051C,0x000001FF
+
+#define SRM_DI0_SW_GEN1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040520
+#define SRM_DI0_SW_GEN1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040520,0x00000000
+#define SRM_DI0_SW_GEN1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040520,0xffffffff
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4            IPU_MEMORY_OFFSET+0x0040520,0x60000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4                IPU_MEMORY_OFFSET+0x0040520,0x10000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4                    IPU_MEMORY_OFFSET+0x0040520,0x0E000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                       IPU_MEMORY_OFFSET+0x0040520,0x01FF0000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4       IPU_MEMORY_OFFSET+0x0040520,0x00007000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4           IPU_MEMORY_OFFSET+0x0040520,0x00000E00
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_UP_4                         IPU_MEMORY_OFFSET+0x0040520,0x000001FF
+
+#define SRM_DI0_SW_GEN1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040524
+#define SRM_DI0_SW_GEN1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040524,0x00000000
+#define SRM_DI0_SW_GEN1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040524,0xffffffff
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5            IPU_MEMORY_OFFSET+0x0040524,0x60000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5                IPU_MEMORY_OFFSET+0x0040524,0x10000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5                    IPU_MEMORY_OFFSET+0x0040524,0x0E000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                       IPU_MEMORY_OFFSET+0x0040524,0x01FF0000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5       IPU_MEMORY_OFFSET+0x0040524,0x00007000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5           IPU_MEMORY_OFFSET+0x0040524,0x00000E00
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_UP_5                         IPU_MEMORY_OFFSET+0x0040524,0x000001FF
+
+#define SRM_DI0_SW_GEN1_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040528
+#define SRM_DI0_SW_GEN1_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040528,0x00000000
+#define SRM_DI0_SW_GEN1_6__FULL                                 IPU_MEMORY_OFFSET+0x0040528,0xffffffff
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6            IPU_MEMORY_OFFSET+0x0040528,0x60000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6                IPU_MEMORY_OFFSET+0x0040528,0x10000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6                    IPU_MEMORY_OFFSET+0x0040528,0x0E000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                       IPU_MEMORY_OFFSET+0x0040528,0x01FF0000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6       IPU_MEMORY_OFFSET+0x0040528,0x00007000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6           IPU_MEMORY_OFFSET+0x0040528,0x00000E00
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_UP_6                         IPU_MEMORY_OFFSET+0x0040528,0x000001FF
+
+#define SRM_DI0_SW_GEN1_7__ADDR                                 IPU_MEMORY_OFFSET+0x004052C
+#define SRM_DI0_SW_GEN1_7__EMPTY                                IPU_MEMORY_OFFSET+0x004052C,0x00000000
+#define SRM_DI0_SW_GEN1_7__FULL                                 IPU_MEMORY_OFFSET+0x004052C,0xffffffff
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7            IPU_MEMORY_OFFSET+0x004052C,0x60000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7                IPU_MEMORY_OFFSET+0x004052C,0x10000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7                    IPU_MEMORY_OFFSET+0x004052C,0x0E000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                       IPU_MEMORY_OFFSET+0x004052C,0x01FF0000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7       IPU_MEMORY_OFFSET+0x004052C,0x00007000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7           IPU_MEMORY_OFFSET+0x004052C,0x00000E00
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_UP_7                         IPU_MEMORY_OFFSET+0x004052C,0x000001FF
+
+#define SRM_DI0_SW_GEN1_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040530
+#define SRM_DI0_SW_GEN1_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040530,0x00000000
+#define SRM_DI0_SW_GEN1_8__FULL                                 IPU_MEMORY_OFFSET+0x0040530,0xffffffff
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8            IPU_MEMORY_OFFSET+0x0040530,0x60000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8                IPU_MEMORY_OFFSET+0x0040530,0x10000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8                    IPU_MEMORY_OFFSET+0x0040530,0x0E000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                       IPU_MEMORY_OFFSET+0x0040530,0x01FF0000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8       IPU_MEMORY_OFFSET+0x0040530,0x00007000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8           IPU_MEMORY_OFFSET+0x0040530,0x00000E00
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_UP_8                         IPU_MEMORY_OFFSET+0x0040530,0x000001FF
+
+#define SRM_DI0_SW_GEN1_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040534
+#define SRM_DI0_SW_GEN1_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040534,0x00000000
+#define SRM_DI0_SW_GEN1_9__FULL                                 IPU_MEMORY_OFFSET+0x0040534,0xffffffff
+#define SRM_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9                    IPU_MEMORY_OFFSET+0x0040534,0xE0000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9                IPU_MEMORY_OFFSET+0x0040534,0x10000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9                    IPU_MEMORY_OFFSET+0x0040534,0x0E000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_DOWN_9                       IPU_MEMORY_OFFSET+0x0040534,0x01FF0000
+#define SRM_DI0_SW_GEN1_9__DI0_TAG_SEL_9                        IPU_MEMORY_OFFSET+0x0040534,0x00008000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_UP_9                         IPU_MEMORY_OFFSET+0x0040534,0x000001FF
+
+#define SRM_DI0_SYNC_AS_GEN__ADDR                               IPU_MEMORY_OFFSET+0x0040538
+#define SRM_DI0_SYNC_AS_GEN__EMPTY                              IPU_MEMORY_OFFSET+0x0040538,0x00000000
+#define SRM_DI0_SYNC_AS_GEN__FULL                               IPU_MEMORY_OFFSET+0x0040538,0xffffffff
+#define SRM_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN                  IPU_MEMORY_OFFSET+0x0040538,0x10000000
+#define SRM_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x0040538,0x0000E000
+#define SRM_DI0_SYNC_AS_GEN__DI0_SYNC_START                     IPU_MEMORY_OFFSET+0x0040538,0x00000FFF
+
+#define SRM_DI0_DW_GEN_0__ADDR                                  IPU_MEMORY_OFFSET+0x004053C
+#define SRM_DI0_DW_GEN_0__EMPTY                                 IPU_MEMORY_OFFSET+0x004053C,0x00000000
+#define SRM_DI0_DW_GEN_0__FULL                                  IPU_MEMORY_OFFSET+0x004053C,0xffffffff
+#define SRM_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0                     IPU_MEMORY_OFFSET+0x004053C,0xFF000000
+#define SRM_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0                 IPU_MEMORY_OFFSET+0x004053C,0x00FF0000
+#define SRM_DI0_DW_GEN_0__DI0_CST_0                             IPU_MEMORY_OFFSET+0x004053C,0x0000C000
+#define SRM_DI0_DW_GEN_0__DI0_PT_6_0                            IPU_MEMORY_OFFSET+0x004053C,0x00003000
+#define SRM_DI0_DW_GEN_0__DI0_PT_5_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000C00
+#define SRM_DI0_DW_GEN_0__DI0_PT_4_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000300
+#define SRM_DI0_DW_GEN_0__DI0_PT_3_0                            IPU_MEMORY_OFFSET+0x004053C,0x000000C0
+#define SRM_DI0_DW_GEN_0__DI0_PT_2_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000030
+#define SRM_DI0_DW_GEN_0__DI0_PT_1_0                            IPU_MEMORY_OFFSET+0x004053C,0x0000000C
+#define SRM_DI0_DW_GEN_0__DI0_PT_0_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000003
+
+#define SRM_DI0_DW_GEN_1__ADDR                                  IPU_MEMORY_OFFSET+0x0040540
+#define SRM_DI0_DW_GEN_1__EMPTY                                 IPU_MEMORY_OFFSET+0x0040540,0x00000000
+#define SRM_DI0_DW_GEN_1__FULL                                  IPU_MEMORY_OFFSET+0x0040540,0xffffffff
+#define SRM_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1                     IPU_MEMORY_OFFSET+0x0040540,0xFF000000
+#define SRM_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1                 IPU_MEMORY_OFFSET+0x0040540,0x00FF0000
+#define SRM_DI0_DW_GEN_1__DI0_CST_1                             IPU_MEMORY_OFFSET+0x0040540,0x0000C000
+#define SRM_DI0_DW_GEN_1__DI0_PT_6_1                            IPU_MEMORY_OFFSET+0x0040540,0x00003000
+#define SRM_DI0_DW_GEN_1__DI0_PT_5_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000C00
+#define SRM_DI0_DW_GEN_1__DI0_PT_4_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000300
+#define SRM_DI0_DW_GEN_1__DI0_PT_3_1                            IPU_MEMORY_OFFSET+0x0040540,0x000000C0
+#define SRM_DI0_DW_GEN_1__DI0_PT_2_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000030
+#define SRM_DI0_DW_GEN_1__DI0_PT_1_1                            IPU_MEMORY_OFFSET+0x0040540,0x0000000C
+#define SRM_DI0_DW_GEN_1__DI0_PT_0_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000003
+
+#define SRM_DI0_DW_GEN_2__ADDR                                  IPU_MEMORY_OFFSET+0x0040544
+#define SRM_DI0_DW_GEN_2__EMPTY                                 IPU_MEMORY_OFFSET+0x0040544,0x00000000
+#define SRM_DI0_DW_GEN_2__FULL                                  IPU_MEMORY_OFFSET+0x0040544,0xffffffff
+#define SRM_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2                     IPU_MEMORY_OFFSET+0x0040544,0xFF000000
+#define SRM_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2                 IPU_MEMORY_OFFSET+0x0040544,0x00FF0000
+#define SRM_DI0_DW_GEN_2__DI0_CST_2                             IPU_MEMORY_OFFSET+0x0040544,0x0000C000
+#define SRM_DI0_DW_GEN_2__DI0_PT_6_2                            IPU_MEMORY_OFFSET+0x0040544,0x00003000
+#define SRM_DI0_DW_GEN_2__DI0_PT_5_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000C00
+#define SRM_DI0_DW_GEN_2__DI0_PT_4_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000300
+#define SRM_DI0_DW_GEN_2__DI0_PT_3_2                            IPU_MEMORY_OFFSET+0x0040544,0x000000C0
+#define SRM_DI0_DW_GEN_2__DI0_PT_2_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000030
+#define SRM_DI0_DW_GEN_2__DI0_PT_1_2                            IPU_MEMORY_OFFSET+0x0040544,0x0000000C
+#define SRM_DI0_DW_GEN_2__DI0_PT_0_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000003
+
+#define SRM_DI0_DW_GEN_3__ADDR                                  IPU_MEMORY_OFFSET+0x0040548
+#define SRM_DI0_DW_GEN_3__EMPTY                                 IPU_MEMORY_OFFSET+0x0040548,0x00000000
+#define SRM_DI0_DW_GEN_3__FULL                                  IPU_MEMORY_OFFSET+0x0040548,0xffffffff
+#define SRM_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3                     IPU_MEMORY_OFFSET+0x0040548,0xFF000000
+#define SRM_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3                 IPU_MEMORY_OFFSET+0x0040548,0x00FF0000
+#define SRM_DI0_DW_GEN_3__DI0_CST_3                             IPU_MEMORY_OFFSET+0x0040548,0x0000C000
+#define SRM_DI0_DW_GEN_3__DI0_PT_6_3                            IPU_MEMORY_OFFSET+0x0040548,0x00003000
+#define SRM_DI0_DW_GEN_3__DI0_PT_5_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000C00
+#define SRM_DI0_DW_GEN_3__DI0_PT_4_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000300
+#define SRM_DI0_DW_GEN_3__DI0_PT_3_3                            IPU_MEMORY_OFFSET+0x0040548,0x000000C0
+#define SRM_DI0_DW_GEN_3__DI0_PT_2_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000030
+#define SRM_DI0_DW_GEN_3__DI0_PT_1_3                            IPU_MEMORY_OFFSET+0x0040548,0x0000000C
+#define SRM_DI0_DW_GEN_3__DI0_PT_0_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000003
+
+#define SRM_DI0_DW_GEN_4__ADDR                                  IPU_MEMORY_OFFSET+0x004054C
+#define SRM_DI0_DW_GEN_4__EMPTY                                 IPU_MEMORY_OFFSET+0x004054C,0x00000000
+#define SRM_DI0_DW_GEN_4__FULL                                  IPU_MEMORY_OFFSET+0x004054C,0xffffffff
+#define SRM_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4                     IPU_MEMORY_OFFSET+0x004054C,0xFF000000
+#define SRM_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4                 IPU_MEMORY_OFFSET+0x004054C,0x00FF0000
+#define SRM_DI0_DW_GEN_4__DI0_CST_4                             IPU_MEMORY_OFFSET+0x004054C,0x0000C000
+#define SRM_DI0_DW_GEN_4__DI0_PT_6_4                            IPU_MEMORY_OFFSET+0x004054C,0x00003000
+#define SRM_DI0_DW_GEN_4__DI0_PT_5_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000C00
+#define SRM_DI0_DW_GEN_4__DI0_PT_4_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000300
+#define SRM_DI0_DW_GEN_4__DI0_PT_3_4                            IPU_MEMORY_OFFSET+0x004054C,0x000000C0
+#define SRM_DI0_DW_GEN_4__DI0_PT_2_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000030
+#define SRM_DI0_DW_GEN_4__DI0_PT_1_4                            IPU_MEMORY_OFFSET+0x004054C,0x0000000C
+#define SRM_DI0_DW_GEN_4__DI0_PT_0_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000003
+
+#define SRM_DI0_DW_GEN_5__ADDR                                  IPU_MEMORY_OFFSET+0x0040550
+#define SRM_DI0_DW_GEN_5__EMPTY                                 IPU_MEMORY_OFFSET+0x0040550,0x00000000
+#define SRM_DI0_DW_GEN_5__FULL                                  IPU_MEMORY_OFFSET+0x0040550,0xffffffff
+#define SRM_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5                     IPU_MEMORY_OFFSET+0x0040550,0xFF000000
+#define SRM_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5                 IPU_MEMORY_OFFSET+0x0040550,0x00FF0000
+#define SRM_DI0_DW_GEN_5__DI0_CST_5                             IPU_MEMORY_OFFSET+0x0040550,0x0000C000
+#define SRM_DI0_DW_GEN_5__DI0_PT_6_5                            IPU_MEMORY_OFFSET+0x0040550,0x00003000
+#define SRM_DI0_DW_GEN_5__DI0_PT_5_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000C00
+#define SRM_DI0_DW_GEN_5__DI0_PT_4_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000300
+#define SRM_DI0_DW_GEN_5__DI0_PT_3_5                            IPU_MEMORY_OFFSET+0x0040550,0x000000C0
+#define SRM_DI0_DW_GEN_5__DI0_PT_2_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000030
+#define SRM_DI0_DW_GEN_5__DI0_PT_1_5                            IPU_MEMORY_OFFSET+0x0040550,0x0000000C
+#define SRM_DI0_DW_GEN_5__DI0_PT_0_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000003
+
+#define SRM_DI0_DW_GEN_6__ADDR                                  IPU_MEMORY_OFFSET+0x0040554
+#define SRM_DI0_DW_GEN_6__EMPTY                                 IPU_MEMORY_OFFSET+0x0040554,0x00000000
+#define SRM_DI0_DW_GEN_6__FULL                                  IPU_MEMORY_OFFSET+0x0040554,0xffffffff
+#define SRM_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6                     IPU_MEMORY_OFFSET+0x0040554,0xFF000000
+#define SRM_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6                 IPU_MEMORY_OFFSET+0x0040554,0x00FF0000
+#define SRM_DI0_DW_GEN_6__DI0_CST_6                             IPU_MEMORY_OFFSET+0x0040554,0x0000C000
+#define SRM_DI0_DW_GEN_6__DI0_PT_6_6                            IPU_MEMORY_OFFSET+0x0040554,0x00003000
+#define SRM_DI0_DW_GEN_6__DI0_PT_5_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000C00
+#define SRM_DI0_DW_GEN_6__DI0_PT_4_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000300
+#define SRM_DI0_DW_GEN_6__DI0_PT_3_6                            IPU_MEMORY_OFFSET+0x0040554,0x000000C0
+#define SRM_DI0_DW_GEN_6__DI0_PT_2_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000030
+#define SRM_DI0_DW_GEN_6__DI0_PT_1_6                            IPU_MEMORY_OFFSET+0x0040554,0x0000000C
+#define SRM_DI0_DW_GEN_6__DI0_PT_0_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000003
+
+#define SRM_DI0_DW_GEN_7__ADDR                                  IPU_MEMORY_OFFSET+0x0040558
+#define SRM_DI0_DW_GEN_7__EMPTY                                 IPU_MEMORY_OFFSET+0x0040558,0x00000000
+#define SRM_DI0_DW_GEN_7__FULL                                  IPU_MEMORY_OFFSET+0x0040558,0xffffffff
+#define SRM_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7                     IPU_MEMORY_OFFSET+0x0040558,0xFF000000
+#define SRM_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7                 IPU_MEMORY_OFFSET+0x0040558,0x00FF0000
+#define SRM_DI0_DW_GEN_7__DI0_CST_7                             IPU_MEMORY_OFFSET+0x0040558,0x0000C000
+#define SRM_DI0_DW_GEN_7__DI0_PT_6_7                            IPU_MEMORY_OFFSET+0x0040558,0x00003000
+#define SRM_DI0_DW_GEN_7__DI0_PT_5_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000C00
+#define SRM_DI0_DW_GEN_7__DI0_PT_4_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000300
+#define SRM_DI0_DW_GEN_7__DI0_PT_3_7                            IPU_MEMORY_OFFSET+0x0040558,0x000000C0
+#define SRM_DI0_DW_GEN_7__DI0_PT_2_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000030
+#define SRM_DI0_DW_GEN_7__DI0_PT_1_7                            IPU_MEMORY_OFFSET+0x0040558,0x0000000C
+#define SRM_DI0_DW_GEN_7__DI0_PT_0_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000003
+
+#define SRM_DI0_DW_GEN_8__ADDR                                  IPU_MEMORY_OFFSET+0x004055C
+#define SRM_DI0_DW_GEN_8__EMPTY                                 IPU_MEMORY_OFFSET+0x004055C,0x00000000
+#define SRM_DI0_DW_GEN_8__FULL                                  IPU_MEMORY_OFFSET+0x004055C,0xffffffff
+#define SRM_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8                     IPU_MEMORY_OFFSET+0x004055C,0xFF000000
+#define SRM_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8                 IPU_MEMORY_OFFSET+0x004055C,0x00FF0000
+#define SRM_DI0_DW_GEN_8__DI0_CST_8                             IPU_MEMORY_OFFSET+0x004055C,0x0000C000
+#define SRM_DI0_DW_GEN_8__DI0_PT_6_8                            IPU_MEMORY_OFFSET+0x004055C,0x00003000
+#define SRM_DI0_DW_GEN_8__DI0_PT_5_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000C00
+#define SRM_DI0_DW_GEN_8__DI0_PT_4_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000300
+#define SRM_DI0_DW_GEN_8__DI0_PT_3_8                            IPU_MEMORY_OFFSET+0x004055C,0x000000C0
+#define SRM_DI0_DW_GEN_8__DI0_PT_2_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000030
+#define SRM_DI0_DW_GEN_8__DI0_PT_1_8                            IPU_MEMORY_OFFSET+0x004055C,0x0000000C
+#define SRM_DI0_DW_GEN_8__DI0_PT_0_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000003
+
+#define SRM_DI0_DW_GEN_9__ADDR                                  IPU_MEMORY_OFFSET+0x0040560
+#define SRM_DI0_DW_GEN_9__EMPTY                                 IPU_MEMORY_OFFSET+0x0040560,0x00000000
+#define SRM_DI0_DW_GEN_9__FULL                                  IPU_MEMORY_OFFSET+0x0040560,0xffffffff
+#define SRM_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9                     IPU_MEMORY_OFFSET+0x0040560,0xFF000000
+#define SRM_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9                 IPU_MEMORY_OFFSET+0x0040560,0x00FF0000
+#define SRM_DI0_DW_GEN_9__DI0_CST_9                             IPU_MEMORY_OFFSET+0x0040560,0x0000C000
+#define SRM_DI0_DW_GEN_9__DI0_PT_6_9                            IPU_MEMORY_OFFSET+0x0040560,0x00003000
+#define SRM_DI0_DW_GEN_9__DI0_PT_5_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000C00
+#define SRM_DI0_DW_GEN_9__DI0_PT_4_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000300
+#define SRM_DI0_DW_GEN_9__DI0_PT_3_9                            IPU_MEMORY_OFFSET+0x0040560,0x000000C0
+#define SRM_DI0_DW_GEN_9__DI0_PT_2_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000030
+#define SRM_DI0_DW_GEN_9__DI0_PT_1_9                            IPU_MEMORY_OFFSET+0x0040560,0x0000000C
+#define SRM_DI0_DW_GEN_9__DI0_PT_0_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000003
+
+#define SRM_DI0_DW_GEN_10__ADDR                                 IPU_MEMORY_OFFSET+0x0040564
+#define SRM_DI0_DW_GEN_10__EMPTY                                IPU_MEMORY_OFFSET+0x0040564,0x00000000
+#define SRM_DI0_DW_GEN_10__FULL                                 IPU_MEMORY_OFFSET+0x0040564,0xffffffff
+#define SRM_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10                   IPU_MEMORY_OFFSET+0x0040564,0xFF000000
+#define SRM_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10               IPU_MEMORY_OFFSET+0x0040564,0x00FF0000
+#define SRM_DI0_DW_GEN_10__DI0_CST_10                           IPU_MEMORY_OFFSET+0x0040564,0x0000C000
+#define SRM_DI0_DW_GEN_10__DI0_PT_6_10                          IPU_MEMORY_OFFSET+0x0040564,0x00003000
+#define SRM_DI0_DW_GEN_10__DI0_PT_5_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000C00
+#define SRM_DI0_DW_GEN_10__DI0_PT_4_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000300
+#define SRM_DI0_DW_GEN_10__DI0_PT_3_10                          IPU_MEMORY_OFFSET+0x0040564,0x000000C0
+#define SRM_DI0_DW_GEN_10__DI0_PT_2_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000030
+#define SRM_DI0_DW_GEN_10__DI0_PT_1_10                          IPU_MEMORY_OFFSET+0x0040564,0x0000000C
+#define SRM_DI0_DW_GEN_10__DI0_PT_0_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000003
+
+#define SRM_DI0_DW_GEN_11__ADDR                                 IPU_MEMORY_OFFSET+0x0040568
+#define SRM_DI0_DW_GEN_11__EMPTY                                IPU_MEMORY_OFFSET+0x0040568,0x00000000
+#define SRM_DI0_DW_GEN_11__FULL                                 IPU_MEMORY_OFFSET+0x0040568,0xffffffff
+#define SRM_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11                   IPU_MEMORY_OFFSET+0x0040568,0xFF000000
+#define SRM_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11               IPU_MEMORY_OFFSET+0x0040568,0x00FF0000
+#define SRM_DI0_DW_GEN_11__DI0_CST_11                           IPU_MEMORY_OFFSET+0x0040568,0x0000C000
+#define SRM_DI0_DW_GEN_11__DI0_PT_6_11                          IPU_MEMORY_OFFSET+0x0040568,0x00003000
+#define SRM_DI0_DW_GEN_11__DI0_PT_5_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000C00
+#define SRM_DI0_DW_GEN_11__DI0_PT_4_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000300
+#define SRM_DI0_DW_GEN_11__DI0_PT_3_11                          IPU_MEMORY_OFFSET+0x0040568,0x000000C0
+#define SRM_DI0_DW_GEN_11__DI0_PT_2_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000030
+#define SRM_DI0_DW_GEN_11__DI0_PT_1_11                          IPU_MEMORY_OFFSET+0x0040568,0x0000000C
+#define SRM_DI0_DW_GEN_11__DI0_PT_0_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000003
+
+#define SRM_DI0_DW_SET0_0__ADDR                                 IPU_MEMORY_OFFSET+0x004056C
+#define SRM_DI0_DW_SET0_0__EMPTY                                IPU_MEMORY_OFFSET+0x004056C,0x00000000
+#define SRM_DI0_DW_SET0_0__FULL                                 IPU_MEMORY_OFFSET+0x004056C,0xffffffff
+#define SRM_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0                 IPU_MEMORY_OFFSET+0x004056C,0x01FF0000
+#define SRM_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0                   IPU_MEMORY_OFFSET+0x004056C,0x000001FF
+
+#define SRM_DI0_DW_SET0_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040570
+#define SRM_DI0_DW_SET0_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040570,0x00000000
+#define SRM_DI0_DW_SET0_1__FULL                                 IPU_MEMORY_OFFSET+0x0040570,0xffffffff
+#define SRM_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1                 IPU_MEMORY_OFFSET+0x0040570,0x01FF0000
+#define SRM_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1                   IPU_MEMORY_OFFSET+0x0040570,0x000001FF
+
+#define SRM_DI0_DW_SET0_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040574
+#define SRM_DI0_DW_SET0_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040574,0x00000000
+#define SRM_DI0_DW_SET0_2__FULL                                 IPU_MEMORY_OFFSET+0x0040574,0xffffffff
+#define SRM_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2                 IPU_MEMORY_OFFSET+0x0040574,0x01FF0000
+#define SRM_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2                   IPU_MEMORY_OFFSET+0x0040574,0x000001FF
+
+#define SRM_DI0_DW_SET0_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040578
+#define SRM_DI0_DW_SET0_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040578,0x00000000
+#define SRM_DI0_DW_SET0_3__FULL                                 IPU_MEMORY_OFFSET+0x0040578,0xffffffff
+#define SRM_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3                 IPU_MEMORY_OFFSET+0x0040578,0x01FF0000
+#define SRM_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3                   IPU_MEMORY_OFFSET+0x0040578,0x000001FF
+
+#define SRM_DI0_DW_SET0_4__ADDR                                 IPU_MEMORY_OFFSET+0x004057C
+#define SRM_DI0_DW_SET0_4__EMPTY                                IPU_MEMORY_OFFSET+0x004057C,0x00000000
+#define SRM_DI0_DW_SET0_4__FULL                                 IPU_MEMORY_OFFSET+0x004057C,0xffffffff
+#define SRM_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4                 IPU_MEMORY_OFFSET+0x004057C,0x01FF0000
+#define SRM_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4                   IPU_MEMORY_OFFSET+0x004057C,0x000001FF
+
+#define SRM_DI0_DW_SET0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040580
+#define SRM_DI0_DW_SET0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040580,0x00000000
+#define SRM_DI0_DW_SET0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040580,0xffffffff
+#define SRM_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5                 IPU_MEMORY_OFFSET+0x0040580,0x01FF0000
+#define SRM_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5                   IPU_MEMORY_OFFSET+0x0040580,0x000001FF
+
+#define SRM_DI0_DW_SET0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040584
+#define SRM_DI0_DW_SET0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040584,0x00000000
+#define SRM_DI0_DW_SET0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040584,0xffffffff
+#define SRM_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6                 IPU_MEMORY_OFFSET+0x0040584,0x01FF0000
+#define SRM_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6                   IPU_MEMORY_OFFSET+0x0040584,0x000001FF
+
+#define SRM_DI0_DW_SET0_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040588
+#define SRM_DI0_DW_SET0_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040588,0x00000000
+#define SRM_DI0_DW_SET0_7__FULL                                 IPU_MEMORY_OFFSET+0x0040588,0xffffffff
+#define SRM_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7                 IPU_MEMORY_OFFSET+0x0040588,0x01FF0000
+#define SRM_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7                   IPU_MEMORY_OFFSET+0x0040588,0x000001FF
+
+#define SRM_DI0_DW_SET0_8__ADDR                                 IPU_MEMORY_OFFSET+0x004058C
+#define SRM_DI0_DW_SET0_8__EMPTY                                IPU_MEMORY_OFFSET+0x004058C,0x00000000
+#define SRM_DI0_DW_SET0_8__FULL                                 IPU_MEMORY_OFFSET+0x004058C,0xffffffff
+#define SRM_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8                 IPU_MEMORY_OFFSET+0x004058C,0x01FF0000
+#define SRM_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8                   IPU_MEMORY_OFFSET+0x004058C,0x000001FF
+
+#define SRM_DI0_DW_SET0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040590
+#define SRM_DI0_DW_SET0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040590,0x00000000
+#define SRM_DI0_DW_SET0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040590,0xffffffff
+#define SRM_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9                 IPU_MEMORY_OFFSET+0x0040590,0x01FF0000
+#define SRM_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9                   IPU_MEMORY_OFFSET+0x0040590,0x000001FF
+
+#define SRM_DI0_DW_SET0_10__ADDR                                IPU_MEMORY_OFFSET+0x0040594
+#define SRM_DI0_DW_SET0_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040594,0x00000000
+#define SRM_DI0_DW_SET0_10__FULL                                IPU_MEMORY_OFFSET+0x0040594,0xffffffff
+#define SRM_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10               IPU_MEMORY_OFFSET+0x0040594,0x01FF0000
+#define SRM_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10                 IPU_MEMORY_OFFSET+0x0040594,0x000001FF
+
+#define SRM_DI0_DW_SET0_11__ADDR                                IPU_MEMORY_OFFSET+0x0040598
+#define SRM_DI0_DW_SET0_11__EMPTY                               IPU_MEMORY_OFFSET+0x0040598,0x00000000
+#define SRM_DI0_DW_SET0_11__FULL                                IPU_MEMORY_OFFSET+0x0040598,0xffffffff
+#define SRM_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11               IPU_MEMORY_OFFSET+0x0040598,0x01FF0000
+#define SRM_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11                 IPU_MEMORY_OFFSET+0x0040598,0x000001FF
+
+#define SRM_DI0_DW_SET1_0__ADDR                                 IPU_MEMORY_OFFSET+0x004059C
+#define SRM_DI0_DW_SET1_0__EMPTY                                IPU_MEMORY_OFFSET+0x004059C,0x00000000
+#define SRM_DI0_DW_SET1_0__FULL                                 IPU_MEMORY_OFFSET+0x004059C,0xffffffff
+#define SRM_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0                 IPU_MEMORY_OFFSET+0x004059C,0x01FF0000
+#define SRM_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0                   IPU_MEMORY_OFFSET+0x004059C,0x000001FF
+
+#define SRM_DI0_DW_SET1_1__ADDR                                 IPU_MEMORY_OFFSET+0x00405A0
+#define SRM_DI0_DW_SET1_1__EMPTY                                IPU_MEMORY_OFFSET+0x00405A0,0x00000000
+#define SRM_DI0_DW_SET1_1__FULL                                 IPU_MEMORY_OFFSET+0x00405A0,0xffffffff
+#define SRM_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1                 IPU_MEMORY_OFFSET+0x00405A0,0x01FF0000
+#define SRM_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1                   IPU_MEMORY_OFFSET+0x00405A0,0x000001FF
+
+#define SRM_DI0_DW_SET1_2__ADDR                                 IPU_MEMORY_OFFSET+0x00405A4
+#define SRM_DI0_DW_SET1_2__EMPTY                                IPU_MEMORY_OFFSET+0x00405A4,0x00000000
+#define SRM_DI0_DW_SET1_2__FULL                                 IPU_MEMORY_OFFSET+0x00405A4,0xffffffff
+#define SRM_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2                 IPU_MEMORY_OFFSET+0x00405A4,0x01FF0000
+#define SRM_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2                   IPU_MEMORY_OFFSET+0x00405A4,0x000001FF
+
+#define SRM_DI0_DW_SET1_3__ADDR                                 IPU_MEMORY_OFFSET+0x00405A8
+#define SRM_DI0_DW_SET1_3__EMPTY                                IPU_MEMORY_OFFSET+0x00405A8,0x00000000
+#define SRM_DI0_DW_SET1_3__FULL                                 IPU_MEMORY_OFFSET+0x00405A8,0xffffffff
+#define SRM_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3                 IPU_MEMORY_OFFSET+0x00405A8,0x01FF0000
+#define SRM_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3                   IPU_MEMORY_OFFSET+0x00405A8,0x000001FF
+
+#define SRM_DI0_DW_SET1_4__ADDR                                 IPU_MEMORY_OFFSET+0x00405AC
+#define SRM_DI0_DW_SET1_4__EMPTY                                IPU_MEMORY_OFFSET+0x00405AC,0x00000000
+#define SRM_DI0_DW_SET1_4__FULL                                 IPU_MEMORY_OFFSET+0x00405AC,0xffffffff
+#define SRM_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4                 IPU_MEMORY_OFFSET+0x00405AC,0x01FF0000
+#define SRM_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4                   IPU_MEMORY_OFFSET+0x00405AC,0x000001FF
+
+#define SRM_DI0_DW_SET1_5__ADDR                                 IPU_MEMORY_OFFSET+0x00405B0
+#define SRM_DI0_DW_SET1_5__EMPTY                                IPU_MEMORY_OFFSET+0x00405B0,0x00000000
+#define SRM_DI0_DW_SET1_5__FULL                                 IPU_MEMORY_OFFSET+0x00405B0,0xffffffff
+#define SRM_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5                 IPU_MEMORY_OFFSET+0x00405B0,0x01FF0000
+#define SRM_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5                   IPU_MEMORY_OFFSET+0x00405B0,0x000001FF
+
+#define SRM_DI0_DW_SET1_6__ADDR                                 IPU_MEMORY_OFFSET+0x00405B4
+#define SRM_DI0_DW_SET1_6__EMPTY                                IPU_MEMORY_OFFSET+0x00405B4,0x00000000
+#define SRM_DI0_DW_SET1_6__FULL                                 IPU_MEMORY_OFFSET+0x00405B4,0xffffffff
+#define SRM_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6                 IPU_MEMORY_OFFSET+0x00405B4,0x01FF0000
+#define SRM_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6                   IPU_MEMORY_OFFSET+0x00405B4,0x000001FF
+
+#define SRM_DI0_DW_SET1_7__ADDR                                 IPU_MEMORY_OFFSET+0x00405B8
+#define SRM_DI0_DW_SET1_7__EMPTY                                IPU_MEMORY_OFFSET+0x00405B8,0x00000000
+#define SRM_DI0_DW_SET1_7__FULL                                 IPU_MEMORY_OFFSET+0x00405B8,0xffffffff
+#define SRM_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7                 IPU_MEMORY_OFFSET+0x00405B8,0x01FF0000
+#define SRM_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7                   IPU_MEMORY_OFFSET+0x00405B8,0x000001FF
+
+#define SRM_DI0_DW_SET1_8__ADDR                                 IPU_MEMORY_OFFSET+0x00405BC
+#define SRM_DI0_DW_SET1_8__EMPTY                                IPU_MEMORY_OFFSET+0x00405BC,0x00000000
+#define SRM_DI0_DW_SET1_8__FULL                                 IPU_MEMORY_OFFSET+0x00405BC,0xffffffff
+#define SRM_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8                 IPU_MEMORY_OFFSET+0x00405BC,0x01FF0000
+#define SRM_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8                   IPU_MEMORY_OFFSET+0x00405BC,0x000001FF
+
+#define SRM_DI0_DW_SET1_9__ADDR                                 IPU_MEMORY_OFFSET+0x00405C0
+#define SRM_DI0_DW_SET1_9__EMPTY                                IPU_MEMORY_OFFSET+0x00405C0,0x00000000
+#define SRM_DI0_DW_SET1_9__FULL                                 IPU_MEMORY_OFFSET+0x00405C0,0xffffffff
+#define SRM_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9                 IPU_MEMORY_OFFSET+0x00405C0,0x01FF0000
+#define SRM_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9                   IPU_MEMORY_OFFSET+0x00405C0,0x000001FF
+
+#define SRM_DI0_DW_SET1_10__ADDR                                IPU_MEMORY_OFFSET+0x00405C4
+#define SRM_DI0_DW_SET1_10__EMPTY                               IPU_MEMORY_OFFSET+0x00405C4,0x00000000
+#define SRM_DI0_DW_SET1_10__FULL                                IPU_MEMORY_OFFSET+0x00405C4,0xffffffff
+#define SRM_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10               IPU_MEMORY_OFFSET+0x00405C4,0x01FF0000
+#define SRM_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10                 IPU_MEMORY_OFFSET+0x00405C4,0x000001FF
+
+#define SRM_DI0_DW_SET1_11__ADDR                                IPU_MEMORY_OFFSET+0x00405C8
+#define SRM_DI0_DW_SET1_11__EMPTY                               IPU_MEMORY_OFFSET+0x00405C8,0x00000000
+#define SRM_DI0_DW_SET1_11__FULL                                IPU_MEMORY_OFFSET+0x00405C8,0xffffffff
+#define SRM_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11               IPU_MEMORY_OFFSET+0x00405C8,0x01FF0000
+#define SRM_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11                 IPU_MEMORY_OFFSET+0x00405C8,0x000001FF
+
+#define SRM_DI0_DW_SET2_0__ADDR                                 IPU_MEMORY_OFFSET+0x00405CC
+#define SRM_DI0_DW_SET2_0__EMPTY                                IPU_MEMORY_OFFSET+0x00405CC,0x00000000
+#define SRM_DI0_DW_SET2_0__FULL                                 IPU_MEMORY_OFFSET+0x00405CC,0xffffffff
+#define SRM_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0                 IPU_MEMORY_OFFSET+0x00405CC,0x01FF0000
+#define SRM_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0                   IPU_MEMORY_OFFSET+0x00405CC,0x000001FF
+
+#define SRM_DI0_DW_SET2_1__ADDR                                 IPU_MEMORY_OFFSET+0x00405D0
+#define SRM_DI0_DW_SET2_1__EMPTY                                IPU_MEMORY_OFFSET+0x00405D0,0x00000000
+#define SRM_DI0_DW_SET2_1__FULL                                 IPU_MEMORY_OFFSET+0x00405D0,0xffffffff
+#define SRM_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1                 IPU_MEMORY_OFFSET+0x00405D0,0x01FF0000
+#define SRM_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1                   IPU_MEMORY_OFFSET+0x00405D0,0x000001FF
+
+#define SRM_DI0_DW_SET2_2__ADDR                                 IPU_MEMORY_OFFSET+0x00405D4
+#define SRM_DI0_DW_SET2_2__EMPTY                                IPU_MEMORY_OFFSET+0x00405D4,0x00000000
+#define SRM_DI0_DW_SET2_2__FULL                                 IPU_MEMORY_OFFSET+0x00405D4,0xffffffff
+#define SRM_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2                 IPU_MEMORY_OFFSET+0x00405D4,0x01FF0000
+#define SRM_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2                   IPU_MEMORY_OFFSET+0x00405D4,0x000001FF
+
+#define SRM_DI0_DW_SET2_3__ADDR                                 IPU_MEMORY_OFFSET+0x00405D8
+#define SRM_DI0_DW_SET2_3__EMPTY                                IPU_MEMORY_OFFSET+0x00405D8,0x00000000
+#define SRM_DI0_DW_SET2_3__FULL                                 IPU_MEMORY_OFFSET+0x00405D8,0xffffffff
+#define SRM_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3                 IPU_MEMORY_OFFSET+0x00405D8,0x01FF0000
+#define SRM_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3                   IPU_MEMORY_OFFSET+0x00405D8,0x000001FF
+
+#define SRM_DI0_DW_SET2_4__ADDR                                 IPU_MEMORY_OFFSET+0x00405DC
+#define SRM_DI0_DW_SET2_4__EMPTY                                IPU_MEMORY_OFFSET+0x00405DC,0x00000000
+#define SRM_DI0_DW_SET2_4__FULL                                 IPU_MEMORY_OFFSET+0x00405DC,0xffffffff
+#define SRM_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4                 IPU_MEMORY_OFFSET+0x00405DC,0x01FF0000
+#define SRM_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4                   IPU_MEMORY_OFFSET+0x00405DC,0x000001FF
+
+#define SRM_DI0_DW_SET2_5__ADDR                                 IPU_MEMORY_OFFSET+0x00405E0
+#define SRM_DI0_DW_SET2_5__EMPTY                                IPU_MEMORY_OFFSET+0x00405E0,0x00000000
+#define SRM_DI0_DW_SET2_5__FULL                                 IPU_MEMORY_OFFSET+0x00405E0,0xffffffff
+#define SRM_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5                 IPU_MEMORY_OFFSET+0x00405E0,0x01FF0000
+#define SRM_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5                   IPU_MEMORY_OFFSET+0x00405E0,0x000001FF
+
+#define SRM_DI0_DW_SET2_6__ADDR                                 IPU_MEMORY_OFFSET+0x00405E4
+#define SRM_DI0_DW_SET2_6__EMPTY                                IPU_MEMORY_OFFSET+0x00405E4,0x00000000
+#define SRM_DI0_DW_SET2_6__FULL                                 IPU_MEMORY_OFFSET+0x00405E4,0xffffffff
+#define SRM_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6                 IPU_MEMORY_OFFSET+0x00405E4,0x01FF0000
+#define SRM_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6                   IPU_MEMORY_OFFSET+0x00405E4,0x000001FF
+
+#define SRM_DI0_DW_SET2_7__ADDR                                 IPU_MEMORY_OFFSET+0x00405E8
+#define SRM_DI0_DW_SET2_7__EMPTY                                IPU_MEMORY_OFFSET+0x00405E8,0x00000000
+#define SRM_DI0_DW_SET2_7__FULL                                 IPU_MEMORY_OFFSET+0x00405E8,0xffffffff
+#define SRM_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7                 IPU_MEMORY_OFFSET+0x00405E8,0x01FF0000
+#define SRM_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7                   IPU_MEMORY_OFFSET+0x00405E8,0x000001FF
+
+#define SRM_DI0_DW_SET2_8__ADDR                                 IPU_MEMORY_OFFSET+0x00405EC
+#define SRM_DI0_DW_SET2_8__EMPTY                                IPU_MEMORY_OFFSET+0x00405EC,0x00000000
+#define SRM_DI0_DW_SET2_8__FULL                                 IPU_MEMORY_OFFSET+0x00405EC,0xffffffff
+#define SRM_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8                 IPU_MEMORY_OFFSET+0x00405EC,0x01FF0000
+#define SRM_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8                   IPU_MEMORY_OFFSET+0x00405EC,0x000001FF
+
+#define SRM_DI0_DW_SET2_9__ADDR                                 IPU_MEMORY_OFFSET+0x00405F0
+#define SRM_DI0_DW_SET2_9__EMPTY                                IPU_MEMORY_OFFSET+0x00405F0,0x00000000
+#define SRM_DI0_DW_SET2_9__FULL                                 IPU_MEMORY_OFFSET+0x00405F0,0xffffffff
+#define SRM_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9                 IPU_MEMORY_OFFSET+0x00405F0,0x01FF0000
+#define SRM_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9                   IPU_MEMORY_OFFSET+0x00405F0,0x000001FF
+
+#define SRM_DI0_DW_SET2_10__ADDR                                IPU_MEMORY_OFFSET+0x00405F4
+#define SRM_DI0_DW_SET2_10__EMPTY                               IPU_MEMORY_OFFSET+0x00405F4,0x00000000
+#define SRM_DI0_DW_SET2_10__FULL                                IPU_MEMORY_OFFSET+0x00405F4,0xffffffff
+#define SRM_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10               IPU_MEMORY_OFFSET+0x00405F4,0x01FF0000
+#define SRM_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10                 IPU_MEMORY_OFFSET+0x00405F4,0x000001FF
+
+#define SRM_DI0_DW_SET2_11__ADDR                                IPU_MEMORY_OFFSET+0x00405F8
+#define SRM_DI0_DW_SET2_11__EMPTY                               IPU_MEMORY_OFFSET+0x00405F8,0x00000000
+#define SRM_DI0_DW_SET2_11__FULL                                IPU_MEMORY_OFFSET+0x00405F8,0xffffffff
+#define SRM_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11               IPU_MEMORY_OFFSET+0x00405F8,0x01FF0000
+#define SRM_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11                 IPU_MEMORY_OFFSET+0x00405F8,0x000001FF
+
+#define SRM_DI0_DW_SET3_0__ADDR                                 IPU_MEMORY_OFFSET+0x00405FC
+#define SRM_DI0_DW_SET3_0__EMPTY                                IPU_MEMORY_OFFSET+0x00405FC,0x00000000
+#define SRM_DI0_DW_SET3_0__FULL                                 IPU_MEMORY_OFFSET+0x00405FC,0xffffffff
+#define SRM_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0                 IPU_MEMORY_OFFSET+0x00405FC,0x01FF0000
+#define SRM_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0                   IPU_MEMORY_OFFSET+0x00405FC,0x000001FF
+
+#define SRM_DI0_DW_SET3_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040600
+#define SRM_DI0_DW_SET3_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040600,0x00000000
+#define SRM_DI0_DW_SET3_1__FULL                                 IPU_MEMORY_OFFSET+0x0040600,0xffffffff
+#define SRM_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1                 IPU_MEMORY_OFFSET+0x0040600,0x01FF0000
+#define SRM_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1                   IPU_MEMORY_OFFSET+0x0040600,0x000001FF
+
+#define SRM_DI0_DW_SET3_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040604
+#define SRM_DI0_DW_SET3_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040604,0x00000000
+#define SRM_DI0_DW_SET3_2__FULL                                 IPU_MEMORY_OFFSET+0x0040604,0xffffffff
+#define SRM_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2                 IPU_MEMORY_OFFSET+0x0040604,0x01FF0000
+#define SRM_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2                   IPU_MEMORY_OFFSET+0x0040604,0x000001FF
+
+#define SRM_DI0_DW_SET3_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040608
+#define SRM_DI0_DW_SET3_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040608,0x00000000
+#define SRM_DI0_DW_SET3_3__FULL                                 IPU_MEMORY_OFFSET+0x0040608,0xffffffff
+#define SRM_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3                 IPU_MEMORY_OFFSET+0x0040608,0x01FF0000
+#define SRM_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3                   IPU_MEMORY_OFFSET+0x0040608,0x000001FF
+
+#define SRM_DI0_DW_SET3_4__ADDR                                 IPU_MEMORY_OFFSET+0x004060C
+#define SRM_DI0_DW_SET3_4__EMPTY                                IPU_MEMORY_OFFSET+0x004060C,0x00000000
+#define SRM_DI0_DW_SET3_4__FULL                                 IPU_MEMORY_OFFSET+0x004060C,0xffffffff
+#define SRM_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4                 IPU_MEMORY_OFFSET+0x004060C,0x01FF0000
+#define SRM_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4                   IPU_MEMORY_OFFSET+0x004060C,0x000001FF
+
+#define SRM_DI0_DW_SET3_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040610
+#define SRM_DI0_DW_SET3_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040610,0x00000000
+#define SRM_DI0_DW_SET3_5__FULL                                 IPU_MEMORY_OFFSET+0x0040610,0xffffffff
+#define SRM_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5                 IPU_MEMORY_OFFSET+0x0040610,0x01FF0000
+#define SRM_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5                   IPU_MEMORY_OFFSET+0x0040610,0x000001FF
+
+#define SRM_DI0_DW_SET3_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040614
+#define SRM_DI0_DW_SET3_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040614,0x00000000
+#define SRM_DI0_DW_SET3_6__FULL                                 IPU_MEMORY_OFFSET+0x0040614,0xffffffff
+#define SRM_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6                 IPU_MEMORY_OFFSET+0x0040614,0x01FF0000
+#define SRM_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6                   IPU_MEMORY_OFFSET+0x0040614,0x000001FF
+
+#define SRM_DI0_DW_SET3_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040618
+#define SRM_DI0_DW_SET3_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040618,0x00000000
+#define SRM_DI0_DW_SET3_7__FULL                                 IPU_MEMORY_OFFSET+0x0040618,0xffffffff
+#define SRM_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7                 IPU_MEMORY_OFFSET+0x0040618,0x01FF0000
+#define SRM_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7                   IPU_MEMORY_OFFSET+0x0040618,0x000001FF
+
+#define SRM_DI0_DW_SET3_8__ADDR                                 IPU_MEMORY_OFFSET+0x004061C
+#define SRM_DI0_DW_SET3_8__EMPTY                                IPU_MEMORY_OFFSET+0x004061C,0x00000000
+#define SRM_DI0_DW_SET3_8__FULL                                 IPU_MEMORY_OFFSET+0x004061C,0xffffffff
+#define SRM_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8                 IPU_MEMORY_OFFSET+0x004061C,0x01FF0000
+#define SRM_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8                   IPU_MEMORY_OFFSET+0x004061C,0x000001FF
+
+#define SRM_DI0_DW_SET3_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040620
+#define SRM_DI0_DW_SET3_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040620,0x00000000
+#define SRM_DI0_DW_SET3_9__FULL                                 IPU_MEMORY_OFFSET+0x0040620,0xffffffff
+#define SRM_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9                 IPU_MEMORY_OFFSET+0x0040620,0x01FF0000
+#define SRM_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9                   IPU_MEMORY_OFFSET+0x0040620,0x000001FF
+
+#define SRM_DI0_DW_SET3_10__ADDR                                IPU_MEMORY_OFFSET+0x0040624
+#define SRM_DI0_DW_SET3_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040624,0x00000000
+#define SRM_DI0_DW_SET3_10__FULL                                IPU_MEMORY_OFFSET+0x0040624,0xffffffff
+#define SRM_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10               IPU_MEMORY_OFFSET+0x0040624,0x01FF0000
+#define SRM_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10                 IPU_MEMORY_OFFSET+0x0040624,0x000001FF
+
+#define SRM_DI0_DW_SET3_11__ADDR                                IPU_MEMORY_OFFSET+0x0040628
+#define SRM_DI0_DW_SET3_11__EMPTY                               IPU_MEMORY_OFFSET+0x0040628,0x00000000
+#define SRM_DI0_DW_SET3_11__FULL                                IPU_MEMORY_OFFSET+0x0040628,0xffffffff
+#define SRM_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11               IPU_MEMORY_OFFSET+0x0040628,0x01FF0000
+#define SRM_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11                 IPU_MEMORY_OFFSET+0x0040628,0x000001FF
+
+#define SRM_DI0_STP_REP_1__ADDR                                 IPU_MEMORY_OFFSET+0x004062C
+#define SRM_DI0_STP_REP_1__EMPTY                                IPU_MEMORY_OFFSET+0x004062C,0x00000000
+#define SRM_DI0_STP_REP_1__FULL                                 IPU_MEMORY_OFFSET+0x004062C,0xffffffff
+#define SRM_DI0_STP_REP_1__DI0_STEP_REPEAT_2                    IPU_MEMORY_OFFSET+0x004062C,0x0FFF0000
+#define SRM_DI0_STP_REP_1__DI0_STEP_REPEAT_1                    IPU_MEMORY_OFFSET+0x004062C,0x00000FFF
+
+#define SRM_DI0_STP_REP_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040630
+#define SRM_DI0_STP_REP_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040630,0x00000000
+#define SRM_DI0_STP_REP_2__FULL                                 IPU_MEMORY_OFFSET+0x0040630,0xffffffff
+#define SRM_DI0_STP_REP_2__DI0_STEP_REPEAT_4                    IPU_MEMORY_OFFSET+0x0040630,0x0FFF0000
+#define SRM_DI0_STP_REP_2__DI0_STEP_REPEAT_3                    IPU_MEMORY_OFFSET+0x0040630,0x00000FFF
+
+#define SRM_DI0_STP_REP_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040634
+#define SRM_DI0_STP_REP_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040634,0x00000000
+#define SRM_DI0_STP_REP_3__FULL                                 IPU_MEMORY_OFFSET+0x0040634,0xffffffff
+#define SRM_DI0_STP_REP_3__DI0_STEP_REPEAT_6                    IPU_MEMORY_OFFSET+0x0040634,0x0FFF0000
+#define SRM_DI0_STP_REP_3__DI0_STEP_REPEAT_5                    IPU_MEMORY_OFFSET+0x0040634,0x00000FFF
+
+#define SRM_DI0_STP_REP_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040638
+#define SRM_DI0_STP_REP_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040638,0x00000000
+#define SRM_DI0_STP_REP_4__FULL                                 IPU_MEMORY_OFFSET+0x0040638,0xffffffff
+#define SRM_DI0_STP_REP_4__DI0_STEP_REPEAT_8                    IPU_MEMORY_OFFSET+0x0040638,0x0FFF0000
+#define SRM_DI0_STP_REP_4__DI0_STEP_REPEAT_7                    IPU_MEMORY_OFFSET+0x0040638,0x00000FFF
+
+#define SRM_DI0_STP_REP_9__ADDR                                 IPU_MEMORY_OFFSET+0x004063C
+#define SRM_DI0_STP_REP_9__EMPTY                                IPU_MEMORY_OFFSET+0x004063C,0x00000000
+#define SRM_DI0_STP_REP_9__FULL                                 IPU_MEMORY_OFFSET+0x004063C,0xffffffff
+#define SRM_DI0_STP_REP_9__DI0_STEP_REPEAT_9                    IPU_MEMORY_OFFSET+0x004063C,0x00000FFF
+
+#define SRM_DI0_SER_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040640
+#define SRM_DI0_SER_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040640,0x00000000
+#define SRM_DI0_SER_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040640,0xffffffff
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1            IPU_MEMORY_OFFSET+0x0040640,0xF0000000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0            IPU_MEMORY_OFFSET+0x0040640,0x0F000000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1            IPU_MEMORY_OFFSET+0x0040640,0x00F00000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0            IPU_MEMORY_OFFSET+0x0040640,0x000F0000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LATCH                      IPU_MEMORY_OFFSET+0x0040640,0x0000FF00
+#define SRM_DI0_SER_CONF__DI0_LLA_SER_ACCESS                    IPU_MEMORY_OFFSET+0x0040640,0x00000020
+#define SRM_DI0_SER_CONF__DI0_SER_CLK_POLARITY                  IPU_MEMORY_OFFSET+0x0040640,0x00000010
+#define SRM_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY              IPU_MEMORY_OFFSET+0x0040640,0x00000008
+#define SRM_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY                IPU_MEMORY_OFFSET+0x0040640,0x00000004
+#define SRM_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY                IPU_MEMORY_OFFSET+0x0040640,0x00000002
+#define SRM_DI0_SER_CONF__DI0_WAIT4SERIAL                       IPU_MEMORY_OFFSET+0x0040640,0x00000001
+
+#define SRM_DI0_SSC__ADDR                                       IPU_MEMORY_OFFSET+0x0040644
+#define SRM_DI0_SSC__EMPTY                                      IPU_MEMORY_OFFSET+0x0040644,0x00000000
+#define SRM_DI0_SSC__FULL                                       IPU_MEMORY_OFFSET+0x0040644,0xffffffff
+#define SRM_DI0_SSC__DI0_PIN17_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00800000
+#define SRM_DI0_SSC__DI0_PIN16_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00400000
+#define SRM_DI0_SSC__DI0_PIN15_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00200000
+#define SRM_DI0_SSC__DI0_PIN14_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00100000
+#define SRM_DI0_SSC__DI0_PIN13_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00080000
+#define SRM_DI0_SSC__DI0_PIN12_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00040000
+#define SRM_DI0_SSC__DI0_PIN11_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00020000
+#define SRM_DI0_SSC__DI0_CS_ERM                                 IPU_MEMORY_OFFSET+0x0040644,0x00010000
+#define SRM_DI0_SSC__DI0_WAIT_ON                                IPU_MEMORY_OFFSET+0x0040644,0x00000020
+#define SRM_DI0_SSC__DI0_BYTE_EN_RD_IN                          IPU_MEMORY_OFFSET+0x0040644,0x00000008
+#define SRM_DI0_SSC__DI0_BYTE_EN_PNTR                           IPU_MEMORY_OFFSET+0x0040644,0x00000007
+
+#define SRM_DI0_POL__ADDR                                       IPU_MEMORY_OFFSET+0x0040648
+#define SRM_DI0_POL__EMPTY                                      IPU_MEMORY_OFFSET+0x0040648,0x00000000
+#define SRM_DI0_POL__FULL                                       IPU_MEMORY_OFFSET+0x0040648,0xffffffff
+#define SRM_DI0_POL__DI0_WAIT_POLARITY                          IPU_MEMORY_OFFSET+0x0040648,0x04000000
+#define SRM_DI0_POL__DI0_CS1_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x0040648,0x02000000
+#define SRM_DI0_POL__DI0_CS0_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x0040648,0x01000000
+#define SRM_DI0_POL__DI0_CS1_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x0040648,0x00800000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_17                        IPU_MEMORY_OFFSET+0x0040648,0x00400000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_16                        IPU_MEMORY_OFFSET+0x0040648,0x00200000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_15                        IPU_MEMORY_OFFSET+0x0040648,0x00100000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_14                        IPU_MEMORY_OFFSET+0x0040648,0x00080000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_13                        IPU_MEMORY_OFFSET+0x0040648,0x00040000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_12                        IPU_MEMORY_OFFSET+0x0040648,0x00020000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_11                        IPU_MEMORY_OFFSET+0x0040648,0x00010000
+#define SRM_DI0_POL__DI0_CS0_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x0040648,0x00008000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_17                        IPU_MEMORY_OFFSET+0x0040648,0x00004000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_16                        IPU_MEMORY_OFFSET+0x0040648,0x00002000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_15                        IPU_MEMORY_OFFSET+0x0040648,0x00001000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_14                        IPU_MEMORY_OFFSET+0x0040648,0x00000800
+#define SRM_DI0_POL__DI0_CS0_POLARITY_13                        IPU_MEMORY_OFFSET+0x0040648,0x00000400
+#define SRM_DI0_POL__DI0_CS0_POLARITY_12                        IPU_MEMORY_OFFSET+0x0040648,0x00000200
+#define SRM_DI0_POL__DI0_CS0_POLARITY_11                        IPU_MEMORY_OFFSET+0x0040648,0x00000100
+#define SRM_DI0_POL__DI0_DRDY_DATA_POLARITY                     IPU_MEMORY_OFFSET+0x0040648,0x00000080
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_17                       IPU_MEMORY_OFFSET+0x0040648,0x00000040
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_16                       IPU_MEMORY_OFFSET+0x0040648,0x00000020
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_15                       IPU_MEMORY_OFFSET+0x0040648,0x00000010
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_14                       IPU_MEMORY_OFFSET+0x0040648,0x00000008
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_13                       IPU_MEMORY_OFFSET+0x0040648,0x00000004
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_12                       IPU_MEMORY_OFFSET+0x0040648,0x00000002
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_11                       IPU_MEMORY_OFFSET+0x0040648,0x00000001
+
+#define SRM_DI0_AW0__ADDR                                       IPU_MEMORY_OFFSET+0x004064C
+#define SRM_DI0_AW0__EMPTY                                      IPU_MEMORY_OFFSET+0x004064C,0x00000000
+#define SRM_DI0_AW0__FULL                                       IPU_MEMORY_OFFSET+0x004064C,0xffffffff
+#define SRM_DI0_AW0__DI0_AW_TRIG_SEL                            IPU_MEMORY_OFFSET+0x004064C,0xF0000000
+#define SRM_DI0_AW0__DI0_AW_HEND                                IPU_MEMORY_OFFSET+0x004064C,0x0FFF0000
+#define SRM_DI0_AW0__DI0_AW_HCOUNT_SEL                          IPU_MEMORY_OFFSET+0x004064C,0x0000F000
+#define SRM_DI0_AW0__DI0_AW_HSTART                              IPU_MEMORY_OFFSET+0x004064C,0x00000FFF
+
+#define SRM_DI0_AW1__ADDR                                       IPU_MEMORY_OFFSET+0x0040650
+#define SRM_DI0_AW1__EMPTY                                      IPU_MEMORY_OFFSET+0x0040650,0x00000000
+#define SRM_DI0_AW1__FULL                                       IPU_MEMORY_OFFSET+0x0040650,0xffffffff
+#define SRM_DI0_AW1__DI0_AW_VEND                                IPU_MEMORY_OFFSET+0x0040650,0x0FFF0000
+#define SRM_DI0_AW1__DI0_AW_VCOUNT_SEL                          IPU_MEMORY_OFFSET+0x0040650,0x0000F000
+#define SRM_DI0_AW1__DI0_AW_VSTART                              IPU_MEMORY_OFFSET+0x0040650,0x00000FFF
+
+#define SRM_DI0_SCR_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040654
+#define SRM_DI0_SCR_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040654,0x00000000
+#define SRM_DI0_SCR_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040654,0xffffffff
+#define SRM_DI0_SCR_CONF__DI0_SCREEN_HEIGHT                     IPU_MEMORY_OFFSET+0x0040654,0x00000FFF
+
+#define SRM_DI1_GENERAL__ADDR                                   IPU_MEMORY_OFFSET+0x0040658
+#define SRM_DI1_GENERAL__EMPTY                                  IPU_MEMORY_OFFSET+0x0040658,0x00000000
+#define SRM_DI1_GENERAL__FULL                                   IPU_MEMORY_OFFSET+0x0040658,0xffffffff
+#define SRM_DI1_GENERAL__DI1_PIN8_PIN15_SEL                     IPU_MEMORY_OFFSET+0x0040658,0x80000000
+#define SRM_DI1_GENERAL__DI1_DISP_Y_SEL                         IPU_MEMORY_OFFSET+0x0040658,0x70000000
+#define SRM_DI1_GENERAL__DI1_CLOCK_STOP_MODE                    IPU_MEMORY_OFFSET+0x0040658,0x0F000000
+#define SRM_DI1_GENERAL__DI1_DISP_CLOCK_INIT                    IPU_MEMORY_OFFSET+0x0040658,0x00800000
+#define SRM_DI1_GENERAL__DI1_MASK_SEL                           IPU_MEMORY_OFFSET+0x0040658,0x00400000
+#define SRM_DI1_GENERAL__DI1_VSYNC_EXT                          IPU_MEMORY_OFFSET+0x0040658,0x00200000
+#define SRM_DI1_GENERAL__DI1_CLK_EXT                            IPU_MEMORY_OFFSET+0x0040658,0x00100000
+#define SRM_DI1_GENERAL__DI1_WATCHDOG_MODE                      IPU_MEMORY_OFFSET+0x0040658,0x000C0000
+#define SRM_DI1_GENERAL__DI1_POLARITY_DISP_CLK                  IPU_MEMORY_OFFSET+0x0040658,0x00020000
+#define SRM_DI1_GENERAL__DI1_SYNC_COUNT_SEL                     IPU_MEMORY_OFFSET+0x0040658,0x0000F000
+#define SRM_DI1_GENERAL__DI1_ERR_TREATMENT                      IPU_MEMORY_OFFSET+0x0040658,0x00000800
+#define SRM_DI1_GENERAL__DI1_ERM_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x0040658,0x00000400
+#define SRM_DI1_GENERAL__DI1_POLARITY_CS1                       IPU_MEMORY_OFFSET+0x0040658,0x00000200
+#define SRM_DI1_GENERAL__DI1_POLARITY_CS0                       IPU_MEMORY_OFFSET+0x0040658,0x00000100
+#define SRM_DI1_GENERAL__DI1_POLARITY_8                         IPU_MEMORY_OFFSET+0x0040658,0x00000080
+#define SRM_DI1_GENERAL__DI1_POLARITY_7                         IPU_MEMORY_OFFSET+0x0040658,0x00000040
+#define SRM_DI1_GENERAL__DI1_POLARITY_6                         IPU_MEMORY_OFFSET+0x0040658,0x00000020
+#define SRM_DI1_GENERAL__DI1_POLARITY_5                         IPU_MEMORY_OFFSET+0x0040658,0x00000010
+#define SRM_DI1_GENERAL__DI1_POLARITY_4                         IPU_MEMORY_OFFSET+0x0040658,0x00000008
+#define SRM_DI1_GENERAL__DI1_POLARITY_3                         IPU_MEMORY_OFFSET+0x0040658,0x00000004
+#define SRM_DI1_GENERAL__DI1_POLARITY_2                         IPU_MEMORY_OFFSET+0x0040658,0x00000002
+#define SRM_DI1_GENERAL__DI1_POLARITY_1                         IPU_MEMORY_OFFSET+0x0040658,0x00000001
+
+#define SRM_DI1_BS_CLKGEN0__ADDR                                IPU_MEMORY_OFFSET+0x004065C
+#define SRM_DI1_BS_CLKGEN0__EMPTY                               IPU_MEMORY_OFFSET+0x004065C,0x00000000
+#define SRM_DI1_BS_CLKGEN0__FULL                                IPU_MEMORY_OFFSET+0x004065C,0xffffffff
+#define SRM_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET                 IPU_MEMORY_OFFSET+0x004065C,0x01FF0000
+#define SRM_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD                 IPU_MEMORY_OFFSET+0x004065C,0x00000FFF
+
+#define SRM_DI1_BS_CLKGEN1__ADDR                                IPU_MEMORY_OFFSET+0x0040660
+#define SRM_DI1_BS_CLKGEN1__EMPTY                               IPU_MEMORY_OFFSET+0x0040660,0x00000000
+#define SRM_DI1_BS_CLKGEN1__FULL                                IPU_MEMORY_OFFSET+0x0040660,0xffffffff
+#define SRM_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN                   IPU_MEMORY_OFFSET+0x0040660,0x01FF0000
+#define SRM_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP                     IPU_MEMORY_OFFSET+0x0040660,0x000001FF
+
+#define SRM_DI1_SW_GEN0_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040664
+#define SRM_DI1_SW_GEN0_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040664,0x00000000
+#define SRM_DI1_SW_GEN0_1__FULL                                 IPU_MEMORY_OFFSET+0x0040664,0xffffffff
+#define SRM_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1                   IPU_MEMORY_OFFSET+0x0040664,0x7FF80000
+#define SRM_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1                 IPU_MEMORY_OFFSET+0x0040664,0x00070000
+#define SRM_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1                   IPU_MEMORY_OFFSET+0x0040664,0x00007FF8
+#define SRM_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1              IPU_MEMORY_OFFSET+0x0040664,0x00000007
+
+#define SRM_DI1_SW_GEN0_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040668
+#define SRM_DI1_SW_GEN0_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040668,0x00000000
+#define SRM_DI1_SW_GEN0_2__FULL                                 IPU_MEMORY_OFFSET+0x0040668,0xffffffff
+#define SRM_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2                   IPU_MEMORY_OFFSET+0x0040668,0x7FF80000
+#define SRM_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2                 IPU_MEMORY_OFFSET+0x0040668,0x00070000
+#define SRM_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2                   IPU_MEMORY_OFFSET+0x0040668,0x00007FF8
+#define SRM_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2              IPU_MEMORY_OFFSET+0x0040668,0x00000007
+
+#define SRM_DI1_SW_GEN0_3__ADDR                                 IPU_MEMORY_OFFSET+0x004066C
+#define SRM_DI1_SW_GEN0_3__EMPTY                                IPU_MEMORY_OFFSET+0x004066C,0x00000000
+#define SRM_DI1_SW_GEN0_3__FULL                                 IPU_MEMORY_OFFSET+0x004066C,0xffffffff
+#define SRM_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3                   IPU_MEMORY_OFFSET+0x004066C,0x7FF80000
+#define SRM_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3                 IPU_MEMORY_OFFSET+0x004066C,0x00070000
+#define SRM_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3                   IPU_MEMORY_OFFSET+0x004066C,0x00007FF8
+#define SRM_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3              IPU_MEMORY_OFFSET+0x004066C,0x00000007
+
+#define SRM_DI1_SW_GEN0_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040670
+#define SRM_DI1_SW_GEN0_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040670,0x00000000
+#define SRM_DI1_SW_GEN0_4__FULL                                 IPU_MEMORY_OFFSET+0x0040670,0xffffffff
+#define SRM_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4                   IPU_MEMORY_OFFSET+0x0040670,0x7FF80000
+#define SRM_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4                 IPU_MEMORY_OFFSET+0x0040670,0x00070000
+#define SRM_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4                   IPU_MEMORY_OFFSET+0x0040670,0x00007FF8
+#define SRM_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4              IPU_MEMORY_OFFSET+0x0040670,0x00000007
+
+#define SRM_DI1_SW_GEN0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040674
+#define SRM_DI1_SW_GEN0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040674,0x00000000
+#define SRM_DI1_SW_GEN0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040674,0xffffffff
+#define SRM_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5                   IPU_MEMORY_OFFSET+0x0040674,0x7FF80000
+#define SRM_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5                 IPU_MEMORY_OFFSET+0x0040674,0x00070000
+#define SRM_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5                   IPU_MEMORY_OFFSET+0x0040674,0x00007FF8
+#define SRM_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5              IPU_MEMORY_OFFSET+0x0040674,0x00000007
+
+#define SRM_DI1_SW_GEN0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040678
+#define SRM_DI1_SW_GEN0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040678,0x00000000
+#define SRM_DI1_SW_GEN0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040678,0xffffffff
+#define SRM_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6                   IPU_MEMORY_OFFSET+0x0040678,0x7FF80000
+#define SRM_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6                 IPU_MEMORY_OFFSET+0x0040678,0x00070000
+#define SRM_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6                   IPU_MEMORY_OFFSET+0x0040678,0x00007FF8
+#define SRM_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6              IPU_MEMORY_OFFSET+0x0040678,0x00000007
+
+#define SRM_DI1_SW_GEN0_7__ADDR                                 IPU_MEMORY_OFFSET+0x004067C
+#define SRM_DI1_SW_GEN0_7__EMPTY                                IPU_MEMORY_OFFSET+0x004067C,0x00000000
+#define SRM_DI1_SW_GEN0_7__FULL                                 IPU_MEMORY_OFFSET+0x004067C,0xffffffff
+#define SRM_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7                   IPU_MEMORY_OFFSET+0x004067C,0x7FF80000
+#define SRM_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7                 IPU_MEMORY_OFFSET+0x004067C,0x00070000
+#define SRM_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7                   IPU_MEMORY_OFFSET+0x004067C,0x00007FF8
+#define SRM_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7              IPU_MEMORY_OFFSET+0x004067C,0x00000007
+
+#define SRM_DI1_SW_GEN0_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040680
+#define SRM_DI1_SW_GEN0_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040680,0x00000000
+#define SRM_DI1_SW_GEN0_8__FULL                                 IPU_MEMORY_OFFSET+0x0040680,0xffffffff
+#define SRM_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8                   IPU_MEMORY_OFFSET+0x0040680,0x7FF80000
+#define SRM_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8                 IPU_MEMORY_OFFSET+0x0040680,0x00070000
+#define SRM_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8                   IPU_MEMORY_OFFSET+0x0040680,0x00007FF8
+#define SRM_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8              IPU_MEMORY_OFFSET+0x0040680,0x00000007
+
+#define SRM_DI1_SW_GEN0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040684
+#define SRM_DI1_SW_GEN0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040684,0x00000000
+#define SRM_DI1_SW_GEN0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040684,0xffffffff
+#define SRM_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9                   IPU_MEMORY_OFFSET+0x0040684,0x7FF80000
+#define SRM_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9                 IPU_MEMORY_OFFSET+0x0040684,0x00070000
+#define SRM_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9                   IPU_MEMORY_OFFSET+0x0040684,0x00007FF8
+#define SRM_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9              IPU_MEMORY_OFFSET+0x0040684,0x00000007
+
+#define SRM_DI1_SW_GEN1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040688
+#define SRM_DI1_SW_GEN1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040688,0x00000000
+#define SRM_DI1_SW_GEN1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040688,0xffffffff
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1            IPU_MEMORY_OFFSET+0x0040688,0x60000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1                IPU_MEMORY_OFFSET+0x0040688,0x10000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1                    IPU_MEMORY_OFFSET+0x0040688,0x0E000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                       IPU_MEMORY_OFFSET+0x0040688,0x01FF0000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1       IPU_MEMORY_OFFSET+0x0040688,0x00007000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1           IPU_MEMORY_OFFSET+0x0040688,0x00000E00
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_UP_1                         IPU_MEMORY_OFFSET+0x0040688,0x000001FF
+
+#define SRM_DI1_SW_GEN1_2__ADDR                                 IPU_MEMORY_OFFSET+0x004068C
+#define SRM_DI1_SW_GEN1_2__EMPTY                                IPU_MEMORY_OFFSET+0x004068C,0x00000000
+#define SRM_DI1_SW_GEN1_2__FULL                                 IPU_MEMORY_OFFSET+0x004068C,0xffffffff
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2            IPU_MEMORY_OFFSET+0x004068C,0x60000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2                IPU_MEMORY_OFFSET+0x004068C,0x10000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2                    IPU_MEMORY_OFFSET+0x004068C,0x0E000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                       IPU_MEMORY_OFFSET+0x004068C,0x01FF0000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2       IPU_MEMORY_OFFSET+0x004068C,0x00007000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2           IPU_MEMORY_OFFSET+0x004068C,0x00000E00
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_UP_2                         IPU_MEMORY_OFFSET+0x004068C,0x000001FF
+
+#define SRM_DI1_SW_GEN1_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040690
+#define SRM_DI1_SW_GEN1_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040690,0x00000000
+#define SRM_DI1_SW_GEN1_3__FULL                                 IPU_MEMORY_OFFSET+0x0040690,0xffffffff
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3            IPU_MEMORY_OFFSET+0x0040690,0x60000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3                IPU_MEMORY_OFFSET+0x0040690,0x10000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3                    IPU_MEMORY_OFFSET+0x0040690,0x0E000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                       IPU_MEMORY_OFFSET+0x0040690,0x01FF0000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3       IPU_MEMORY_OFFSET+0x0040690,0x00007000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3           IPU_MEMORY_OFFSET+0x0040690,0x00000E00
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_UP_3                         IPU_MEMORY_OFFSET+0x0040690,0x000001FF
+
+#define SRM_DI1_SW_GEN1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040694
+#define SRM_DI1_SW_GEN1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040694,0x00000000
+#define SRM_DI1_SW_GEN1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040694,0xffffffff
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4            IPU_MEMORY_OFFSET+0x0040694,0x60000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4                IPU_MEMORY_OFFSET+0x0040694,0x10000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4                    IPU_MEMORY_OFFSET+0x0040694,0x0E000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                       IPU_MEMORY_OFFSET+0x0040694,0x01FF0000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4       IPU_MEMORY_OFFSET+0x0040694,0x00007000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4           IPU_MEMORY_OFFSET+0x0040694,0x00000E00
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_UP_4                         IPU_MEMORY_OFFSET+0x0040694,0x000001FF
+
+#define SRM_DI1_SW_GEN1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040698
+#define SRM_DI1_SW_GEN1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040698,0x00000000
+#define SRM_DI1_SW_GEN1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040698,0xffffffff
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5            IPU_MEMORY_OFFSET+0x0040698,0x60000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5                IPU_MEMORY_OFFSET+0x0040698,0x10000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5                    IPU_MEMORY_OFFSET+0x0040698,0x0E000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                       IPU_MEMORY_OFFSET+0x0040698,0x01FF0000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5       IPU_MEMORY_OFFSET+0x0040698,0x00007000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5           IPU_MEMORY_OFFSET+0x0040698,0x00000E00
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_UP_5                         IPU_MEMORY_OFFSET+0x0040698,0x000001FF
+
+#define SRM_DI1_SW_GEN1_6__ADDR                                 IPU_MEMORY_OFFSET+0x004069C
+#define SRM_DI1_SW_GEN1_6__EMPTY                                IPU_MEMORY_OFFSET+0x004069C,0x00000000
+#define SRM_DI1_SW_GEN1_6__FULL                                 IPU_MEMORY_OFFSET+0x004069C,0xffffffff
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6            IPU_MEMORY_OFFSET+0x004069C,0x60000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6                IPU_MEMORY_OFFSET+0x004069C,0x10000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6                    IPU_MEMORY_OFFSET+0x004069C,0x0E000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                       IPU_MEMORY_OFFSET+0x004069C,0x01FF0000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6       IPU_MEMORY_OFFSET+0x004069C,0x00007000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6           IPU_MEMORY_OFFSET+0x004069C,0x00000E00
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_UP_6                         IPU_MEMORY_OFFSET+0x004069C,0x000001FF
+
+#define SRM_DI1_SW_GEN1_7__ADDR                                 IPU_MEMORY_OFFSET+0x00406A0
+#define SRM_DI1_SW_GEN1_7__EMPTY                                IPU_MEMORY_OFFSET+0x00406A0,0x00000000
+#define SRM_DI1_SW_GEN1_7__FULL                                 IPU_MEMORY_OFFSET+0x00406A0,0xffffffff
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7            IPU_MEMORY_OFFSET+0x00406A0,0x60000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7                IPU_MEMORY_OFFSET+0x00406A0,0x10000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7                    IPU_MEMORY_OFFSET+0x00406A0,0x0E000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                       IPU_MEMORY_OFFSET+0x00406A0,0x01FF0000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7       IPU_MEMORY_OFFSET+0x00406A0,0x00007000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7           IPU_MEMORY_OFFSET+0x00406A0,0x00000E00
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_UP_7                         IPU_MEMORY_OFFSET+0x00406A0,0x000001FF
+
+#define SRM_DI1_SW_GEN1_8__ADDR                                 IPU_MEMORY_OFFSET+0x00406A4
+#define SRM_DI1_SW_GEN1_8__EMPTY                                IPU_MEMORY_OFFSET+0x00406A4,0x00000000
+#define SRM_DI1_SW_GEN1_8__FULL                                 IPU_MEMORY_OFFSET+0x00406A4,0xffffffff
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8            IPU_MEMORY_OFFSET+0x00406A4,0x60000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8                IPU_MEMORY_OFFSET+0x00406A4,0x10000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8                    IPU_MEMORY_OFFSET+0x00406A4,0x0E000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                       IPU_MEMORY_OFFSET+0x00406A4,0x01FF0000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8       IPU_MEMORY_OFFSET+0x00406A4,0x00007000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8           IPU_MEMORY_OFFSET+0x00406A4,0x00000E00
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_UP_8                         IPU_MEMORY_OFFSET+0x00406A4,0x000001FF
+
+#define SRM_DI1_SW_GEN1_9__ADDR                                 IPU_MEMORY_OFFSET+0x00406A8
+#define SRM_DI1_SW_GEN1_9__EMPTY                                IPU_MEMORY_OFFSET+0x00406A8,0x00000000
+#define SRM_DI1_SW_GEN1_9__FULL                                 IPU_MEMORY_OFFSET+0x00406A8,0xffffffff
+#define SRM_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9                    IPU_MEMORY_OFFSET+0x00406A8,0xE0000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9                IPU_MEMORY_OFFSET+0x00406A8,0x10000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9                    IPU_MEMORY_OFFSET+0x00406A8,0x0E000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_DOWN_9                       IPU_MEMORY_OFFSET+0x00406A8,0x01FF0000
+#define SRM_DI1_SW_GEN1_9__DI1_TAG_SEL_9                        IPU_MEMORY_OFFSET+0x00406A8,0x00008000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_UP_9                         IPU_MEMORY_OFFSET+0x00406A8,0x000001FF
+
+#define SRM_DI1_SYNC_AS_GEN__ADDR                               IPU_MEMORY_OFFSET+0x00406AC
+#define SRM_DI1_SYNC_AS_GEN__EMPTY                              IPU_MEMORY_OFFSET+0x00406AC,0x00000000
+#define SRM_DI1_SYNC_AS_GEN__FULL                               IPU_MEMORY_OFFSET+0x00406AC,0xffffffff
+#define SRM_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN                  IPU_MEMORY_OFFSET+0x00406AC,0x10000000
+#define SRM_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x00406AC,0x0000E000
+#define SRM_DI1_SYNC_AS_GEN__DI1_SYNC_START                     IPU_MEMORY_OFFSET+0x00406AC,0x00000FFF
+
+#define SRM_DI1_DW_GEN_0__ADDR                                  IPU_MEMORY_OFFSET+0x00406B0
+#define SRM_DI1_DW_GEN_0__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B0,0x00000000
+#define SRM_DI1_DW_GEN_0__FULL                                  IPU_MEMORY_OFFSET+0x00406B0,0xffffffff
+#define SRM_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0                     IPU_MEMORY_OFFSET+0x00406B0,0xFF000000
+#define SRM_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0                 IPU_MEMORY_OFFSET+0x00406B0,0x00FF0000
+#define SRM_DI1_DW_GEN_0__DI1_CST_0                             IPU_MEMORY_OFFSET+0x00406B0,0x0000C000
+#define SRM_DI1_DW_GEN_0__DI1_PT_6_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00003000
+#define SRM_DI1_DW_GEN_0__DI1_PT_5_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000C00
+#define SRM_DI1_DW_GEN_0__DI1_PT_4_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000300
+#define SRM_DI1_DW_GEN_0__DI1_PT_3_0                            IPU_MEMORY_OFFSET+0x00406B0,0x000000C0
+#define SRM_DI1_DW_GEN_0__DI1_PT_2_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000030
+#define SRM_DI1_DW_GEN_0__DI1_PT_1_0                            IPU_MEMORY_OFFSET+0x00406B0,0x0000000C
+#define SRM_DI1_DW_GEN_0__DI1_PT_0_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000003
+
+#define SRM_DI1_DW_GEN_1__ADDR                                  IPU_MEMORY_OFFSET+0x00406B4
+#define SRM_DI1_DW_GEN_1__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B4,0x00000000
+#define SRM_DI1_DW_GEN_1__FULL                                  IPU_MEMORY_OFFSET+0x00406B4,0xffffffff
+#define SRM_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1                     IPU_MEMORY_OFFSET+0x00406B4,0xFF000000
+#define SRM_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1                 IPU_MEMORY_OFFSET+0x00406B4,0x00FF0000
+#define SRM_DI1_DW_GEN_1__DI1_CST_1                             IPU_MEMORY_OFFSET+0x00406B4,0x0000C000
+#define SRM_DI1_DW_GEN_1__DI1_PT_6_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00003000
+#define SRM_DI1_DW_GEN_1__DI1_PT_5_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000C00
+#define SRM_DI1_DW_GEN_1__DI1_PT_4_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000300
+#define SRM_DI1_DW_GEN_1__DI1_PT_3_1                            IPU_MEMORY_OFFSET+0x00406B4,0x000000C0
+#define SRM_DI1_DW_GEN_1__DI1_PT_2_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000030
+#define SRM_DI1_DW_GEN_1__DI1_PT_1_1                            IPU_MEMORY_OFFSET+0x00406B4,0x0000000C
+#define SRM_DI1_DW_GEN_1__DI1_PT_0_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000003
+
+#define SRM_DI1_DW_GEN_2__ADDR                                  IPU_MEMORY_OFFSET+0x00406B8
+#define SRM_DI1_DW_GEN_2__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B8,0x00000000
+#define SRM_DI1_DW_GEN_2__FULL                                  IPU_MEMORY_OFFSET+0x00406B8,0xffffffff
+#define SRM_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2                     IPU_MEMORY_OFFSET+0x00406B8,0xFF000000
+#define SRM_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2                 IPU_MEMORY_OFFSET+0x00406B8,0x00FF0000
+#define SRM_DI1_DW_GEN_2__DI1_CST_2                             IPU_MEMORY_OFFSET+0x00406B8,0x0000C000
+#define SRM_DI1_DW_GEN_2__DI1_PT_6_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00003000
+#define SRM_DI1_DW_GEN_2__DI1_PT_5_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000C00
+#define SRM_DI1_DW_GEN_2__DI1_PT_4_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000300
+#define SRM_DI1_DW_GEN_2__DI1_PT_3_2                            IPU_MEMORY_OFFSET+0x00406B8,0x000000C0
+#define SRM_DI1_DW_GEN_2__DI1_PT_2_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000030
+#define SRM_DI1_DW_GEN_2__DI1_PT_1_2                            IPU_MEMORY_OFFSET+0x00406B8,0x0000000C
+#define SRM_DI1_DW_GEN_2__DI1_PT_0_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000003
+
+#define SRM_DI1_DW_GEN_3__ADDR                                  IPU_MEMORY_OFFSET+0x00406BC
+#define SRM_DI1_DW_GEN_3__EMPTY                                 IPU_MEMORY_OFFSET+0x00406BC,0x00000000
+#define SRM_DI1_DW_GEN_3__FULL                                  IPU_MEMORY_OFFSET+0x00406BC,0xffffffff
+#define SRM_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3                     IPU_MEMORY_OFFSET+0x00406BC,0xFF000000
+#define SRM_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3                 IPU_MEMORY_OFFSET+0x00406BC,0x00FF0000
+#define SRM_DI1_DW_GEN_3__DI1_CST_3                             IPU_MEMORY_OFFSET+0x00406BC,0x0000C000
+#define SRM_DI1_DW_GEN_3__DI1_PT_6_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00003000
+#define SRM_DI1_DW_GEN_3__DI1_PT_5_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000C00
+#define SRM_DI1_DW_GEN_3__DI1_PT_4_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000300
+#define SRM_DI1_DW_GEN_3__DI1_PT_3_3                            IPU_MEMORY_OFFSET+0x00406BC,0x000000C0
+#define SRM_DI1_DW_GEN_3__DI1_PT_2_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000030
+#define SRM_DI1_DW_GEN_3__DI1_PT_1_3                            IPU_MEMORY_OFFSET+0x00406BC,0x0000000C
+#define SRM_DI1_DW_GEN_3__DI1_PT_0_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000003
+
+#define SRM_DI1_DW_GEN_4__ADDR                                  IPU_MEMORY_OFFSET+0x00406C0
+#define SRM_DI1_DW_GEN_4__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C0,0x00000000
+#define SRM_DI1_DW_GEN_4__FULL                                  IPU_MEMORY_OFFSET+0x00406C0,0xffffffff
+#define SRM_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4                     IPU_MEMORY_OFFSET+0x00406C0,0xFF000000
+#define SRM_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4                 IPU_MEMORY_OFFSET+0x00406C0,0x00FF0000
+#define SRM_DI1_DW_GEN_4__DI1_CST_4                             IPU_MEMORY_OFFSET+0x00406C0,0x0000C000
+#define SRM_DI1_DW_GEN_4__DI1_PT_6_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00003000
+#define SRM_DI1_DW_GEN_4__DI1_PT_5_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000C00
+#define SRM_DI1_DW_GEN_4__DI1_PT_4_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000300
+#define SRM_DI1_DW_GEN_4__DI1_PT_3_4                            IPU_MEMORY_OFFSET+0x00406C0,0x000000C0
+#define SRM_DI1_DW_GEN_4__DI1_PT_2_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000030
+#define SRM_DI1_DW_GEN_4__DI1_PT_1_4                            IPU_MEMORY_OFFSET+0x00406C0,0x0000000C
+#define SRM_DI1_DW_GEN_4__DI1_PT_0_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000003
+
+#define SRM_DI1_DW_GEN_5__ADDR                                  IPU_MEMORY_OFFSET+0x00406C4
+#define SRM_DI1_DW_GEN_5__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C4,0x00000000
+#define SRM_DI1_DW_GEN_5__FULL                                  IPU_MEMORY_OFFSET+0x00406C4,0xffffffff
+#define SRM_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5                     IPU_MEMORY_OFFSET+0x00406C4,0xFF000000
+#define SRM_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5                 IPU_MEMORY_OFFSET+0x00406C4,0x00FF0000
+#define SRM_DI1_DW_GEN_5__DI1_CST_5                             IPU_MEMORY_OFFSET+0x00406C4,0x0000C000
+#define SRM_DI1_DW_GEN_5__DI1_PT_6_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00003000
+#define SRM_DI1_DW_GEN_5__DI1_PT_5_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000C00
+#define SRM_DI1_DW_GEN_5__DI1_PT_4_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000300
+#define SRM_DI1_DW_GEN_5__DI1_PT_3_5                            IPU_MEMORY_OFFSET+0x00406C4,0x000000C0
+#define SRM_DI1_DW_GEN_5__DI1_PT_2_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000030
+#define SRM_DI1_DW_GEN_5__DI1_PT_1_5                            IPU_MEMORY_OFFSET+0x00406C4,0x0000000C
+#define SRM_DI1_DW_GEN_5__DI1_PT_0_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000003
+
+#define SRM_DI1_DW_GEN_6__ADDR                                  IPU_MEMORY_OFFSET+0x00406C8
+#define SRM_DI1_DW_GEN_6__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C8,0x00000000
+#define SRM_DI1_DW_GEN_6__FULL                                  IPU_MEMORY_OFFSET+0x00406C8,0xffffffff
+#define SRM_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6                     IPU_MEMORY_OFFSET+0x00406C8,0xFF000000
+#define SRM_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6                 IPU_MEMORY_OFFSET+0x00406C8,0x00FF0000
+#define SRM_DI1_DW_GEN_6__DI1_CST_6                             IPU_MEMORY_OFFSET+0x00406C8,0x0000C000
+#define SRM_DI1_DW_GEN_6__DI1_PT_6_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00003000
+#define SRM_DI1_DW_GEN_6__DI1_PT_5_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000C00
+#define SRM_DI1_DW_GEN_6__DI1_PT_4_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000300
+#define SRM_DI1_DW_GEN_6__DI1_PT_3_6                            IPU_MEMORY_OFFSET+0x00406C8,0x000000C0
+#define SRM_DI1_DW_GEN_6__DI1_PT_2_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000030
+#define SRM_DI1_DW_GEN_6__DI1_PT_1_6                            IPU_MEMORY_OFFSET+0x00406C8,0x0000000C
+#define SRM_DI1_DW_GEN_6__DI1_PT_0_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000003
+
+#define SRM_DI1_DW_GEN_7__ADDR                                  IPU_MEMORY_OFFSET+0x00406CC
+#define SRM_DI1_DW_GEN_7__EMPTY                                 IPU_MEMORY_OFFSET+0x00406CC,0x00000000
+#define SRM_DI1_DW_GEN_7__FULL                                  IPU_MEMORY_OFFSET+0x00406CC,0xffffffff
+#define SRM_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7                     IPU_MEMORY_OFFSET+0x00406CC,0xFF000000
+#define SRM_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7                 IPU_MEMORY_OFFSET+0x00406CC,0x00FF0000
+#define SRM_DI1_DW_GEN_7__DI1_CST_7                             IPU_MEMORY_OFFSET+0x00406CC,0x0000C000
+#define SRM_DI1_DW_GEN_7__DI1_PT_6_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00003000
+#define SRM_DI1_DW_GEN_7__DI1_PT_5_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000C00
+#define SRM_DI1_DW_GEN_7__DI1_PT_4_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000300
+#define SRM_DI1_DW_GEN_7__DI1_PT_3_7                            IPU_MEMORY_OFFSET+0x00406CC,0x000000C0
+#define SRM_DI1_DW_GEN_7__DI1_PT_2_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000030
+#define SRM_DI1_DW_GEN_7__DI1_PT_1_7                            IPU_MEMORY_OFFSET+0x00406CC,0x0000000C
+#define SRM_DI1_DW_GEN_7__DI1_PT_0_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000003
+
+#define SRM_DI1_DW_GEN_8__ADDR                                  IPU_MEMORY_OFFSET+0x00406D0
+#define SRM_DI1_DW_GEN_8__EMPTY                                 IPU_MEMORY_OFFSET+0x00406D0,0x00000000
+#define SRM_DI1_DW_GEN_8__FULL                                  IPU_MEMORY_OFFSET+0x00406D0,0xffffffff
+#define SRM_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8                     IPU_MEMORY_OFFSET+0x00406D0,0xFF000000
+#define SRM_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8                 IPU_MEMORY_OFFSET+0x00406D0,0x00FF0000
+#define SRM_DI1_DW_GEN_8__DI1_CST_8                             IPU_MEMORY_OFFSET+0x00406D0,0x0000C000
+#define SRM_DI1_DW_GEN_8__DI1_PT_6_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00003000
+#define SRM_DI1_DW_GEN_8__DI1_PT_5_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000C00
+#define SRM_DI1_DW_GEN_8__DI1_PT_4_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000300
+#define SRM_DI1_DW_GEN_8__DI1_PT_3_8                            IPU_MEMORY_OFFSET+0x00406D0,0x000000C0
+#define SRM_DI1_DW_GEN_8__DI1_PT_2_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000030
+#define SRM_DI1_DW_GEN_8__DI1_PT_1_8                            IPU_MEMORY_OFFSET+0x00406D0,0x0000000C
+#define SRM_DI1_DW_GEN_8__DI1_PT_0_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000003
+
+#define SRM_DI1_DW_GEN_9__ADDR                                  IPU_MEMORY_OFFSET+0x00406D4
+#define SRM_DI1_DW_GEN_9__EMPTY                                 IPU_MEMORY_OFFSET+0x00406D4,0x00000000
+#define SRM_DI1_DW_GEN_9__FULL                                  IPU_MEMORY_OFFSET+0x00406D4,0xffffffff
+#define SRM_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9                     IPU_MEMORY_OFFSET+0x00406D4,0xFF000000
+#define SRM_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9                 IPU_MEMORY_OFFSET+0x00406D4,0x00FF0000
+#define SRM_DI1_DW_GEN_9__DI1_CST_9                             IPU_MEMORY_OFFSET+0x00406D4,0x0000C000
+#define SRM_DI1_DW_GEN_9__DI1_PT_6_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00003000
+#define SRM_DI1_DW_GEN_9__DI1_PT_5_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000C00
+#define SRM_DI1_DW_GEN_9__DI1_PT_4_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000300
+#define SRM_DI1_DW_GEN_9__DI1_PT_3_9                            IPU_MEMORY_OFFSET+0x00406D4,0x000000C0
+#define SRM_DI1_DW_GEN_9__DI1_PT_2_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000030
+#define SRM_DI1_DW_GEN_9__DI1_PT_1_9                            IPU_MEMORY_OFFSET+0x00406D4,0x0000000C
+#define SRM_DI1_DW_GEN_9__DI1_PT_0_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000003
+
+#define SRM_DI1_DW_GEN_10__ADDR                                 IPU_MEMORY_OFFSET+0x00406D8
+#define SRM_DI1_DW_GEN_10__EMPTY                                IPU_MEMORY_OFFSET+0x00406D8,0x00000000
+#define SRM_DI1_DW_GEN_10__FULL                                 IPU_MEMORY_OFFSET+0x00406D8,0xffffffff
+#define SRM_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10                   IPU_MEMORY_OFFSET+0x00406D8,0xFF000000
+#define SRM_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10               IPU_MEMORY_OFFSET+0x00406D8,0x00FF0000
+#define SRM_DI1_DW_GEN_10__DI1_CST_10                           IPU_MEMORY_OFFSET+0x00406D8,0x0000C000
+#define SRM_DI1_DW_GEN_10__DI1_PT_6_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00003000
+#define SRM_DI1_DW_GEN_10__DI1_PT_5_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000C00
+#define SRM_DI1_DW_GEN_10__DI1_PT_4_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000300
+#define SRM_DI1_DW_GEN_10__DI1_PT_3_10                          IPU_MEMORY_OFFSET+0x00406D8,0x000000C0
+#define SRM_DI1_DW_GEN_10__DI1_PT_2_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000030
+#define SRM_DI1_DW_GEN_10__DI1_PT_1_10                          IPU_MEMORY_OFFSET+0x00406D8,0x0000000C
+#define SRM_DI1_DW_GEN_10__DI1_PT_0_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000003
+
+#define SRM_DI1_DW_GEN_11__ADDR                                 IPU_MEMORY_OFFSET+0x00406DC
+#define SRM_DI1_DW_GEN_11__EMPTY                                IPU_MEMORY_OFFSET+0x00406DC,0x00000000
+#define SRM_DI1_DW_GEN_11__FULL                                 IPU_MEMORY_OFFSET+0x00406DC,0xffffffff
+#define SRM_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11                   IPU_MEMORY_OFFSET+0x00406DC,0xFF000000
+#define SRM_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11               IPU_MEMORY_OFFSET+0x00406DC,0x00FF0000
+#define SRM_DI1_DW_GEN_11__DI1_CST_11                           IPU_MEMORY_OFFSET+0x00406DC,0x0000C000
+#define SRM_DI1_DW_GEN_11__DI1_PT_6_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00003000
+#define SRM_DI1_DW_GEN_11__DI1_PT_5_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000C00
+#define SRM_DI1_DW_GEN_11__DI1_PT_4_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000300
+#define SRM_DI1_DW_GEN_11__DI1_PT_3_11                          IPU_MEMORY_OFFSET+0x00406DC,0x000000C0
+#define SRM_DI1_DW_GEN_11__DI1_PT_2_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000030
+#define SRM_DI1_DW_GEN_11__DI1_PT_1_11                          IPU_MEMORY_OFFSET+0x00406DC,0x0000000C
+#define SRM_DI1_DW_GEN_11__DI1_PT_0_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000003
+
+#define SRM_DI1_DW_SET0_0__ADDR                                 IPU_MEMORY_OFFSET+0x00406E0
+#define SRM_DI1_DW_SET0_0__EMPTY                                IPU_MEMORY_OFFSET+0x00406E0,0x00000000
+#define SRM_DI1_DW_SET0_0__FULL                                 IPU_MEMORY_OFFSET+0x00406E0,0xffffffff
+#define SRM_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0                 IPU_MEMORY_OFFSET+0x00406E0,0x01FF0000
+#define SRM_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0                   IPU_MEMORY_OFFSET+0x00406E0,0x000001FF
+
+#define SRM_DI1_DW_SET0_1__ADDR                                 IPU_MEMORY_OFFSET+0x00406E4
+#define SRM_DI1_DW_SET0_1__EMPTY                                IPU_MEMORY_OFFSET+0x00406E4,0x00000000
+#define SRM_DI1_DW_SET0_1__FULL                                 IPU_MEMORY_OFFSET+0x00406E4,0xffffffff
+#define SRM_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1                 IPU_MEMORY_OFFSET+0x00406E4,0x01FF0000
+#define SRM_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1                   IPU_MEMORY_OFFSET+0x00406E4,0x000001FF
+
+#define SRM_DI1_DW_SET0_2__ADDR                                 IPU_MEMORY_OFFSET+0x00406E8
+#define SRM_DI1_DW_SET0_2__EMPTY                                IPU_MEMORY_OFFSET+0x00406E8,0x00000000
+#define SRM_DI1_DW_SET0_2__FULL                                 IPU_MEMORY_OFFSET+0x00406E8,0xffffffff
+#define SRM_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2                 IPU_MEMORY_OFFSET+0x00406E8,0x01FF0000
+#define SRM_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2                   IPU_MEMORY_OFFSET+0x00406E8,0x000001FF
+
+#define SRM_DI1_DW_SET0_3__ADDR                                 IPU_MEMORY_OFFSET+0x00406EC
+#define SRM_DI1_DW_SET0_3__EMPTY                                IPU_MEMORY_OFFSET+0x00406EC,0x00000000
+#define SRM_DI1_DW_SET0_3__FULL                                 IPU_MEMORY_OFFSET+0x00406EC,0xffffffff
+#define SRM_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3                 IPU_MEMORY_OFFSET+0x00406EC,0x01FF0000
+#define SRM_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3                   IPU_MEMORY_OFFSET+0x00406EC,0x000001FF
+
+#define SRM_DI1_DW_SET0_4__ADDR                                 IPU_MEMORY_OFFSET+0x00406F0
+#define SRM_DI1_DW_SET0_4__EMPTY                                IPU_MEMORY_OFFSET+0x00406F0,0x00000000
+#define SRM_DI1_DW_SET0_4__FULL                                 IPU_MEMORY_OFFSET+0x00406F0,0xffffffff
+#define SRM_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4                 IPU_MEMORY_OFFSET+0x00406F0,0x01FF0000
+#define SRM_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4                   IPU_MEMORY_OFFSET+0x00406F0,0x000001FF
+
+#define SRM_DI1_DW_SET0_5__ADDR                                 IPU_MEMORY_OFFSET+0x00406F4
+#define SRM_DI1_DW_SET0_5__EMPTY                                IPU_MEMORY_OFFSET+0x00406F4,0x00000000
+#define SRM_DI1_DW_SET0_5__FULL                                 IPU_MEMORY_OFFSET+0x00406F4,0xffffffff
+#define SRM_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5                 IPU_MEMORY_OFFSET+0x00406F4,0x01FF0000
+#define SRM_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5                   IPU_MEMORY_OFFSET+0x00406F4,0x000001FF
+
+#define SRM_DI1_DW_SET0_6__ADDR                                 IPU_MEMORY_OFFSET+0x00406F8
+#define SRM_DI1_DW_SET0_6__EMPTY                                IPU_MEMORY_OFFSET+0x00406F8,0x00000000
+#define SRM_DI1_DW_SET0_6__FULL                                 IPU_MEMORY_OFFSET+0x00406F8,0xffffffff
+#define SRM_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6                 IPU_MEMORY_OFFSET+0x00406F8,0x01FF0000
+#define SRM_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6                   IPU_MEMORY_OFFSET+0x00406F8,0x000001FF
+
+#define SRM_DI1_DW_SET0_7__ADDR                                 IPU_MEMORY_OFFSET+0x00406FC
+#define SRM_DI1_DW_SET0_7__EMPTY                                IPU_MEMORY_OFFSET+0x00406FC,0x00000000
+#define SRM_DI1_DW_SET0_7__FULL                                 IPU_MEMORY_OFFSET+0x00406FC,0xffffffff
+#define SRM_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7                 IPU_MEMORY_OFFSET+0x00406FC,0x01FF0000
+#define SRM_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7                   IPU_MEMORY_OFFSET+0x00406FC,0x000001FF
+
+#define SRM_DI1_DW_SET0_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040700
+#define SRM_DI1_DW_SET0_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040700,0x00000000
+#define SRM_DI1_DW_SET0_8__FULL                                 IPU_MEMORY_OFFSET+0x0040700,0xffffffff
+#define SRM_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8                 IPU_MEMORY_OFFSET+0x0040700,0x01FF0000
+#define SRM_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8                   IPU_MEMORY_OFFSET+0x0040700,0x000001FF
+
+#define SRM_DI1_DW_SET0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040704
+#define SRM_DI1_DW_SET0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040704,0x00000000
+#define SRM_DI1_DW_SET0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040704,0xffffffff
+#define SRM_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9                 IPU_MEMORY_OFFSET+0x0040704,0x01FF0000
+#define SRM_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9                   IPU_MEMORY_OFFSET+0x0040704,0x000001FF
+
+#define SRM_DI1_DW_SET0_10__ADDR                                IPU_MEMORY_OFFSET+0x0040708
+#define SRM_DI1_DW_SET0_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040708,0x00000000
+#define SRM_DI1_DW_SET0_10__FULL                                IPU_MEMORY_OFFSET+0x0040708,0xffffffff
+#define SRM_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10               IPU_MEMORY_OFFSET+0x0040708,0x01FF0000
+#define SRM_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10                 IPU_MEMORY_OFFSET+0x0040708,0x000001FF
+
+#define SRM_DI1_DW_SET0_11__ADDR                                IPU_MEMORY_OFFSET+0x004070C
+#define SRM_DI1_DW_SET0_11__EMPTY                               IPU_MEMORY_OFFSET+0x004070C,0x00000000
+#define SRM_DI1_DW_SET0_11__FULL                                IPU_MEMORY_OFFSET+0x004070C,0xffffffff
+#define SRM_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11               IPU_MEMORY_OFFSET+0x004070C,0x01FF0000
+#define SRM_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11                 IPU_MEMORY_OFFSET+0x004070C,0x000001FF
+
+#define SRM_DI1_DW_SET1_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040710
+#define SRM_DI1_DW_SET1_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040710,0x00000000
+#define SRM_DI1_DW_SET1_0__FULL                                 IPU_MEMORY_OFFSET+0x0040710,0xffffffff
+#define SRM_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0                 IPU_MEMORY_OFFSET+0x0040710,0x01FF0000
+#define SRM_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0                   IPU_MEMORY_OFFSET+0x0040710,0x000001FF
+
+#define SRM_DI1_DW_SET1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040714
+#define SRM_DI1_DW_SET1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040714,0x00000000
+#define SRM_DI1_DW_SET1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040714,0xffffffff
+#define SRM_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1                 IPU_MEMORY_OFFSET+0x0040714,0x01FF0000
+#define SRM_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1                   IPU_MEMORY_OFFSET+0x0040714,0x000001FF
+
+#define SRM_DI1_DW_SET1_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040718
+#define SRM_DI1_DW_SET1_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040718,0x00000000
+#define SRM_DI1_DW_SET1_2__FULL                                 IPU_MEMORY_OFFSET+0x0040718,0xffffffff
+#define SRM_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2                 IPU_MEMORY_OFFSET+0x0040718,0x01FF0000
+#define SRM_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2                   IPU_MEMORY_OFFSET+0x0040718,0x000001FF
+
+#define SRM_DI1_DW_SET1_3__ADDR                                 IPU_MEMORY_OFFSET+0x004071C
+#define SRM_DI1_DW_SET1_3__EMPTY                                IPU_MEMORY_OFFSET+0x004071C,0x00000000
+#define SRM_DI1_DW_SET1_3__FULL                                 IPU_MEMORY_OFFSET+0x004071C,0xffffffff
+#define SRM_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3                 IPU_MEMORY_OFFSET+0x004071C,0x01FF0000
+#define SRM_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3                   IPU_MEMORY_OFFSET+0x004071C,0x000001FF
+
+#define SRM_DI1_DW_SET1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040720
+#define SRM_DI1_DW_SET1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040720,0x00000000
+#define SRM_DI1_DW_SET1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040720,0xffffffff
+#define SRM_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4                 IPU_MEMORY_OFFSET+0x0040720,0x01FF0000
+#define SRM_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4                   IPU_MEMORY_OFFSET+0x0040720,0x000001FF
+
+#define SRM_DI1_DW_SET1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040724
+#define SRM_DI1_DW_SET1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040724,0x00000000
+#define SRM_DI1_DW_SET1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040724,0xffffffff
+#define SRM_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5                 IPU_MEMORY_OFFSET+0x0040724,0x01FF0000
+#define SRM_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5                   IPU_MEMORY_OFFSET+0x0040724,0x000001FF
+
+#define SRM_DI1_DW_SET1_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040728
+#define SRM_DI1_DW_SET1_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040728,0x00000000
+#define SRM_DI1_DW_SET1_6__FULL                                 IPU_MEMORY_OFFSET+0x0040728,0xffffffff
+#define SRM_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6                 IPU_MEMORY_OFFSET+0x0040728,0x01FF0000
+#define SRM_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6                   IPU_MEMORY_OFFSET+0x0040728,0x000001FF
+
+#define SRM_DI1_DW_SET1_7__ADDR                                 IPU_MEMORY_OFFSET+0x004072C
+#define SRM_DI1_DW_SET1_7__EMPTY                                IPU_MEMORY_OFFSET+0x004072C,0x00000000
+#define SRM_DI1_DW_SET1_7__FULL                                 IPU_MEMORY_OFFSET+0x004072C,0xffffffff
+#define SRM_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7                 IPU_MEMORY_OFFSET+0x004072C,0x01FF0000
+#define SRM_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7                   IPU_MEMORY_OFFSET+0x004072C,0x000001FF
+
+#define SRM_DI1_DW_SET1_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040730
+#define SRM_DI1_DW_SET1_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040730,0x00000000
+#define SRM_DI1_DW_SET1_8__FULL                                 IPU_MEMORY_OFFSET+0x0040730,0xffffffff
+#define SRM_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8                 IPU_MEMORY_OFFSET+0x0040730,0x01FF0000
+#define SRM_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8                   IPU_MEMORY_OFFSET+0x0040730,0x000001FF
+
+#define SRM_DI1_DW_SET1_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040734
+#define SRM_DI1_DW_SET1_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040734,0x00000000
+#define SRM_DI1_DW_SET1_9__FULL                                 IPU_MEMORY_OFFSET+0x0040734,0xffffffff
+#define SRM_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9                 IPU_MEMORY_OFFSET+0x0040734,0x01FF0000
+#define SRM_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9                   IPU_MEMORY_OFFSET+0x0040734,0x000001FF
+
+#define SRM_DI1_DW_SET1_10__ADDR                                IPU_MEMORY_OFFSET+0x0040738
+#define SRM_DI1_DW_SET1_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040738,0x00000000
+#define SRM_DI1_DW_SET1_10__FULL                                IPU_MEMORY_OFFSET+0x0040738,0xffffffff
+#define SRM_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10               IPU_MEMORY_OFFSET+0x0040738,0x01FF0000
+#define SRM_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10                 IPU_MEMORY_OFFSET+0x0040738,0x000001FF
+
+#define SRM_DI1_DW_SET1_11__ADDR                                IPU_MEMORY_OFFSET+0x004073C
+#define SRM_DI1_DW_SET1_11__EMPTY                               IPU_MEMORY_OFFSET+0x004073C,0x00000000
+#define SRM_DI1_DW_SET1_11__FULL                                IPU_MEMORY_OFFSET+0x004073C,0xffffffff
+#define SRM_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11               IPU_MEMORY_OFFSET+0x004073C,0x01FF0000
+#define SRM_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11                 IPU_MEMORY_OFFSET+0x004073C,0x000001FF
+
+#define SRM_DI1_DW_SET2_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040740
+#define SRM_DI1_DW_SET2_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040740,0x00000000
+#define SRM_DI1_DW_SET2_0__FULL                                 IPU_MEMORY_OFFSET+0x0040740,0xffffffff
+#define SRM_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0                 IPU_MEMORY_OFFSET+0x0040740,0x01FF0000
+#define SRM_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0                   IPU_MEMORY_OFFSET+0x0040740,0x000001FF
+
+#define SRM_DI1_DW_SET2_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040744
+#define SRM_DI1_DW_SET2_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040744,0x00000000
+#define SRM_DI1_DW_SET2_1__FULL                                 IPU_MEMORY_OFFSET+0x0040744,0xffffffff
+#define SRM_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1                 IPU_MEMORY_OFFSET+0x0040744,0x01FF0000
+#define SRM_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1                   IPU_MEMORY_OFFSET+0x0040744,0x000001FF
+
+#define SRM_DI1_DW_SET2_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040748
+#define SRM_DI1_DW_SET2_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040748,0x00000000
+#define SRM_DI1_DW_SET2_2__FULL                                 IPU_MEMORY_OFFSET+0x0040748,0xffffffff
+#define SRM_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2                 IPU_MEMORY_OFFSET+0x0040748,0x01FF0000
+#define SRM_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2                   IPU_MEMORY_OFFSET+0x0040748,0x000001FF
+
+#define SRM_DI1_DW_SET2_3__ADDR                                 IPU_MEMORY_OFFSET+0x004074C
+#define SRM_DI1_DW_SET2_3__EMPTY                                IPU_MEMORY_OFFSET+0x004074C,0x00000000
+#define SRM_DI1_DW_SET2_3__FULL                                 IPU_MEMORY_OFFSET+0x004074C,0xffffffff
+#define SRM_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3                 IPU_MEMORY_OFFSET+0x004074C,0x01FF0000
+#define SRM_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3                   IPU_MEMORY_OFFSET+0x004074C,0x000001FF
+
+#define SRM_DI1_DW_SET2_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040750
+#define SRM_DI1_DW_SET2_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040750,0x00000000
+#define SRM_DI1_DW_SET2_4__FULL                                 IPU_MEMORY_OFFSET+0x0040750,0xffffffff
+#define SRM_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4                 IPU_MEMORY_OFFSET+0x0040750,0x01FF0000
+#define SRM_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4                   IPU_MEMORY_OFFSET+0x0040750,0x000001FF
+
+#define SRM_DI1_DW_SET2_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040754
+#define SRM_DI1_DW_SET2_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040754,0x00000000
+#define SRM_DI1_DW_SET2_5__FULL                                 IPU_MEMORY_OFFSET+0x0040754,0xffffffff
+#define SRM_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5                 IPU_MEMORY_OFFSET+0x0040754,0x01FF0000
+#define SRM_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5                   IPU_MEMORY_OFFSET+0x0040754,0x000001FF
+
+#define SRM_DI1_DW_SET2_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040758
+#define SRM_DI1_DW_SET2_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040758,0x00000000
+#define SRM_DI1_DW_SET2_6__FULL                                 IPU_MEMORY_OFFSET+0x0040758,0xffffffff
+#define SRM_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6                 IPU_MEMORY_OFFSET+0x0040758,0x01FF0000
+#define SRM_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6                   IPU_MEMORY_OFFSET+0x0040758,0x000001FF
+
+#define SRM_DI1_DW_SET2_7__ADDR                                 IPU_MEMORY_OFFSET+0x004075C
+#define SRM_DI1_DW_SET2_7__EMPTY                                IPU_MEMORY_OFFSET+0x004075C,0x00000000
+#define SRM_DI1_DW_SET2_7__FULL                                 IPU_MEMORY_OFFSET+0x004075C,0xffffffff
+#define SRM_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7                 IPU_MEMORY_OFFSET+0x004075C,0x01FF0000
+#define SRM_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7                   IPU_MEMORY_OFFSET+0x004075C,0x000001FF
+
+#define SRM_DI1_DW_SET2_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040760
+#define SRM_DI1_DW_SET2_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040760,0x00000000
+#define SRM_DI1_DW_SET2_8__FULL                                 IPU_MEMORY_OFFSET+0x0040760,0xffffffff
+#define SRM_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8                 IPU_MEMORY_OFFSET+0x0040760,0x01FF0000
+#define SRM_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8                   IPU_MEMORY_OFFSET+0x0040760,0x000001FF
+
+#define SRM_DI1_DW_SET2_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040764
+#define SRM_DI1_DW_SET2_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040764,0x00000000
+#define SRM_DI1_DW_SET2_9__FULL                                 IPU_MEMORY_OFFSET+0x0040764,0xffffffff
+#define SRM_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9                 IPU_MEMORY_OFFSET+0x0040764,0x01FF0000
+#define SRM_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9                   IPU_MEMORY_OFFSET+0x0040764,0x000001FF
+
+#define SRM_DI1_DW_SET2_10__ADDR                                IPU_MEMORY_OFFSET+0x0040768
+#define SRM_DI1_DW_SET2_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040768,0x00000000
+#define SRM_DI1_DW_SET2_10__FULL                                IPU_MEMORY_OFFSET+0x0040768,0xffffffff
+#define SRM_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10               IPU_MEMORY_OFFSET+0x0040768,0x01FF0000
+#define SRM_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10                 IPU_MEMORY_OFFSET+0x0040768,0x000001FF
+
+#define SRM_DI1_DW_SET2_11__ADDR                                IPU_MEMORY_OFFSET+0x004076C
+#define SRM_DI1_DW_SET2_11__EMPTY                               IPU_MEMORY_OFFSET+0x004076C,0x00000000
+#define SRM_DI1_DW_SET2_11__FULL                                IPU_MEMORY_OFFSET+0x004076C,0xffffffff
+#define SRM_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11               IPU_MEMORY_OFFSET+0x004076C,0x01FF0000
+#define SRM_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11                 IPU_MEMORY_OFFSET+0x004076C,0x000001FF
+
+#define SRM_DI1_DW_SET3_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040770
+#define SRM_DI1_DW_SET3_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040770,0x00000000
+#define SRM_DI1_DW_SET3_0__FULL                                 IPU_MEMORY_OFFSET+0x0040770,0xffffffff
+#define SRM_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0                 IPU_MEMORY_OFFSET+0x0040770,0x01FF0000
+#define SRM_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0                   IPU_MEMORY_OFFSET+0x0040770,0x000001FF
+
+#define SRM_DI1_DW_SET3_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040774
+#define SRM_DI1_DW_SET3_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040774,0x00000000
+#define SRM_DI1_DW_SET3_1__FULL                                 IPU_MEMORY_OFFSET+0x0040774,0xffffffff
+#define SRM_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1                 IPU_MEMORY_OFFSET+0x0040774,0x01FF0000
+#define SRM_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1                   IPU_MEMORY_OFFSET+0x0040774,0x000001FF
+
+#define SRM_DI1_DW_SET3_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040778
+#define SRM_DI1_DW_SET3_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040778,0x00000000
+#define SRM_DI1_DW_SET3_2__FULL                                 IPU_MEMORY_OFFSET+0x0040778,0xffffffff
+#define SRM_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2                 IPU_MEMORY_OFFSET+0x0040778,0x01FF0000
+#define SRM_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2                   IPU_MEMORY_OFFSET+0x0040778,0x000001FF
+
+#define SRM_DI1_DW_SET3_3__ADDR                                 IPU_MEMORY_OFFSET+0x004077C
+#define SRM_DI1_DW_SET3_3__EMPTY                                IPU_MEMORY_OFFSET+0x004077C,0x00000000
+#define SRM_DI1_DW_SET3_3__FULL                                 IPU_MEMORY_OFFSET+0x004077C,0xffffffff
+#define SRM_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3                 IPU_MEMORY_OFFSET+0x004077C,0x01FF0000
+#define SRM_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3                   IPU_MEMORY_OFFSET+0x004077C,0x000001FF
+
+#define SRM_DI1_DW_SET3_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040780
+#define SRM_DI1_DW_SET3_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040780,0x00000000
+#define SRM_DI1_DW_SET3_4__FULL                                 IPU_MEMORY_OFFSET+0x0040780,0xffffffff
+#define SRM_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4                 IPU_MEMORY_OFFSET+0x0040780,0x01FF0000
+#define SRM_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4                   IPU_MEMORY_OFFSET+0x0040780,0x000001FF
+
+#define SRM_DI1_DW_SET3_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040784
+#define SRM_DI1_DW_SET3_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040784,0x00000000
+#define SRM_DI1_DW_SET3_5__FULL                                 IPU_MEMORY_OFFSET+0x0040784,0xffffffff
+#define SRM_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5                 IPU_MEMORY_OFFSET+0x0040784,0x01FF0000
+#define SRM_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5                   IPU_MEMORY_OFFSET+0x0040784,0x000001FF
+
+#define SRM_DI1_DW_SET3_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040788
+#define SRM_DI1_DW_SET3_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040788,0x00000000
+#define SRM_DI1_DW_SET3_6__FULL                                 IPU_MEMORY_OFFSET+0x0040788,0xffffffff
+#define SRM_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6                 IPU_MEMORY_OFFSET+0x0040788,0x01FF0000
+#define SRM_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6                   IPU_MEMORY_OFFSET+0x0040788,0x000001FF
+
+#define SRM_DI1_DW_SET3_7__ADDR                                 IPU_MEMORY_OFFSET+0x004078C
+#define SRM_DI1_DW_SET3_7__EMPTY                                IPU_MEMORY_OFFSET+0x004078C,0x00000000
+#define SRM_DI1_DW_SET3_7__FULL                                 IPU_MEMORY_OFFSET+0x004078C,0xffffffff
+#define SRM_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7                 IPU_MEMORY_OFFSET+0x004078C,0x01FF0000
+#define SRM_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7                   IPU_MEMORY_OFFSET+0x004078C,0x000001FF
+
+#define SRM_DI1_DW_SET3_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040790
+#define SRM_DI1_DW_SET3_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040790,0x00000000
+#define SRM_DI1_DW_SET3_8__FULL                                 IPU_MEMORY_OFFSET+0x0040790,0xffffffff
+#define SRM_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8                 IPU_MEMORY_OFFSET+0x0040790,0x01FF0000
+#define SRM_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8                   IPU_MEMORY_OFFSET+0x0040790,0x000001FF
+
+#define SRM_DI1_DW_SET3_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040794
+#define SRM_DI1_DW_SET3_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040794,0x00000000
+#define SRM_DI1_DW_SET3_9__FULL                                 IPU_MEMORY_OFFSET+0x0040794,0xffffffff
+#define SRM_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9                 IPU_MEMORY_OFFSET+0x0040794,0x01FF0000
+#define SRM_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9                   IPU_MEMORY_OFFSET+0x0040794,0x000001FF
+
+#define SRM_DI1_DW_SET3_10__ADDR                                IPU_MEMORY_OFFSET+0x0040798
+#define SRM_DI1_DW_SET3_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040798,0x00000000
+#define SRM_DI1_DW_SET3_10__FULL                                IPU_MEMORY_OFFSET+0x0040798,0xffffffff
+#define SRM_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10               IPU_MEMORY_OFFSET+0x0040798,0x01FF0000
+#define SRM_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10                 IPU_MEMORY_OFFSET+0x0040798,0x000001FF
+
+#define SRM_DI1_DW_SET3_11__ADDR                                IPU_MEMORY_OFFSET+0x004079C
+#define SRM_DI1_DW_SET3_11__EMPTY                               IPU_MEMORY_OFFSET+0x004079C,0x00000000
+#define SRM_DI1_DW_SET3_11__FULL                                IPU_MEMORY_OFFSET+0x004079C,0xffffffff
+#define SRM_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11               IPU_MEMORY_OFFSET+0x004079C,0x01FF0000
+#define SRM_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11                 IPU_MEMORY_OFFSET+0x004079C,0x000001FF
+
+#define SRM_DI1_STP_REP_1__ADDR                                 IPU_MEMORY_OFFSET+0x00407A0
+#define SRM_DI1_STP_REP_1__EMPTY                                IPU_MEMORY_OFFSET+0x00407A0,0x00000000
+#define SRM_DI1_STP_REP_1__FULL                                 IPU_MEMORY_OFFSET+0x00407A0,0xffffffff
+#define SRM_DI1_STP_REP_1__DI1_STEP_REPEAT_2                    IPU_MEMORY_OFFSET+0x00407A0,0x0FFF0000
+#define SRM_DI1_STP_REP_1__DI1_STEP_REPEAT_1                    IPU_MEMORY_OFFSET+0x00407A0,0x00000FFF
+
+#define SRM_DI1_STP_REP_2__ADDR                                 IPU_MEMORY_OFFSET+0x00407A4
+#define SRM_DI1_STP_REP_2__EMPTY                                IPU_MEMORY_OFFSET+0x00407A4,0x00000000
+#define SRM_DI1_STP_REP_2__FULL                                 IPU_MEMORY_OFFSET+0x00407A4,0xffffffff
+#define SRM_DI1_STP_REP_2__DI1_STEP_REPEAT_4                    IPU_MEMORY_OFFSET+0x00407A4,0x0FFF0000
+#define SRM_DI1_STP_REP_2__DI1_STEP_REPEAT_3                    IPU_MEMORY_OFFSET+0x00407A4,0x00000FFF
+
+#define SRM_DI1_STP_REP_3__ADDR                                 IPU_MEMORY_OFFSET+0x00407A8
+#define SRM_DI1_STP_REP_3__EMPTY                                IPU_MEMORY_OFFSET+0x00407A8,0x00000000
+#define SRM_DI1_STP_REP_3__FULL                                 IPU_MEMORY_OFFSET+0x00407A8,0xffffffff
+#define SRM_DI1_STP_REP_3__DI1_STEP_REPEAT_6                    IPU_MEMORY_OFFSET+0x00407A8,0x0FFF0000
+#define SRM_DI1_STP_REP_3__DI1_STEP_REPEAT_5                    IPU_MEMORY_OFFSET+0x00407A8,0x00000FFF
+
+#define SRM_DI1_STP_REP_4__ADDR                                 IPU_MEMORY_OFFSET+0x00407AC
+#define SRM_DI1_STP_REP_4__EMPTY                                IPU_MEMORY_OFFSET+0x00407AC,0x00000000
+#define SRM_DI1_STP_REP_4__FULL                                 IPU_MEMORY_OFFSET+0x00407AC,0xffffffff
+#define SRM_DI1_STP_REP_4__DI1_STEP_REPEAT_8                    IPU_MEMORY_OFFSET+0x00407AC,0x0FFF0000
+#define SRM_DI1_STP_REP_4__DI1_STEP_REPEAT_7                    IPU_MEMORY_OFFSET+0x00407AC,0x00000FFF
+
+#define SRM_DI1_STP_REP_9__ADDR                                 IPU_MEMORY_OFFSET+0x00407B0
+#define SRM_DI1_STP_REP_9__EMPTY                                IPU_MEMORY_OFFSET+0x00407B0,0x00000000
+#define SRM_DI1_STP_REP_9__FULL                                 IPU_MEMORY_OFFSET+0x00407B0,0xffffffff
+#define SRM_DI1_STP_REP_9__DI1_STEP_REPEAT_9                    IPU_MEMORY_OFFSET+0x00407B0,0x00000FFF
+
+#define SRM_DI1_SER_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x00407B4
+#define SRM_DI1_SER_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x00407B4,0x00000000
+#define SRM_DI1_SER_CONF__FULL                                  IPU_MEMORY_OFFSET+0x00407B4,0xffffffff
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1            IPU_MEMORY_OFFSET+0x00407B4,0xF0000000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0            IPU_MEMORY_OFFSET+0x00407B4,0x0F000000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1            IPU_MEMORY_OFFSET+0x00407B4,0x00F00000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0            IPU_MEMORY_OFFSET+0x00407B4,0x000F0000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LATCH                      IPU_MEMORY_OFFSET+0x00407B4,0x0000FF00
+#define SRM_DI1_SER_CONF__DI1_LLA_SER_ACCESS                    IPU_MEMORY_OFFSET+0x00407B4,0x00000020
+#define SRM_DI1_SER_CONF__DI1_SER_CLK_POLARITY                  IPU_MEMORY_OFFSET+0x00407B4,0x00000010
+#define SRM_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY              IPU_MEMORY_OFFSET+0x00407B4,0x00000008
+#define SRM_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY                IPU_MEMORY_OFFSET+0x00407B4,0x00000004
+#define SRM_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY                IPU_MEMORY_OFFSET+0x00407B4,0x00000002
+#define SRM_DI1_SER_CONF__DI1_WAIT4SERIAL                       IPU_MEMORY_OFFSET+0x00407B4,0x00000001
+
+#define SRM_DI1_SSC__ADDR                                       IPU_MEMORY_OFFSET+0x00407B8
+#define SRM_DI1_SSC__EMPTY                                      IPU_MEMORY_OFFSET+0x00407B8,0x00000000
+#define SRM_DI1_SSC__FULL                                       IPU_MEMORY_OFFSET+0x00407B8,0xffffffff
+#define SRM_DI1_SSC__DI1_PIN17_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00800000
+#define SRM_DI1_SSC__DI1_PIN16_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00400000
+#define SRM_DI1_SSC__DI1_PIN15_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00200000
+#define SRM_DI1_SSC__DI1_PIN14_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00100000
+#define SRM_DI1_SSC__DI1_PIN13_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00080000
+#define SRM_DI1_SSC__DI1_PIN12_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00040000
+#define SRM_DI1_SSC__DI1_PIN11_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00020000
+#define SRM_DI1_SSC__DI1_CS_ERM                                 IPU_MEMORY_OFFSET+0x00407B8,0x00010000
+#define SRM_DI1_SSC__DI1_WAIT_ON                                IPU_MEMORY_OFFSET+0x00407B8,0x00000020
+#define SRM_DI1_SSC__DI1_BYTE_EN_RD_IN                          IPU_MEMORY_OFFSET+0x00407B8,0x00000008
+#define SRM_DI1_SSC__DI1_BYTE_EN_PNTR                           IPU_MEMORY_OFFSET+0x00407B8,0x00000007
+
+#define SRM_DI1_POL__ADDR                                       IPU_MEMORY_OFFSET+0x00407BC
+#define SRM_DI1_POL__EMPTY                                      IPU_MEMORY_OFFSET+0x00407BC,0x00000000
+#define SRM_DI1_POL__FULL                                       IPU_MEMORY_OFFSET+0x00407BC,0xffffffff
+#define SRM_DI1_POL__DI1_WAIT_POLARITY                          IPU_MEMORY_OFFSET+0x00407BC,0x04000000
+#define SRM_DI1_POL__DI1_CS1_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x00407BC,0x02000000
+#define SRM_DI1_POL__DI1_CS0_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x00407BC,0x01000000
+#define SRM_DI1_POL__DI1_CS1_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x00407BC,0x00800000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_17                        IPU_MEMORY_OFFSET+0x00407BC,0x00400000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_16                        IPU_MEMORY_OFFSET+0x00407BC,0x00200000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_15                        IPU_MEMORY_OFFSET+0x00407BC,0x00100000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_14                        IPU_MEMORY_OFFSET+0x00407BC,0x00080000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_13                        IPU_MEMORY_OFFSET+0x00407BC,0x00040000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_12                        IPU_MEMORY_OFFSET+0x00407BC,0x00020000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_11                        IPU_MEMORY_OFFSET+0x00407BC,0x00010000
+#define SRM_DI1_POL__DI1_CS0_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x00407BC,0x00008000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_17                        IPU_MEMORY_OFFSET+0x00407BC,0x00004000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_16                        IPU_MEMORY_OFFSET+0x00407BC,0x00002000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_15                        IPU_MEMORY_OFFSET+0x00407BC,0x00001000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_14                        IPU_MEMORY_OFFSET+0x00407BC,0x00000800
+#define SRM_DI1_POL__DI1_CS0_POLARITY_13                        IPU_MEMORY_OFFSET+0x00407BC,0x00000400
+#define SRM_DI1_POL__DI1_CS0_POLARITY_12                        IPU_MEMORY_OFFSET+0x00407BC,0x00000200
+#define SRM_DI1_POL__DI1_CS0_POLARITY_11                        IPU_MEMORY_OFFSET+0x00407BC,0x00000100
+#define SRM_DI1_POL__DI1_DRDY_DATA_POLARITY                     IPU_MEMORY_OFFSET+0x00407BC,0x00000080
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_17                       IPU_MEMORY_OFFSET+0x00407BC,0x00000040
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_16                       IPU_MEMORY_OFFSET+0x00407BC,0x00000020
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_15                       IPU_MEMORY_OFFSET+0x00407BC,0x00000010
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_14                       IPU_MEMORY_OFFSET+0x00407BC,0x00000008
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_13                       IPU_MEMORY_OFFSET+0x00407BC,0x00000004
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_12                       IPU_MEMORY_OFFSET+0x00407BC,0x00000002
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_11                       IPU_MEMORY_OFFSET+0x00407BC,0x00000001
+
+#define SRM_DI1_AW0__ADDR                                       IPU_MEMORY_OFFSET+0x00407C0
+#define SRM_DI1_AW0__EMPTY                                      IPU_MEMORY_OFFSET+0x00407C0,0x00000000
+#define SRM_DI1_AW0__FULL                                       IPU_MEMORY_OFFSET+0x00407C0,0xffffffff
+#define SRM_DI1_AW0__DI1_AW_TRIG_SEL                            IPU_MEMORY_OFFSET+0x00407C0,0xF0000000
+#define SRM_DI1_AW0__DI1_AW_HEND                                IPU_MEMORY_OFFSET+0x00407C0,0x0FFF0000
+#define SRM_DI1_AW0__DI1_AW_HCOUNT_SEL                          IPU_MEMORY_OFFSET+0x00407C0,0x0000F000
+#define SRM_DI1_AW0__DI1_AW_HSTART                              IPU_MEMORY_OFFSET+0x00407C0,0x00000FFF
+
+#define SRM_DI1_AW1__ADDR                                       IPU_MEMORY_OFFSET+0x00407C4
+#define SRM_DI1_AW1__EMPTY                                      IPU_MEMORY_OFFSET+0x00407C4,0x00000000
+#define SRM_DI1_AW1__FULL                                       IPU_MEMORY_OFFSET+0x00407C4,0xffffffff
+#define SRM_DI1_AW1__DI1_AW_VEND                                IPU_MEMORY_OFFSET+0x00407C4,0x0FFF0000
+#define SRM_DI1_AW1__DI1_AW_VCOUNT_SEL                          IPU_MEMORY_OFFSET+0x00407C4,0x0000F000
+#define SRM_DI1_AW1__DI1_AW_VSTART                              IPU_MEMORY_OFFSET+0x00407C4,0x00000FFF
+
+#define SRM_DI1_SCR_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x00407C8
+#define SRM_DI1_SCR_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x00407C8,0x00000000
+#define SRM_DI1_SCR_CONF__FULL                                  IPU_MEMORY_OFFSET+0x00407C8,0xffffffff
+#define SRM_DI1_SCR_CONF__DI1_SCREEN_HEIGHT                     IPU_MEMORY_OFFSET+0x00407C8,0x00000FFF
+
+#define SRM_DC_WR_CH_CONF_2__ADDR                               IPU_MEMORY_OFFSET+0x00404AC
+#define SRM_DC_WR_CH_CONF_2__EMPTY                              IPU_MEMORY_OFFSET+0x00404AC,0x00000000
+#define SRM_DC_WR_CH_CONF_2__FULL                               IPU_MEMORY_OFFSET+0x00404AC,0xffffffff
+#define SRM_DC_WR_CH_CONF_2__PROG_START_TIME_2                  IPU_MEMORY_OFFSET+0x00404AC,0x07FF0000
+#define SRM_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2                IPU_MEMORY_OFFSET+0x00404AC,0x00000100
+#define SRM_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2                    IPU_MEMORY_OFFSET+0x00404AC,0x000000E0
+#define SRM_DC_WR_CH_CONF_2__PROG_DISP_ID_2                     IPU_MEMORY_OFFSET+0x00404AC,0x00000018
+#define SRM_DC_WR_CH_CONF_2__PROG_DI_ID_2                       IPU_MEMORY_OFFSET+0x00404AC,0x00000004
+#define SRM_DC_WR_CH_CONF_2__W_SIZE_2                           IPU_MEMORY_OFFSET+0x00404AC,0x00000003
+
+#define SRM_DC_WR_CH_ADDR_2__ADDR                               IPU_MEMORY_OFFSET+0x00404B0
+#define SRM_DC_WR_CH_ADDR_2__EMPTY                              IPU_MEMORY_OFFSET+0x00404B0,0x00000000
+#define SRM_DC_WR_CH_ADDR_2__FULL                               IPU_MEMORY_OFFSET+0x00404B0,0xffffffff
+#define SRM_DC_WR_CH_ADDR_2__ST_ADDR_2                          IPU_MEMORY_OFFSET+0x00404B0,0x1FFFFFFF
+
+#define SRM_DC_RL0_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404B4
+#define SRM_DC_RL0_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404B4,0x00000000
+#define SRM_DC_RL0_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404B4,0xffffffff
+#define SRM_DC_RL0_CH_2__COD_NL_START_CHAN_2                    IPU_MEMORY_OFFSET+0x00404B4,0xFF000000
+#define SRM_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2                 IPU_MEMORY_OFFSET+0x00404B4,0x000F0000
+#define SRM_DC_RL0_CH_2__COD_NF_START_CHAN_2                    IPU_MEMORY_OFFSET+0x00404B4,0x0000FF00
+#define SRM_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2                 IPU_MEMORY_OFFSET+0x00404B4,0x0000000F
+
+#define SRM_DC_RL1_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404B8
+#define SRM_DC_RL1_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404B8,0x00000000
+#define SRM_DC_RL1_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404B8,0xffffffff
+#define SRM_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2                IPU_MEMORY_OFFSET+0x00404B8,0xFF000000
+#define SRM_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x00404B8,0x000F0000
+#define SRM_DC_RL1_CH_2__COD_EOF_START_CHAN_2                   IPU_MEMORY_OFFSET+0x00404B8,0x0000FF00
+#define SRM_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2                IPU_MEMORY_OFFSET+0x00404B8,0x0000000F
+
+#define SRM_DC_RL2_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404BC
+#define SRM_DC_RL2_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404BC,0x00000000
+#define SRM_DC_RL2_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404BC,0xffffffff
+#define SRM_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2               IPU_MEMORY_OFFSET+0x00404BC,0xFF000000
+#define SRM_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x00404BC,0x000F0000
+#define SRM_DC_RL2_CH_2__COD_EOL_START_CHAN_2                   IPU_MEMORY_OFFSET+0x00404BC,0x0000FF00
+#define SRM_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2                IPU_MEMORY_OFFSET+0x00404BC,0x0000000F
+
+#define SRM_DC_RL3_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404C0
+#define SRM_DC_RL3_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404C0,0x00000000
+#define SRM_DC_RL3_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404C0,0xffffffff
+#define SRM_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C0,0xFF000000
+#define SRM_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C0,0x000F0000
+#define SRM_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C0,0x0000FF00
+#define SRM_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C0,0x0000000F
+
+#define SRM_DC_RL4_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404C4
+#define SRM_DC_RL4_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404C4,0x00000000
+#define SRM_DC_RL4_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404C4,0xffffffff
+#define SRM_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C4,0x0000FF00
+#define SRM_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C4,0x0000000F
+
+#define SRM_DC_WR_CH_CONF_6__ADDR                               IPU_MEMORY_OFFSET+0x00404C8
+#define SRM_DC_WR_CH_CONF_6__EMPTY                              IPU_MEMORY_OFFSET+0x00404C8,0x00000000
+#define SRM_DC_WR_CH_CONF_6__FULL                               IPU_MEMORY_OFFSET+0x00404C8,0xffffffff
+#define SRM_DC_WR_CH_CONF_6__PROG_START_TIME_6                  IPU_MEMORY_OFFSET+0x00404C8,0x07FF0000
+#define SRM_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6                IPU_MEMORY_OFFSET+0x00404C8,0x00000100
+#define SRM_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6                    IPU_MEMORY_OFFSET+0x00404C8,0x000000E0
+#define SRM_DC_WR_CH_CONF_6__PROG_DISP_ID_6                     IPU_MEMORY_OFFSET+0x00404C8,0x00000018
+#define SRM_DC_WR_CH_CONF_6__PROG_DI_ID_6                       IPU_MEMORY_OFFSET+0x00404C8,0x00000004
+#define SRM_DC_WR_CH_CONF_6__W_SIZE_6                           IPU_MEMORY_OFFSET+0x00404C8,0x00000003
+
+#define SRM_DC_WR_CH_ADDR_6__ADDR                               IPU_MEMORY_OFFSET+0x00404CC
+#define SRM_DC_WR_CH_ADDR_6__EMPTY                              IPU_MEMORY_OFFSET+0x00404CC,0x00000000
+#define SRM_DC_WR_CH_ADDR_6__FULL                               IPU_MEMORY_OFFSET+0x00404CC,0xffffffff
+#define SRM_DC_WR_CH_ADDR_6__ST_ADDR_6                          IPU_MEMORY_OFFSET+0x00404CC,0x1FFFFFFF
+
+#define SRM_DC_RL0_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D0
+#define SRM_DC_RL0_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D0,0x00000000
+#define SRM_DC_RL0_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D0,0xffffffff
+#define SRM_DC_RL0_CH_6__COD_NL_START_CHAN_6                    IPU_MEMORY_OFFSET+0x00404D0,0xFF000000
+#define SRM_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6                 IPU_MEMORY_OFFSET+0x00404D0,0x000F0000
+#define SRM_DC_RL0_CH_6__COD_NF_START_CHAN_6                    IPU_MEMORY_OFFSET+0x00404D0,0x0000FF00
+#define SRM_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6                 IPU_MEMORY_OFFSET+0x00404D0,0x0000000F
+
+#define SRM_DC_RL1_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D4
+#define SRM_DC_RL1_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D4,0x00000000
+#define SRM_DC_RL1_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D4,0xffffffff
+#define SRM_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6                IPU_MEMORY_OFFSET+0x00404D4,0xFF000000
+#define SRM_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x00404D4,0x000F0000
+#define SRM_DC_RL1_CH_6__COD_EOF_START_CHAN_6                   IPU_MEMORY_OFFSET+0x00404D4,0x0000FF00
+#define SRM_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6                IPU_MEMORY_OFFSET+0x00404D4,0x0000000F
+
+#define SRM_DC_RL2_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D8
+#define SRM_DC_RL2_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D8,0x00000000
+#define SRM_DC_RL2_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D8,0xffffffff
+#define SRM_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6               IPU_MEMORY_OFFSET+0x00404D8,0xFF000000
+#define SRM_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00404D8,0x000F0000
+#define SRM_DC_RL2_CH_6__COD_EOL_START_CHAN_6                   IPU_MEMORY_OFFSET+0x00404D8,0x0000FF00
+#define SRM_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6                IPU_MEMORY_OFFSET+0x00404D8,0x0000000F
+
+#define SRM_DC_RL3_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404DC
+#define SRM_DC_RL3_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404DC,0x00000000
+#define SRM_DC_RL3_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404DC,0xffffffff
+#define SRM_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404DC,0xFF000000
+#define SRM_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404DC,0x000F0000
+#define SRM_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404DC,0x0000FF00
+#define SRM_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404DC,0x0000000F
+
+#define SRM_DC_RL4_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404E0
+#define SRM_DC_RL4_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404E0,0x00000000
+#define SRM_DC_RL4_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404E0,0xffffffff
+#define SRM_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404E0,0x0000FF00
+#define SRM_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404E0,0x0000000F
+
+
+#define IPU_MEM_DC_MICROCODE_BASE_ADDR IPU_MEMORY_OFFSET+0x0080000
+
+#define LPM_MEM_IPU_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040834
+#define LPM_MEM_IPU_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040834,0x00000000
+#define LPM_MEM_IPU_CONF__IDMAC_DISABLE                         IPU_MEMORY_OFFSET+0x0040834,0x00400000
+#define LPM_MEM_IPU_CONF__IPU_DIAGBUS_ON                        IPU_MEMORY_OFFSET+0x0040834,0x00200000
+#define LPM_MEM_IPU_CONF__IPU_DIAGBUS_MODE                      IPU_MEMORY_OFFSET+0x0040834,0x001F0000
+#define LPM_MEM_IPU_CONF__VDI_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00001000
+#define LPM_MEM_IPU_CONF__SISG_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000800
+#define LPM_MEM_IPU_CONF__DMFC_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000400
+#define LPM_MEM_IPU_CONF__DC_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000200
+#define LPM_MEM_IPU_CONF__SMFC_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000100
+#define LPM_MEM_IPU_CONF__DI1_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000080
+#define LPM_MEM_IPU_CONF__DI0_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000040
+#define LPM_MEM_IPU_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040834,0xffffffff
+#define LPM_MEM_IPU_CONF__DP_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000020
+#define LPM_MEM_IPU_CONF__IRT_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000008
+#define LPM_MEM_IPU_CONF__IC_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000004
+#define LPM_MEM_IPU_CONF__CSI1_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000002
+#define LPM_MEM_IPU_CONF__CSI0_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000001
+#define LPM_MEM_IPU_CONF__CSI_SEL                               IPU_MEMORY_OFFSET+0x0040834,0x80000000
+#define LPM_MEM_IPU_CONF__IC_INPUT                              IPU_MEMORY_OFFSET+0x0040834,0x40000000
+#define LPM_MEM_IPU_CONF__CSI1_DATA_SOURCE                      IPU_MEMORY_OFFSET+0x0040834,0x20000000
+#define LPM_MEM_IPU_CONF__CSI0_DATA_SOURCE                      IPU_MEMORY_OFFSET+0x0040834,0x10000000
+#define LPM_MEM_IPU_CONF__VDI_DMFC_SYNC                         IPU_MEMORY_OFFSET+0x0040834,0x08000000
+#define LPM_MEM_IPU_CONF__IC_DMFC_SYNC                          IPU_MEMORY_OFFSET+0x0040834,0x04000000
+#define LPM_MEM_IPU_CONF__IC_DMFC_SEL                           IPU_MEMORY_OFFSET+0x0040834,0x02000000
+
+#define LPM_MEM_SISG_CTRL0__ADDR                                IPU_MEMORY_OFFSET+0x0040838
+#define LPM_MEM_SISG_CTRL0__EMPTY                               IPU_MEMORY_OFFSET+0x0040838,0x00000000
+#define LPM_MEM_SISG_CTRL0__FULL                                IPU_MEMORY_OFFSET+0x0040838,0xffffffff
+#define LPM_MEM_SISG_CTRL0__EXT_ACTV                            IPU_MEMORY_OFFSET+0x0040838,0x40000000
+#define LPM_MEM_SISG_CTRL0__MCU_ACTV_TRIG                       IPU_MEMORY_OFFSET+0x0040838,0x20000000
+#define LPM_MEM_SISG_CTRL0__VAL_STOP_SISG_COUNTER               IPU_MEMORY_OFFSET+0x0040838,0x1FFFFFF0
+#define LPM_MEM_SISG_CTRL0__NO_OF_VSYNC                         IPU_MEMORY_OFFSET+0x0040838,0x0000000E
+#define LPM_MEM_SISG_CTRL0__VSYNC_RESET_COUNTER                 IPU_MEMORY_OFFSET+0x0040838,0x00000001
+
+#define LPM_MEM_SISG_CTRL1__ADDR                                IPU_MEMORY_OFFSET+0x004083C
+#define LPM_MEM_SISG_CTRL1__EMPTY                               IPU_MEMORY_OFFSET+0x004083C,0x00000000
+#define LPM_MEM_SISG_CTRL1__FULL                                IPU_MEMORY_OFFSET+0x004083C,0xffffffff
+#define LPM_MEM_SISG_CTRL1__SISG_OUT_POL                        IPU_MEMORY_OFFSET+0x004083C,0x00003F00
+#define LPM_MEM_SISG_CTRL1__SISG_STROBE_CNT                     IPU_MEMORY_OFFSET+0x004083C,0x0000001F
+
+#define LPM_MEM_SISG_SET_1__ADDR                                IPU_MEMORY_OFFSET+0x0040840
+#define LPM_MEM_SISG_SET_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040840,0x00000000
+#define LPM_MEM_SISG_SET_1__FULL                                IPU_MEMORY_OFFSET+0x0040840,0xffffffff
+#define LPM_MEM_SISG_SET_1__SISG_SET_1                          IPU_MEMORY_OFFSET+0x0040840,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_2__ADDR                                IPU_MEMORY_OFFSET+0x0040844
+#define LPM_MEM_SISG_SET_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040844,0x00000000
+#define LPM_MEM_SISG_SET_2__FULL                                IPU_MEMORY_OFFSET+0x0040844,0xffffffff
+#define LPM_MEM_SISG_SET_2__SISG_SET_2                          IPU_MEMORY_OFFSET+0x0040844,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_3__ADDR                                IPU_MEMORY_OFFSET+0x0040848
+#define LPM_MEM_SISG_SET_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040848,0x00000000
+#define LPM_MEM_SISG_SET_3__FULL                                IPU_MEMORY_OFFSET+0x0040848,0xffffffff
+#define LPM_MEM_SISG_SET_3__SISG_SET_3                          IPU_MEMORY_OFFSET+0x0040848,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_4__ADDR                                IPU_MEMORY_OFFSET+0x004084C
+#define LPM_MEM_SISG_SET_4__EMPTY                               IPU_MEMORY_OFFSET+0x004084C,0x00000000
+#define LPM_MEM_SISG_SET_4__FULL                                IPU_MEMORY_OFFSET+0x004084C,0xffffffff
+#define LPM_MEM_SISG_SET_4__SISG_SET_4                          IPU_MEMORY_OFFSET+0x004084C,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_5__ADDR                                IPU_MEMORY_OFFSET+0x0040850
+#define LPM_MEM_SISG_SET_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040850,0x00000000
+#define LPM_MEM_SISG_SET_5__FULL                                IPU_MEMORY_OFFSET+0x0040850,0xffffffff
+#define LPM_MEM_SISG_SET_5__SISG_SET_5                          IPU_MEMORY_OFFSET+0x0040850,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_6__ADDR                                IPU_MEMORY_OFFSET+0x0040854
+#define LPM_MEM_SISG_SET_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040854,0x00000000
+#define LPM_MEM_SISG_SET_6__FULL                                IPU_MEMORY_OFFSET+0x0040854,0xffffffff
+#define LPM_MEM_SISG_SET_6__SISG_SET_6                          IPU_MEMORY_OFFSET+0x0040854,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_1__ADDR                                IPU_MEMORY_OFFSET+0x0040858
+#define LPM_MEM_SISG_CLR_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040858,0x00000000
+#define LPM_MEM_SISG_CLR_1__FULL                                IPU_MEMORY_OFFSET+0x0040858,0xffffffff
+#define LPM_MEM_SISG_CLR_1__SISG_CLEAR_1                        IPU_MEMORY_OFFSET+0x0040858,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_2__ADDR                                IPU_MEMORY_OFFSET+0x004085C
+#define LPM_MEM_SISG_CLR_2__EMPTY                               IPU_MEMORY_OFFSET+0x004085C,0x00000000
+#define LPM_MEM_SISG_CLR_2__FULL                                IPU_MEMORY_OFFSET+0x004085C,0xffffffff
+#define LPM_MEM_SISG_CLR_2__SISG_CLEAR_2                        IPU_MEMORY_OFFSET+0x004085C,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_3__ADDR                                IPU_MEMORY_OFFSET+0x0040860
+#define LPM_MEM_SISG_CLR_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040860,0x00000000
+#define LPM_MEM_SISG_CLR_3__FULL                                IPU_MEMORY_OFFSET+0x0040860,0xffffffff
+#define LPM_MEM_SISG_CLR_3__SISG_CLEAR_3                        IPU_MEMORY_OFFSET+0x0040860,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_4__ADDR                                IPU_MEMORY_OFFSET+0x0040864
+#define LPM_MEM_SISG_CLR_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040864,0x00000000
+#define LPM_MEM_SISG_CLR_4__FULL                                IPU_MEMORY_OFFSET+0x0040864,0xffffffff
+#define LPM_MEM_SISG_CLR_4__SISG_CLEAR_4                        IPU_MEMORY_OFFSET+0x0040864,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_5__ADDR                                IPU_MEMORY_OFFSET+0x0040868
+#define LPM_MEM_SISG_CLR_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040868,0x00000000
+#define LPM_MEM_SISG_CLR_5__FULL                                IPU_MEMORY_OFFSET+0x0040868,0xffffffff
+#define LPM_MEM_SISG_CLR_5__SISG_CLEAR_5                        IPU_MEMORY_OFFSET+0x0040868,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_6__ADDR                                IPU_MEMORY_OFFSET+0x004086C
+#define LPM_MEM_SISG_CLR_6__EMPTY                               IPU_MEMORY_OFFSET+0x004086C,0x00000000
+#define LPM_MEM_SISG_CLR_6__FULL                                IPU_MEMORY_OFFSET+0x004086C,0xffffffff
+#define LPM_MEM_SISG_CLR_6__SISG_CLEAR_6                        IPU_MEMORY_OFFSET+0x004086C,0x01FFFFFF
+
+#define LPM_MEM_IPU_INT_CTRL_1__ADDR                            IPU_MEMORY_OFFSET+0x0040870
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_19                 IPU_MEMORY_OFFSET+0x0040870,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_18                 IPU_MEMORY_OFFSET+0x0040870,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_17                 IPU_MEMORY_OFFSET+0x0040870,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_15                 IPU_MEMORY_OFFSET+0x0040870,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_14                 IPU_MEMORY_OFFSET+0x0040870,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_13                 IPU_MEMORY_OFFSET+0x0040870,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_12                 IPU_MEMORY_OFFSET+0x0040870,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_11                 IPU_MEMORY_OFFSET+0x0040870,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_10                 IPU_MEMORY_OFFSET+0x0040870,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_9                  IPU_MEMORY_OFFSET+0x0040870,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_8                  IPU_MEMORY_OFFSET+0x0040870,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_5                  IPU_MEMORY_OFFSET+0x0040870,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_3                  IPU_MEMORY_OFFSET+0x0040870,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_2                  IPU_MEMORY_OFFSET+0x0040870,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_1                  IPU_MEMORY_OFFSET+0x0040870,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_0                  IPU_MEMORY_OFFSET+0x0040870,0x00000001
+#define LPM_MEM_IPU_INT_CTRL_1__EMPTY                           IPU_MEMORY_OFFSET+0x0040870,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_1__FULL                            IPU_MEMORY_OFFSET+0x0040870,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_31                 IPU_MEMORY_OFFSET+0x0040870,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_29                 IPU_MEMORY_OFFSET+0x0040870,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_28                 IPU_MEMORY_OFFSET+0x0040870,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_27                 IPU_MEMORY_OFFSET+0x0040870,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_26                 IPU_MEMORY_OFFSET+0x0040870,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_25                 IPU_MEMORY_OFFSET+0x0040870,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_24                 IPU_MEMORY_OFFSET+0x0040870,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_23                 IPU_MEMORY_OFFSET+0x0040870,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_22                 IPU_MEMORY_OFFSET+0x0040870,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_21                 IPU_MEMORY_OFFSET+0x0040870,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_20                 IPU_MEMORY_OFFSET+0x0040870,0x00100000
+
+#define LPM_MEM_IPU_INT_CTRL_2__ADDR                            IPU_MEMORY_OFFSET+0x0040874
+#define LPM_MEM_IPU_INT_CTRL_2__EMPTY                           IPU_MEMORY_OFFSET+0x0040874,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_2__FULL                            IPU_MEMORY_OFFSET+0x0040874,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_52                 IPU_MEMORY_OFFSET+0x0040874,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_51                 IPU_MEMORY_OFFSET+0x0040874,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_50                 IPU_MEMORY_OFFSET+0x0040874,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_49                 IPU_MEMORY_OFFSET+0x0040874,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_48                 IPU_MEMORY_OFFSET+0x0040874,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_47                 IPU_MEMORY_OFFSET+0x0040874,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_46                 IPU_MEMORY_OFFSET+0x0040874,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_45                 IPU_MEMORY_OFFSET+0x0040874,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_44                 IPU_MEMORY_OFFSET+0x0040874,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_43                 IPU_MEMORY_OFFSET+0x0040874,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_42                 IPU_MEMORY_OFFSET+0x0040874,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_41                 IPU_MEMORY_OFFSET+0x0040874,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_40                 IPU_MEMORY_OFFSET+0x0040874,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_33                 IPU_MEMORY_OFFSET+0x0040874,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_3__ADDR                            IPU_MEMORY_OFFSET+0x0040878
+#define LPM_MEM_IPU_INT_CTRL_3__EMPTY                           IPU_MEMORY_OFFSET+0x0040878,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_3__FULL                            IPU_MEMORY_OFFSET+0x0040878,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_31               IPU_MEMORY_OFFSET+0x0040878,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_29               IPU_MEMORY_OFFSET+0x0040878,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_28               IPU_MEMORY_OFFSET+0x0040878,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_27               IPU_MEMORY_OFFSET+0x0040878,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_26               IPU_MEMORY_OFFSET+0x0040878,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_25               IPU_MEMORY_OFFSET+0x0040878,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_24               IPU_MEMORY_OFFSET+0x0040878,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_23               IPU_MEMORY_OFFSET+0x0040878,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_22               IPU_MEMORY_OFFSET+0x0040878,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_21               IPU_MEMORY_OFFSET+0x0040878,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_20               IPU_MEMORY_OFFSET+0x0040878,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_19               IPU_MEMORY_OFFSET+0x0040878,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_18               IPU_MEMORY_OFFSET+0x0040878,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_17               IPU_MEMORY_OFFSET+0x0040878,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_15               IPU_MEMORY_OFFSET+0x0040878,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_14               IPU_MEMORY_OFFSET+0x0040878,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_13               IPU_MEMORY_OFFSET+0x0040878,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_12               IPU_MEMORY_OFFSET+0x0040878,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_11               IPU_MEMORY_OFFSET+0x0040878,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_10               IPU_MEMORY_OFFSET+0x0040878,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_9                IPU_MEMORY_OFFSET+0x0040878,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_8                IPU_MEMORY_OFFSET+0x0040878,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_5                IPU_MEMORY_OFFSET+0x0040878,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_3                IPU_MEMORY_OFFSET+0x0040878,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_2                IPU_MEMORY_OFFSET+0x0040878,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_1                IPU_MEMORY_OFFSET+0x0040878,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_0                IPU_MEMORY_OFFSET+0x0040878,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_4__ADDR                            IPU_MEMORY_OFFSET+0x004087C
+#define LPM_MEM_IPU_INT_CTRL_4__EMPTY                           IPU_MEMORY_OFFSET+0x004087C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_4__FULL                            IPU_MEMORY_OFFSET+0x004087C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_52               IPU_MEMORY_OFFSET+0x004087C,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_51               IPU_MEMORY_OFFSET+0x004087C,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_50               IPU_MEMORY_OFFSET+0x004087C,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_49               IPU_MEMORY_OFFSET+0x004087C,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_48               IPU_MEMORY_OFFSET+0x004087C,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_47               IPU_MEMORY_OFFSET+0x004087C,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_46               IPU_MEMORY_OFFSET+0x004087C,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_45               IPU_MEMORY_OFFSET+0x004087C,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_44               IPU_MEMORY_OFFSET+0x004087C,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_43               IPU_MEMORY_OFFSET+0x004087C,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_42               IPU_MEMORY_OFFSET+0x004087C,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_41               IPU_MEMORY_OFFSET+0x004087C,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_40               IPU_MEMORY_OFFSET+0x004087C,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_33               IPU_MEMORY_OFFSET+0x004087C,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_5__ADDR                            IPU_MEMORY_OFFSET+0x0040880
+#define LPM_MEM_IPU_INT_CTRL_5__EMPTY                           IPU_MEMORY_OFFSET+0x0040880,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_5__FULL                            IPU_MEMORY_OFFSET+0x0040880,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_31             IPU_MEMORY_OFFSET+0x0040880,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_29             IPU_MEMORY_OFFSET+0x0040880,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_28             IPU_MEMORY_OFFSET+0x0040880,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_27             IPU_MEMORY_OFFSET+0x0040880,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_26             IPU_MEMORY_OFFSET+0x0040880,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_25             IPU_MEMORY_OFFSET+0x0040880,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_24             IPU_MEMORY_OFFSET+0x0040880,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_23             IPU_MEMORY_OFFSET+0x0040880,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_22             IPU_MEMORY_OFFSET+0x0040880,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_21             IPU_MEMORY_OFFSET+0x0040880,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_20             IPU_MEMORY_OFFSET+0x0040880,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_19             IPU_MEMORY_OFFSET+0x0040880,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_18             IPU_MEMORY_OFFSET+0x0040880,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_17             IPU_MEMORY_OFFSET+0x0040880,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_15             IPU_MEMORY_OFFSET+0x0040880,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_14             IPU_MEMORY_OFFSET+0x0040880,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_13             IPU_MEMORY_OFFSET+0x0040880,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_12             IPU_MEMORY_OFFSET+0x0040880,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_11             IPU_MEMORY_OFFSET+0x0040880,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_10             IPU_MEMORY_OFFSET+0x0040880,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_9              IPU_MEMORY_OFFSET+0x0040880,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_8              IPU_MEMORY_OFFSET+0x0040880,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_5              IPU_MEMORY_OFFSET+0x0040880,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_3              IPU_MEMORY_OFFSET+0x0040880,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_2              IPU_MEMORY_OFFSET+0x0040880,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_1              IPU_MEMORY_OFFSET+0x0040880,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_0              IPU_MEMORY_OFFSET+0x0040880,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_6__ADDR                            IPU_MEMORY_OFFSET+0x0040884
+#define LPM_MEM_IPU_INT_CTRL_6__EMPTY                           IPU_MEMORY_OFFSET+0x0040884,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_6__FULL                            IPU_MEMORY_OFFSET+0x0040884,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_52             IPU_MEMORY_OFFSET+0x0040884,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_51             IPU_MEMORY_OFFSET+0x0040884,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_50             IPU_MEMORY_OFFSET+0x0040884,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_49             IPU_MEMORY_OFFSET+0x0040884,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_48             IPU_MEMORY_OFFSET+0x0040884,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_47             IPU_MEMORY_OFFSET+0x0040884,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_46             IPU_MEMORY_OFFSET+0x0040884,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_45             IPU_MEMORY_OFFSET+0x0040884,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_44             IPU_MEMORY_OFFSET+0x0040884,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_43             IPU_MEMORY_OFFSET+0x0040884,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_42             IPU_MEMORY_OFFSET+0x0040884,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_41             IPU_MEMORY_OFFSET+0x0040884,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_40             IPU_MEMORY_OFFSET+0x0040884,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_33             IPU_MEMORY_OFFSET+0x0040884,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_7__ADDR                            IPU_MEMORY_OFFSET+0x0040888
+#define LPM_MEM_IPU_INT_CTRL_7__EMPTY                           IPU_MEMORY_OFFSET+0x0040888,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_7__FULL                            IPU_MEMORY_OFFSET+0x0040888,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_31                 IPU_MEMORY_OFFSET+0x0040888,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_29                 IPU_MEMORY_OFFSET+0x0040888,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_28                 IPU_MEMORY_OFFSET+0x0040888,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_27                 IPU_MEMORY_OFFSET+0x0040888,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_26                 IPU_MEMORY_OFFSET+0x0040888,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_25                 IPU_MEMORY_OFFSET+0x0040888,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_24                 IPU_MEMORY_OFFSET+0x0040888,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_23                 IPU_MEMORY_OFFSET+0x0040888,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_19                 IPU_MEMORY_OFFSET+0x0040888,0x00080000
+
+#define LPM_MEM_IPU_INT_CTRL_8__ADDR                            IPU_MEMORY_OFFSET+0x004088C
+#define LPM_MEM_IPU_INT_CTRL_8__EMPTY                           IPU_MEMORY_OFFSET+0x004088C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_8__FULL                            IPU_MEMORY_OFFSET+0x004088C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_52                 IPU_MEMORY_OFFSET+0x004088C,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_51                 IPU_MEMORY_OFFSET+0x004088C,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_44                 IPU_MEMORY_OFFSET+0x004088C,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_43                 IPU_MEMORY_OFFSET+0x004088C,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_42                 IPU_MEMORY_OFFSET+0x004088C,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_41                 IPU_MEMORY_OFFSET+0x004088C,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_33                 IPU_MEMORY_OFFSET+0x004088C,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_9__ADDR                            IPU_MEMORY_OFFSET+0x0040890
+#define LPM_MEM_IPU_INT_CTRL_9__EMPTY                           IPU_MEMORY_OFFSET+0x0040890,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_9__FULL                            IPU_MEMORY_OFFSET+0x0040890,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_9__CSI1_PUPE_EN                    IPU_MEMORY_OFFSET+0x0040890,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_9__CSI0_PUPE_EN                    IPU_MEMORY_OFFSET+0x0040890,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_VF_BUF_OVF_EN                IPU_MEMORY_OFFSET+0x0040890,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_ENC_BUF_OVF_EN               IPU_MEMORY_OFFSET+0x0040890,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_BAYER_BUF_OVF_EN             IPU_MEMORY_OFFSET+0x0040890,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_9__VDI_FIFO1_OVF_EN                IPU_MEMORY_OFFSET+0x0040890,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_10__ADDR                           IPU_MEMORY_OFFSET+0x0040894
+#define LPM_MEM_IPU_INT_CTRL_10__EMPTY                          IPU_MEMORY_OFFSET+0x0040894,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_10__FULL                           IPU_MEMORY_OFFSET+0x0040894,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_10__AXIR_ERR_EN                    IPU_MEMORY_OFFSET+0x0040894,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_10__AXIW_ERR_EN                    IPU_MEMORY_OFFSET+0x0040894,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_10__NON_PRIVILEGED_ACC_ERR_EN      IPU_MEMORY_OFFSET+0x0040894,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_BAYER_FRM_LOST_ERR_EN       IPU_MEMORY_OFFSET+0x0040894,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_ENC_FRM_LOST_ERR_EN         IPU_MEMORY_OFFSET+0x0040894,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_VF_FRM_LOST_ERR_EN          IPU_MEMORY_OFFSET+0x0040894,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_10__DI1_TIME_OUT_ERR_EN            IPU_MEMORY_OFFSET+0x0040894,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_10__DI0_TIME_OUT_ERR_EN            IPU_MEMORY_OFFSET+0x0040894,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_10__DI1_SYNC_DISP_ERR_EN           IPU_MEMORY_OFFSET+0x0040894,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_10__DI0_SYNC_DISP_ERR_EN           IPU_MEMORY_OFFSET+0x0040894,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_6_EN            IPU_MEMORY_OFFSET+0x0040894,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_2_EN            IPU_MEMORY_OFFSET+0x0040894,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_1_EN            IPU_MEMORY_OFFSET+0x0040894,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC3_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC2_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC1_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC0_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_11__ADDR                           IPU_MEMORY_OFFSET+0x0040898
+#define LPM_MEM_IPU_INT_CTRL_11__EMPTY                          IPU_MEMORY_OFFSET+0x0040898,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_11__FULL                           IPU_MEMORY_OFFSET+0x0040898,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_26              IPU_MEMORY_OFFSET+0x0040898,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_25              IPU_MEMORY_OFFSET+0x0040898,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_22              IPU_MEMORY_OFFSET+0x0040898,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_21              IPU_MEMORY_OFFSET+0x0040898,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_20              IPU_MEMORY_OFFSET+0x0040898,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_12              IPU_MEMORY_OFFSET+0x0040898,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_11              IPU_MEMORY_OFFSET+0x0040898,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_10              IPU_MEMORY_OFFSET+0x0040898,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_9               IPU_MEMORY_OFFSET+0x0040898,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_8               IPU_MEMORY_OFFSET+0x0040898,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_5               IPU_MEMORY_OFFSET+0x0040898,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_3               IPU_MEMORY_OFFSET+0x0040898,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_2               IPU_MEMORY_OFFSET+0x0040898,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_1               IPU_MEMORY_OFFSET+0x0040898,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_0               IPU_MEMORY_OFFSET+0x0040898,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_12__ADDR                           IPU_MEMORY_OFFSET+0x004089C
+#define LPM_MEM_IPU_INT_CTRL_12__EMPTY                          IPU_MEMORY_OFFSET+0x004089C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_12__FULL                           IPU_MEMORY_OFFSET+0x004089C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_50              IPU_MEMORY_OFFSET+0x004089C,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_49              IPU_MEMORY_OFFSET+0x004089C,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_48              IPU_MEMORY_OFFSET+0x004089C,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_47              IPU_MEMORY_OFFSET+0x004089C,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_46              IPU_MEMORY_OFFSET+0x004089C,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_45              IPU_MEMORY_OFFSET+0x004089C,0x00002000
+
+#define LPM_MEM_IPU_INT_CTRL_13__ADDR                           IPU_MEMORY_OFFSET+0x00408A0
+#define LPM_MEM_IPU_INT_CTRL_13__EMPTY                          IPU_MEMORY_OFFSET+0x00408A0,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_13__FULL                           IPU_MEMORY_OFFSET+0x00408A0,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_31                 IPU_MEMORY_OFFSET+0x00408A0,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_29                 IPU_MEMORY_OFFSET+0x00408A0,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_28                 IPU_MEMORY_OFFSET+0x00408A0,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_27                 IPU_MEMORY_OFFSET+0x00408A0,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_26                 IPU_MEMORY_OFFSET+0x00408A0,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_25                 IPU_MEMORY_OFFSET+0x00408A0,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_24                 IPU_MEMORY_OFFSET+0x00408A0,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_23                 IPU_MEMORY_OFFSET+0x00408A0,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_22                 IPU_MEMORY_OFFSET+0x00408A0,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_21                 IPU_MEMORY_OFFSET+0x00408A0,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_20                 IPU_MEMORY_OFFSET+0x00408A0,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_19                 IPU_MEMORY_OFFSET+0x00408A0,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_18                 IPU_MEMORY_OFFSET+0x00408A0,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_17                 IPU_MEMORY_OFFSET+0x00408A0,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_15                 IPU_MEMORY_OFFSET+0x00408A0,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_14                 IPU_MEMORY_OFFSET+0x00408A0,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_13                 IPU_MEMORY_OFFSET+0x00408A0,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_12                 IPU_MEMORY_OFFSET+0x00408A0,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_11                 IPU_MEMORY_OFFSET+0x00408A0,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_10                 IPU_MEMORY_OFFSET+0x00408A0,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_9                  IPU_MEMORY_OFFSET+0x00408A0,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_8                  IPU_MEMORY_OFFSET+0x00408A0,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_5                  IPU_MEMORY_OFFSET+0x00408A0,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_3                  IPU_MEMORY_OFFSET+0x00408A0,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_2                  IPU_MEMORY_OFFSET+0x00408A0,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_1                  IPU_MEMORY_OFFSET+0x00408A0,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_0                  IPU_MEMORY_OFFSET+0x00408A0,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_14__ADDR                           IPU_MEMORY_OFFSET+0x00408A4
+#define LPM_MEM_IPU_INT_CTRL_14__EMPTY                          IPU_MEMORY_OFFSET+0x00408A4,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_14__FULL                           IPU_MEMORY_OFFSET+0x00408A4,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_52                 IPU_MEMORY_OFFSET+0x00408A4,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_51                 IPU_MEMORY_OFFSET+0x00408A4,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_50                 IPU_MEMORY_OFFSET+0x00408A4,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_49                 IPU_MEMORY_OFFSET+0x00408A4,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_48                 IPU_MEMORY_OFFSET+0x00408A4,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_47                 IPU_MEMORY_OFFSET+0x00408A4,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_46                 IPU_MEMORY_OFFSET+0x00408A4,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_45                 IPU_MEMORY_OFFSET+0x00408A4,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_44                 IPU_MEMORY_OFFSET+0x00408A4,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_43                 IPU_MEMORY_OFFSET+0x00408A4,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_42                 IPU_MEMORY_OFFSET+0x00408A4,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_41                 IPU_MEMORY_OFFSET+0x00408A4,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_40                 IPU_MEMORY_OFFSET+0x00408A4,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_33                 IPU_MEMORY_OFFSET+0x00408A4,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_15__ADDR                           IPU_MEMORY_OFFSET+0x00408A8
+#define LPM_MEM_IPU_INT_CTRL_15__EMPTY                          IPU_MEMORY_OFFSET+0x00408A8,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_15__FULL                           IPU_MEMORY_OFFSET+0x00408A8,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_8_EN            IPU_MEMORY_OFFSET+0x00408A8,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_3_EN            IPU_MEMORY_OFFSET+0x00408A8,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_DISP_CLK_EN_PRE_EN         IPU_MEMORY_OFFSET+0x00408A8,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_10_EN           IPU_MEMORY_OFFSET+0x00408A8,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_9_EN            IPU_MEMORY_OFFSET+0x00408A8,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_8_EN            IPU_MEMORY_OFFSET+0x00408A8,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_7_EN            IPU_MEMORY_OFFSET+0x00408A8,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_6_EN            IPU_MEMORY_OFFSET+0x00408A8,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_5_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_4_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_3_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_2_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_1_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_DISP_CLK_EN_PRE_EN         IPU_MEMORY_OFFSET+0x00408A8,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_ASYNC_STOP_EN               IPU_MEMORY_OFFSET+0x00408A8,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_DP_START_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_15__DI_VSYNC_PRE_1_EN              IPU_MEMORY_OFFSET+0x00408A8,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_15__DI_VSYNC_PRE_0_EN              IPU_MEMORY_OFFSET+0x00408A8,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_6_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_4_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_3_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_2_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_1_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_0_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_BRAKE_EN                IPU_MEMORY_OFFSET+0x00408A8,0x00000080
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_BRAKE_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00000040
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_END_EN                  IPU_MEMORY_OFFSET+0x00408A8,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_START_EN                IPU_MEMORY_OFFSET+0x00408A8,0x00000010
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_END_EN                   IPU_MEMORY_OFFSET+0x00408A8,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_START_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_15__IPU_SNOOPING2_INT_EN           IPU_MEMORY_OFFSET+0x00408A8,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_15__IPU_SNOOPING1_INT_EN           IPU_MEMORY_OFFSET+0x00408A8,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_1__ADDR                          IPU_MEMORY_OFFSET+0x00408AC
+#define LPM_MEM_IPU_SDMA_EVENT_1__EMPTY                         IPU_MEMORY_OFFSET+0x00408AC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__FULL                          IPU_MEMORY_OFFSET+0x00408AC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408AC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408AC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408AC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408AC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408AC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408AC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408AC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408AC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_22          IPU_MEMORY_OFFSET+0x00408AC,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_21          IPU_MEMORY_OFFSET+0x00408AC,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_20          IPU_MEMORY_OFFSET+0x00408AC,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408AC,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_18          IPU_MEMORY_OFFSET+0x00408AC,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_17          IPU_MEMORY_OFFSET+0x00408AC,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_15          IPU_MEMORY_OFFSET+0x00408AC,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_14          IPU_MEMORY_OFFSET+0x00408AC,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_13          IPU_MEMORY_OFFSET+0x00408AC,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_12          IPU_MEMORY_OFFSET+0x00408AC,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_11          IPU_MEMORY_OFFSET+0x00408AC,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_10          IPU_MEMORY_OFFSET+0x00408AC,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_9           IPU_MEMORY_OFFSET+0x00408AC,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_8           IPU_MEMORY_OFFSET+0x00408AC,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_5           IPU_MEMORY_OFFSET+0x00408AC,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_3           IPU_MEMORY_OFFSET+0x00408AC,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_2           IPU_MEMORY_OFFSET+0x00408AC,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_1           IPU_MEMORY_OFFSET+0x00408AC,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_0           IPU_MEMORY_OFFSET+0x00408AC,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_2__ADDR                          IPU_MEMORY_OFFSET+0x00408B0
+#define LPM_MEM_IPU_SDMA_EVENT_2__EMPTY                         IPU_MEMORY_OFFSET+0x00408B0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_2__FULL                          IPU_MEMORY_OFFSET+0x00408B0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408B0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408B0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_50          IPU_MEMORY_OFFSET+0x00408B0,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_49          IPU_MEMORY_OFFSET+0x00408B0,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_48          IPU_MEMORY_OFFSET+0x00408B0,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_47          IPU_MEMORY_OFFSET+0x00408B0,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_46          IPU_MEMORY_OFFSET+0x00408B0,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_45          IPU_MEMORY_OFFSET+0x00408B0,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408B0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408B0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408B0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408B0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_40          IPU_MEMORY_OFFSET+0x00408B0,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_33          IPU_MEMORY_OFFSET+0x00408B0,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_3__ADDR                          IPU_MEMORY_OFFSET+0x00408B4
+#define LPM_MEM_IPU_SDMA_EVENT_3__EMPTY                         IPU_MEMORY_OFFSET+0x00408B4,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__FULL                          IPU_MEMORY_OFFSET+0x00408B4,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_31        IPU_MEMORY_OFFSET+0x00408B4,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_29        IPU_MEMORY_OFFSET+0x00408B4,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_28        IPU_MEMORY_OFFSET+0x00408B4,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_27        IPU_MEMORY_OFFSET+0x00408B4,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_26        IPU_MEMORY_OFFSET+0x00408B4,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_25        IPU_MEMORY_OFFSET+0x00408B4,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_24        IPU_MEMORY_OFFSET+0x00408B4,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_23        IPU_MEMORY_OFFSET+0x00408B4,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_22        IPU_MEMORY_OFFSET+0x00408B4,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_21        IPU_MEMORY_OFFSET+0x00408B4,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_20        IPU_MEMORY_OFFSET+0x00408B4,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_19        IPU_MEMORY_OFFSET+0x00408B4,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_18        IPU_MEMORY_OFFSET+0x00408B4,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_17        IPU_MEMORY_OFFSET+0x00408B4,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_15        IPU_MEMORY_OFFSET+0x00408B4,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_14        IPU_MEMORY_OFFSET+0x00408B4,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_13        IPU_MEMORY_OFFSET+0x00408B4,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_12        IPU_MEMORY_OFFSET+0x00408B4,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_11        IPU_MEMORY_OFFSET+0x00408B4,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_10        IPU_MEMORY_OFFSET+0x00408B4,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_9         IPU_MEMORY_OFFSET+0x00408B4,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_8         IPU_MEMORY_OFFSET+0x00408B4,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_5         IPU_MEMORY_OFFSET+0x00408B4,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_3         IPU_MEMORY_OFFSET+0x00408B4,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_2         IPU_MEMORY_OFFSET+0x00408B4,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_1         IPU_MEMORY_OFFSET+0x00408B4,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_0         IPU_MEMORY_OFFSET+0x00408B4,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_4__ADDR                          IPU_MEMORY_OFFSET+0x00408B8
+#define LPM_MEM_IPU_SDMA_EVENT_4__EMPTY                         IPU_MEMORY_OFFSET+0x00408B8,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_4__FULL                          IPU_MEMORY_OFFSET+0x00408B8,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_52        IPU_MEMORY_OFFSET+0x00408B8,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_51        IPU_MEMORY_OFFSET+0x00408B8,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_50        IPU_MEMORY_OFFSET+0x00408B8,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_49        IPU_MEMORY_OFFSET+0x00408B8,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_48        IPU_MEMORY_OFFSET+0x00408B8,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_47        IPU_MEMORY_OFFSET+0x00408B8,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_46        IPU_MEMORY_OFFSET+0x00408B8,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_45        IPU_MEMORY_OFFSET+0x00408B8,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_44        IPU_MEMORY_OFFSET+0x00408B8,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_43        IPU_MEMORY_OFFSET+0x00408B8,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_42        IPU_MEMORY_OFFSET+0x00408B8,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_41        IPU_MEMORY_OFFSET+0x00408B8,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_40        IPU_MEMORY_OFFSET+0x00408B8,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_33        IPU_MEMORY_OFFSET+0x00408B8,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_7__ADDR                          IPU_MEMORY_OFFSET+0x00408BC
+#define LPM_MEM_IPU_SDMA_EVENT_7__EMPTY                         IPU_MEMORY_OFFSET+0x00408BC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__FULL                          IPU_MEMORY_OFFSET+0x00408BC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408BC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408BC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408BC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408BC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408BC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408BC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408BC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408BC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408BC,0x00080000
+
+#define LPM_MEM_IPU_SDMA_EVENT_8__ADDR                          IPU_MEMORY_OFFSET+0x00408C0
+#define LPM_MEM_IPU_SDMA_EVENT_8__EMPTY                         IPU_MEMORY_OFFSET+0x00408C0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_8__FULL                          IPU_MEMORY_OFFSET+0x00408C0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408C0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408C0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408C0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408C0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408C0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408C0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_32          IPU_MEMORY_OFFSET+0x00408C0,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_11__ADDR                         IPU_MEMORY_OFFSET+0x00408C4
+#define LPM_MEM_IPU_SDMA_EVENT_11__EMPTY                        IPU_MEMORY_OFFSET+0x00408C4,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__FULL                         IPU_MEMORY_OFFSET+0x00408C4,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_26       IPU_MEMORY_OFFSET+0x00408C4,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_25       IPU_MEMORY_OFFSET+0x00408C4,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_22       IPU_MEMORY_OFFSET+0x00408C4,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_21       IPU_MEMORY_OFFSET+0x00408C4,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_20       IPU_MEMORY_OFFSET+0x00408C4,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_12       IPU_MEMORY_OFFSET+0x00408C4,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_11       IPU_MEMORY_OFFSET+0x00408C4,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_10       IPU_MEMORY_OFFSET+0x00408C4,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_9        IPU_MEMORY_OFFSET+0x00408C4,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_8        IPU_MEMORY_OFFSET+0x00408C4,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_5        IPU_MEMORY_OFFSET+0x00408C4,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_3        IPU_MEMORY_OFFSET+0x00408C4,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_2        IPU_MEMORY_OFFSET+0x00408C4,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_1        IPU_MEMORY_OFFSET+0x00408C4,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_0        IPU_MEMORY_OFFSET+0x00408C4,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_12__ADDR                         IPU_MEMORY_OFFSET+0x00408C8
+#define LPM_MEM_IPU_SDMA_EVENT_12__EMPTY                        IPU_MEMORY_OFFSET+0x00408C8,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_12__FULL                         IPU_MEMORY_OFFSET+0x00408C8,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_50       IPU_MEMORY_OFFSET+0x00408C8,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_49       IPU_MEMORY_OFFSET+0x00408C8,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_48       IPU_MEMORY_OFFSET+0x00408C8,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_47       IPU_MEMORY_OFFSET+0x00408C8,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_46       IPU_MEMORY_OFFSET+0x00408C8,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_45       IPU_MEMORY_OFFSET+0x00408C8,0x00002000
+
+#define LPM_MEM_IPU_SDMA_EVENT_13__ADDR                         IPU_MEMORY_OFFSET+0x00408CC
+#define LPM_MEM_IPU_SDMA_EVENT_13__EMPTY                        IPU_MEMORY_OFFSET+0x00408CC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__FULL                         IPU_MEMORY_OFFSET+0x00408CC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408CC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408CC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408CC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408CC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408CC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408CC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408CC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408CC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_22          IPU_MEMORY_OFFSET+0x00408CC,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_21          IPU_MEMORY_OFFSET+0x00408CC,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_20          IPU_MEMORY_OFFSET+0x00408CC,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408CC,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_18          IPU_MEMORY_OFFSET+0x00408CC,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_17          IPU_MEMORY_OFFSET+0x00408CC,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_15          IPU_MEMORY_OFFSET+0x00408CC,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_14          IPU_MEMORY_OFFSET+0x00408CC,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_13          IPU_MEMORY_OFFSET+0x00408CC,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_12          IPU_MEMORY_OFFSET+0x00408CC,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_11          IPU_MEMORY_OFFSET+0x00408CC,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_10          IPU_MEMORY_OFFSET+0x00408CC,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_9           IPU_MEMORY_OFFSET+0x00408CC,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_8           IPU_MEMORY_OFFSET+0x00408CC,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_5           IPU_MEMORY_OFFSET+0x00408CC,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_3           IPU_MEMORY_OFFSET+0x00408CC,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_2           IPU_MEMORY_OFFSET+0x00408CC,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_1           IPU_MEMORY_OFFSET+0x00408CC,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_0           IPU_MEMORY_OFFSET+0x00408CC,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_14__ADDR                         IPU_MEMORY_OFFSET+0x00408D0
+#define LPM_MEM_IPU_SDMA_EVENT_14__EMPTY                        IPU_MEMORY_OFFSET+0x00408D0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_14__FULL                         IPU_MEMORY_OFFSET+0x00408D0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408D0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408D0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_50          IPU_MEMORY_OFFSET+0x00408D0,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_49          IPU_MEMORY_OFFSET+0x00408D0,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_48          IPU_MEMORY_OFFSET+0x00408D0,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_47          IPU_MEMORY_OFFSET+0x00408D0,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_46          IPU_MEMORY_OFFSET+0x00408D0,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_45          IPU_MEMORY_OFFSET+0x00408D0,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408D0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408D0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408D0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408D0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_40          IPU_MEMORY_OFFSET+0x00408D0,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_33          IPU_MEMORY_OFFSET+0x00408D0,0x00000002
+
+#define LPM_MEM_IPU_SRM_PRI1__ADDR                              IPU_MEMORY_OFFSET+0x00408D4
+#define LPM_MEM_IPU_SRM_PRI1__EMPTY                             IPU_MEMORY_OFFSET+0x00408D4,0x00000000
+#define LPM_MEM_IPU_SRM_PRI1__FULL                              IPU_MEMORY_OFFSET+0x00408D4,0xffffffff
+#define LPM_MEM_IPU_SRM_PRI1__CSI0_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D4,0x00001800
+#define LPM_MEM_IPU_SRM_PRI1__CSI0_SRM_PRI                      IPU_MEMORY_OFFSET+0x00408D4,0x00000700
+#define LPM_MEM_IPU_SRM_PRI1__CSI1_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D4,0x00000018
+#define LPM_MEM_IPU_SRM_PRI1__CSI1_SRM_PRI                      IPU_MEMORY_OFFSET+0x00408D4,0x00000007
+
+#define LPM_MEM_IPU_SRM_PRI2__ADDR                              IPU_MEMORY_OFFSET+0x00408D8
+#define LPM_MEM_IPU_SRM_PRI2__EMPTY                             IPU_MEMORY_OFFSET+0x00408D8,0x00000000
+#define LPM_MEM_IPU_SRM_PRI2__FULL                              IPU_MEMORY_OFFSET+0x00408D8,0xffffffff
+#define LPM_MEM_IPU_SRM_PRI2__DI1_SRM_MODE                      IPU_MEMORY_OFFSET+0x00408D8,0x18000000
+#define LPM_MEM_IPU_SRM_PRI2__DI1_SRM_PRI                       IPU_MEMORY_OFFSET+0x00408D8,0x07000000
+#define LPM_MEM_IPU_SRM_PRI2__DI0_SRM_MODE                      IPU_MEMORY_OFFSET+0x00408D8,0x00180000
+#define LPM_MEM_IPU_SRM_PRI2__DI0_SRM_PRI                       IPU_MEMORY_OFFSET+0x00408D8,0x00070000
+#define LPM_MEM_IPU_SRM_PRI2__DC_6_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x0000C000
+#define LPM_MEM_IPU_SRM_PRI2__DC_2_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x00003000
+#define LPM_MEM_IPU_SRM_PRI2__DC_SRM_PRI                        IPU_MEMORY_OFFSET+0x00408D8,0x00000E00
+#define LPM_MEM_IPU_SRM_PRI2__DP_A1_SRM_MODE                    IPU_MEMORY_OFFSET+0x00408D8,0x00000180
+#define LPM_MEM_IPU_SRM_PRI2__DP_A0_SRM_MODE                    IPU_MEMORY_OFFSET+0x00408D8,0x00000060
+#define LPM_MEM_IPU_SRM_PRI2__DP_S_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x00000018
+#define LPM_MEM_IPU_SRM_PRI2__DP_SRM_PRI                        IPU_MEMORY_OFFSET+0x00408D8,0x00000007
+
+#define LPM_MEM_IPU_FS_PROC_FLOW1__ADDR                         IPU_MEMORY_OFFSET+0x00408DC
+#define LPM_MEM_IPU_FS_PROC_FLOW1__EMPTY                        IPU_MEMORY_OFFSET+0x00408DC,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__FULL                         IPU_MEMORY_OFFSET+0x00408DC,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VF_IN_VALID                  IPU_MEMORY_OFFSET+0x00408DC,0x80000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__ENC_IN_VALID                 IPU_MEMORY_OFFSET+0x00408DC,0x40000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408DC,0x30000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRP_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408DC,0x0F000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI3_SRC_SEL                 IPU_MEMORY_OFFSET+0x00408DC,0x00C00000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI1_SRC_SEL                 IPU_MEMORY_OFFSET+0x00408DC,0x00300000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PP_ROT_SRC_SEL               IPU_MEMORY_OFFSET+0x00408DC,0x000F0000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PP_SRC_SEL                   IPU_MEMORY_OFFSET+0x00408DC,0x0000F000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRPVF_ROT_SRC_SEL            IPU_MEMORY_OFFSET+0x00408DC,0x00000F00
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRPENC_ROT_SRC_SEL           IPU_MEMORY_OFFSET+0x00408DC,0x0000000F
+
+#define LPM_MEM_IPU_FS_PROC_FLOW2__ADDR                         IPU_MEMORY_OFFSET+0x00408E0
+#define LPM_MEM_IPU_FS_PROC_FLOW2__EMPTY                        IPU_MEMORY_OFFSET+0x00408E0,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__FULL                         IPU_MEMORY_OFFSET+0x00408E0,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRP_DEST_SEL                 IPU_MEMORY_OFFSET+0x00408E0,0x0F000000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPENC_ROT_DEST_SEL          IPU_MEMORY_OFFSET+0x00408E0,0x00F00000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PP_ROT_DEST_SEL              IPU_MEMORY_OFFSET+0x00408E0,0x000F0000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PP_DEST_SEL                  IPU_MEMORY_OFFSET+0x00408E0,0x0000F000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPVF_ROT_DEST_SEL           IPU_MEMORY_OFFSET+0x00408E0,0x00000F00
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPVF_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E0,0x000000F0
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRP_ENC_DEST_SEL             IPU_MEMORY_OFFSET+0x00408E0,0x0000000F
+
+#define LPM_MEM_IPU_FS_PROC_FLOW3__ADDR                         IPU_MEMORY_OFFSET+0x00408E4
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EMPTY                        IPU_MEMORY_OFFSET+0x00408E4,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__FULL                         IPU_MEMORY_OFFSET+0x00408E4,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW3__VPU_DEST_SEL                 IPU_MEMORY_OFFSET+0x00408E4,0x03000000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EXT_SRC2_DEST_SEL            IPU_MEMORY_OFFSET+0x00408E4,0x00C00000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EXT_SRC1_DEST_SEL            IPU_MEMORY_OFFSET+0x00408E4,0x00300000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__VDOA_DEST_SEL                IPU_MEMORY_OFFSET+0x00408E4,0x00030000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC3_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00003800
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC2_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00000780
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC1_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00000070
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC0_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x0000000F
+
+#define LPM_MEM_IPU_FS_DISP_FLOW1__ADDR                         IPU_MEMORY_OFFSET+0x00408E8
+#define LPM_MEM_IPU_FS_DISP_FLOW1__EMPTY                        IPU_MEMORY_OFFSET+0x00408E8,0x00000000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__FULL                         IPU_MEMORY_OFFSET+0x00408E8,0xffffffff
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DC1_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408E8,0x00F00000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DC2_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408E8,0x000F0000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_ASYNC1_SRC_SEL            IPU_MEMORY_OFFSET+0x00408E8,0x0000F000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_ASYNC0_SRC_SEL            IPU_MEMORY_OFFSET+0x00408E8,0x00000F00
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_SYNC1_SRC_SEL             IPU_MEMORY_OFFSET+0x00408E8,0x000000F0
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_SYNC0_SRC_SEL             IPU_MEMORY_OFFSET+0x00408E8,0x0000000F
+
+#define LPM_MEM_IPU_FS_DISP_FLOW2__ADDR                         IPU_MEMORY_OFFSET+0x00408EC
+#define LPM_MEM_IPU_FS_DISP_FLOW2__EMPTY                        IPU_MEMORY_OFFSET+0x00408EC,0x00000000
+#define LPM_MEM_IPU_FS_DISP_FLOW2__FULL                         IPU_MEMORY_OFFSET+0x00408EC,0xffffffff
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DC2_ALT_SRC_SEL              IPU_MEMORY_OFFSET+0x00408EC,0x000F0000
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DP_ASYNC1_ALT_SRC_SEL        IPU_MEMORY_OFFSET+0x00408EC,0x000000F0
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DP_ASYNC0_ALT_SRC_SEL        IPU_MEMORY_OFFSET+0x00408EC,0x0000000F
+
+#define LPM_MEM_IPU_SKIP__ADDR                                  IPU_MEMORY_OFFSET+0x00408F0
+#define LPM_MEM_IPU_SKIP__EMPTY                                 IPU_MEMORY_OFFSET+0x00408F0,0x00000000
+#define LPM_MEM_IPU_SKIP__FULL                                  IPU_MEMORY_OFFSET+0x00408F0,0xffffffff
+#define LPM_MEM_IPU_SKIP__VDI_SKIP                              IPU_MEMORY_OFFSET+0x00408F0,0xFFF00000
+#define LPM_MEM_IPU_SKIP__VDI_MAX_RATIO_SKIP                    IPU_MEMORY_OFFSET+0x00408F0,0x000F0000
+#define LPM_MEM_IPU_SKIP__CSI_SKIP_IC_VF                        IPU_MEMORY_OFFSET+0x00408F0,0x0000F800
+#define LPM_MEM_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_VF              IPU_MEMORY_OFFSET+0x00408F0,0x00000700
+#define LPM_MEM_IPU_SKIP__CSI_SKIP_IC_ENC                       IPU_MEMORY_OFFSET+0x00408F0,0x000000F8
+#define LPM_MEM_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_ENC             IPU_MEMORY_OFFSET+0x00408F0,0x00000007
+
+#define LPM_MEM_IPU_DISP_ALT_CONF__ADDR                         IPU_MEMORY_OFFSET+0x00408F4
+#define LPM_MEM_IPU_DISP_ALT_CONF__EMPTY                        IPU_MEMORY_OFFSET+0x00408F4,0x00000000
+#define LPM_MEM_IPU_DISP_ALT_CONF__FULL                         IPU_MEMORY_OFFSET+0x00408F4,0xffffffff
+
+#define LPM_MEM_IPU_DISP_GEN__ADDR                              IPU_MEMORY_OFFSET+0x00408F8
+#define LPM_MEM_IPU_DISP_GEN__EMPTY                             IPU_MEMORY_OFFSET+0x00408F8,0x00000000
+#define LPM_MEM_IPU_DISP_GEN__FULL                              IPU_MEMORY_OFFSET+0x00408F8,0xffffffff
+#define LPM_MEM_IPU_DISP_GEN__DI1_COUNTER_RELEASE               IPU_MEMORY_OFFSET+0x00408F8,0x02000000
+#define LPM_MEM_IPU_DISP_GEN__DI0_COUNTER_RELEASE               IPU_MEMORY_OFFSET+0x00408F8,0x01000000
+#define LPM_MEM_IPU_DISP_GEN__CSI_VSYNC_DEST                    IPU_MEMORY_OFFSET+0x00408F8,0x00800000
+#define LPM_MEM_IPU_DISP_GEN__MCU_MAX_BURST_STOP                IPU_MEMORY_OFFSET+0x00408F8,0x00400000
+#define LPM_MEM_IPU_DISP_GEN__MCU_T                             IPU_MEMORY_OFFSET+0x00408F8,0x003C0000
+#define LPM_MEM_IPU_DISP_GEN__MCU_DI_ID_9                       IPU_MEMORY_OFFSET+0x00408F8,0x00020000
+#define LPM_MEM_IPU_DISP_GEN__MCU_DI_ID_8                       IPU_MEMORY_OFFSET+0x00408F8,0x00010000
+#define LPM_MEM_IPU_DISP_GEN__DP_PIPE_CLR                       IPU_MEMORY_OFFSET+0x00408F8,0x00000040
+#define LPM_MEM_IPU_DISP_GEN__DP_FG_EN_ASYNC1                   IPU_MEMORY_OFFSET+0x00408F8,0x00000020
+#define LPM_MEM_IPU_DISP_GEN__DP_FG_EN_ASYNC0                   IPU_MEMORY_OFFSET+0x00408F8,0x00000010
+#define LPM_MEM_IPU_DISP_GEN__DP_ASYNC_DOUBLE_FLOW              IPU_MEMORY_OFFSET+0x00408F8,0x00000008
+#define LPM_MEM_IPU_DISP_GEN__DC2_DOUBLE_FLOW                   IPU_MEMORY_OFFSET+0x00408F8,0x00000004
+#define LPM_MEM_IPU_DISP_GEN__DI1_DUAL_MODE                     IPU_MEMORY_OFFSET+0x00408F8,0x00000002
+#define LPM_MEM_IPU_DISP_GEN__DI0_DUAL_MODE                     IPU_MEMORY_OFFSET+0x00408F8,0x00000001
+
+#define LPM_MEM_IPU_DISP_ALT1__ADDR                             IPU_MEMORY_OFFSET+0x00408FC
+#define LPM_MEM_IPU_DISP_ALT1__EMPTY                            IPU_MEMORY_OFFSET+0x00408FC,0x00000000
+#define LPM_MEM_IPU_DISP_ALT1__FULL                             IPU_MEMORY_OFFSET+0x00408FC,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT1__SEL_ALT_0                        IPU_MEMORY_OFFSET+0x00408FC,0xF0000000
+#define LPM_MEM_IPU_DISP_ALT1__STEP_REPEAT_ALT_0                IPU_MEMORY_OFFSET+0x00408FC,0x0FFF0000
+#define LPM_MEM_IPU_DISP_ALT1__CNT_AUTO_RELOAD_ALT_0            IPU_MEMORY_OFFSET+0x00408FC,0x00008000
+#define LPM_MEM_IPU_DISP_ALT1__CNT_CLR_SEL_ALT_0                IPU_MEMORY_OFFSET+0x00408FC,0x00007000
+#define LPM_MEM_IPU_DISP_ALT1__RUN_VALUE_M1_ALT_0               IPU_MEMORY_OFFSET+0x00408FC,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT2__ADDR                             IPU_MEMORY_OFFSET+0x0040900
+#define LPM_MEM_IPU_DISP_ALT2__EMPTY                            IPU_MEMORY_OFFSET+0x0040900,0x00000000
+#define LPM_MEM_IPU_DISP_ALT2__FULL                             IPU_MEMORY_OFFSET+0x0040900,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT2__RUN_RESOLUTION_ALT_0             IPU_MEMORY_OFFSET+0x0040900,0x00070000
+#define LPM_MEM_IPU_DISP_ALT2__OFFSET_RESOLUTION_ALT_0          IPU_MEMORY_OFFSET+0x0040900,0x00007000
+#define LPM_MEM_IPU_DISP_ALT2__OFFSET_VALUE_ALT_0               IPU_MEMORY_OFFSET+0x0040900,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT3__ADDR                             IPU_MEMORY_OFFSET+0x0040904
+#define LPM_MEM_IPU_DISP_ALT3__EMPTY                            IPU_MEMORY_OFFSET+0x0040904,0x00000000
+#define LPM_MEM_IPU_DISP_ALT3__FULL                             IPU_MEMORY_OFFSET+0x0040904,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT3__SEL_ALT_1                        IPU_MEMORY_OFFSET+0x0040904,0xF0000000
+#define LPM_MEM_IPU_DISP_ALT3__STEP_REPEAT_ALT_1                IPU_MEMORY_OFFSET+0x0040904,0x0FFF0000
+#define LPM_MEM_IPU_DISP_ALT3__CNT_AUTO_RELOAD_ALT_1            IPU_MEMORY_OFFSET+0x0040904,0x00008000
+#define LPM_MEM_IPU_DISP_ALT3__CNT_CLR_SEL_ALT_1                IPU_MEMORY_OFFSET+0x0040904,0x00007000
+#define LPM_MEM_IPU_DISP_ALT3__RUN_VALUE_M1_ALT_1               IPU_MEMORY_OFFSET+0x0040904,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT4__ADDR                             IPU_MEMORY_OFFSET+0x0040908
+#define LPM_MEM_IPU_DISP_ALT4__EMPTY                            IPU_MEMORY_OFFSET+0x0040908,0x00000000
+#define LPM_MEM_IPU_DISP_ALT4__FULL                             IPU_MEMORY_OFFSET+0x0040908,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT4__RUN_RESOLUTION_ALT_1             IPU_MEMORY_OFFSET+0x0040908,0x00070000
+#define LPM_MEM_IPU_DISP_ALT4__OFFSET_RESOLUTION_ALT_1          IPU_MEMORY_OFFSET+0x0040908,0x00007000
+#define LPM_MEM_IPU_DISP_ALT4__OFFSET_VALUE_ALT_1               IPU_MEMORY_OFFSET+0x0040908,0x00000FFF
+
+#define LPM_MEM_IPU_SNOOP__ADDR                                 IPU_MEMORY_OFFSET+0x004090C
+#define LPM_MEM_IPU_SNOOP__EMPTY                                IPU_MEMORY_OFFSET+0x004090C,0x00000000
+#define LPM_MEM_IPU_SNOOP__FULL                                 IPU_MEMORY_OFFSET+0x004090C,0xffffffff
+#define LPM_MEM_IPU_SNOOP__SNOOP2_SYNC_BYP                      IPU_MEMORY_OFFSET+0x004090C,0x00010000
+#define LPM_MEM_IPU_SNOOP__AUTOREF_PER                          IPU_MEMORY_OFFSET+0x004090C,0x000003FF
+
+#define LPM_MEM_IPU_MEM_RST__ADDR                               IPU_MEMORY_OFFSET+0x0040910
+#define LPM_MEM_IPU_MEM_RST__EMPTY                              IPU_MEMORY_OFFSET+0x0040910,0x00000000
+#define LPM_MEM_IPU_MEM_RST__FULL                               IPU_MEMORY_OFFSET+0x0040910,0xffffffff
+#define LPM_MEM_IPU_MEM_RST__RST_MEM_START                      IPU_MEMORY_OFFSET+0x0040910,0x80000000
+#define LPM_MEM_IPU_MEM_RST__RST_MEM_EN                         IPU_MEMORY_OFFSET+0x0040910,0x007FFFFF
+
+#define LPM_MEM_IPU_PM__ADDR                                    IPU_MEMORY_OFFSET+0x0040914
+#define LPM_MEM_IPU_PM__EMPTY                                   IPU_MEMORY_OFFSET+0x0040914,0x00000000
+#define LPM_MEM_IPU_PM__FULL                                    IPU_MEMORY_OFFSET+0x0040914,0xffffffff
+#define LPM_MEM_IPU_PM__LPSR_MODE                               IPU_MEMORY_OFFSET+0x0040914,0x80000000
+#define LPM_MEM_IPU_PM__DI1_SRM_CLOCK_CHANGE_MODE               IPU_MEMORY_OFFSET+0x0040914,0x40000000
+#define LPM_MEM_IPU_PM__DI1_CLK_PERIOD_1                        IPU_MEMORY_OFFSET+0x0040914,0x3F800000
+#define LPM_MEM_IPU_PM__DI1_CLK_PERIOD_0                        IPU_MEMORY_OFFSET+0x0040914,0x007F0000
+#define LPM_MEM_IPU_PM__CLOCK_MODE_STAT                         IPU_MEMORY_OFFSET+0x0040914,0x00008000
+#define LPM_MEM_IPU_PM__DI0_SRM_CLOCK_CHANGE_MODE               IPU_MEMORY_OFFSET+0x0040914,0x00004000
+#define LPM_MEM_IPU_PM__DI0_CLK_PERIOD_1                        IPU_MEMORY_OFFSET+0x0040914,0x00003F80
+#define LPM_MEM_IPU_PM__DI0_CLK_PERIOD_0                        IPU_MEMORY_OFFSET+0x0040914,0x0000007F
+
+#define LPM_MEM_IPU_GPR__ADDR                                   IPU_MEMORY_OFFSET+0x0040918
+#define LPM_MEM_IPU_GPR__EMPTY                                  IPU_MEMORY_OFFSET+0x0040918,0x00000000
+#define LPM_MEM_IPU_GPR__FULL                                   IPU_MEMORY_OFFSET+0x0040918,0xffffffff
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF1_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x80000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF1_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x40000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF0_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x20000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF0_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x10000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF1_RDY1_CLR               IPU_MEMORY_OFFSET+0x0040918,0x08000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF1_RDY0_CLR               IPU_MEMORY_OFFSET+0x0040918,0x04000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF0_RDY1_CLR               IPU_MEMORY_OFFSET+0x0040918,0x02000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF0_RDY0_CLR               IPU_MEMORY_OFFSET+0x0040918,0x01000000
+#define LPM_MEM_IPU_GPR__IPU_DI1_CLK_CHANGE_ACK_DIS             IPU_MEMORY_OFFSET+0x0040918,0x00800000
+#define LPM_MEM_IPU_GPR__IPU_DI0_CLK_CHANGE_ACK_DIS             IPU_MEMORY_OFFSET+0x0040918,0x00400000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF2_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x00200000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF2_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x00100000
+#define LPM_MEM_IPU_GPR__IPU_GP19                               IPU_MEMORY_OFFSET+0x0040918,0x00080000
+#define LPM_MEM_IPU_GPR__IPU_GP18                               IPU_MEMORY_OFFSET+0x0040918,0x00040000
+#define LPM_MEM_IPU_GPR__IPU_GP17                               IPU_MEMORY_OFFSET+0x0040918,0x00020000
+#define LPM_MEM_IPU_GPR__IPU_GP16                               IPU_MEMORY_OFFSET+0x0040918,0x00010000
+#define LPM_MEM_IPU_GPR__IPU_GP15                               IPU_MEMORY_OFFSET+0x0040918,0x00008000
+#define LPM_MEM_IPU_GPR__IPU_GP14                               IPU_MEMORY_OFFSET+0x0040918,0x00004000
+#define LPM_MEM_IPU_GPR__IPU_GP13                               IPU_MEMORY_OFFSET+0x0040918,0x00002000
+#define LPM_MEM_IPU_GPR__IPU_GP12                               IPU_MEMORY_OFFSET+0x0040918,0x00001000
+#define LPM_MEM_IPU_GPR__IPU_GP11                               IPU_MEMORY_OFFSET+0x0040918,0x00000800
+#define LPM_MEM_IPU_GPR__IPU_GP10                               IPU_MEMORY_OFFSET+0x0040918,0x00000400
+#define LPM_MEM_IPU_GPR__IPU_GP9                                IPU_MEMORY_OFFSET+0x0040918,0x00000200
+#define LPM_MEM_IPU_GPR__IPU_GP8                                IPU_MEMORY_OFFSET+0x0040918,0x00000100
+#define LPM_MEM_IPU_GPR__IPU_GP7                                IPU_MEMORY_OFFSET+0x0040918,0x00000080
+#define LPM_MEM_IPU_GPR__IPU_GP6                                IPU_MEMORY_OFFSET+0x0040918,0x00000040
+#define LPM_MEM_IPU_GPR__IPU_GP5                                IPU_MEMORY_OFFSET+0x0040918,0x00000020
+#define LPM_MEM_IPU_GPR__IPU_GP4                                IPU_MEMORY_OFFSET+0x0040918,0x00000010
+#define LPM_MEM_IPU_GPR__IPU_GP3                                IPU_MEMORY_OFFSET+0x0040918,0x00000008
+#define LPM_MEM_IPU_GPR__IPU_GP2                                IPU_MEMORY_OFFSET+0x0040918,0x00000004
+#define LPM_MEM_IPU_GPR__IPU_GP1                                IPU_MEMORY_OFFSET+0x0040918,0x00000002
+#define LPM_MEM_IPU_GPR__IPU_GP0                                IPU_MEMORY_OFFSET+0x0040918,0x00000001
+
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__ADDR                      IPU_MEMORY_OFFSET+0x0040984
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__EMPTY                     IPU_MEMORY_OFFSET+0x0040984,0x00000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__FULL                      IPU_MEMORY_OFFSET+0x0040984,0xffffffff
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_31     IPU_MEMORY_OFFSET+0x0040984,0x80000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_29     IPU_MEMORY_OFFSET+0x0040984,0x20000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28     IPU_MEMORY_OFFSET+0x0040984,0x10000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_27     IPU_MEMORY_OFFSET+0x0040984,0x08000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_26     IPU_MEMORY_OFFSET+0x0040984,0x04000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_25     IPU_MEMORY_OFFSET+0x0040984,0x02000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_24     IPU_MEMORY_OFFSET+0x0040984,0x01000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23     IPU_MEMORY_OFFSET+0x0040984,0x00800000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_22     IPU_MEMORY_OFFSET+0x0040984,0x00400000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_21     IPU_MEMORY_OFFSET+0x0040984,0x00200000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_20     IPU_MEMORY_OFFSET+0x0040984,0x00100000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_19     IPU_MEMORY_OFFSET+0x0040984,0x00080000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_18     IPU_MEMORY_OFFSET+0x0040984,0x00040000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_17     IPU_MEMORY_OFFSET+0x0040984,0x00020000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_15     IPU_MEMORY_OFFSET+0x0040984,0x00008000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_14     IPU_MEMORY_OFFSET+0x0040984,0x00004000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_13     IPU_MEMORY_OFFSET+0x0040984,0x00002000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_12     IPU_MEMORY_OFFSET+0x0040984,0x00001000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_11     IPU_MEMORY_OFFSET+0x0040984,0x00000800
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_10     IPU_MEMORY_OFFSET+0x0040984,0x00000400
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_9      IPU_MEMORY_OFFSET+0x0040984,0x00000200
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_8      IPU_MEMORY_OFFSET+0x0040984,0x00000100
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_5      IPU_MEMORY_OFFSET+0x0040984,0x00000020
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_3      IPU_MEMORY_OFFSET+0x0040984,0x00000008
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_2      IPU_MEMORY_OFFSET+0x0040984,0x00000004
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_1      IPU_MEMORY_OFFSET+0x0040984,0x00000002
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_0      IPU_MEMORY_OFFSET+0x0040984,0x00000001
+
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__ADDR                      IPU_MEMORY_OFFSET+0x0040988
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__EMPTY                     IPU_MEMORY_OFFSET+0x0040988,0x00000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__FULL                      IPU_MEMORY_OFFSET+0x0040988,0xffffffff
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_52     IPU_MEMORY_OFFSET+0x0040988,0x00100000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_51     IPU_MEMORY_OFFSET+0x0040988,0x00080000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_50     IPU_MEMORY_OFFSET+0x0040988,0x00040000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_49     IPU_MEMORY_OFFSET+0x0040988,0x00020000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_48     IPU_MEMORY_OFFSET+0x0040988,0x00010000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_47     IPU_MEMORY_OFFSET+0x0040988,0x00008000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_46     IPU_MEMORY_OFFSET+0x0040988,0x00004000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_45     IPU_MEMORY_OFFSET+0x0040988,0x00002000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_44     IPU_MEMORY_OFFSET+0x0040988,0x00001000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_43     IPU_MEMORY_OFFSET+0x0040988,0x00000800
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_42     IPU_MEMORY_OFFSET+0x0040988,0x00000400
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_41     IPU_MEMORY_OFFSET+0x0040988,0x00000200
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_40     IPU_MEMORY_OFFSET+0x0040988,0x00000100
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_33     IPU_MEMORY_OFFSET+0x0040988,0x00000002
+
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__ADDR                  IPU_MEMORY_OFFSET+0x004099C
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__EMPTY                 IPU_MEMORY_OFFSET+0x004099C,0x00000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__FULL                  IPU_MEMORY_OFFSET+0x004099C,0xffffffff
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_29 IPU_MEMORY_OFFSET+0x004099C,0x20000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_24 IPU_MEMORY_OFFSET+0x004099C,0x01000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_7 IPU_MEMORY_OFFSET+0x004099C,0x00000080
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_6 IPU_MEMORY_OFFSET+0x004099C,0x00000040
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_5 IPU_MEMORY_OFFSET+0x004099C,0x00000020
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_4 IPU_MEMORY_OFFSET+0x004099C,0x00000010
+
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__ADDR                  IPU_MEMORY_OFFSET+0x00409A0
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__EMPTY                 IPU_MEMORY_OFFSET+0x00409A0,0x00000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__FULL                  IPU_MEMORY_OFFSET+0x00409A0,0xffffffff
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_52 IPU_MEMORY_OFFSET+0x00409A0,0x00100000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_41 IPU_MEMORY_OFFSET+0x00409A0,0x00000200
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_33 IPU_MEMORY_OFFSET+0x00409A0,0x00000002
+
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__ADDR                     IPU_MEMORY_OFFSET+0x00409AC
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__EMPTY                    IPU_MEMORY_OFFSET+0x00409AC,0x00000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__FULL                     IPU_MEMORY_OFFSET+0x00409AC,0xffffffff
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28   IPU_MEMORY_OFFSET+0x00409AC,0x10000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_27   IPU_MEMORY_OFFSET+0x00409AC,0x08000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23   IPU_MEMORY_OFFSET+0x00409AC,0x00800000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_21   IPU_MEMORY_OFFSET+0x00409AC,0x00200000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_13   IPU_MEMORY_OFFSET+0x00409AC,0x00002000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_10   IPU_MEMORY_OFFSET+0x00409AC,0x00000400
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_9    IPU_MEMORY_OFFSET+0x00409AC,0x00000200
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_8    IPU_MEMORY_OFFSET+0x00409AC,0x00000100
+
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__ADDR                     IPU_MEMORY_OFFSET+0x00409B0
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__EMPTY                    IPU_MEMORY_OFFSET+0x00409B0,0x00000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__FULL                     IPU_MEMORY_OFFSET+0x00409B0,0xffffffff
+
+#define LPM_MEM_IDMAC_CONF__ADDR                                IPU_MEMORY_OFFSET+0x00407E4
+#define LPM_MEM_IDMAC_CONF__EMPTY                               IPU_MEMORY_OFFSET+0x00407E4,0x00000000
+#define LPM_MEM_IDMAC_CONF__FULL                                IPU_MEMORY_OFFSET+0x00407E4,0xffffffff
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_EN_R                      IPU_MEMORY_OFFSET+0x00407E4,0x02000000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_MAX_R                     IPU_MEMORY_OFFSET+0x00407E4,0x01E00000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_EN_W                      IPU_MEMORY_OFFSET+0x00407E4,0x00100000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_MAX_W                     IPU_MEMORY_OFFSET+0x00407E4,0x000E0000
+#define LPM_MEM_IDMAC_CONF__P_ENDIAN                            IPU_MEMORY_OFFSET+0x00407E4,0x00010000
+#define LPM_MEM_IDMAC_CONF__RDI                                 IPU_MEMORY_OFFSET+0x00407E4,0x00000020
+#define LPM_MEM_IDMAC_CONF__WIDPT                               IPU_MEMORY_OFFSET+0x00407E4,0x00000018
+#define LPM_MEM_IDMAC_CONF__MAX_REQ_READ                        IPU_MEMORY_OFFSET+0x00407E4,0x00000007
+
+#define LPM_MEM_IDMAC_CH_EN_1__ADDR                             IPU_MEMORY_OFFSET+0x00407E8
+#define LPM_MEM_IDMAC_CH_EN_1__EMPTY                            IPU_MEMORY_OFFSET+0x00407E8,0x00000000
+#define LPM_MEM_IDMAC_CH_EN_1__FULL                             IPU_MEMORY_OFFSET+0x00407E8,0xffffffff
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_31                   IPU_MEMORY_OFFSET+0x00407E8,0x80000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_29                   IPU_MEMORY_OFFSET+0x00407E8,0x20000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_28                   IPU_MEMORY_OFFSET+0x00407E8,0x10000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_27                   IPU_MEMORY_OFFSET+0x00407E8,0x08000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_26                   IPU_MEMORY_OFFSET+0x00407E8,0x04000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_25                   IPU_MEMORY_OFFSET+0x00407E8,0x02000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_24                   IPU_MEMORY_OFFSET+0x00407E8,0x01000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_23                   IPU_MEMORY_OFFSET+0x00407E8,0x00800000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_22                   IPU_MEMORY_OFFSET+0x00407E8,0x00400000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_21                   IPU_MEMORY_OFFSET+0x00407E8,0x00200000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_20                   IPU_MEMORY_OFFSET+0x00407E8,0x00100000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_19                   IPU_MEMORY_OFFSET+0x00407E8,0x00080000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_18                   IPU_MEMORY_OFFSET+0x00407E8,0x00040000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_17                   IPU_MEMORY_OFFSET+0x00407E8,0x00020000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_15                   IPU_MEMORY_OFFSET+0x00407E8,0x00008000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_14                   IPU_MEMORY_OFFSET+0x00407E8,0x00004000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_13                   IPU_MEMORY_OFFSET+0x00407E8,0x00002000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_12                   IPU_MEMORY_OFFSET+0x00407E8,0x00001000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_11                   IPU_MEMORY_OFFSET+0x00407E8,0x00000800
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_10                   IPU_MEMORY_OFFSET+0x00407E8,0x00000400
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_9                    IPU_MEMORY_OFFSET+0x00407E8,0x00000200
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_8                    IPU_MEMORY_OFFSET+0x00407E8,0x00000100
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_5                    IPU_MEMORY_OFFSET+0x00407E8,0x00000020
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_3                    IPU_MEMORY_OFFSET+0x00407E8,0x00000008
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_2                    IPU_MEMORY_OFFSET+0x00407E8,0x00000004
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_1                    IPU_MEMORY_OFFSET+0x00407E8,0x00000002
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_0                    IPU_MEMORY_OFFSET+0x00407E8,0x00000001
+
+#define LPM_MEM_IDMAC_CH_EN_2__ADDR                             IPU_MEMORY_OFFSET+0x00407EC
+#define LPM_MEM_IDMAC_CH_EN_2__EMPTY                            IPU_MEMORY_OFFSET+0x00407EC,0x00000000
+#define LPM_MEM_IDMAC_CH_EN_2__FULL                             IPU_MEMORY_OFFSET+0x00407EC,0xffffffff
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_52                   IPU_MEMORY_OFFSET+0x00407EC,0x00100000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_51                   IPU_MEMORY_OFFSET+0x00407EC,0x00080000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_50                   IPU_MEMORY_OFFSET+0x00407EC,0x00040000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_49                   IPU_MEMORY_OFFSET+0x00407EC,0x00020000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_48                   IPU_MEMORY_OFFSET+0x00407EC,0x00010000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_47                   IPU_MEMORY_OFFSET+0x00407EC,0x00008000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_46                   IPU_MEMORY_OFFSET+0x00407EC,0x00004000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_45                   IPU_MEMORY_OFFSET+0x00407EC,0x00002000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_44                   IPU_MEMORY_OFFSET+0x00407EC,0x00001000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_43                   IPU_MEMORY_OFFSET+0x00407EC,0x00000800
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_42                   IPU_MEMORY_OFFSET+0x00407EC,0x00000400
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_41                   IPU_MEMORY_OFFSET+0x00407EC,0x00000200
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_40                   IPU_MEMORY_OFFSET+0x00407EC,0x00000100
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_33                   IPU_MEMORY_OFFSET+0x00407EC,0x00000002
+
+#define LPM_MEM_IDMAC_SEP_ALPHA__ADDR                           IPU_MEMORY_OFFSET+0x00407F0
+#define LPM_MEM_IDMAC_SEP_ALPHA__EMPTY                          IPU_MEMORY_OFFSET+0x00407F0,0x00000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__FULL                           IPU_MEMORY_OFFSET+0x00407F0,0xffffffff
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_29                IPU_MEMORY_OFFSET+0x00407F0,0x20000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_27                IPU_MEMORY_OFFSET+0x00407F0,0x08000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_25                IPU_MEMORY_OFFSET+0x00407F0,0x02000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_24                IPU_MEMORY_OFFSET+0x00407F0,0x01000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_23                IPU_MEMORY_OFFSET+0x00407F0,0x00800000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_15                IPU_MEMORY_OFFSET+0x00407F0,0x00008000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_14                IPU_MEMORY_OFFSET+0x00407F0,0x00004000
+
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__ADDR                       IPU_MEMORY_OFFSET+0x00407F4
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__EMPTY                      IPU_MEMORY_OFFSET+0x00407F4,0x00000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__FULL                       IPU_MEMORY_OFFSET+0x00407F4,0xffffffff
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_29        IPU_MEMORY_OFFSET+0x00407F4,0x20000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_24        IPU_MEMORY_OFFSET+0x00407F4,0x01000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_23        IPU_MEMORY_OFFSET+0x00407F4,0x00800000
+
+#define LPM_MEM_IDMAC_CH_PRI_1__ADDR                            IPU_MEMORY_OFFSET+0x00407F8
+#define LPM_MEM_IDMAC_CH_PRI_1__EMPTY                           IPU_MEMORY_OFFSET+0x00407F8,0x00000000
+#define LPM_MEM_IDMAC_CH_PRI_1__FULL                            IPU_MEMORY_OFFSET+0x00407F8,0xffffffff
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_29                 IPU_MEMORY_OFFSET+0x00407F8,0x20000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_28                 IPU_MEMORY_OFFSET+0x00407F8,0x10000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_27                 IPU_MEMORY_OFFSET+0x00407F8,0x08000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_26                 IPU_MEMORY_OFFSET+0x00407F8,0x04000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_25                 IPU_MEMORY_OFFSET+0x00407F8,0x02000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_24                 IPU_MEMORY_OFFSET+0x00407F8,0x01000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_23                 IPU_MEMORY_OFFSET+0x00407F8,0x00800000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_22                 IPU_MEMORY_OFFSET+0x00407F8,0x00400000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_21                 IPU_MEMORY_OFFSET+0x00407F8,0x00200000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_20                 IPU_MEMORY_OFFSET+0x00407F8,0x00100000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_15                 IPU_MEMORY_OFFSET+0x00407F8,0x00008000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_14                 IPU_MEMORY_OFFSET+0x00407F8,0x00004000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_13                 IPU_MEMORY_OFFSET+0x00407F8,0x00002000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_12                 IPU_MEMORY_OFFSET+0x00407F8,0x00001000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_11                 IPU_MEMORY_OFFSET+0x00407F8,0x00000800
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_10                 IPU_MEMORY_OFFSET+0x00407F8,0x00000400
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_9                  IPU_MEMORY_OFFSET+0x00407F8,0x00000200
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_8                  IPU_MEMORY_OFFSET+0x00407F8,0x00000100
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_5                  IPU_MEMORY_OFFSET+0x00407F8,0x00000020
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_3                  IPU_MEMORY_OFFSET+0x00407F8,0x00000008
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_2                  IPU_MEMORY_OFFSET+0x00407F8,0x00000004
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_1                  IPU_MEMORY_OFFSET+0x00407F8,0x00000002
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_0                  IPU_MEMORY_OFFSET+0x00407F8,0x00000001
+
+#define LPM_MEM_IDMAC_CH_PRI_2__ADDR                            IPU_MEMORY_OFFSET+0x00407FC
+#define LPM_MEM_IDMAC_CH_PRI_2__EMPTY                           IPU_MEMORY_OFFSET+0x00407FC,0x00000000
+#define LPM_MEM_IDMAC_CH_PRI_2__FULL                            IPU_MEMORY_OFFSET+0x00407FC,0xffffffff
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_50                 IPU_MEMORY_OFFSET+0x00407FC,0x00040000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_49                 IPU_MEMORY_OFFSET+0x00407FC,0x00020000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_48                 IPU_MEMORY_OFFSET+0x00407FC,0x00010000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_47                 IPU_MEMORY_OFFSET+0x00407FC,0x00008000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_46                 IPU_MEMORY_OFFSET+0x00407FC,0x00004000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_45                 IPU_MEMORY_OFFSET+0x00407FC,0x00002000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_44                 IPU_MEMORY_OFFSET+0x00407FC,0x00001000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_43                 IPU_MEMORY_OFFSET+0x00407FC,0x00000800
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_42                 IPU_MEMORY_OFFSET+0x00407FC,0x00000400
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_41                 IPU_MEMORY_OFFSET+0x00407FC,0x00000200
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_40                 IPU_MEMORY_OFFSET+0x00407FC,0x00000100
+
+#define LPM_MEM_IDMAC_WM_EN_1__ADDR                             IPU_MEMORY_OFFSET+0x0040800
+#define LPM_MEM_IDMAC_WM_EN_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040800,0x00000000
+#define LPM_MEM_IDMAC_WM_EN_1__FULL                             IPU_MEMORY_OFFSET+0x0040800,0xffffffff
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_29                   IPU_MEMORY_OFFSET+0x0040800,0x20000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_28                   IPU_MEMORY_OFFSET+0x0040800,0x10000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_27                   IPU_MEMORY_OFFSET+0x0040800,0x08000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_26                   IPU_MEMORY_OFFSET+0x0040800,0x04000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_25                   IPU_MEMORY_OFFSET+0x0040800,0x02000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_24                   IPU_MEMORY_OFFSET+0x0040800,0x01000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_23                   IPU_MEMORY_OFFSET+0x0040800,0x00800000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_14                   IPU_MEMORY_OFFSET+0x0040800,0x00004000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_13                   IPU_MEMORY_OFFSET+0x0040800,0x00002000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_12                   IPU_MEMORY_OFFSET+0x0040800,0x00001000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_10                   IPU_MEMORY_OFFSET+0x0040800,0x00000400
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_8                    IPU_MEMORY_OFFSET+0x0040800,0x00000100
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_3                    IPU_MEMORY_OFFSET+0x0040800,0x00000008
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_2                    IPU_MEMORY_OFFSET+0x0040800,0x00000004
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_1                    IPU_MEMORY_OFFSET+0x0040800,0x00000002
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_0                    IPU_MEMORY_OFFSET+0x0040800,0x00000001
+
+#define LPM_MEM_IDMAC_WM_EN_2__ADDR                             IPU_MEMORY_OFFSET+0x0040804
+#define LPM_MEM_IDMAC_WM_EN_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040804,0x00000000
+#define LPM_MEM_IDMAC_WM_EN_2__FULL                             IPU_MEMORY_OFFSET+0x0040804,0xffffffff
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_44                   IPU_MEMORY_OFFSET+0x0040804,0x00001000
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_43                   IPU_MEMORY_OFFSET+0x0040804,0x00000800
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_42                   IPU_MEMORY_OFFSET+0x0040804,0x00000400
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_41                   IPU_MEMORY_OFFSET+0x0040804,0x00000200
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_40                   IPU_MEMORY_OFFSET+0x0040804,0x00000100
+
+#define LPM_MEM_IDMAC_LOCK_EN_1__ADDR                           IPU_MEMORY_OFFSET+0x0040808
+#define LPM_MEM_IDMAC_LOCK_EN_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040808,0x00000000
+#define LPM_MEM_IDMAC_LOCK_EN_1__FULL                           IPU_MEMORY_OFFSET+0x0040808,0xffffffff
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_28               IPU_MEMORY_OFFSET+0x0040808,0x00300000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_27               IPU_MEMORY_OFFSET+0x0040808,0x000C0000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_23               IPU_MEMORY_OFFSET+0x0040808,0x00030000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_22               IPU_MEMORY_OFFSET+0x0040808,0x0000C000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_21               IPU_MEMORY_OFFSET+0x0040808,0x00003000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_20               IPU_MEMORY_OFFSET+0x0040808,0x00000C00
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_15               IPU_MEMORY_OFFSET+0x0040808,0x00000300
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_14               IPU_MEMORY_OFFSET+0x0040808,0x000000C0
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_12               IPU_MEMORY_OFFSET+0x0040808,0x00000030
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_11               IPU_MEMORY_OFFSET+0x0040808,0x0000000C
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_5                IPU_MEMORY_OFFSET+0x0040808,0x00000003
+
+#define LPM_MEM_IDMAC_LOCK_EN_2__ADDR                           IPU_MEMORY_OFFSET+0x004080C
+#define LPM_MEM_IDMAC_LOCK_EN_2__EMPTY                          IPU_MEMORY_OFFSET+0x004080C,0x00000000
+#define LPM_MEM_IDMAC_LOCK_EN_2__FULL                           IPU_MEMORY_OFFSET+0x004080C,0xffffffff
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_50               IPU_MEMORY_OFFSET+0x004080C,0x00000C00
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_49               IPU_MEMORY_OFFSET+0x004080C,0x00000300
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_48               IPU_MEMORY_OFFSET+0x004080C,0x000000C0
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_47               IPU_MEMORY_OFFSET+0x004080C,0x00000030
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_46               IPU_MEMORY_OFFSET+0x004080C,0x0000000C
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_45               IPU_MEMORY_OFFSET+0x004080C,0x00000003
+
+#define LPM_MEM_IDMAC_SUB_ADDR_0__ADDR                          IPU_MEMORY_OFFSET+0x0040810
+#define LPM_MEM_IDMAC_SUB_ADDR_0__EMPTY                         IPU_MEMORY_OFFSET+0x0040810,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_0__FULL                          IPU_MEMORY_OFFSET+0x0040810,0xffffffff
+
+#define LPM_MEM_IDMAC_SUB_ADDR_1__ADDR                          IPU_MEMORY_OFFSET+0x0040814
+#define LPM_MEM_IDMAC_SUB_ADDR_1__EMPTY                         IPU_MEMORY_OFFSET+0x0040814,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__FULL                          IPU_MEMORY_OFFSET+0x0040814,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_33             IPU_MEMORY_OFFSET+0x0040814,0x7F000000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_29             IPU_MEMORY_OFFSET+0x0040814,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_24             IPU_MEMORY_OFFSET+0x0040814,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_23             IPU_MEMORY_OFFSET+0x0040814,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_2__ADDR                          IPU_MEMORY_OFFSET+0x0040818
+#define LPM_MEM_IDMAC_SUB_ADDR_2__EMPTY                         IPU_MEMORY_OFFSET+0x0040818,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_2__FULL                          IPU_MEMORY_OFFSET+0x0040818,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_52             IPU_MEMORY_OFFSET+0x0040818,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_51             IPU_MEMORY_OFFSET+0x0040818,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_41             IPU_MEMORY_OFFSET+0x0040818,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_3__ADDR                          IPU_MEMORY_OFFSET+0x004081C
+#define LPM_MEM_IDMAC_SUB_ADDR_3__EMPTY                         IPU_MEMORY_OFFSET+0x004081C,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__FULL                          IPU_MEMORY_OFFSET+0x004081C,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_27             IPU_MEMORY_OFFSET+0x004081C,0x7F000000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_13             IPU_MEMORY_OFFSET+0x004081C,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_10             IPU_MEMORY_OFFSET+0x004081C,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_9              IPU_MEMORY_OFFSET+0x004081C,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_4__ADDR                          IPU_MEMORY_OFFSET+0x0040820
+#define LPM_MEM_IDMAC_SUB_ADDR_4__EMPTY                         IPU_MEMORY_OFFSET+0x0040820,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_4__FULL                          IPU_MEMORY_OFFSET+0x0040820,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_21             IPU_MEMORY_OFFSET+0x0040820,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_8              IPU_MEMORY_OFFSET+0x0040820,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_28             IPU_MEMORY_OFFSET+0x0040820,0x0000007F
+
+#define LPM_MEM_IDMAC_BNDM_EN_1__ADDR                           IPU_MEMORY_OFFSET+0x0040824
+#define LPM_MEM_IDMAC_BNDM_EN_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040824,0x00000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__FULL                           IPU_MEMORY_OFFSET+0x0040824,0xffffffff
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_26               IPU_MEMORY_OFFSET+0x0040824,0x04000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_25               IPU_MEMORY_OFFSET+0x0040824,0x02000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_22               IPU_MEMORY_OFFSET+0x0040824,0x00400000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_21               IPU_MEMORY_OFFSET+0x0040824,0x00200000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_20               IPU_MEMORY_OFFSET+0x0040824,0x00100000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_12               IPU_MEMORY_OFFSET+0x0040824,0x00001000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_11               IPU_MEMORY_OFFSET+0x0040824,0x00000800
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_10               IPU_MEMORY_OFFSET+0x0040824,0x00000400
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_9                IPU_MEMORY_OFFSET+0x0040824,0x00000200
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_8                IPU_MEMORY_OFFSET+0x0040824,0x00000100
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_5                IPU_MEMORY_OFFSET+0x0040824,0x00000020
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_3                IPU_MEMORY_OFFSET+0x0040824,0x00000008
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_2                IPU_MEMORY_OFFSET+0x0040824,0x00000004
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_1                IPU_MEMORY_OFFSET+0x0040824,0x00000002
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_0                IPU_MEMORY_OFFSET+0x0040824,0x00000001
+
+#define LPM_MEM_IDMAC_BNDM_EN_2__ADDR                           IPU_MEMORY_OFFSET+0x0040828
+#define LPM_MEM_IDMAC_BNDM_EN_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040828,0x00000000
+#define LPM_MEM_IDMAC_BNDM_EN_2__FULL                           IPU_MEMORY_OFFSET+0x0040828,0xffffffff
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_50               IPU_MEMORY_OFFSET+0x0040828,0x00040000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_49               IPU_MEMORY_OFFSET+0x0040828,0x00020000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_48               IPU_MEMORY_OFFSET+0x0040828,0x00010000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_47               IPU_MEMORY_OFFSET+0x0040828,0x00008000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_46               IPU_MEMORY_OFFSET+0x0040828,0x00004000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_45               IPU_MEMORY_OFFSET+0x0040828,0x00002000
+
+#define LPM_MEM_IDMAC_SC_CORD__ADDR                             IPU_MEMORY_OFFSET+0x004082C
+#define LPM_MEM_IDMAC_SC_CORD__EMPTY                            IPU_MEMORY_OFFSET+0x004082C,0x00000000
+#define LPM_MEM_IDMAC_SC_CORD__FULL                             IPU_MEMORY_OFFSET+0x004082C,0xffffffff
+#define LPM_MEM_IDMAC_SC_CORD__SX0                              IPU_MEMORY_OFFSET+0x004082C,0x0FFF0000
+#define LPM_MEM_IDMAC_SC_CORD__SY0                              IPU_MEMORY_OFFSET+0x004082C,0x000007FF
+
+#define LPM_MEM_IDMAC_SC_CORD1__ADDR                            IPU_MEMORY_OFFSET+0x0040830
+#define LPM_MEM_IDMAC_SC_CORD1__EMPTY                           IPU_MEMORY_OFFSET+0x0040830,0x00000000
+#define LPM_MEM_IDMAC_SC_CORD1__FULL                            IPU_MEMORY_OFFSET+0x0040830,0xffffffff
+#define LPM_MEM_IDMAC_SC_CORD1__SX1                             IPU_MEMORY_OFFSET+0x0040830,0x0FFF0000
+#define LPM_MEM_IDMAC_SC_CORD1__SY1                             IPU_MEMORY_OFFSET+0x0040830,0x000007FF
+
+#define LPM_MEM_DP_COM_CONF_SYNC__ADDR                          IPU_MEMORY_OFFSET+0x0040000
+#define LPM_MEM_DP_COM_CONF_SYNC__EMPTY                         IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define LPM_MEM_DP_COM_CONF_SYNC__FULL                          IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC      IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC      IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC               IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_COC_SYNC                   IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWAM_SYNC                  IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_FG_EN_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__ADDR                   IPU_MEMORY_OFFSET+0x0040004
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__EMPTY                  IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__FULL                   IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC           IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_SYNC__ADDR                            IPU_MEMORY_OFFSET+0x0040008
+#define LPM_MEM_DP_FG_POS_SYNC__EMPTY                           IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define LPM_MEM_DP_FG_POS_SYNC__FULL                            IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define LPM_MEM_DP_FG_POS_SYNC__DP_FGXP_SYNC                    IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define LPM_MEM_DP_FG_POS_SYNC__DP_FGYP_SYNC                    IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_SYNC__ADDR                           IPU_MEMORY_OFFSET+0x004000C
+#define LPM_MEM_DP_CUR_POS_SYNC__EMPTY                          IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define LPM_MEM_DP_CUR_POS_SYNC__FULL                           IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CXW_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CXP_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CYH_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CYP_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_SYNC__ADDR                           IPU_MEMORY_OFFSET+0x0040010
+#define LPM_MEM_DP_CUR_MAP_SYNC__EMPTY                          IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define LPM_MEM_DP_CUR_MAP_SYNC__FULL                           IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__ADDR                         IPU_MEMORY_OFFSET+0x0040014
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__EMPTY                        IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__FULL                         IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1            IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0            IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__ADDR                         IPU_MEMORY_OFFSET+0x0040018
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__EMPTY                        IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__FULL                         IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3            IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2            IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__ADDR                         IPU_MEMORY_OFFSET+0x004001C
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__EMPTY                        IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__FULL                         IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5            IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4            IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__ADDR                         IPU_MEMORY_OFFSET+0x0040020
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__EMPTY                        IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__FULL                         IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7            IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6            IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__ADDR                         IPU_MEMORY_OFFSET+0x0040024
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__EMPTY                        IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__FULL                         IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9            IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8            IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__ADDR                         IPU_MEMORY_OFFSET+0x0040028
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__EMPTY                        IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__FULL                         IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11           IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10           IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__ADDR                         IPU_MEMORY_OFFSET+0x004002C
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__EMPTY                        IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__FULL                         IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13           IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12           IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__ADDR                         IPU_MEMORY_OFFSET+0x0040030
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__EMPTY                        IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__FULL                         IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15           IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14           IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__ADDR                         IPU_MEMORY_OFFSET+0x0040034
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__EMPTY                        IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__FULL                         IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3            IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2            IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1            IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0            IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__ADDR                         IPU_MEMORY_OFFSET+0x0040038
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__EMPTY                        IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__FULL                         IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7            IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6            IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5            IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4            IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__ADDR                         IPU_MEMORY_OFFSET+0x004003C
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__EMPTY                        IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__FULL                         IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11           IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10           IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9            IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8            IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__ADDR                         IPU_MEMORY_OFFSET+0x0040040
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__EMPTY                        IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__FULL                         IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15           IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14           IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13           IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12           IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define LPM_MEM_DP_CSCA_SYNC_0__ADDR                            IPU_MEMORY_OFFSET+0x0040044
+#define LPM_MEM_DP_CSCA_SYNC_0__EMPTY                           IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_0__FULL                            IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1                 IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0                 IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_1__ADDR                            IPU_MEMORY_OFFSET+0x0040048
+#define LPM_MEM_DP_CSCA_SYNC_1__EMPTY                           IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_1__FULL                            IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3                 IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2                 IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_2__ADDR                            IPU_MEMORY_OFFSET+0x004004C
+#define LPM_MEM_DP_CSCA_SYNC_2__EMPTY                           IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_2__FULL                            IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5                 IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4                 IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_3__ADDR                            IPU_MEMORY_OFFSET+0x0040050
+#define LPM_MEM_DP_CSCA_SYNC_3__EMPTY                           IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_3__FULL                            IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7                 IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6                 IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define LPM_MEM_DP_CSC_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040054
+#define LPM_MEM_DP_CSC_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define LPM_MEM_DP_CSC_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_S0_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_B0_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_A8_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define LPM_MEM_DP_CSC_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040058
+#define LPM_MEM_DP_CSC_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define LPM_MEM_DP_CSC_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_S2_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_B2_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_S1_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_B1_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define LPM_MEM_DP_CUR_POS_ALT__ADDR                            IPU_MEMORY_OFFSET+0x004005C
+#define LPM_MEM_DP_CUR_POS_ALT__EMPTY                           IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define LPM_MEM_DP_CUR_POS_ALT__FULL                            IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define LPM_MEM_DP_COM_CONF_ASYNC0__ADDR                        IPU_MEMORY_OFFSET+0x0040060
+#define LPM_MEM_DP_COM_CONF_ASYNC0__EMPTY                       IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__FULL                        IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0  IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0  IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0           IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0               IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR                 IPU_MEMORY_OFFSET+0x0040064
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY                IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__FULL                 IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0       IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_ASYNC0__ADDR                          IPU_MEMORY_OFFSET+0x0040068
+#define LPM_MEM_DP_FG_POS_ASYNC0__EMPTY                         IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define LPM_MEM_DP_FG_POS_ASYNC0__FULL                          IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define LPM_MEM_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0                IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define LPM_MEM_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0                IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_ASYNC0__ADDR                         IPU_MEMORY_OFFSET+0x004006C
+#define LPM_MEM_DP_CUR_POS_ASYNC0__EMPTY                        IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__FULL                         IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__ADDR                         IPU_MEMORY_OFFSET+0x0040070
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__EMPTY                        IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__FULL                         IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__ADDR                       IPU_MEMORY_OFFSET+0x0040074
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__EMPTY                      IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__FULL                       IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1        IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0        IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__ADDR                       IPU_MEMORY_OFFSET+0x0040078
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__EMPTY                      IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__FULL                       IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3        IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2        IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__ADDR                       IPU_MEMORY_OFFSET+0x004007C
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__EMPTY                      IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__FULL                       IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5        IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4        IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__ADDR                       IPU_MEMORY_OFFSET+0x0040080
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__EMPTY                      IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__FULL                       IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7        IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6        IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__ADDR                       IPU_MEMORY_OFFSET+0x0040084
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__EMPTY                      IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__FULL                       IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9        IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8        IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__ADDR                       IPU_MEMORY_OFFSET+0x0040088
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__EMPTY                      IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__FULL                       IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11       IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10       IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__ADDR                       IPU_MEMORY_OFFSET+0x004008C
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__EMPTY                      IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__FULL                       IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13       IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12       IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__ADDR                       IPU_MEMORY_OFFSET+0x0040090
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__EMPTY                      IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__FULL                       IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15       IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14       IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__ADDR                       IPU_MEMORY_OFFSET+0x0040094
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__EMPTY                      IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__FULL                       IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3        IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2        IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1        IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0        IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__ADDR                       IPU_MEMORY_OFFSET+0x0040098
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__EMPTY                      IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__FULL                       IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7        IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6        IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5        IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4        IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__ADDR                       IPU_MEMORY_OFFSET+0x004009C
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__EMPTY                      IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__FULL                       IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11       IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10       IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9        IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8        IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__ADDR                       IPU_MEMORY_OFFSET+0x00400A0
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__FULL                       IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15       IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14       IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13       IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12       IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_0__ADDR                          IPU_MEMORY_OFFSET+0x00400A4
+#define LPM_MEM_DP_CSCA_ASYNC0_0__EMPTY                         IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_0__FULL                          IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1             IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0             IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_1__ADDR                          IPU_MEMORY_OFFSET+0x00400A8
+#define LPM_MEM_DP_CSCA_ASYNC0_1__EMPTY                         IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_1__FULL                          IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3             IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2             IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_2__ADDR                          IPU_MEMORY_OFFSET+0x00400AC
+#define LPM_MEM_DP_CSCA_ASYNC0_2__EMPTY                         IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_2__FULL                          IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5             IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4             IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_3__ADDR                          IPU_MEMORY_OFFSET+0x00400B0
+#define LPM_MEM_DP_CSCA_ASYNC0_3__EMPTY                         IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_3__FULL                          IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7             IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6             IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x00400B4
+#define LPM_MEM_DP_CSC_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x00400B8
+#define LPM_MEM_DP_CSC_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define LPM_MEM_DP_COM_CONF_ASYNC1__ADDR                        IPU_MEMORY_OFFSET+0x00400BC
+#define LPM_MEM_DP_COM_CONF_ASYNC1__EMPTY                       IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__FULL                        IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1  IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1  IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1           IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1               IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR                 IPU_MEMORY_OFFSET+0x00400C0
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY                IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__FULL                 IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1       IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_ASYNC1__ADDR                          IPU_MEMORY_OFFSET+0x00400C4
+#define LPM_MEM_DP_FG_POS_ASYNC1__EMPTY                         IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define LPM_MEM_DP_FG_POS_ASYNC1__FULL                          IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define LPM_MEM_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define LPM_MEM_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_ASYNC1__ADDR                         IPU_MEMORY_OFFSET+0x00400C8
+#define LPM_MEM_DP_CUR_POS_ASYNC1__EMPTY                        IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__FULL                         IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__ADDR                         IPU_MEMORY_OFFSET+0x00400CC
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__EMPTY                        IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__FULL                         IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__ADDR                       IPU_MEMORY_OFFSET+0x00400D0
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__EMPTY                      IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__FULL                       IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1        IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0        IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__ADDR                       IPU_MEMORY_OFFSET+0x00400D4
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__EMPTY                      IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__FULL                       IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3        IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2        IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__ADDR                       IPU_MEMORY_OFFSET+0x00400D8
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__EMPTY                      IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__FULL                       IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5        IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4        IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__ADDR                       IPU_MEMORY_OFFSET+0x00400DC
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__FULL                       IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7        IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6        IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__ADDR                       IPU_MEMORY_OFFSET+0x00400E0
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__EMPTY                      IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__FULL                       IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9        IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8        IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__ADDR                       IPU_MEMORY_OFFSET+0x00400E4
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__EMPTY                      IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__FULL                       IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11       IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10       IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__ADDR                       IPU_MEMORY_OFFSET+0x00400E8
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__EMPTY                      IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__FULL                       IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13       IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12       IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__ADDR                       IPU_MEMORY_OFFSET+0x00400EC
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__EMPTY                      IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__FULL                       IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15       IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14       IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__ADDR                       IPU_MEMORY_OFFSET+0x00400F0
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__EMPTY                      IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__FULL                       IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3        IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2        IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1        IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0        IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__ADDR                       IPU_MEMORY_OFFSET+0x00400F4
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__EMPTY                      IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__FULL                       IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7        IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6        IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5        IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4        IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__ADDR                       IPU_MEMORY_OFFSET+0x00400F8
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__EMPTY                      IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__FULL                       IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11       IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10       IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9        IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8        IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__ADDR                       IPU_MEMORY_OFFSET+0x00400FC
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__FULL                       IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15       IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14       IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13       IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12       IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_0__ADDR                          IPU_MEMORY_OFFSET+0x0040100
+#define LPM_MEM_DP_CSCA_ASYNC1_0__EMPTY                         IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_0__FULL                          IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1             IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0             IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_1__ADDR                          IPU_MEMORY_OFFSET+0x0040104
+#define LPM_MEM_DP_CSCA_ASYNC1_1__EMPTY                         IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_1__FULL                          IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3             IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2             IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_2__ADDR                          IPU_MEMORY_OFFSET+0x0040108
+#define LPM_MEM_DP_CSCA_ASYNC1_2__EMPTY                         IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_2__FULL                          IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5             IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4             IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_3__ADDR                          IPU_MEMORY_OFFSET+0x004010C
+#define LPM_MEM_DP_CSCA_ASYNC1_3__EMPTY                         IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_3__FULL                          IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7             IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6             IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x0040110
+#define LPM_MEM_DP_CSC_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x0040114
+#define LPM_MEM_DP_CSC_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define LPM_MEM_IC_CONF__ADDR                                   IPU_MEMORY_OFFSET+0x00409B4
+#define LPM_MEM_IC_CONF__EMPTY                                  IPU_MEMORY_OFFSET+0x00409B4,0x00000000
+#define LPM_MEM_IC_CONF__FULL                                   IPU_MEMORY_OFFSET+0x00409B4,0xffffffff
+#define LPM_MEM_IC_CONF__CSI_MEM_WR_EN                          IPU_MEMORY_OFFSET+0x00409B4,0x80000000
+#define LPM_MEM_IC_CONF__RWS_EN                                 IPU_MEMORY_OFFSET+0x00409B4,0x40000000
+#define LPM_MEM_IC_CONF__IC_KEY_COLOR_EN                        IPU_MEMORY_OFFSET+0x00409B4,0x20000000
+#define LPM_MEM_IC_CONF__IC_GLB_LOC_A                           IPU_MEMORY_OFFSET+0x00409B4,0x10000000
+#define LPM_MEM_IC_CONF__PP_ROT_EN                              IPU_MEMORY_OFFSET+0x00409B4,0x00100000
+#define LPM_MEM_IC_CONF__PP_CMB                                 IPU_MEMORY_OFFSET+0x00409B4,0x00080000
+#define LPM_MEM_IC_CONF__PP_CSC2                                IPU_MEMORY_OFFSET+0x00409B4,0x00040000
+#define LPM_MEM_IC_CONF__PP_CSC1                                IPU_MEMORY_OFFSET+0x00409B4,0x00020000
+#define LPM_MEM_IC_CONF__PP_EN                                  IPU_MEMORY_OFFSET+0x00409B4,0x00010000
+#define LPM_MEM_IC_CONF__PRPVF_ROT_EN                           IPU_MEMORY_OFFSET+0x00409B4,0x00001000
+#define LPM_MEM_IC_CONF__PRPVF_CMB                              IPU_MEMORY_OFFSET+0x00409B4,0x00000800
+#define LPM_MEM_IC_CONF__PRPVF_CSC2                             IPU_MEMORY_OFFSET+0x00409B4,0x00000400
+#define LPM_MEM_IC_CONF__PRPVF_CSC1                             IPU_MEMORY_OFFSET+0x00409B4,0x00000200
+#define LPM_MEM_IC_CONF__PRPVF_EN                               IPU_MEMORY_OFFSET+0x00409B4,0x00000100
+#define LPM_MEM_IC_CONF__PRPENC_ROT_EN                          IPU_MEMORY_OFFSET+0x00409B4,0x00000004
+#define LPM_MEM_IC_CONF__PRPENC_CSC1                            IPU_MEMORY_OFFSET+0x00409B4,0x00000002
+#define LPM_MEM_IC_CONF__PRPENC_EN                              IPU_MEMORY_OFFSET+0x00409B4,0x00000001
+
+#define LPM_MEM_IC_PRP_ENC_RSC__ADDR                            IPU_MEMORY_OFFSET+0x00409B8
+#define LPM_MEM_IC_PRP_ENC_RSC__EMPTY                           IPU_MEMORY_OFFSET+0x00409B8,0x00000000
+#define LPM_MEM_IC_PRP_ENC_RSC__FULL                            IPU_MEMORY_OFFSET+0x00409B8,0xffffffff
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_DS_R_V                   IPU_MEMORY_OFFSET+0x00409B8,0xC0000000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_RS_R_V                   IPU_MEMORY_OFFSET+0x00409B8,0x3FFF0000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_DS_R_H                   IPU_MEMORY_OFFSET+0x00409B8,0x0000C000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_RS_R_H                   IPU_MEMORY_OFFSET+0x00409B8,0x00003FFF
+
+#define LPM_MEM_IC_PRP_VF_RSC__ADDR                             IPU_MEMORY_OFFSET+0x00409BC
+#define LPM_MEM_IC_PRP_VF_RSC__EMPTY                            IPU_MEMORY_OFFSET+0x00409BC,0x00000000
+#define LPM_MEM_IC_PRP_VF_RSC__FULL                             IPU_MEMORY_OFFSET+0x00409BC,0xffffffff
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_DS_R_V                     IPU_MEMORY_OFFSET+0x00409BC,0xC0000000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_RS_R_V                     IPU_MEMORY_OFFSET+0x00409BC,0x3FFF0000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_DS_R_H                     IPU_MEMORY_OFFSET+0x00409BC,0x0000C000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_RS_R_H                     IPU_MEMORY_OFFSET+0x00409BC,0x00003FFF
+
+#define LPM_MEM_IC_PP_RSC__ADDR                                 IPU_MEMORY_OFFSET+0x00409C0
+#define LPM_MEM_IC_PP_RSC__EMPTY                                IPU_MEMORY_OFFSET+0x00409C0,0x00000000
+#define LPM_MEM_IC_PP_RSC__FULL                                 IPU_MEMORY_OFFSET+0x00409C0,0xffffffff
+#define LPM_MEM_IC_PP_RSC__PP_DS_R_V                            IPU_MEMORY_OFFSET+0x00409C0,0xC0000000
+#define LPM_MEM_IC_PP_RSC__PP_RS_R_V                            IPU_MEMORY_OFFSET+0x00409C0,0x3FFF0000
+#define LPM_MEM_IC_PP_RSC__PP_DS_R_H                            IPU_MEMORY_OFFSET+0x00409C0,0x0000C000
+#define LPM_MEM_IC_PP_RSC__PP_RS_R_H                            IPU_MEMORY_OFFSET+0x00409C0,0x00003FFF
+
+#define LPM_MEM_IC_CMBP_1__ADDR                                 IPU_MEMORY_OFFSET+0x00409C4
+#define LPM_MEM_IC_CMBP_1__EMPTY                                IPU_MEMORY_OFFSET+0x00409C4,0x00000000
+#define LPM_MEM_IC_CMBP_1__FULL                                 IPU_MEMORY_OFFSET+0x00409C4,0xffffffff
+#define LPM_MEM_IC_CMBP_1__IC_PP_ALPHA_V                        IPU_MEMORY_OFFSET+0x00409C4,0x0000FF00
+#define LPM_MEM_IC_CMBP_1__IC_PRPVF_ALPHA_V                     IPU_MEMORY_OFFSET+0x00409C4,0x000000FF
+
+#define LPM_MEM_IC_CMBP_2__ADDR                                 IPU_MEMORY_OFFSET+0x00409C8
+#define LPM_MEM_IC_CMBP_2__EMPTY                                IPU_MEMORY_OFFSET+0x00409C8,0x00000000
+#define LPM_MEM_IC_CMBP_2__FULL                                 IPU_MEMORY_OFFSET+0x00409C8,0xffffffff
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_R                       IPU_MEMORY_OFFSET+0x00409C8,0x00FF0000
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_G                       IPU_MEMORY_OFFSET+0x00409C8,0x0000FF00
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_B                       IPU_MEMORY_OFFSET+0x00409C8,0x000000FF
+
+#define LPM_MEM_IC_IDMAC_1__ADDR                                IPU_MEMORY_OFFSET+0x00409CC
+#define LPM_MEM_IC_IDMAC_1__EMPTY                               IPU_MEMORY_OFFSET+0x00409CC,0x00000000
+#define LPM_MEM_IC_IDMAC_1__FULL                                IPU_MEMORY_OFFSET+0x00409CC,0xffffffff
+#define LPM_MEM_IC_IDMAC_1__ALT_CB7_BURST_16                    IPU_MEMORY_OFFSET+0x00409CC,0x02000000
+#define LPM_MEM_IC_IDMAC_1__ALT_CB6_BURST_16                    IPU_MEMORY_OFFSET+0x00409CC,0x01000000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00400000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00200000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00100000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00080000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00040000
+#define LPM_MEM_IC_IDMAC_1__T3_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00020000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00010000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00008000
+#define LPM_MEM_IC_IDMAC_1__T2_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00004000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00002000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00001000
+#define LPM_MEM_IC_IDMAC_1__T1_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00000800
+#define LPM_MEM_IC_IDMAC_1__CB7_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000080
+#define LPM_MEM_IC_IDMAC_1__CB6_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000040
+#define LPM_MEM_IC_IDMAC_1__CB5_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000020
+#define LPM_MEM_IC_IDMAC_1__CB4_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000010
+#define LPM_MEM_IC_IDMAC_1__CB3_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000008
+#define LPM_MEM_IC_IDMAC_1__CB2_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000004
+#define LPM_MEM_IC_IDMAC_1__CB1_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000002
+#define LPM_MEM_IC_IDMAC_1__CB0_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000001
+
+#define LPM_MEM_IC_IDMAC_2__ADDR                                IPU_MEMORY_OFFSET+0x00409D0
+#define LPM_MEM_IC_IDMAC_2__EMPTY                               IPU_MEMORY_OFFSET+0x00409D0,0x00000000
+#define LPM_MEM_IC_IDMAC_2__FULL                                IPU_MEMORY_OFFSET+0x00409D0,0xffffffff
+#define LPM_MEM_IC_IDMAC_2__T3_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x3FF00000
+#define LPM_MEM_IC_IDMAC_2__T2_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x000FFC00
+#define LPM_MEM_IC_IDMAC_2__T1_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x000003FF
+
+#define LPM_MEM_IC_IDMAC_3__ADDR                                IPU_MEMORY_OFFSET+0x00409D4
+#define LPM_MEM_IC_IDMAC_3__EMPTY                               IPU_MEMORY_OFFSET+0x00409D4,0x00000000
+#define LPM_MEM_IC_IDMAC_3__FULL                                IPU_MEMORY_OFFSET+0x00409D4,0xffffffff
+#define LPM_MEM_IC_IDMAC_3__T3_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x3FF00000
+#define LPM_MEM_IC_IDMAC_3__T2_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x000FFC00
+#define LPM_MEM_IC_IDMAC_3__T1_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x000003FF
+
+#define LPM_MEM_IC_IDMAC_4__ADDR                                IPU_MEMORY_OFFSET+0x00409D8
+#define LPM_MEM_IC_IDMAC_4__EMPTY                               IPU_MEMORY_OFFSET+0x00409D8,0x00000000
+#define LPM_MEM_IC_IDMAC_4__FULL                                IPU_MEMORY_OFFSET+0x00409D8,0xffffffff
+#define LPM_MEM_IC_IDMAC_4__RM_BRDG_MAX_RQ                      IPU_MEMORY_OFFSET+0x00409D8,0x0000F000
+#define LPM_MEM_IC_IDMAC_4__IBM_BRDG_MAX_RQ                     IPU_MEMORY_OFFSET+0x00409D8,0x00000F00
+#define LPM_MEM_IC_IDMAC_4__MPM_DMFC_BRDG_MAX_RQ                IPU_MEMORY_OFFSET+0x00409D8,0x000000F0
+#define LPM_MEM_IC_IDMAC_4__MPM_RW_BRDG_MAX_RQ                  IPU_MEMORY_OFFSET+0x00409D8,0x0000000F
+
+#define LPM_MEM_DI0_GENERAL__ADDR                               IPU_MEMORY_OFFSET+0x0040314
+#define LPM_MEM_DI0_GENERAL__EMPTY                              IPU_MEMORY_OFFSET+0x0040314,0x00000000
+#define LPM_MEM_DI0_GENERAL__FULL                               IPU_MEMORY_OFFSET+0x0040314,0xffffffff
+#define LPM_MEM_DI0_GENERAL__DI0_PIN8_PIN15_SEL                 IPU_MEMORY_OFFSET+0x0040314,0x80000000
+#define LPM_MEM_DI0_GENERAL__DI0_DISP_Y_SEL                     IPU_MEMORY_OFFSET+0x0040314,0x70000000
+#define LPM_MEM_DI0_GENERAL__DI0_CLOCK_STOP_MODE                IPU_MEMORY_OFFSET+0x0040314,0x0F000000
+#define LPM_MEM_DI0_GENERAL__DI0_DISP_CLOCK_INIT                IPU_MEMORY_OFFSET+0x0040314,0x00800000
+#define LPM_MEM_DI0_GENERAL__DI0_MASK_SEL                       IPU_MEMORY_OFFSET+0x0040314,0x00400000
+#define LPM_MEM_DI0_GENERAL__DI0_VSYNC_EXT                      IPU_MEMORY_OFFSET+0x0040314,0x00200000
+#define LPM_MEM_DI0_GENERAL__DI0_CLK_EXT                        IPU_MEMORY_OFFSET+0x0040314,0x00100000
+#define LPM_MEM_DI0_GENERAL__DI0_WATCHDOG_MODE                  IPU_MEMORY_OFFSET+0x0040314,0x000C0000
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_DISP_CLK              IPU_MEMORY_OFFSET+0x0040314,0x00020000
+#define LPM_MEM_DI0_GENERAL__DI0_SYNC_COUNT_SEL                 IPU_MEMORY_OFFSET+0x0040314,0x0000F000
+#define LPM_MEM_DI0_GENERAL__DI0_ERR_TREATMENT                  IPU_MEMORY_OFFSET+0x0040314,0x00000800
+#define LPM_MEM_DI0_GENERAL__DI0_ERM_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040314,0x00000400
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_CS1                   IPU_MEMORY_OFFSET+0x0040314,0x00000200
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_CS0                   IPU_MEMORY_OFFSET+0x0040314,0x00000100
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_8                     IPU_MEMORY_OFFSET+0x0040314,0x00000080
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_7                     IPU_MEMORY_OFFSET+0x0040314,0x00000040
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_6                     IPU_MEMORY_OFFSET+0x0040314,0x00000020
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_5                     IPU_MEMORY_OFFSET+0x0040314,0x00000010
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_4                     IPU_MEMORY_OFFSET+0x0040314,0x00000008
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_3                     IPU_MEMORY_OFFSET+0x0040314,0x00000004
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_2                     IPU_MEMORY_OFFSET+0x0040314,0x00000002
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_1                     IPU_MEMORY_OFFSET+0x0040314,0x00000001
+
+#define LPM_MEM_DI0_BS_CLKGEN0__ADDR                            IPU_MEMORY_OFFSET+0x0040318
+#define LPM_MEM_DI0_BS_CLKGEN0__EMPTY                           IPU_MEMORY_OFFSET+0x0040318,0x00000000
+#define LPM_MEM_DI0_BS_CLKGEN0__FULL                            IPU_MEMORY_OFFSET+0x0040318,0xffffffff
+#define LPM_MEM_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET             IPU_MEMORY_OFFSET+0x0040318,0x01FF0000
+#define LPM_MEM_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD             IPU_MEMORY_OFFSET+0x0040318,0x00000FFF
+
+#define LPM_MEM_DI0_BS_CLKGEN1__ADDR                            IPU_MEMORY_OFFSET+0x004031C
+#define LPM_MEM_DI0_BS_CLKGEN1__EMPTY                           IPU_MEMORY_OFFSET+0x004031C,0x00000000
+#define LPM_MEM_DI0_BS_CLKGEN1__FULL                            IPU_MEMORY_OFFSET+0x004031C,0xffffffff
+#define LPM_MEM_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN               IPU_MEMORY_OFFSET+0x004031C,0x01FF0000
+#define LPM_MEM_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP                 IPU_MEMORY_OFFSET+0x004031C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040320
+#define LPM_MEM_DI0_SW_GEN0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040320,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_1__FULL                             IPU_MEMORY_OFFSET+0x0040320,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1               IPU_MEMORY_OFFSET+0x0040320,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1             IPU_MEMORY_OFFSET+0x0040320,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1               IPU_MEMORY_OFFSET+0x0040320,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1          IPU_MEMORY_OFFSET+0x0040320,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040324
+#define LPM_MEM_DI0_SW_GEN0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040324,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_2__FULL                             IPU_MEMORY_OFFSET+0x0040324,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2               IPU_MEMORY_OFFSET+0x0040324,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2             IPU_MEMORY_OFFSET+0x0040324,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2               IPU_MEMORY_OFFSET+0x0040324,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2          IPU_MEMORY_OFFSET+0x0040324,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_3__ADDR                             IPU_MEMORY_OFFSET+0x0040328
+#define LPM_MEM_DI0_SW_GEN0_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040328,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_3__FULL                             IPU_MEMORY_OFFSET+0x0040328,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3               IPU_MEMORY_OFFSET+0x0040328,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3             IPU_MEMORY_OFFSET+0x0040328,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3               IPU_MEMORY_OFFSET+0x0040328,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3          IPU_MEMORY_OFFSET+0x0040328,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_4__ADDR                             IPU_MEMORY_OFFSET+0x004032C
+#define LPM_MEM_DI0_SW_GEN0_4__EMPTY                            IPU_MEMORY_OFFSET+0x004032C,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_4__FULL                             IPU_MEMORY_OFFSET+0x004032C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4               IPU_MEMORY_OFFSET+0x004032C,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4             IPU_MEMORY_OFFSET+0x004032C,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4               IPU_MEMORY_OFFSET+0x004032C,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4          IPU_MEMORY_OFFSET+0x004032C,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_5__ADDR                             IPU_MEMORY_OFFSET+0x0040330
+#define LPM_MEM_DI0_SW_GEN0_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040330,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_5__FULL                             IPU_MEMORY_OFFSET+0x0040330,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5               IPU_MEMORY_OFFSET+0x0040330,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5             IPU_MEMORY_OFFSET+0x0040330,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5               IPU_MEMORY_OFFSET+0x0040330,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5          IPU_MEMORY_OFFSET+0x0040330,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_6__ADDR                             IPU_MEMORY_OFFSET+0x0040334
+#define LPM_MEM_DI0_SW_GEN0_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040334,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_6__FULL                             IPU_MEMORY_OFFSET+0x0040334,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6               IPU_MEMORY_OFFSET+0x0040334,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6             IPU_MEMORY_OFFSET+0x0040334,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6               IPU_MEMORY_OFFSET+0x0040334,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6          IPU_MEMORY_OFFSET+0x0040334,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_7__ADDR                             IPU_MEMORY_OFFSET+0x0040338
+#define LPM_MEM_DI0_SW_GEN0_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040338,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_7__FULL                             IPU_MEMORY_OFFSET+0x0040338,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7               IPU_MEMORY_OFFSET+0x0040338,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7             IPU_MEMORY_OFFSET+0x0040338,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7               IPU_MEMORY_OFFSET+0x0040338,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7          IPU_MEMORY_OFFSET+0x0040338,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_8__ADDR                             IPU_MEMORY_OFFSET+0x004033C
+#define LPM_MEM_DI0_SW_GEN0_8__EMPTY                            IPU_MEMORY_OFFSET+0x004033C,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_8__FULL                             IPU_MEMORY_OFFSET+0x004033C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8               IPU_MEMORY_OFFSET+0x004033C,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8             IPU_MEMORY_OFFSET+0x004033C,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8               IPU_MEMORY_OFFSET+0x004033C,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8          IPU_MEMORY_OFFSET+0x004033C,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_9__ADDR                             IPU_MEMORY_OFFSET+0x0040340
+#define LPM_MEM_DI0_SW_GEN0_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040340,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_9__FULL                             IPU_MEMORY_OFFSET+0x0040340,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9               IPU_MEMORY_OFFSET+0x0040340,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9             IPU_MEMORY_OFFSET+0x0040340,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9               IPU_MEMORY_OFFSET+0x0040340,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9          IPU_MEMORY_OFFSET+0x0040340,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN1_1__ADDR                             IPU_MEMORY_OFFSET+0x0040344
+#define LPM_MEM_DI0_SW_GEN1_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040344,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_1__FULL                             IPU_MEMORY_OFFSET+0x0040344,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1        IPU_MEMORY_OFFSET+0x0040344,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1            IPU_MEMORY_OFFSET+0x0040344,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1                IPU_MEMORY_OFFSET+0x0040344,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                   IPU_MEMORY_OFFSET+0x0040344,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1   IPU_MEMORY_OFFSET+0x0040344,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1       IPU_MEMORY_OFFSET+0x0040344,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_UP_1                     IPU_MEMORY_OFFSET+0x0040344,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_2__ADDR                             IPU_MEMORY_OFFSET+0x0040348
+#define LPM_MEM_DI0_SW_GEN1_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040348,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_2__FULL                             IPU_MEMORY_OFFSET+0x0040348,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2        IPU_MEMORY_OFFSET+0x0040348,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2            IPU_MEMORY_OFFSET+0x0040348,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2                IPU_MEMORY_OFFSET+0x0040348,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                   IPU_MEMORY_OFFSET+0x0040348,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2   IPU_MEMORY_OFFSET+0x0040348,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2       IPU_MEMORY_OFFSET+0x0040348,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_UP_2                     IPU_MEMORY_OFFSET+0x0040348,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_3__ADDR                             IPU_MEMORY_OFFSET+0x004034C
+#define LPM_MEM_DI0_SW_GEN1_3__EMPTY                            IPU_MEMORY_OFFSET+0x004034C,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_3__FULL                             IPU_MEMORY_OFFSET+0x004034C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3        IPU_MEMORY_OFFSET+0x004034C,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3            IPU_MEMORY_OFFSET+0x004034C,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3                IPU_MEMORY_OFFSET+0x004034C,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                   IPU_MEMORY_OFFSET+0x004034C,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3   IPU_MEMORY_OFFSET+0x004034C,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3       IPU_MEMORY_OFFSET+0x004034C,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_UP_3                     IPU_MEMORY_OFFSET+0x004034C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_4__ADDR                             IPU_MEMORY_OFFSET+0x0040350
+#define LPM_MEM_DI0_SW_GEN1_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040350,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_4__FULL                             IPU_MEMORY_OFFSET+0x0040350,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4        IPU_MEMORY_OFFSET+0x0040350,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4            IPU_MEMORY_OFFSET+0x0040350,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4                IPU_MEMORY_OFFSET+0x0040350,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                   IPU_MEMORY_OFFSET+0x0040350,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4   IPU_MEMORY_OFFSET+0x0040350,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4       IPU_MEMORY_OFFSET+0x0040350,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_UP_4                     IPU_MEMORY_OFFSET+0x0040350,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_5__ADDR                             IPU_MEMORY_OFFSET+0x0040354
+#define LPM_MEM_DI0_SW_GEN1_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040354,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_5__FULL                             IPU_MEMORY_OFFSET+0x0040354,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5        IPU_MEMORY_OFFSET+0x0040354,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5            IPU_MEMORY_OFFSET+0x0040354,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5                IPU_MEMORY_OFFSET+0x0040354,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                   IPU_MEMORY_OFFSET+0x0040354,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5   IPU_MEMORY_OFFSET+0x0040354,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5       IPU_MEMORY_OFFSET+0x0040354,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_UP_5                     IPU_MEMORY_OFFSET+0x0040354,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_6__ADDR                             IPU_MEMORY_OFFSET+0x0040358
+#define LPM_MEM_DI0_SW_GEN1_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040358,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_6__FULL                             IPU_MEMORY_OFFSET+0x0040358,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6        IPU_MEMORY_OFFSET+0x0040358,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6            IPU_MEMORY_OFFSET+0x0040358,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6                IPU_MEMORY_OFFSET+0x0040358,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                   IPU_MEMORY_OFFSET+0x0040358,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6   IPU_MEMORY_OFFSET+0x0040358,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6       IPU_MEMORY_OFFSET+0x0040358,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_UP_6                     IPU_MEMORY_OFFSET+0x0040358,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_7__ADDR                             IPU_MEMORY_OFFSET+0x004035C
+#define LPM_MEM_DI0_SW_GEN1_7__EMPTY                            IPU_MEMORY_OFFSET+0x004035C,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_7__FULL                             IPU_MEMORY_OFFSET+0x004035C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7        IPU_MEMORY_OFFSET+0x004035C,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7            IPU_MEMORY_OFFSET+0x004035C,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7                IPU_MEMORY_OFFSET+0x004035C,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                   IPU_MEMORY_OFFSET+0x004035C,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7   IPU_MEMORY_OFFSET+0x004035C,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7       IPU_MEMORY_OFFSET+0x004035C,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_UP_7                     IPU_MEMORY_OFFSET+0x004035C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_8__ADDR                             IPU_MEMORY_OFFSET+0x0040360
+#define LPM_MEM_DI0_SW_GEN1_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040360,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_8__FULL                             IPU_MEMORY_OFFSET+0x0040360,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8        IPU_MEMORY_OFFSET+0x0040360,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8            IPU_MEMORY_OFFSET+0x0040360,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8                IPU_MEMORY_OFFSET+0x0040360,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                   IPU_MEMORY_OFFSET+0x0040360,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8   IPU_MEMORY_OFFSET+0x0040360,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8       IPU_MEMORY_OFFSET+0x0040360,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_UP_8                     IPU_MEMORY_OFFSET+0x0040360,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_9__ADDR                             IPU_MEMORY_OFFSET+0x0040364
+#define LPM_MEM_DI0_SW_GEN1_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040364,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_9__FULL                             IPU_MEMORY_OFFSET+0x0040364,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9                IPU_MEMORY_OFFSET+0x0040364,0xE0000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9            IPU_MEMORY_OFFSET+0x0040364,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9                IPU_MEMORY_OFFSET+0x0040364,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_DOWN_9                   IPU_MEMORY_OFFSET+0x0040364,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_TAG_SEL_9                    IPU_MEMORY_OFFSET+0x0040364,0x00008000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_UP_9                     IPU_MEMORY_OFFSET+0x0040364,0x000001FF
+
+#define LPM_MEM_DI0_SYNC_AS_GEN__ADDR                           IPU_MEMORY_OFFSET+0x0040368
+#define LPM_MEM_DI0_SYNC_AS_GEN__EMPTY                          IPU_MEMORY_OFFSET+0x0040368,0x00000000
+#define LPM_MEM_DI0_SYNC_AS_GEN__FULL                           IPU_MEMORY_OFFSET+0x0040368,0xffffffff
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN              IPU_MEMORY_OFFSET+0x0040368,0x10000000
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040368,0x0000E000
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_SYNC_START                 IPU_MEMORY_OFFSET+0x0040368,0x00000FFF
+
+#define LPM_MEM_DI0_DW_GEN_0__ADDR                              IPU_MEMORY_OFFSET+0x004036C
+#define LPM_MEM_DI0_DW_GEN_0__EMPTY                             IPU_MEMORY_OFFSET+0x004036C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_0__FULL                              IPU_MEMORY_OFFSET+0x004036C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0                 IPU_MEMORY_OFFSET+0x004036C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0             IPU_MEMORY_OFFSET+0x004036C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_CST_0                         IPU_MEMORY_OFFSET+0x004036C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_6_0                        IPU_MEMORY_OFFSET+0x004036C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_5_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_4_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_3_0                        IPU_MEMORY_OFFSET+0x004036C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_2_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_1_0                        IPU_MEMORY_OFFSET+0x004036C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_0_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_1__ADDR                              IPU_MEMORY_OFFSET+0x0040370
+#define LPM_MEM_DI0_DW_GEN_1__EMPTY                             IPU_MEMORY_OFFSET+0x0040370,0x00000000
+#define LPM_MEM_DI0_DW_GEN_1__FULL                              IPU_MEMORY_OFFSET+0x0040370,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1                 IPU_MEMORY_OFFSET+0x0040370,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1             IPU_MEMORY_OFFSET+0x0040370,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_CST_1                         IPU_MEMORY_OFFSET+0x0040370,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_6_1                        IPU_MEMORY_OFFSET+0x0040370,0x00003000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_5_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_4_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000300
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_3_1                        IPU_MEMORY_OFFSET+0x0040370,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_2_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000030
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_1_1                        IPU_MEMORY_OFFSET+0x0040370,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_0_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_2__ADDR                              IPU_MEMORY_OFFSET+0x0040374
+#define LPM_MEM_DI0_DW_GEN_2__EMPTY                             IPU_MEMORY_OFFSET+0x0040374,0x00000000
+#define LPM_MEM_DI0_DW_GEN_2__FULL                              IPU_MEMORY_OFFSET+0x0040374,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2                 IPU_MEMORY_OFFSET+0x0040374,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2             IPU_MEMORY_OFFSET+0x0040374,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_CST_2                         IPU_MEMORY_OFFSET+0x0040374,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_6_2                        IPU_MEMORY_OFFSET+0x0040374,0x00003000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_5_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_4_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000300
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_3_2                        IPU_MEMORY_OFFSET+0x0040374,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_2_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000030
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_1_2                        IPU_MEMORY_OFFSET+0x0040374,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_0_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_3__ADDR                              IPU_MEMORY_OFFSET+0x0040378
+#define LPM_MEM_DI0_DW_GEN_3__EMPTY                             IPU_MEMORY_OFFSET+0x0040378,0x00000000
+#define LPM_MEM_DI0_DW_GEN_3__FULL                              IPU_MEMORY_OFFSET+0x0040378,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3                 IPU_MEMORY_OFFSET+0x0040378,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3             IPU_MEMORY_OFFSET+0x0040378,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_CST_3                         IPU_MEMORY_OFFSET+0x0040378,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_6_3                        IPU_MEMORY_OFFSET+0x0040378,0x00003000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_5_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_4_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000300
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_3_3                        IPU_MEMORY_OFFSET+0x0040378,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_2_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000030
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_1_3                        IPU_MEMORY_OFFSET+0x0040378,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_0_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_4__ADDR                              IPU_MEMORY_OFFSET+0x004037C
+#define LPM_MEM_DI0_DW_GEN_4__EMPTY                             IPU_MEMORY_OFFSET+0x004037C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_4__FULL                              IPU_MEMORY_OFFSET+0x004037C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4                 IPU_MEMORY_OFFSET+0x004037C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4             IPU_MEMORY_OFFSET+0x004037C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_CST_4                         IPU_MEMORY_OFFSET+0x004037C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_6_4                        IPU_MEMORY_OFFSET+0x004037C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_5_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_4_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_3_4                        IPU_MEMORY_OFFSET+0x004037C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_2_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_1_4                        IPU_MEMORY_OFFSET+0x004037C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_0_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_5__ADDR                              IPU_MEMORY_OFFSET+0x0040380
+#define LPM_MEM_DI0_DW_GEN_5__EMPTY                             IPU_MEMORY_OFFSET+0x0040380,0x00000000
+#define LPM_MEM_DI0_DW_GEN_5__FULL                              IPU_MEMORY_OFFSET+0x0040380,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5                 IPU_MEMORY_OFFSET+0x0040380,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5             IPU_MEMORY_OFFSET+0x0040380,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_CST_5                         IPU_MEMORY_OFFSET+0x0040380,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_6_5                        IPU_MEMORY_OFFSET+0x0040380,0x00003000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_5_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_4_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000300
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_3_5                        IPU_MEMORY_OFFSET+0x0040380,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_2_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000030
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_1_5                        IPU_MEMORY_OFFSET+0x0040380,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_0_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_6__ADDR                              IPU_MEMORY_OFFSET+0x0040384
+#define LPM_MEM_DI0_DW_GEN_6__EMPTY                             IPU_MEMORY_OFFSET+0x0040384,0x00000000
+#define LPM_MEM_DI0_DW_GEN_6__FULL                              IPU_MEMORY_OFFSET+0x0040384,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6                 IPU_MEMORY_OFFSET+0x0040384,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6             IPU_MEMORY_OFFSET+0x0040384,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_CST_6                         IPU_MEMORY_OFFSET+0x0040384,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_6_6                        IPU_MEMORY_OFFSET+0x0040384,0x00003000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_5_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_4_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000300
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_3_6                        IPU_MEMORY_OFFSET+0x0040384,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_2_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000030
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_1_6                        IPU_MEMORY_OFFSET+0x0040384,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_0_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_7__ADDR                              IPU_MEMORY_OFFSET+0x0040388
+#define LPM_MEM_DI0_DW_GEN_7__EMPTY                             IPU_MEMORY_OFFSET+0x0040388,0x00000000
+#define LPM_MEM_DI0_DW_GEN_7__FULL                              IPU_MEMORY_OFFSET+0x0040388,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7                 IPU_MEMORY_OFFSET+0x0040388,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7             IPU_MEMORY_OFFSET+0x0040388,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_CST_7                         IPU_MEMORY_OFFSET+0x0040388,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_6_7                        IPU_MEMORY_OFFSET+0x0040388,0x00003000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_5_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_4_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000300
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_3_7                        IPU_MEMORY_OFFSET+0x0040388,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_2_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000030
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_1_7                        IPU_MEMORY_OFFSET+0x0040388,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_0_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_8__ADDR                              IPU_MEMORY_OFFSET+0x004038C
+#define LPM_MEM_DI0_DW_GEN_8__EMPTY                             IPU_MEMORY_OFFSET+0x004038C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_8__FULL                              IPU_MEMORY_OFFSET+0x004038C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8                 IPU_MEMORY_OFFSET+0x004038C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8             IPU_MEMORY_OFFSET+0x004038C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_CST_8                         IPU_MEMORY_OFFSET+0x004038C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_6_8                        IPU_MEMORY_OFFSET+0x004038C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_5_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_4_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_3_8                        IPU_MEMORY_OFFSET+0x004038C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_2_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_1_8                        IPU_MEMORY_OFFSET+0x004038C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_0_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_9__ADDR                              IPU_MEMORY_OFFSET+0x0040390
+#define LPM_MEM_DI0_DW_GEN_9__EMPTY                             IPU_MEMORY_OFFSET+0x0040390,0x00000000
+#define LPM_MEM_DI0_DW_GEN_9__FULL                              IPU_MEMORY_OFFSET+0x0040390,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9                 IPU_MEMORY_OFFSET+0x0040390,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9             IPU_MEMORY_OFFSET+0x0040390,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_CST_9                         IPU_MEMORY_OFFSET+0x0040390,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_6_9                        IPU_MEMORY_OFFSET+0x0040390,0x00003000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_5_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_4_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000300
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_3_9                        IPU_MEMORY_OFFSET+0x0040390,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_2_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000030
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_1_9                        IPU_MEMORY_OFFSET+0x0040390,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_0_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_10__ADDR                             IPU_MEMORY_OFFSET+0x0040394
+#define LPM_MEM_DI0_DW_GEN_10__EMPTY                            IPU_MEMORY_OFFSET+0x0040394,0x00000000
+#define LPM_MEM_DI0_DW_GEN_10__FULL                             IPU_MEMORY_OFFSET+0x0040394,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10               IPU_MEMORY_OFFSET+0x0040394,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10           IPU_MEMORY_OFFSET+0x0040394,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_CST_10                       IPU_MEMORY_OFFSET+0x0040394,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_6_10                      IPU_MEMORY_OFFSET+0x0040394,0x00003000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_5_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_4_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000300
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_3_10                      IPU_MEMORY_OFFSET+0x0040394,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_2_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000030
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_1_10                      IPU_MEMORY_OFFSET+0x0040394,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_0_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_11__ADDR                             IPU_MEMORY_OFFSET+0x0040398
+#define LPM_MEM_DI0_DW_GEN_11__EMPTY                            IPU_MEMORY_OFFSET+0x0040398,0x00000000
+#define LPM_MEM_DI0_DW_GEN_11__FULL                             IPU_MEMORY_OFFSET+0x0040398,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11               IPU_MEMORY_OFFSET+0x0040398,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11           IPU_MEMORY_OFFSET+0x0040398,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_CST_11                       IPU_MEMORY_OFFSET+0x0040398,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_6_11                      IPU_MEMORY_OFFSET+0x0040398,0x00003000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_5_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_4_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000300
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_3_11                      IPU_MEMORY_OFFSET+0x0040398,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_2_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000030
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_1_11                      IPU_MEMORY_OFFSET+0x0040398,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_0_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000003
+
+#define LPM_MEM_DI0_DW_SET0_0__ADDR                             IPU_MEMORY_OFFSET+0x004039C
+#define LPM_MEM_DI0_DW_SET0_0__EMPTY                            IPU_MEMORY_OFFSET+0x004039C,0x00000000
+#define LPM_MEM_DI0_DW_SET0_0__FULL                             IPU_MEMORY_OFFSET+0x004039C,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0             IPU_MEMORY_OFFSET+0x004039C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0               IPU_MEMORY_OFFSET+0x004039C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_1__ADDR                             IPU_MEMORY_OFFSET+0x00403A0
+#define LPM_MEM_DI0_DW_SET0_1__EMPTY                            IPU_MEMORY_OFFSET+0x00403A0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_1__FULL                             IPU_MEMORY_OFFSET+0x00403A0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1             IPU_MEMORY_OFFSET+0x00403A0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1               IPU_MEMORY_OFFSET+0x00403A0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_2__ADDR                             IPU_MEMORY_OFFSET+0x00403A4
+#define LPM_MEM_DI0_DW_SET0_2__EMPTY                            IPU_MEMORY_OFFSET+0x00403A4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_2__FULL                             IPU_MEMORY_OFFSET+0x00403A4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2             IPU_MEMORY_OFFSET+0x00403A4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2               IPU_MEMORY_OFFSET+0x00403A4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_3__ADDR                             IPU_MEMORY_OFFSET+0x00403A8
+#define LPM_MEM_DI0_DW_SET0_3__EMPTY                            IPU_MEMORY_OFFSET+0x00403A8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_3__FULL                             IPU_MEMORY_OFFSET+0x00403A8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3             IPU_MEMORY_OFFSET+0x00403A8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3               IPU_MEMORY_OFFSET+0x00403A8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_4__ADDR                             IPU_MEMORY_OFFSET+0x00403AC
+#define LPM_MEM_DI0_DW_SET0_4__EMPTY                            IPU_MEMORY_OFFSET+0x00403AC,0x00000000
+#define LPM_MEM_DI0_DW_SET0_4__FULL                             IPU_MEMORY_OFFSET+0x00403AC,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4             IPU_MEMORY_OFFSET+0x00403AC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4               IPU_MEMORY_OFFSET+0x00403AC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_5__ADDR                             IPU_MEMORY_OFFSET+0x00403B0
+#define LPM_MEM_DI0_DW_SET0_5__EMPTY                            IPU_MEMORY_OFFSET+0x00403B0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_5__FULL                             IPU_MEMORY_OFFSET+0x00403B0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5             IPU_MEMORY_OFFSET+0x00403B0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5               IPU_MEMORY_OFFSET+0x00403B0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_6__ADDR                             IPU_MEMORY_OFFSET+0x00403B4
+#define LPM_MEM_DI0_DW_SET0_6__EMPTY                            IPU_MEMORY_OFFSET+0x00403B4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_6__FULL                             IPU_MEMORY_OFFSET+0x00403B4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6             IPU_MEMORY_OFFSET+0x00403B4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6               IPU_MEMORY_OFFSET+0x00403B4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_7__ADDR                             IPU_MEMORY_OFFSET+0x00403B8
+#define LPM_MEM_DI0_DW_SET0_7__EMPTY                            IPU_MEMORY_OFFSET+0x00403B8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_7__FULL                             IPU_MEMORY_OFFSET+0x00403B8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7             IPU_MEMORY_OFFSET+0x00403B8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7               IPU_MEMORY_OFFSET+0x00403B8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_8__ADDR                             IPU_MEMORY_OFFSET+0x00403BC
+#define LPM_MEM_DI0_DW_SET0_8__EMPTY                            IPU_MEMORY_OFFSET+0x00403BC,0x00000000
+#define LPM_MEM_DI0_DW_SET0_8__FULL                             IPU_MEMORY_OFFSET+0x00403BC,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8             IPU_MEMORY_OFFSET+0x00403BC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8               IPU_MEMORY_OFFSET+0x00403BC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_9__ADDR                             IPU_MEMORY_OFFSET+0x00403C0
+#define LPM_MEM_DI0_DW_SET0_9__EMPTY                            IPU_MEMORY_OFFSET+0x00403C0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_9__FULL                             IPU_MEMORY_OFFSET+0x00403C0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9             IPU_MEMORY_OFFSET+0x00403C0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9               IPU_MEMORY_OFFSET+0x00403C0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_10__ADDR                            IPU_MEMORY_OFFSET+0x00403C4
+#define LPM_MEM_DI0_DW_SET0_10__EMPTY                           IPU_MEMORY_OFFSET+0x00403C4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_10__FULL                            IPU_MEMORY_OFFSET+0x00403C4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10           IPU_MEMORY_OFFSET+0x00403C4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10             IPU_MEMORY_OFFSET+0x00403C4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_11__ADDR                            IPU_MEMORY_OFFSET+0x00403C8
+#define LPM_MEM_DI0_DW_SET0_11__EMPTY                           IPU_MEMORY_OFFSET+0x00403C8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_11__FULL                            IPU_MEMORY_OFFSET+0x00403C8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11           IPU_MEMORY_OFFSET+0x00403C8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11             IPU_MEMORY_OFFSET+0x00403C8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_0__ADDR                             IPU_MEMORY_OFFSET+0x00403CC
+#define LPM_MEM_DI0_DW_SET1_0__EMPTY                            IPU_MEMORY_OFFSET+0x00403CC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_0__FULL                             IPU_MEMORY_OFFSET+0x00403CC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0             IPU_MEMORY_OFFSET+0x00403CC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0               IPU_MEMORY_OFFSET+0x00403CC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_1__ADDR                             IPU_MEMORY_OFFSET+0x00403D0
+#define LPM_MEM_DI0_DW_SET1_1__EMPTY                            IPU_MEMORY_OFFSET+0x00403D0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_1__FULL                             IPU_MEMORY_OFFSET+0x00403D0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1             IPU_MEMORY_OFFSET+0x00403D0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1               IPU_MEMORY_OFFSET+0x00403D0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_2__ADDR                             IPU_MEMORY_OFFSET+0x00403D4
+#define LPM_MEM_DI0_DW_SET1_2__EMPTY                            IPU_MEMORY_OFFSET+0x00403D4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_2__FULL                             IPU_MEMORY_OFFSET+0x00403D4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2             IPU_MEMORY_OFFSET+0x00403D4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2               IPU_MEMORY_OFFSET+0x00403D4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_3__ADDR                             IPU_MEMORY_OFFSET+0x00403D8
+#define LPM_MEM_DI0_DW_SET1_3__EMPTY                            IPU_MEMORY_OFFSET+0x00403D8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_3__FULL                             IPU_MEMORY_OFFSET+0x00403D8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3             IPU_MEMORY_OFFSET+0x00403D8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3               IPU_MEMORY_OFFSET+0x00403D8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_4__ADDR                             IPU_MEMORY_OFFSET+0x00403DC
+#define LPM_MEM_DI0_DW_SET1_4__EMPTY                            IPU_MEMORY_OFFSET+0x00403DC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_4__FULL                             IPU_MEMORY_OFFSET+0x00403DC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4             IPU_MEMORY_OFFSET+0x00403DC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4               IPU_MEMORY_OFFSET+0x00403DC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_5__ADDR                             IPU_MEMORY_OFFSET+0x00403E0
+#define LPM_MEM_DI0_DW_SET1_5__EMPTY                            IPU_MEMORY_OFFSET+0x00403E0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_5__FULL                             IPU_MEMORY_OFFSET+0x00403E0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5             IPU_MEMORY_OFFSET+0x00403E0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5               IPU_MEMORY_OFFSET+0x00403E0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_6__ADDR                             IPU_MEMORY_OFFSET+0x00403E4
+#define LPM_MEM_DI0_DW_SET1_6__EMPTY                            IPU_MEMORY_OFFSET+0x00403E4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_6__FULL                             IPU_MEMORY_OFFSET+0x00403E4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6             IPU_MEMORY_OFFSET+0x00403E4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6               IPU_MEMORY_OFFSET+0x00403E4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_7__ADDR                             IPU_MEMORY_OFFSET+0x00403E8
+#define LPM_MEM_DI0_DW_SET1_7__EMPTY                            IPU_MEMORY_OFFSET+0x00403E8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_7__FULL                             IPU_MEMORY_OFFSET+0x00403E8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7             IPU_MEMORY_OFFSET+0x00403E8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7               IPU_MEMORY_OFFSET+0x00403E8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_8__ADDR                             IPU_MEMORY_OFFSET+0x00403EC
+#define LPM_MEM_DI0_DW_SET1_8__EMPTY                            IPU_MEMORY_OFFSET+0x00403EC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_8__FULL                             IPU_MEMORY_OFFSET+0x00403EC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8             IPU_MEMORY_OFFSET+0x00403EC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8               IPU_MEMORY_OFFSET+0x00403EC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_9__ADDR                             IPU_MEMORY_OFFSET+0x00403F0
+#define LPM_MEM_DI0_DW_SET1_9__EMPTY                            IPU_MEMORY_OFFSET+0x00403F0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_9__FULL                             IPU_MEMORY_OFFSET+0x00403F0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9             IPU_MEMORY_OFFSET+0x00403F0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9               IPU_MEMORY_OFFSET+0x00403F0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_10__ADDR                            IPU_MEMORY_OFFSET+0x00403F4
+#define LPM_MEM_DI0_DW_SET1_10__EMPTY                           IPU_MEMORY_OFFSET+0x00403F4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_10__FULL                            IPU_MEMORY_OFFSET+0x00403F4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10           IPU_MEMORY_OFFSET+0x00403F4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10             IPU_MEMORY_OFFSET+0x00403F4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_11__ADDR                            IPU_MEMORY_OFFSET+0x00403F8
+#define LPM_MEM_DI0_DW_SET1_11__EMPTY                           IPU_MEMORY_OFFSET+0x00403F8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_11__FULL                            IPU_MEMORY_OFFSET+0x00403F8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11           IPU_MEMORY_OFFSET+0x00403F8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11             IPU_MEMORY_OFFSET+0x00403F8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_0__ADDR                             IPU_MEMORY_OFFSET+0x00403FC
+#define LPM_MEM_DI0_DW_SET2_0__EMPTY                            IPU_MEMORY_OFFSET+0x00403FC,0x00000000
+#define LPM_MEM_DI0_DW_SET2_0__FULL                             IPU_MEMORY_OFFSET+0x00403FC,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0             IPU_MEMORY_OFFSET+0x00403FC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0               IPU_MEMORY_OFFSET+0x00403FC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_1__ADDR                             IPU_MEMORY_OFFSET+0x0040400
+#define LPM_MEM_DI0_DW_SET2_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040400,0x00000000
+#define LPM_MEM_DI0_DW_SET2_1__FULL                             IPU_MEMORY_OFFSET+0x0040400,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1             IPU_MEMORY_OFFSET+0x0040400,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1               IPU_MEMORY_OFFSET+0x0040400,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_2__ADDR                             IPU_MEMORY_OFFSET+0x0040404
+#define LPM_MEM_DI0_DW_SET2_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040404,0x00000000
+#define LPM_MEM_DI0_DW_SET2_2__FULL                             IPU_MEMORY_OFFSET+0x0040404,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2             IPU_MEMORY_OFFSET+0x0040404,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2               IPU_MEMORY_OFFSET+0x0040404,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_3__ADDR                             IPU_MEMORY_OFFSET+0x0040408
+#define LPM_MEM_DI0_DW_SET2_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040408,0x00000000
+#define LPM_MEM_DI0_DW_SET2_3__FULL                             IPU_MEMORY_OFFSET+0x0040408,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3             IPU_MEMORY_OFFSET+0x0040408,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3               IPU_MEMORY_OFFSET+0x0040408,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_4__ADDR                             IPU_MEMORY_OFFSET+0x004040C
+#define LPM_MEM_DI0_DW_SET2_4__EMPTY                            IPU_MEMORY_OFFSET+0x004040C,0x00000000
+#define LPM_MEM_DI0_DW_SET2_4__FULL                             IPU_MEMORY_OFFSET+0x004040C,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4             IPU_MEMORY_OFFSET+0x004040C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4               IPU_MEMORY_OFFSET+0x004040C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_5__ADDR                             IPU_MEMORY_OFFSET+0x0040410
+#define LPM_MEM_DI0_DW_SET2_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040410,0x00000000
+#define LPM_MEM_DI0_DW_SET2_5__FULL                             IPU_MEMORY_OFFSET+0x0040410,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5             IPU_MEMORY_OFFSET+0x0040410,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5               IPU_MEMORY_OFFSET+0x0040410,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_6__ADDR                             IPU_MEMORY_OFFSET+0x0040414
+#define LPM_MEM_DI0_DW_SET2_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040414,0x00000000
+#define LPM_MEM_DI0_DW_SET2_6__FULL                             IPU_MEMORY_OFFSET+0x0040414,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6             IPU_MEMORY_OFFSET+0x0040414,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6               IPU_MEMORY_OFFSET+0x0040414,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_7__ADDR                             IPU_MEMORY_OFFSET+0x0040418
+#define LPM_MEM_DI0_DW_SET2_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040418,0x00000000
+#define LPM_MEM_DI0_DW_SET2_7__FULL                             IPU_MEMORY_OFFSET+0x0040418,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7             IPU_MEMORY_OFFSET+0x0040418,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7               IPU_MEMORY_OFFSET+0x0040418,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_8__ADDR                             IPU_MEMORY_OFFSET+0x004041C
+#define LPM_MEM_DI0_DW_SET2_8__EMPTY                            IPU_MEMORY_OFFSET+0x004041C,0x00000000
+#define LPM_MEM_DI0_DW_SET2_8__FULL                             IPU_MEMORY_OFFSET+0x004041C,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8             IPU_MEMORY_OFFSET+0x004041C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8               IPU_MEMORY_OFFSET+0x004041C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_9__ADDR                             IPU_MEMORY_OFFSET+0x0040420
+#define LPM_MEM_DI0_DW_SET2_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040420,0x00000000
+#define LPM_MEM_DI0_DW_SET2_9__FULL                             IPU_MEMORY_OFFSET+0x0040420,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9             IPU_MEMORY_OFFSET+0x0040420,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9               IPU_MEMORY_OFFSET+0x0040420,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_10__ADDR                            IPU_MEMORY_OFFSET+0x0040424
+#define LPM_MEM_DI0_DW_SET2_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040424,0x00000000
+#define LPM_MEM_DI0_DW_SET2_10__FULL                            IPU_MEMORY_OFFSET+0x0040424,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10           IPU_MEMORY_OFFSET+0x0040424,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10             IPU_MEMORY_OFFSET+0x0040424,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_11__ADDR                            IPU_MEMORY_OFFSET+0x0040428
+#define LPM_MEM_DI0_DW_SET2_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040428,0x00000000
+#define LPM_MEM_DI0_DW_SET2_11__FULL                            IPU_MEMORY_OFFSET+0x0040428,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11           IPU_MEMORY_OFFSET+0x0040428,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11             IPU_MEMORY_OFFSET+0x0040428,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_0__ADDR                             IPU_MEMORY_OFFSET+0x004042C
+#define LPM_MEM_DI0_DW_SET3_0__EMPTY                            IPU_MEMORY_OFFSET+0x004042C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_0__FULL                             IPU_MEMORY_OFFSET+0x004042C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0             IPU_MEMORY_OFFSET+0x004042C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0               IPU_MEMORY_OFFSET+0x004042C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_1__ADDR                             IPU_MEMORY_OFFSET+0x0040430
+#define LPM_MEM_DI0_DW_SET3_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040430,0x00000000
+#define LPM_MEM_DI0_DW_SET3_1__FULL                             IPU_MEMORY_OFFSET+0x0040430,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1             IPU_MEMORY_OFFSET+0x0040430,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1               IPU_MEMORY_OFFSET+0x0040430,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_2__ADDR                             IPU_MEMORY_OFFSET+0x0040434
+#define LPM_MEM_DI0_DW_SET3_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040434,0x00000000
+#define LPM_MEM_DI0_DW_SET3_2__FULL                             IPU_MEMORY_OFFSET+0x0040434,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2             IPU_MEMORY_OFFSET+0x0040434,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2               IPU_MEMORY_OFFSET+0x0040434,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_3__ADDR                             IPU_MEMORY_OFFSET+0x0040438
+#define LPM_MEM_DI0_DW_SET3_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040438,0x00000000
+#define LPM_MEM_DI0_DW_SET3_3__FULL                             IPU_MEMORY_OFFSET+0x0040438,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3             IPU_MEMORY_OFFSET+0x0040438,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3               IPU_MEMORY_OFFSET+0x0040438,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_4__ADDR                             IPU_MEMORY_OFFSET+0x004043C
+#define LPM_MEM_DI0_DW_SET3_4__EMPTY                            IPU_MEMORY_OFFSET+0x004043C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_4__FULL                             IPU_MEMORY_OFFSET+0x004043C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4             IPU_MEMORY_OFFSET+0x004043C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4               IPU_MEMORY_OFFSET+0x004043C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_5__ADDR                             IPU_MEMORY_OFFSET+0x0040440
+#define LPM_MEM_DI0_DW_SET3_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040440,0x00000000
+#define LPM_MEM_DI0_DW_SET3_5__FULL                             IPU_MEMORY_OFFSET+0x0040440,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5             IPU_MEMORY_OFFSET+0x0040440,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5               IPU_MEMORY_OFFSET+0x0040440,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_6__ADDR                             IPU_MEMORY_OFFSET+0x0040444
+#define LPM_MEM_DI0_DW_SET3_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040444,0x00000000
+#define LPM_MEM_DI0_DW_SET3_6__FULL                             IPU_MEMORY_OFFSET+0x0040444,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6             IPU_MEMORY_OFFSET+0x0040444,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6               IPU_MEMORY_OFFSET+0x0040444,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_7__ADDR                             IPU_MEMORY_OFFSET+0x0040448
+#define LPM_MEM_DI0_DW_SET3_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040448,0x00000000
+#define LPM_MEM_DI0_DW_SET3_7__FULL                             IPU_MEMORY_OFFSET+0x0040448,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7             IPU_MEMORY_OFFSET+0x0040448,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7               IPU_MEMORY_OFFSET+0x0040448,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_8__ADDR                             IPU_MEMORY_OFFSET+0x004044C
+#define LPM_MEM_DI0_DW_SET3_8__EMPTY                            IPU_MEMORY_OFFSET+0x004044C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_8__FULL                             IPU_MEMORY_OFFSET+0x004044C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8             IPU_MEMORY_OFFSET+0x004044C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8               IPU_MEMORY_OFFSET+0x004044C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_9__ADDR                             IPU_MEMORY_OFFSET+0x0040450
+#define LPM_MEM_DI0_DW_SET3_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040450,0x00000000
+#define LPM_MEM_DI0_DW_SET3_9__FULL                             IPU_MEMORY_OFFSET+0x0040450,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9             IPU_MEMORY_OFFSET+0x0040450,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9               IPU_MEMORY_OFFSET+0x0040450,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_10__ADDR                            IPU_MEMORY_OFFSET+0x0040454
+#define LPM_MEM_DI0_DW_SET3_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040454,0x00000000
+#define LPM_MEM_DI0_DW_SET3_10__FULL                            IPU_MEMORY_OFFSET+0x0040454,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10           IPU_MEMORY_OFFSET+0x0040454,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10             IPU_MEMORY_OFFSET+0x0040454,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_11__ADDR                            IPU_MEMORY_OFFSET+0x0040458
+#define LPM_MEM_DI0_DW_SET3_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040458,0x00000000
+#define LPM_MEM_DI0_DW_SET3_11__FULL                            IPU_MEMORY_OFFSET+0x0040458,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11           IPU_MEMORY_OFFSET+0x0040458,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11             IPU_MEMORY_OFFSET+0x0040458,0x000001FF
+
+#define LPM_MEM_DI0_STP_REP_1__ADDR                             IPU_MEMORY_OFFSET+0x004045C
+#define LPM_MEM_DI0_STP_REP_1__EMPTY                            IPU_MEMORY_OFFSET+0x004045C,0x00000000
+#define LPM_MEM_DI0_STP_REP_1__FULL                             IPU_MEMORY_OFFSET+0x004045C,0xffffffff
+#define LPM_MEM_DI0_STP_REP_1__DI0_STEP_REPEAT_2                IPU_MEMORY_OFFSET+0x004045C,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_1__DI0_STEP_REPEAT_1                IPU_MEMORY_OFFSET+0x004045C,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_2__ADDR                             IPU_MEMORY_OFFSET+0x0040460
+#define LPM_MEM_DI0_STP_REP_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040460,0x00000000
+#define LPM_MEM_DI0_STP_REP_2__FULL                             IPU_MEMORY_OFFSET+0x0040460,0xffffffff
+#define LPM_MEM_DI0_STP_REP_2__DI0_STEP_REPEAT_4                IPU_MEMORY_OFFSET+0x0040460,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_2__DI0_STEP_REPEAT_3                IPU_MEMORY_OFFSET+0x0040460,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_3__ADDR                             IPU_MEMORY_OFFSET+0x0040464
+#define LPM_MEM_DI0_STP_REP_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040464,0x00000000
+#define LPM_MEM_DI0_STP_REP_3__FULL                             IPU_MEMORY_OFFSET+0x0040464,0xffffffff
+#define LPM_MEM_DI0_STP_REP_3__DI0_STEP_REPEAT_6                IPU_MEMORY_OFFSET+0x0040464,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_3__DI0_STEP_REPEAT_5                IPU_MEMORY_OFFSET+0x0040464,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_4__ADDR                             IPU_MEMORY_OFFSET+0x0040468
+#define LPM_MEM_DI0_STP_REP_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040468,0x00000000
+#define LPM_MEM_DI0_STP_REP_4__FULL                             IPU_MEMORY_OFFSET+0x0040468,0xffffffff
+#define LPM_MEM_DI0_STP_REP_4__DI0_STEP_REPEAT_8                IPU_MEMORY_OFFSET+0x0040468,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_4__DI0_STEP_REPEAT_7                IPU_MEMORY_OFFSET+0x0040468,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_9__ADDR                             IPU_MEMORY_OFFSET+0x004046C
+#define LPM_MEM_DI0_STP_REP_9__EMPTY                            IPU_MEMORY_OFFSET+0x004046C,0x00000000
+#define LPM_MEM_DI0_STP_REP_9__FULL                             IPU_MEMORY_OFFSET+0x004046C,0xffffffff
+#define LPM_MEM_DI0_STP_REP_9__DI0_STEP_REPEAT_9                IPU_MEMORY_OFFSET+0x004046C,0x00000FFF
+
+#define LPM_MEM_DI0_SER_CONF__ADDR                              IPU_MEMORY_OFFSET+0x0040470
+#define LPM_MEM_DI0_SER_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x0040470,0x00000000
+#define LPM_MEM_DI0_SER_CONF__FULL                              IPU_MEMORY_OFFSET+0x0040470,0xffffffff
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1        IPU_MEMORY_OFFSET+0x0040470,0xF0000000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0        IPU_MEMORY_OFFSET+0x0040470,0x0F000000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1        IPU_MEMORY_OFFSET+0x0040470,0x00F00000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0        IPU_MEMORY_OFFSET+0x0040470,0x000F0000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LATCH                  IPU_MEMORY_OFFSET+0x0040470,0x0000FF00
+#define LPM_MEM_DI0_SER_CONF__DI0_LLA_SER_ACCESS                IPU_MEMORY_OFFSET+0x0040470,0x00000020
+#define LPM_MEM_DI0_SER_CONF__DI0_SER_CLK_POLARITY              IPU_MEMORY_OFFSET+0x0040470,0x00000010
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY          IPU_MEMORY_OFFSET+0x0040470,0x00000008
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY            IPU_MEMORY_OFFSET+0x0040470,0x00000004
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY            IPU_MEMORY_OFFSET+0x0040470,0x00000002
+#define LPM_MEM_DI0_SER_CONF__DI0_WAIT4SERIAL                   IPU_MEMORY_OFFSET+0x0040470,0x00000001
+
+#define LPM_MEM_DI0_SSC__ADDR                                   IPU_MEMORY_OFFSET+0x0040474
+#define LPM_MEM_DI0_SSC__EMPTY                                  IPU_MEMORY_OFFSET+0x0040474,0x00000000
+#define LPM_MEM_DI0_SSC__FULL                                   IPU_MEMORY_OFFSET+0x0040474,0xffffffff
+#define LPM_MEM_DI0_SSC__DI0_PIN17_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00800000
+#define LPM_MEM_DI0_SSC__DI0_PIN16_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00400000
+#define LPM_MEM_DI0_SSC__DI0_PIN15_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00200000
+#define LPM_MEM_DI0_SSC__DI0_PIN14_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00100000
+#define LPM_MEM_DI0_SSC__DI0_PIN13_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00080000
+#define LPM_MEM_DI0_SSC__DI0_PIN12_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00040000
+#define LPM_MEM_DI0_SSC__DI0_PIN11_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00020000
+#define LPM_MEM_DI0_SSC__DI0_CS_ERM                             IPU_MEMORY_OFFSET+0x0040474,0x00010000
+#define LPM_MEM_DI0_SSC__DI0_WAIT_ON                            IPU_MEMORY_OFFSET+0x0040474,0x00000020
+#define LPM_MEM_DI0_SSC__DI0_BYTE_EN_RD_IN                      IPU_MEMORY_OFFSET+0x0040474,0x00000008
+#define LPM_MEM_DI0_SSC__DI0_BYTE_EN_PNTR                       IPU_MEMORY_OFFSET+0x0040474,0x00000007
+
+#define LPM_MEM_DI0_POL__ADDR                                   IPU_MEMORY_OFFSET+0x0040478
+#define LPM_MEM_DI0_POL__EMPTY                                  IPU_MEMORY_OFFSET+0x0040478,0x00000000
+#define LPM_MEM_DI0_POL__FULL                                   IPU_MEMORY_OFFSET+0x0040478,0xffffffff
+#define LPM_MEM_DI0_POL__DI0_WAIT_POLARITY                      IPU_MEMORY_OFFSET+0x0040478,0x04000000
+#define LPM_MEM_DI0_POL__DI0_CS1_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x0040478,0x02000000
+#define LPM_MEM_DI0_POL__DI0_CS0_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x0040478,0x01000000
+#define LPM_MEM_DI0_POL__DI0_CS1_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x0040478,0x00800000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_17                    IPU_MEMORY_OFFSET+0x0040478,0x00400000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_16                    IPU_MEMORY_OFFSET+0x0040478,0x00200000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_15                    IPU_MEMORY_OFFSET+0x0040478,0x00100000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_14                    IPU_MEMORY_OFFSET+0x0040478,0x00080000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_13                    IPU_MEMORY_OFFSET+0x0040478,0x00040000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_12                    IPU_MEMORY_OFFSET+0x0040478,0x00020000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_11                    IPU_MEMORY_OFFSET+0x0040478,0x00010000
+#define LPM_MEM_DI0_POL__DI0_CS0_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x0040478,0x00008000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_17                    IPU_MEMORY_OFFSET+0x0040478,0x00004000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_16                    IPU_MEMORY_OFFSET+0x0040478,0x00002000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_15                    IPU_MEMORY_OFFSET+0x0040478,0x00001000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_14                    IPU_MEMORY_OFFSET+0x0040478,0x00000800
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_13                    IPU_MEMORY_OFFSET+0x0040478,0x00000400
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_12                    IPU_MEMORY_OFFSET+0x0040478,0x00000200
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_11                    IPU_MEMORY_OFFSET+0x0040478,0x00000100
+#define LPM_MEM_DI0_POL__DI0_DRDY_DATA_POLARITY                 IPU_MEMORY_OFFSET+0x0040478,0x00000080
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_17                   IPU_MEMORY_OFFSET+0x0040478,0x00000040
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_16                   IPU_MEMORY_OFFSET+0x0040478,0x00000020
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_15                   IPU_MEMORY_OFFSET+0x0040478,0x00000010
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_14                   IPU_MEMORY_OFFSET+0x0040478,0x00000008
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_13                   IPU_MEMORY_OFFSET+0x0040478,0x00000004
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_12                   IPU_MEMORY_OFFSET+0x0040478,0x00000002
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_11                   IPU_MEMORY_OFFSET+0x0040478,0x00000001
+
+#define LPM_MEM_DI0_AW0__ADDR                                   IPU_MEMORY_OFFSET+0x004047C
+#define LPM_MEM_DI0_AW0__EMPTY                                  IPU_MEMORY_OFFSET+0x004047C,0x00000000
+#define LPM_MEM_DI0_AW0__FULL                                   IPU_MEMORY_OFFSET+0x004047C,0xffffffff
+#define LPM_MEM_DI0_AW0__DI0_AW_TRIG_SEL                        IPU_MEMORY_OFFSET+0x004047C,0xF0000000
+#define LPM_MEM_DI0_AW0__DI0_AW_HEND                            IPU_MEMORY_OFFSET+0x004047C,0x0FFF0000
+#define LPM_MEM_DI0_AW0__DI0_AW_HCOUNT_SEL                      IPU_MEMORY_OFFSET+0x004047C,0x0000F000
+#define LPM_MEM_DI0_AW0__DI0_AW_HSTART                          IPU_MEMORY_OFFSET+0x004047C,0x00000FFF
+
+#define LPM_MEM_DI0_AW1__ADDR                                   IPU_MEMORY_OFFSET+0x0040480
+#define LPM_MEM_DI0_AW1__EMPTY                                  IPU_MEMORY_OFFSET+0x0040480,0x00000000
+#define LPM_MEM_DI0_AW1__FULL                                   IPU_MEMORY_OFFSET+0x0040480,0xffffffff
+#define LPM_MEM_DI0_AW1__DI0_AW_VEND                            IPU_MEMORY_OFFSET+0x0040480,0x0FFF0000
+#define LPM_MEM_DI0_AW1__DI0_AW_VCOUNT_SEL                      IPU_MEMORY_OFFSET+0x0040480,0x0000F000
+#define LPM_MEM_DI0_AW1__DI0_AW_VSTART                          IPU_MEMORY_OFFSET+0x0040480,0x00000FFF
+
+#define LPM_MEM_DI0_SCR_CONF__ADDR                              IPU_MEMORY_OFFSET+0x0040484
+#define LPM_MEM_DI0_SCR_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x0040484,0x00000000
+#define LPM_MEM_DI0_SCR_CONF__FULL                              IPU_MEMORY_OFFSET+0x0040484,0xffffffff
+#define LPM_MEM_DI0_SCR_CONF__DI0_SCREEN_HEIGHT                 IPU_MEMORY_OFFSET+0x0040484,0x00000FFF
+
+#define LPM_MEM_DI1_GENERAL__ADDR                               IPU_MEMORY_OFFSET+0x0040488
+#define LPM_MEM_DI1_GENERAL__EMPTY                              IPU_MEMORY_OFFSET+0x0040488,0x00000000
+#define LPM_MEM_DI1_GENERAL__FULL                               IPU_MEMORY_OFFSET+0x0040488,0xffffffff
+#define LPM_MEM_DI1_GENERAL__DI1_PIN8_PIN15_SEL                 IPU_MEMORY_OFFSET+0x0040488,0x80000000
+#define LPM_MEM_DI1_GENERAL__DI1_DISP_Y_SEL                     IPU_MEMORY_OFFSET+0x0040488,0x70000000
+#define LPM_MEM_DI1_GENERAL__DI1_CLOCK_STOP_MODE                IPU_MEMORY_OFFSET+0x0040488,0x0F000000
+#define LPM_MEM_DI1_GENERAL__DI1_DISP_CLOCK_INIT                IPU_MEMORY_OFFSET+0x0040488,0x00800000
+#define LPM_MEM_DI1_GENERAL__DI1_MASK_SEL                       IPU_MEMORY_OFFSET+0x0040488,0x00400000
+#define LPM_MEM_DI1_GENERAL__DI1_VSYNC_EXT                      IPU_MEMORY_OFFSET+0x0040488,0x00200000
+#define LPM_MEM_DI1_GENERAL__DI1_CLK_EXT                        IPU_MEMORY_OFFSET+0x0040488,0x00100000
+#define LPM_MEM_DI1_GENERAL__DI1_WATCHDOG_MODE                  IPU_MEMORY_OFFSET+0x0040488,0x000C0000
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_DISP_CLK              IPU_MEMORY_OFFSET+0x0040488,0x00020000
+#define LPM_MEM_DI1_GENERAL__DI1_SYNC_COUNT_SEL                 IPU_MEMORY_OFFSET+0x0040488,0x0000F000
+#define LPM_MEM_DI1_GENERAL__DI1_ERR_TREATMENT                  IPU_MEMORY_OFFSET+0x0040488,0x00000800
+#define LPM_MEM_DI1_GENERAL__DI1_ERM_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040488,0x00000400
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_CS1                   IPU_MEMORY_OFFSET+0x0040488,0x00000200
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_CS0                   IPU_MEMORY_OFFSET+0x0040488,0x00000100
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_8                     IPU_MEMORY_OFFSET+0x0040488,0x00000080
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_7                     IPU_MEMORY_OFFSET+0x0040488,0x00000040
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_6                     IPU_MEMORY_OFFSET+0x0040488,0x00000020
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_5                     IPU_MEMORY_OFFSET+0x0040488,0x00000010
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_4                     IPU_MEMORY_OFFSET+0x0040488,0x00000008
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_3                     IPU_MEMORY_OFFSET+0x0040488,0x00000004
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_2                     IPU_MEMORY_OFFSET+0x0040488,0x00000002
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_1                     IPU_MEMORY_OFFSET+0x0040488,0x00000001
+
+#define LPM_MEM_DI1_BS_CLKGEN0__ADDR                            IPU_MEMORY_OFFSET+0x004048C
+#define LPM_MEM_DI1_BS_CLKGEN0__EMPTY                           IPU_MEMORY_OFFSET+0x004048C,0x00000000
+#define LPM_MEM_DI1_BS_CLKGEN0__FULL                            IPU_MEMORY_OFFSET+0x004048C,0xffffffff
+#define LPM_MEM_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET             IPU_MEMORY_OFFSET+0x004048C,0x01FF0000
+#define LPM_MEM_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD             IPU_MEMORY_OFFSET+0x004048C,0x00000FFF
+
+#define LPM_MEM_DI1_BS_CLKGEN1__ADDR                            IPU_MEMORY_OFFSET+0x0040490
+#define LPM_MEM_DI1_BS_CLKGEN1__EMPTY                           IPU_MEMORY_OFFSET+0x0040490,0x00000000
+#define LPM_MEM_DI1_BS_CLKGEN1__FULL                            IPU_MEMORY_OFFSET+0x0040490,0xffffffff
+#define LPM_MEM_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN               IPU_MEMORY_OFFSET+0x0040490,0x01FF0000
+#define LPM_MEM_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP                 IPU_MEMORY_OFFSET+0x0040490,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040494
+#define LPM_MEM_DI1_SW_GEN0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040494,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_1__FULL                             IPU_MEMORY_OFFSET+0x0040494,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1               IPU_MEMORY_OFFSET+0x0040494,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1             IPU_MEMORY_OFFSET+0x0040494,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1               IPU_MEMORY_OFFSET+0x0040494,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1          IPU_MEMORY_OFFSET+0x0040494,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040498
+#define LPM_MEM_DI1_SW_GEN0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040498,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_2__FULL                             IPU_MEMORY_OFFSET+0x0040498,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2               IPU_MEMORY_OFFSET+0x0040498,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2             IPU_MEMORY_OFFSET+0x0040498,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2               IPU_MEMORY_OFFSET+0x0040498,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2          IPU_MEMORY_OFFSET+0x0040498,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_3__ADDR                             IPU_MEMORY_OFFSET+0x004049C
+#define LPM_MEM_DI1_SW_GEN0_3__EMPTY                            IPU_MEMORY_OFFSET+0x004049C,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_3__FULL                             IPU_MEMORY_OFFSET+0x004049C,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3               IPU_MEMORY_OFFSET+0x004049C,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3             IPU_MEMORY_OFFSET+0x004049C,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3               IPU_MEMORY_OFFSET+0x004049C,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3          IPU_MEMORY_OFFSET+0x004049C,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_4__ADDR                             IPU_MEMORY_OFFSET+0x00404A0
+#define LPM_MEM_DI1_SW_GEN0_4__EMPTY                            IPU_MEMORY_OFFSET+0x00404A0,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_4__FULL                             IPU_MEMORY_OFFSET+0x00404A0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4               IPU_MEMORY_OFFSET+0x00404A0,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4             IPU_MEMORY_OFFSET+0x00404A0,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4               IPU_MEMORY_OFFSET+0x00404A0,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4          IPU_MEMORY_OFFSET+0x00404A0,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_5__ADDR                             IPU_MEMORY_OFFSET+0x00404A4
+#define LPM_MEM_DI1_SW_GEN0_5__EMPTY                            IPU_MEMORY_OFFSET+0x00404A4,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_5__FULL                             IPU_MEMORY_OFFSET+0x00404A4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5               IPU_MEMORY_OFFSET+0x00404A4,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5             IPU_MEMORY_OFFSET+0x00404A4,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5               IPU_MEMORY_OFFSET+0x00404A4,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5          IPU_MEMORY_OFFSET+0x00404A4,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_6__ADDR                             IPU_MEMORY_OFFSET+0x00404A8
+#define LPM_MEM_DI1_SW_GEN0_6__EMPTY                            IPU_MEMORY_OFFSET+0x00404A8,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_6__FULL                             IPU_MEMORY_OFFSET+0x00404A8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6               IPU_MEMORY_OFFSET+0x00404A8,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6             IPU_MEMORY_OFFSET+0x00404A8,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6               IPU_MEMORY_OFFSET+0x00404A8,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6          IPU_MEMORY_OFFSET+0x00404A8,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_7__ADDR                             IPU_MEMORY_OFFSET+0x00404AC
+#define LPM_MEM_DI1_SW_GEN0_7__EMPTY                            IPU_MEMORY_OFFSET+0x00404AC,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_7__FULL                             IPU_MEMORY_OFFSET+0x00404AC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7               IPU_MEMORY_OFFSET+0x00404AC,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7             IPU_MEMORY_OFFSET+0x00404AC,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7               IPU_MEMORY_OFFSET+0x00404AC,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7          IPU_MEMORY_OFFSET+0x00404AC,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_8__ADDR                             IPU_MEMORY_OFFSET+0x00404B0
+#define LPM_MEM_DI1_SW_GEN0_8__EMPTY                            IPU_MEMORY_OFFSET+0x00404B0,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_8__FULL                             IPU_MEMORY_OFFSET+0x00404B0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8               IPU_MEMORY_OFFSET+0x00404B0,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8             IPU_MEMORY_OFFSET+0x00404B0,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8               IPU_MEMORY_OFFSET+0x00404B0,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8          IPU_MEMORY_OFFSET+0x00404B0,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_9__ADDR                             IPU_MEMORY_OFFSET+0x00404B4
+#define LPM_MEM_DI1_SW_GEN0_9__EMPTY                            IPU_MEMORY_OFFSET+0x00404B4,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_9__FULL                             IPU_MEMORY_OFFSET+0x00404B4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9               IPU_MEMORY_OFFSET+0x00404B4,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9             IPU_MEMORY_OFFSET+0x00404B4,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9               IPU_MEMORY_OFFSET+0x00404B4,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9          IPU_MEMORY_OFFSET+0x00404B4,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN1_1__ADDR                             IPU_MEMORY_OFFSET+0x00404B8
+#define LPM_MEM_DI1_SW_GEN1_1__EMPTY                            IPU_MEMORY_OFFSET+0x00404B8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_1__FULL                             IPU_MEMORY_OFFSET+0x00404B8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1        IPU_MEMORY_OFFSET+0x00404B8,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1            IPU_MEMORY_OFFSET+0x00404B8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1                IPU_MEMORY_OFFSET+0x00404B8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                   IPU_MEMORY_OFFSET+0x00404B8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1   IPU_MEMORY_OFFSET+0x00404B8,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1       IPU_MEMORY_OFFSET+0x00404B8,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_UP_1                     IPU_MEMORY_OFFSET+0x00404B8,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_2__ADDR                             IPU_MEMORY_OFFSET+0x00404BC
+#define LPM_MEM_DI1_SW_GEN1_2__EMPTY                            IPU_MEMORY_OFFSET+0x00404BC,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_2__FULL                             IPU_MEMORY_OFFSET+0x00404BC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2        IPU_MEMORY_OFFSET+0x00404BC,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2            IPU_MEMORY_OFFSET+0x00404BC,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2                IPU_MEMORY_OFFSET+0x00404BC,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                   IPU_MEMORY_OFFSET+0x00404BC,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2   IPU_MEMORY_OFFSET+0x00404BC,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2       IPU_MEMORY_OFFSET+0x00404BC,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_UP_2                     IPU_MEMORY_OFFSET+0x00404BC,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_3__ADDR                             IPU_MEMORY_OFFSET+0x00404C0
+#define LPM_MEM_DI1_SW_GEN1_3__EMPTY                            IPU_MEMORY_OFFSET+0x00404C0,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_3__FULL                             IPU_MEMORY_OFFSET+0x00404C0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3        IPU_MEMORY_OFFSET+0x00404C0,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3            IPU_MEMORY_OFFSET+0x00404C0,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3                IPU_MEMORY_OFFSET+0x00404C0,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                   IPU_MEMORY_OFFSET+0x00404C0,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3   IPU_MEMORY_OFFSET+0x00404C0,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3       IPU_MEMORY_OFFSET+0x00404C0,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_UP_3                     IPU_MEMORY_OFFSET+0x00404C0,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_4__ADDR                             IPU_MEMORY_OFFSET+0x00404C4
+#define LPM_MEM_DI1_SW_GEN1_4__EMPTY                            IPU_MEMORY_OFFSET+0x00404C4,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_4__FULL                             IPU_MEMORY_OFFSET+0x00404C4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4        IPU_MEMORY_OFFSET+0x00404C4,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4            IPU_MEMORY_OFFSET+0x00404C4,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4                IPU_MEMORY_OFFSET+0x00404C4,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                   IPU_MEMORY_OFFSET+0x00404C4,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4   IPU_MEMORY_OFFSET+0x00404C4,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4       IPU_MEMORY_OFFSET+0x00404C4,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_UP_4                     IPU_MEMORY_OFFSET+0x00404C4,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_5__ADDR                             IPU_MEMORY_OFFSET+0x00404C8
+#define LPM_MEM_DI1_SW_GEN1_5__EMPTY                            IPU_MEMORY_OFFSET+0x00404C8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_5__FULL                             IPU_MEMORY_OFFSET+0x00404C8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5        IPU_MEMORY_OFFSET+0x00404C8,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5            IPU_MEMORY_OFFSET+0x00404C8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5                IPU_MEMORY_OFFSET+0x00404C8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                   IPU_MEMORY_OFFSET+0x00404C8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5   IPU_MEMORY_OFFSET+0x00404C8,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5       IPU_MEMORY_OFFSET+0x00404C8,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_UP_5                     IPU_MEMORY_OFFSET+0x00404C8,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_6__ADDR                             IPU_MEMORY_OFFSET+0x00404CC
+#define LPM_MEM_DI1_SW_GEN1_6__EMPTY                            IPU_MEMORY_OFFSET+0x00404CC,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_6__FULL                             IPU_MEMORY_OFFSET+0x00404CC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6        IPU_MEMORY_OFFSET+0x00404CC,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6            IPU_MEMORY_OFFSET+0x00404CC,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6                IPU_MEMORY_OFFSET+0x00404CC,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                   IPU_MEMORY_OFFSET+0x00404CC,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6   IPU_MEMORY_OFFSET+0x00404CC,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6       IPU_MEMORY_OFFSET+0x00404CC,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_UP_6                     IPU_MEMORY_OFFSET+0x00404CC,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_7__ADDR                             IPU_MEMORY_OFFSET+0x00404D0
+#define LPM_MEM_DI1_SW_GEN1_7__EMPTY                            IPU_MEMORY_OFFSET+0x00404D0,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_7__FULL                             IPU_MEMORY_OFFSET+0x00404D0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7        IPU_MEMORY_OFFSET+0x00404D0,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7            IPU_MEMORY_OFFSET+0x00404D0,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7                IPU_MEMORY_OFFSET+0x00404D0,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                   IPU_MEMORY_OFFSET+0x00404D0,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7   IPU_MEMORY_OFFSET+0x00404D0,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7       IPU_MEMORY_OFFSET+0x00404D0,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_UP_7                     IPU_MEMORY_OFFSET+0x00404D0,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_8__ADDR                             IPU_MEMORY_OFFSET+0x00404D4
+#define LPM_MEM_DI1_SW_GEN1_8__EMPTY                            IPU_MEMORY_OFFSET+0x00404D4,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_8__FULL                             IPU_MEMORY_OFFSET+0x00404D4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8        IPU_MEMORY_OFFSET+0x00404D4,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8            IPU_MEMORY_OFFSET+0x00404D4,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8                IPU_MEMORY_OFFSET+0x00404D4,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                   IPU_MEMORY_OFFSET+0x00404D4,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8   IPU_MEMORY_OFFSET+0x00404D4,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8       IPU_MEMORY_OFFSET+0x00404D4,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_UP_8                     IPU_MEMORY_OFFSET+0x00404D4,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_9__ADDR                             IPU_MEMORY_OFFSET+0x00404D8
+#define LPM_MEM_DI1_SW_GEN1_9__EMPTY                            IPU_MEMORY_OFFSET+0x00404D8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_9__FULL                             IPU_MEMORY_OFFSET+0x00404D8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9                IPU_MEMORY_OFFSET+0x00404D8,0xE0000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9            IPU_MEMORY_OFFSET+0x00404D8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9                IPU_MEMORY_OFFSET+0x00404D8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_DOWN_9                   IPU_MEMORY_OFFSET+0x00404D8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_TAG_SEL_9                    IPU_MEMORY_OFFSET+0x00404D8,0x00008000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_UP_9                     IPU_MEMORY_OFFSET+0x00404D8,0x000001FF
+
+#define LPM_MEM_DI1_SYNC_AS_GEN__ADDR                           IPU_MEMORY_OFFSET+0x00404DC
+#define LPM_MEM_DI1_SYNC_AS_GEN__EMPTY                          IPU_MEMORY_OFFSET+0x00404DC,0x00000000
+#define LPM_MEM_DI1_SYNC_AS_GEN__FULL                           IPU_MEMORY_OFFSET+0x00404DC,0xffffffff
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN              IPU_MEMORY_OFFSET+0x00404DC,0x10000000
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x00404DC,0x0000E000
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_SYNC_START                 IPU_MEMORY_OFFSET+0x00404DC,0x00000FFF
+
+#define LPM_MEM_DI1_DW_GEN_0__ADDR                              IPU_MEMORY_OFFSET+0x00404E0
+#define LPM_MEM_DI1_DW_GEN_0__EMPTY                             IPU_MEMORY_OFFSET+0x00404E0,0x00000000
+#define LPM_MEM_DI1_DW_GEN_0__FULL                              IPU_MEMORY_OFFSET+0x00404E0,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0                 IPU_MEMORY_OFFSET+0x00404E0,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0             IPU_MEMORY_OFFSET+0x00404E0,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_CST_0                         IPU_MEMORY_OFFSET+0x00404E0,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_6_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00003000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_5_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_4_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000300
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_3_0                        IPU_MEMORY_OFFSET+0x00404E0,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_2_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000030
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_1_0                        IPU_MEMORY_OFFSET+0x00404E0,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_0_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_1__ADDR                              IPU_MEMORY_OFFSET+0x00404E4
+#define LPM_MEM_DI1_DW_GEN_1__EMPTY                             IPU_MEMORY_OFFSET+0x00404E4,0x00000000
+#define LPM_MEM_DI1_DW_GEN_1__FULL                              IPU_MEMORY_OFFSET+0x00404E4,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1                 IPU_MEMORY_OFFSET+0x00404E4,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1             IPU_MEMORY_OFFSET+0x00404E4,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_CST_1                         IPU_MEMORY_OFFSET+0x00404E4,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_6_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00003000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_5_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_4_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000300
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_3_1                        IPU_MEMORY_OFFSET+0x00404E4,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_2_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000030
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_1_1                        IPU_MEMORY_OFFSET+0x00404E4,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_0_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_2__ADDR                              IPU_MEMORY_OFFSET+0x00404E8
+#define LPM_MEM_DI1_DW_GEN_2__EMPTY                             IPU_MEMORY_OFFSET+0x00404E8,0x00000000
+#define LPM_MEM_DI1_DW_GEN_2__FULL                              IPU_MEMORY_OFFSET+0x00404E8,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2                 IPU_MEMORY_OFFSET+0x00404E8,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2             IPU_MEMORY_OFFSET+0x00404E8,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_CST_2                         IPU_MEMORY_OFFSET+0x00404E8,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_6_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00003000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_5_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_4_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000300
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_3_2                        IPU_MEMORY_OFFSET+0x00404E8,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_2_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000030
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_1_2                        IPU_MEMORY_OFFSET+0x00404E8,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_0_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_3__ADDR                              IPU_MEMORY_OFFSET+0x00404EC
+#define LPM_MEM_DI1_DW_GEN_3__EMPTY                             IPU_MEMORY_OFFSET+0x00404EC,0x00000000
+#define LPM_MEM_DI1_DW_GEN_3__FULL                              IPU_MEMORY_OFFSET+0x00404EC,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3                 IPU_MEMORY_OFFSET+0x00404EC,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3             IPU_MEMORY_OFFSET+0x00404EC,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_CST_3                         IPU_MEMORY_OFFSET+0x00404EC,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_6_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00003000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_5_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_4_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000300
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_3_3                        IPU_MEMORY_OFFSET+0x00404EC,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_2_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000030
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_1_3                        IPU_MEMORY_OFFSET+0x00404EC,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_0_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_4__ADDR                              IPU_MEMORY_OFFSET+0x00404F0
+#define LPM_MEM_DI1_DW_GEN_4__EMPTY                             IPU_MEMORY_OFFSET+0x00404F0,0x00000000
+#define LPM_MEM_DI1_DW_GEN_4__FULL                              IPU_MEMORY_OFFSET+0x00404F0,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4                 IPU_MEMORY_OFFSET+0x00404F0,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4             IPU_MEMORY_OFFSET+0x00404F0,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_CST_4                         IPU_MEMORY_OFFSET+0x00404F0,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_6_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00003000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_5_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_4_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000300
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_3_4                        IPU_MEMORY_OFFSET+0x00404F0,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_2_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000030
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_1_4                        IPU_MEMORY_OFFSET+0x00404F0,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_0_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_5__ADDR                              IPU_MEMORY_OFFSET+0x00404F4
+#define LPM_MEM_DI1_DW_GEN_5__EMPTY                             IPU_MEMORY_OFFSET+0x00404F4,0x00000000
+#define LPM_MEM_DI1_DW_GEN_5__FULL                              IPU_MEMORY_OFFSET+0x00404F4,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5                 IPU_MEMORY_OFFSET+0x00404F4,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5             IPU_MEMORY_OFFSET+0x00404F4,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_CST_5                         IPU_MEMORY_OFFSET+0x00404F4,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_6_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00003000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_5_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_4_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000300
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_3_5                        IPU_MEMORY_OFFSET+0x00404F4,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_2_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000030
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_1_5                        IPU_MEMORY_OFFSET+0x00404F4,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_0_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_6__ADDR                              IPU_MEMORY_OFFSET+0x00404F8
+#define LPM_MEM_DI1_DW_GEN_6__EMPTY                             IPU_MEMORY_OFFSET+0x00404F8,0x00000000
+#define LPM_MEM_DI1_DW_GEN_6__FULL                              IPU_MEMORY_OFFSET+0x00404F8,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6                 IPU_MEMORY_OFFSET+0x00404F8,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6             IPU_MEMORY_OFFSET+0x00404F8,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_CST_6                         IPU_MEMORY_OFFSET+0x00404F8,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_6_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00003000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_5_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_4_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000300
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_3_6                        IPU_MEMORY_OFFSET+0x00404F8,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_2_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000030
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_1_6                        IPU_MEMORY_OFFSET+0x00404F8,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_0_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_7__ADDR                              IPU_MEMORY_OFFSET+0x00404FC
+#define LPM_MEM_DI1_DW_GEN_7__EMPTY                             IPU_MEMORY_OFFSET+0x00404FC,0x00000000
+#define LPM_MEM_DI1_DW_GEN_7__FULL                              IPU_MEMORY_OFFSET+0x00404FC,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7                 IPU_MEMORY_OFFSET+0x00404FC,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7             IPU_MEMORY_OFFSET+0x00404FC,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_CST_7                         IPU_MEMORY_OFFSET+0x00404FC,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_6_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00003000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_5_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_4_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000300
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_3_7                        IPU_MEMORY_OFFSET+0x00404FC,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_2_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000030
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_1_7                        IPU_MEMORY_OFFSET+0x00404FC,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_0_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_8__ADDR                              IPU_MEMORY_OFFSET+0x0040500
+#define LPM_MEM_DI1_DW_GEN_8__EMPTY                             IPU_MEMORY_OFFSET+0x0040500,0x00000000
+#define LPM_MEM_DI1_DW_GEN_8__FULL                              IPU_MEMORY_OFFSET+0x0040500,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8                 IPU_MEMORY_OFFSET+0x0040500,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8             IPU_MEMORY_OFFSET+0x0040500,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_CST_8                         IPU_MEMORY_OFFSET+0x0040500,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_6_8                        IPU_MEMORY_OFFSET+0x0040500,0x00003000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_5_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_4_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000300
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_3_8                        IPU_MEMORY_OFFSET+0x0040500,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_2_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000030
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_1_8                        IPU_MEMORY_OFFSET+0x0040500,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_0_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_9__ADDR                              IPU_MEMORY_OFFSET+0x0040504
+#define LPM_MEM_DI1_DW_GEN_9__EMPTY                             IPU_MEMORY_OFFSET+0x0040504,0x00000000
+#define LPM_MEM_DI1_DW_GEN_9__FULL                              IPU_MEMORY_OFFSET+0x0040504,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9                 IPU_MEMORY_OFFSET+0x0040504,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9             IPU_MEMORY_OFFSET+0x0040504,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_CST_9                         IPU_MEMORY_OFFSET+0x0040504,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_6_9                        IPU_MEMORY_OFFSET+0x0040504,0x00003000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_5_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_4_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000300
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_3_9                        IPU_MEMORY_OFFSET+0x0040504,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_2_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000030
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_1_9                        IPU_MEMORY_OFFSET+0x0040504,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_0_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_10__ADDR                             IPU_MEMORY_OFFSET+0x0040508
+#define LPM_MEM_DI1_DW_GEN_10__EMPTY                            IPU_MEMORY_OFFSET+0x0040508,0x00000000
+#define LPM_MEM_DI1_DW_GEN_10__FULL                             IPU_MEMORY_OFFSET+0x0040508,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10               IPU_MEMORY_OFFSET+0x0040508,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10           IPU_MEMORY_OFFSET+0x0040508,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_CST_10                       IPU_MEMORY_OFFSET+0x0040508,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_6_10                      IPU_MEMORY_OFFSET+0x0040508,0x00003000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_5_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_4_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000300
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_3_10                      IPU_MEMORY_OFFSET+0x0040508,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_2_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000030
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_1_10                      IPU_MEMORY_OFFSET+0x0040508,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_0_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_11__ADDR                             IPU_MEMORY_OFFSET+0x004050C
+#define LPM_MEM_DI1_DW_GEN_11__EMPTY                            IPU_MEMORY_OFFSET+0x004050C,0x00000000
+#define LPM_MEM_DI1_DW_GEN_11__FULL                             IPU_MEMORY_OFFSET+0x004050C,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11               IPU_MEMORY_OFFSET+0x004050C,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11           IPU_MEMORY_OFFSET+0x004050C,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_CST_11                       IPU_MEMORY_OFFSET+0x004050C,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_6_11                      IPU_MEMORY_OFFSET+0x004050C,0x00003000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_5_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_4_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000300
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_3_11                      IPU_MEMORY_OFFSET+0x004050C,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_2_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000030
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_1_11                      IPU_MEMORY_OFFSET+0x004050C,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_0_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000003
+
+#define LPM_MEM_DI1_DW_SET0_0__ADDR                             IPU_MEMORY_OFFSET+0x0040510
+#define LPM_MEM_DI1_DW_SET0_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040510,0x00000000
+#define LPM_MEM_DI1_DW_SET0_0__FULL                             IPU_MEMORY_OFFSET+0x0040510,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0             IPU_MEMORY_OFFSET+0x0040510,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0               IPU_MEMORY_OFFSET+0x0040510,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040514
+#define LPM_MEM_DI1_DW_SET0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040514,0x00000000
+#define LPM_MEM_DI1_DW_SET0_1__FULL                             IPU_MEMORY_OFFSET+0x0040514,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1             IPU_MEMORY_OFFSET+0x0040514,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1               IPU_MEMORY_OFFSET+0x0040514,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040518
+#define LPM_MEM_DI1_DW_SET0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040518,0x00000000
+#define LPM_MEM_DI1_DW_SET0_2__FULL                             IPU_MEMORY_OFFSET+0x0040518,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2             IPU_MEMORY_OFFSET+0x0040518,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2               IPU_MEMORY_OFFSET+0x0040518,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_3__ADDR                             IPU_MEMORY_OFFSET+0x004051C
+#define LPM_MEM_DI1_DW_SET0_3__EMPTY                            IPU_MEMORY_OFFSET+0x004051C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_3__FULL                             IPU_MEMORY_OFFSET+0x004051C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3             IPU_MEMORY_OFFSET+0x004051C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3               IPU_MEMORY_OFFSET+0x004051C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_4__ADDR                             IPU_MEMORY_OFFSET+0x0040520
+#define LPM_MEM_DI1_DW_SET0_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040520,0x00000000
+#define LPM_MEM_DI1_DW_SET0_4__FULL                             IPU_MEMORY_OFFSET+0x0040520,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4             IPU_MEMORY_OFFSET+0x0040520,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4               IPU_MEMORY_OFFSET+0x0040520,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_5__ADDR                             IPU_MEMORY_OFFSET+0x0040524
+#define LPM_MEM_DI1_DW_SET0_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040524,0x00000000
+#define LPM_MEM_DI1_DW_SET0_5__FULL                             IPU_MEMORY_OFFSET+0x0040524,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5             IPU_MEMORY_OFFSET+0x0040524,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5               IPU_MEMORY_OFFSET+0x0040524,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_6__ADDR                             IPU_MEMORY_OFFSET+0x0040528
+#define LPM_MEM_DI1_DW_SET0_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040528,0x00000000
+#define LPM_MEM_DI1_DW_SET0_6__FULL                             IPU_MEMORY_OFFSET+0x0040528,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6             IPU_MEMORY_OFFSET+0x0040528,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6               IPU_MEMORY_OFFSET+0x0040528,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_7__ADDR                             IPU_MEMORY_OFFSET+0x004052C
+#define LPM_MEM_DI1_DW_SET0_7__EMPTY                            IPU_MEMORY_OFFSET+0x004052C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_7__FULL                             IPU_MEMORY_OFFSET+0x004052C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7             IPU_MEMORY_OFFSET+0x004052C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7               IPU_MEMORY_OFFSET+0x004052C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_8__ADDR                             IPU_MEMORY_OFFSET+0x0040530
+#define LPM_MEM_DI1_DW_SET0_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040530,0x00000000
+#define LPM_MEM_DI1_DW_SET0_8__FULL                             IPU_MEMORY_OFFSET+0x0040530,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8             IPU_MEMORY_OFFSET+0x0040530,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8               IPU_MEMORY_OFFSET+0x0040530,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_9__ADDR                             IPU_MEMORY_OFFSET+0x0040534
+#define LPM_MEM_DI1_DW_SET0_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040534,0x00000000
+#define LPM_MEM_DI1_DW_SET0_9__FULL                             IPU_MEMORY_OFFSET+0x0040534,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9             IPU_MEMORY_OFFSET+0x0040534,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9               IPU_MEMORY_OFFSET+0x0040534,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_10__ADDR                            IPU_MEMORY_OFFSET+0x0040538
+#define LPM_MEM_DI1_DW_SET0_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040538,0x00000000
+#define LPM_MEM_DI1_DW_SET0_10__FULL                            IPU_MEMORY_OFFSET+0x0040538,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10           IPU_MEMORY_OFFSET+0x0040538,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10             IPU_MEMORY_OFFSET+0x0040538,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_11__ADDR                            IPU_MEMORY_OFFSET+0x004053C
+#define LPM_MEM_DI1_DW_SET0_11__EMPTY                           IPU_MEMORY_OFFSET+0x004053C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_11__FULL                            IPU_MEMORY_OFFSET+0x004053C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11           IPU_MEMORY_OFFSET+0x004053C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11             IPU_MEMORY_OFFSET+0x004053C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_0__ADDR                             IPU_MEMORY_OFFSET+0x0040540
+#define LPM_MEM_DI1_DW_SET1_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040540,0x00000000
+#define LPM_MEM_DI1_DW_SET1_0__FULL                             IPU_MEMORY_OFFSET+0x0040540,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0             IPU_MEMORY_OFFSET+0x0040540,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0               IPU_MEMORY_OFFSET+0x0040540,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_1__ADDR                             IPU_MEMORY_OFFSET+0x0040544
+#define LPM_MEM_DI1_DW_SET1_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040544,0x00000000
+#define LPM_MEM_DI1_DW_SET1_1__FULL                             IPU_MEMORY_OFFSET+0x0040544,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1             IPU_MEMORY_OFFSET+0x0040544,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1               IPU_MEMORY_OFFSET+0x0040544,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_2__ADDR                             IPU_MEMORY_OFFSET+0x0040548
+#define LPM_MEM_DI1_DW_SET1_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040548,0x00000000
+#define LPM_MEM_DI1_DW_SET1_2__FULL                             IPU_MEMORY_OFFSET+0x0040548,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2             IPU_MEMORY_OFFSET+0x0040548,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2               IPU_MEMORY_OFFSET+0x0040548,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_3__ADDR                             IPU_MEMORY_OFFSET+0x004054C
+#define LPM_MEM_DI1_DW_SET1_3__EMPTY                            IPU_MEMORY_OFFSET+0x004054C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_3__FULL                             IPU_MEMORY_OFFSET+0x004054C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3             IPU_MEMORY_OFFSET+0x004054C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3               IPU_MEMORY_OFFSET+0x004054C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_4__ADDR                             IPU_MEMORY_OFFSET+0x0040550
+#define LPM_MEM_DI1_DW_SET1_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040550,0x00000000
+#define LPM_MEM_DI1_DW_SET1_4__FULL                             IPU_MEMORY_OFFSET+0x0040550,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4             IPU_MEMORY_OFFSET+0x0040550,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4               IPU_MEMORY_OFFSET+0x0040550,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_5__ADDR                             IPU_MEMORY_OFFSET+0x0040554
+#define LPM_MEM_DI1_DW_SET1_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040554,0x00000000
+#define LPM_MEM_DI1_DW_SET1_5__FULL                             IPU_MEMORY_OFFSET+0x0040554,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5             IPU_MEMORY_OFFSET+0x0040554,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5               IPU_MEMORY_OFFSET+0x0040554,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_6__ADDR                             IPU_MEMORY_OFFSET+0x0040558
+#define LPM_MEM_DI1_DW_SET1_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040558,0x00000000
+#define LPM_MEM_DI1_DW_SET1_6__FULL                             IPU_MEMORY_OFFSET+0x0040558,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6             IPU_MEMORY_OFFSET+0x0040558,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6               IPU_MEMORY_OFFSET+0x0040558,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_7__ADDR                             IPU_MEMORY_OFFSET+0x004055C
+#define LPM_MEM_DI1_DW_SET1_7__EMPTY                            IPU_MEMORY_OFFSET+0x004055C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_7__FULL                             IPU_MEMORY_OFFSET+0x004055C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7             IPU_MEMORY_OFFSET+0x004055C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7               IPU_MEMORY_OFFSET+0x004055C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_8__ADDR                             IPU_MEMORY_OFFSET+0x0040560
+#define LPM_MEM_DI1_DW_SET1_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040560,0x00000000
+#define LPM_MEM_DI1_DW_SET1_8__FULL                             IPU_MEMORY_OFFSET+0x0040560,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8             IPU_MEMORY_OFFSET+0x0040560,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8               IPU_MEMORY_OFFSET+0x0040560,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_9__ADDR                             IPU_MEMORY_OFFSET+0x0040564
+#define LPM_MEM_DI1_DW_SET1_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040564,0x00000000
+#define LPM_MEM_DI1_DW_SET1_9__FULL                             IPU_MEMORY_OFFSET+0x0040564,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9             IPU_MEMORY_OFFSET+0x0040564,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9               IPU_MEMORY_OFFSET+0x0040564,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_10__ADDR                            IPU_MEMORY_OFFSET+0x0040568
+#define LPM_MEM_DI1_DW_SET1_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040568,0x00000000
+#define LPM_MEM_DI1_DW_SET1_10__FULL                            IPU_MEMORY_OFFSET+0x0040568,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10           IPU_MEMORY_OFFSET+0x0040568,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10             IPU_MEMORY_OFFSET+0x0040568,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_11__ADDR                            IPU_MEMORY_OFFSET+0x004056C
+#define LPM_MEM_DI1_DW_SET1_11__EMPTY                           IPU_MEMORY_OFFSET+0x004056C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_11__FULL                            IPU_MEMORY_OFFSET+0x004056C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11           IPU_MEMORY_OFFSET+0x004056C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11             IPU_MEMORY_OFFSET+0x004056C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_0__ADDR                             IPU_MEMORY_OFFSET+0x0040570
+#define LPM_MEM_DI1_DW_SET2_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040570,0x00000000
+#define LPM_MEM_DI1_DW_SET2_0__FULL                             IPU_MEMORY_OFFSET+0x0040570,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0             IPU_MEMORY_OFFSET+0x0040570,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0               IPU_MEMORY_OFFSET+0x0040570,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_1__ADDR                             IPU_MEMORY_OFFSET+0x0040574
+#define LPM_MEM_DI1_DW_SET2_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040574,0x00000000
+#define LPM_MEM_DI1_DW_SET2_1__FULL                             IPU_MEMORY_OFFSET+0x0040574,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1             IPU_MEMORY_OFFSET+0x0040574,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1               IPU_MEMORY_OFFSET+0x0040574,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_2__ADDR                             IPU_MEMORY_OFFSET+0x0040578
+#define LPM_MEM_DI1_DW_SET2_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040578,0x00000000
+#define LPM_MEM_DI1_DW_SET2_2__FULL                             IPU_MEMORY_OFFSET+0x0040578,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2             IPU_MEMORY_OFFSET+0x0040578,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2               IPU_MEMORY_OFFSET+0x0040578,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_3__ADDR                             IPU_MEMORY_OFFSET+0x004057C
+#define LPM_MEM_DI1_DW_SET2_3__EMPTY                            IPU_MEMORY_OFFSET+0x004057C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_3__FULL                             IPU_MEMORY_OFFSET+0x004057C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3             IPU_MEMORY_OFFSET+0x004057C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3               IPU_MEMORY_OFFSET+0x004057C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_4__ADDR                             IPU_MEMORY_OFFSET+0x0040580
+#define LPM_MEM_DI1_DW_SET2_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040580,0x00000000
+#define LPM_MEM_DI1_DW_SET2_4__FULL                             IPU_MEMORY_OFFSET+0x0040580,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4             IPU_MEMORY_OFFSET+0x0040580,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4               IPU_MEMORY_OFFSET+0x0040580,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_5__ADDR                             IPU_MEMORY_OFFSET+0x0040584
+#define LPM_MEM_DI1_DW_SET2_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040584,0x00000000
+#define LPM_MEM_DI1_DW_SET2_5__FULL                             IPU_MEMORY_OFFSET+0x0040584,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5             IPU_MEMORY_OFFSET+0x0040584,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5               IPU_MEMORY_OFFSET+0x0040584,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_6__ADDR                             IPU_MEMORY_OFFSET+0x0040588
+#define LPM_MEM_DI1_DW_SET2_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040588,0x00000000
+#define LPM_MEM_DI1_DW_SET2_6__FULL                             IPU_MEMORY_OFFSET+0x0040588,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6             IPU_MEMORY_OFFSET+0x0040588,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6               IPU_MEMORY_OFFSET+0x0040588,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_7__ADDR                             IPU_MEMORY_OFFSET+0x004058C
+#define LPM_MEM_DI1_DW_SET2_7__EMPTY                            IPU_MEMORY_OFFSET+0x004058C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_7__FULL                             IPU_MEMORY_OFFSET+0x004058C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7             IPU_MEMORY_OFFSET+0x004058C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7               IPU_MEMORY_OFFSET+0x004058C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_8__ADDR                             IPU_MEMORY_OFFSET+0x0040590
+#define LPM_MEM_DI1_DW_SET2_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040590,0x00000000
+#define LPM_MEM_DI1_DW_SET2_8__FULL                             IPU_MEMORY_OFFSET+0x0040590,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8             IPU_MEMORY_OFFSET+0x0040590,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8               IPU_MEMORY_OFFSET+0x0040590,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_9__ADDR                             IPU_MEMORY_OFFSET+0x0040594
+#define LPM_MEM_DI1_DW_SET2_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040594,0x00000000
+#define LPM_MEM_DI1_DW_SET2_9__FULL                             IPU_MEMORY_OFFSET+0x0040594,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9             IPU_MEMORY_OFFSET+0x0040594,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9               IPU_MEMORY_OFFSET+0x0040594,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_10__ADDR                            IPU_MEMORY_OFFSET+0x0040598
+#define LPM_MEM_DI1_DW_SET2_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040598,0x00000000
+#define LPM_MEM_DI1_DW_SET2_10__FULL                            IPU_MEMORY_OFFSET+0x0040598,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10           IPU_MEMORY_OFFSET+0x0040598,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10             IPU_MEMORY_OFFSET+0x0040598,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_11__ADDR                            IPU_MEMORY_OFFSET+0x004059C
+#define LPM_MEM_DI1_DW_SET2_11__EMPTY                           IPU_MEMORY_OFFSET+0x004059C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_11__FULL                            IPU_MEMORY_OFFSET+0x004059C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11           IPU_MEMORY_OFFSET+0x004059C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11             IPU_MEMORY_OFFSET+0x004059C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_0__ADDR                             IPU_MEMORY_OFFSET+0x00405A0
+#define LPM_MEM_DI1_DW_SET3_0__EMPTY                            IPU_MEMORY_OFFSET+0x00405A0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_0__FULL                             IPU_MEMORY_OFFSET+0x00405A0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0             IPU_MEMORY_OFFSET+0x00405A0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0               IPU_MEMORY_OFFSET+0x00405A0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_1__ADDR                             IPU_MEMORY_OFFSET+0x00405A4
+#define LPM_MEM_DI1_DW_SET3_1__EMPTY                            IPU_MEMORY_OFFSET+0x00405A4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_1__FULL                             IPU_MEMORY_OFFSET+0x00405A4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1             IPU_MEMORY_OFFSET+0x00405A4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1               IPU_MEMORY_OFFSET+0x00405A4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_2__ADDR                             IPU_MEMORY_OFFSET+0x00405A8
+#define LPM_MEM_DI1_DW_SET3_2__EMPTY                            IPU_MEMORY_OFFSET+0x00405A8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_2__FULL                             IPU_MEMORY_OFFSET+0x00405A8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2             IPU_MEMORY_OFFSET+0x00405A8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2               IPU_MEMORY_OFFSET+0x00405A8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_3__ADDR                             IPU_MEMORY_OFFSET+0x00405AC
+#define LPM_MEM_DI1_DW_SET3_3__EMPTY                            IPU_MEMORY_OFFSET+0x00405AC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_3__FULL                             IPU_MEMORY_OFFSET+0x00405AC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3             IPU_MEMORY_OFFSET+0x00405AC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3               IPU_MEMORY_OFFSET+0x00405AC,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_4__ADDR                             IPU_MEMORY_OFFSET+0x00405B0
+#define LPM_MEM_DI1_DW_SET3_4__EMPTY                            IPU_MEMORY_OFFSET+0x00405B0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_4__FULL                             IPU_MEMORY_OFFSET+0x00405B0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4             IPU_MEMORY_OFFSET+0x00405B0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4               IPU_MEMORY_OFFSET+0x00405B0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_5__ADDR                             IPU_MEMORY_OFFSET+0x00405B4
+#define LPM_MEM_DI1_DW_SET3_5__EMPTY                            IPU_MEMORY_OFFSET+0x00405B4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_5__FULL                             IPU_MEMORY_OFFSET+0x00405B4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5             IPU_MEMORY_OFFSET+0x00405B4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5               IPU_MEMORY_OFFSET+0x00405B4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_6__ADDR                             IPU_MEMORY_OFFSET+0x00405B8
+#define LPM_MEM_DI1_DW_SET3_6__EMPTY                            IPU_MEMORY_OFFSET+0x00405B8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_6__FULL                             IPU_MEMORY_OFFSET+0x00405B8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6             IPU_MEMORY_OFFSET+0x00405B8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6               IPU_MEMORY_OFFSET+0x00405B8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_7__ADDR                             IPU_MEMORY_OFFSET+0x00405BC
+#define LPM_MEM_DI1_DW_SET3_7__EMPTY                            IPU_MEMORY_OFFSET+0x00405BC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_7__FULL                             IPU_MEMORY_OFFSET+0x00405BC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7             IPU_MEMORY_OFFSET+0x00405BC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7               IPU_MEMORY_OFFSET+0x00405BC,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_8__ADDR                             IPU_MEMORY_OFFSET+0x00405C0
+#define LPM_MEM_DI1_DW_SET3_8__EMPTY                            IPU_MEMORY_OFFSET+0x00405C0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_8__FULL                             IPU_MEMORY_OFFSET+0x00405C0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8             IPU_MEMORY_OFFSET+0x00405C0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8               IPU_MEMORY_OFFSET+0x00405C0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_9__ADDR                             IPU_MEMORY_OFFSET+0x00405C4
+#define LPM_MEM_DI1_DW_SET3_9__EMPTY                            IPU_MEMORY_OFFSET+0x00405C4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_9__FULL                             IPU_MEMORY_OFFSET+0x00405C4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9             IPU_MEMORY_OFFSET+0x00405C4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9               IPU_MEMORY_OFFSET+0x00405C4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_10__ADDR                            IPU_MEMORY_OFFSET+0x00405C8
+#define LPM_MEM_DI1_DW_SET3_10__EMPTY                           IPU_MEMORY_OFFSET+0x00405C8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_10__FULL                            IPU_MEMORY_OFFSET+0x00405C8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10           IPU_MEMORY_OFFSET+0x00405C8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10             IPU_MEMORY_OFFSET+0x00405C8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_11__ADDR                            IPU_MEMORY_OFFSET+0x00405CC
+#define LPM_MEM_DI1_DW_SET3_11__EMPTY                           IPU_MEMORY_OFFSET+0x00405CC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_11__FULL                            IPU_MEMORY_OFFSET+0x00405CC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11           IPU_MEMORY_OFFSET+0x00405CC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11             IPU_MEMORY_OFFSET+0x00405CC,0x000001FF
+
+#define LPM_MEM_DI1_STP_REP_1__ADDR                             IPU_MEMORY_OFFSET+0x00405D0
+#define LPM_MEM_DI1_STP_REP_1__EMPTY                            IPU_MEMORY_OFFSET+0x00405D0,0x00000000
+#define LPM_MEM_DI1_STP_REP_1__FULL                             IPU_MEMORY_OFFSET+0x00405D0,0xffffffff
+#define LPM_MEM_DI1_STP_REP_1__DI1_STEP_REPEAT_2                IPU_MEMORY_OFFSET+0x00405D0,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_1__DI1_STEP_REPEAT_1                IPU_MEMORY_OFFSET+0x00405D0,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_2__ADDR                             IPU_MEMORY_OFFSET+0x00405D4
+#define LPM_MEM_DI1_STP_REP_2__EMPTY                            IPU_MEMORY_OFFSET+0x00405D4,0x00000000
+#define LPM_MEM_DI1_STP_REP_2__FULL                             IPU_MEMORY_OFFSET+0x00405D4,0xffffffff
+#define LPM_MEM_DI1_STP_REP_2__DI1_STEP_REPEAT_4                IPU_MEMORY_OFFSET+0x00405D4,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_2__DI1_STEP_REPEAT_3                IPU_MEMORY_OFFSET+0x00405D4,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_3__ADDR                             IPU_MEMORY_OFFSET+0x00405D8
+#define LPM_MEM_DI1_STP_REP_3__EMPTY                            IPU_MEMORY_OFFSET+0x00405D8,0x00000000
+#define LPM_MEM_DI1_STP_REP_3__FULL                             IPU_MEMORY_OFFSET+0x00405D8,0xffffffff
+#define LPM_MEM_DI1_STP_REP_3__DI1_STEP_REPEAT_6                IPU_MEMORY_OFFSET+0x00405D8,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_3__DI1_STEP_REPEAT_5                IPU_MEMORY_OFFSET+0x00405D8,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_4__ADDR                             IPU_MEMORY_OFFSET+0x00405DC
+#define LPM_MEM_DI1_STP_REP_4__EMPTY                            IPU_MEMORY_OFFSET+0x00405DC,0x00000000
+#define LPM_MEM_DI1_STP_REP_4__FULL                             IPU_MEMORY_OFFSET+0x00405DC,0xffffffff
+#define LPM_MEM_DI1_STP_REP_4__DI1_STEP_REPEAT_8                IPU_MEMORY_OFFSET+0x00405DC,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_4__DI1_STEP_REPEAT_7                IPU_MEMORY_OFFSET+0x00405DC,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_9__ADDR                             IPU_MEMORY_OFFSET+0x00405E0
+#define LPM_MEM_DI1_STP_REP_9__EMPTY                            IPU_MEMORY_OFFSET+0x00405E0,0x00000000
+#define LPM_MEM_DI1_STP_REP_9__FULL                             IPU_MEMORY_OFFSET+0x00405E0,0xffffffff
+#define LPM_MEM_DI1_STP_REP_9__DI1_STEP_REPEAT_9                IPU_MEMORY_OFFSET+0x00405E0,0x00000FFF
+
+#define LPM_MEM_DI1_SER_CONF__ADDR                              IPU_MEMORY_OFFSET+0x00405E4
+#define LPM_MEM_DI1_SER_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x00405E4,0x00000000
+#define LPM_MEM_DI1_SER_CONF__FULL                              IPU_MEMORY_OFFSET+0x00405E4,0xffffffff
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1        IPU_MEMORY_OFFSET+0x00405E4,0xF0000000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0        IPU_MEMORY_OFFSET+0x00405E4,0x0F000000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1        IPU_MEMORY_OFFSET+0x00405E4,0x00F00000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0        IPU_MEMORY_OFFSET+0x00405E4,0x000F0000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LATCH                  IPU_MEMORY_OFFSET+0x00405E4,0x0000FF00
+#define LPM_MEM_DI1_SER_CONF__DI1_LLA_SER_ACCESS                IPU_MEMORY_OFFSET+0x00405E4,0x00000020
+#define LPM_MEM_DI1_SER_CONF__DI1_SER_CLK_POLARITY              IPU_MEMORY_OFFSET+0x00405E4,0x00000010
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY          IPU_MEMORY_OFFSET+0x00405E4,0x00000008
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY            IPU_MEMORY_OFFSET+0x00405E4,0x00000004
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY            IPU_MEMORY_OFFSET+0x00405E4,0x00000002
+#define LPM_MEM_DI1_SER_CONF__DI1_WAIT4SERIAL                   IPU_MEMORY_OFFSET+0x00405E4,0x00000001
+
+#define LPM_MEM_DI1_SSC__ADDR                                   IPU_MEMORY_OFFSET+0x00405E8
+#define LPM_MEM_DI1_SSC__EMPTY                                  IPU_MEMORY_OFFSET+0x00405E8,0x00000000
+#define LPM_MEM_DI1_SSC__FULL                                   IPU_MEMORY_OFFSET+0x00405E8,0xffffffff
+#define LPM_MEM_DI1_SSC__DI1_PIN17_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00800000
+#define LPM_MEM_DI1_SSC__DI1_PIN16_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00400000
+#define LPM_MEM_DI1_SSC__DI1_PIN15_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00200000
+#define LPM_MEM_DI1_SSC__DI1_PIN14_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00100000
+#define LPM_MEM_DI1_SSC__DI1_PIN13_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00080000
+#define LPM_MEM_DI1_SSC__DI1_PIN12_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00040000
+#define LPM_MEM_DI1_SSC__DI1_PIN11_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00020000
+#define LPM_MEM_DI1_SSC__DI1_CS_ERM                             IPU_MEMORY_OFFSET+0x00405E8,0x00010000
+#define LPM_MEM_DI1_SSC__DI1_WAIT_ON                            IPU_MEMORY_OFFSET+0x00405E8,0x00000020
+#define LPM_MEM_DI1_SSC__DI1_BYTE_EN_RD_IN                      IPU_MEMORY_OFFSET+0x00405E8,0x00000008
+#define LPM_MEM_DI1_SSC__DI1_BYTE_EN_PNTR                       IPU_MEMORY_OFFSET+0x00405E8,0x00000007
+
+#define LPM_MEM_DI1_POL__ADDR                                   IPU_MEMORY_OFFSET+0x00405EC
+#define LPM_MEM_DI1_POL__EMPTY                                  IPU_MEMORY_OFFSET+0x00405EC,0x00000000
+#define LPM_MEM_DI1_POL__FULL                                   IPU_MEMORY_OFFSET+0x00405EC,0xffffffff
+#define LPM_MEM_DI1_POL__DI1_WAIT_POLARITY                      IPU_MEMORY_OFFSET+0x00405EC,0x04000000
+#define LPM_MEM_DI1_POL__DI1_CS1_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x00405EC,0x02000000
+#define LPM_MEM_DI1_POL__DI1_CS0_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x00405EC,0x01000000
+#define LPM_MEM_DI1_POL__DI1_CS1_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x00405EC,0x00800000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_17                    IPU_MEMORY_OFFSET+0x00405EC,0x00400000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_16                    IPU_MEMORY_OFFSET+0x00405EC,0x00200000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_15                    IPU_MEMORY_OFFSET+0x00405EC,0x00100000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_14                    IPU_MEMORY_OFFSET+0x00405EC,0x00080000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_13                    IPU_MEMORY_OFFSET+0x00405EC,0x00040000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_12                    IPU_MEMORY_OFFSET+0x00405EC,0x00020000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_11                    IPU_MEMORY_OFFSET+0x00405EC,0x00010000
+#define LPM_MEM_DI1_POL__DI1_CS0_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x00405EC,0x00008000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_17                    IPU_MEMORY_OFFSET+0x00405EC,0x00004000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_16                    IPU_MEMORY_OFFSET+0x00405EC,0x00002000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_15                    IPU_MEMORY_OFFSET+0x00405EC,0x00001000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_14                    IPU_MEMORY_OFFSET+0x00405EC,0x00000800
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_13                    IPU_MEMORY_OFFSET+0x00405EC,0x00000400
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_12                    IPU_MEMORY_OFFSET+0x00405EC,0x00000200
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_11                    IPU_MEMORY_OFFSET+0x00405EC,0x00000100
+#define LPM_MEM_DI1_POL__DI1_DRDY_DATA_POLARITY                 IPU_MEMORY_OFFSET+0x00405EC,0x00000080
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_17                   IPU_MEMORY_OFFSET+0x00405EC,0x00000040
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_16                   IPU_MEMORY_OFFSET+0x00405EC,0x00000020
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_15                   IPU_MEMORY_OFFSET+0x00405EC,0x00000010
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_14                   IPU_MEMORY_OFFSET+0x00405EC,0x00000008
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_13                   IPU_MEMORY_OFFSET+0x00405EC,0x00000004
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_12                   IPU_MEMORY_OFFSET+0x00405EC,0x00000002
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_11                   IPU_MEMORY_OFFSET+0x00405EC,0x00000001
+
+#define LPM_MEM_DI1_AW0__ADDR                                   IPU_MEMORY_OFFSET+0x00405F0
+#define LPM_MEM_DI1_AW0__EMPTY                                  IPU_MEMORY_OFFSET+0x00405F0,0x00000000
+#define LPM_MEM_DI1_AW0__FULL                                   IPU_MEMORY_OFFSET+0x00405F0,0xffffffff
+#define LPM_MEM_DI1_AW0__DI1_AW_TRIG_SEL                        IPU_MEMORY_OFFSET+0x00405F0,0xF0000000
+#define LPM_MEM_DI1_AW0__DI1_AW_HEND                            IPU_MEMORY_OFFSET+0x00405F0,0x0FFF0000
+#define LPM_MEM_DI1_AW0__DI1_AW_HCOUNT_SEL                      IPU_MEMORY_OFFSET+0x00405F0,0x0000F000
+#define LPM_MEM_DI1_AW0__DI1_AW_HSTART                          IPU_MEMORY_OFFSET+0x00405F0,0x00000FFF
+
+#define LPM_MEM_DI1_AW1__ADDR                                   IPU_MEMORY_OFFSET+0x00405F4
+#define LPM_MEM_DI1_AW1__EMPTY                                  IPU_MEMORY_OFFSET+0x00405F4,0x00000000
+#define LPM_MEM_DI1_AW1__FULL                                   IPU_MEMORY_OFFSET+0x00405F4,0xffffffff
+#define LPM_MEM_DI1_AW1__DI1_AW_VEND                            IPU_MEMORY_OFFSET+0x00405F4,0x0FFF0000
+#define LPM_MEM_DI1_AW1__DI1_AW_VCOUNT_SEL                      IPU_MEMORY_OFFSET+0x00405F4,0x0000F000
+#define LPM_MEM_DI1_AW1__DI1_AW_VSTART                          IPU_MEMORY_OFFSET+0x00405F4,0x00000FFF
+
+#define LPM_MEM_DI1_SCR_CONF__ADDR                              IPU_MEMORY_OFFSET+0x00405F8
+#define LPM_MEM_DI1_SCR_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x00405F8,0x00000000
+#define LPM_MEM_DI1_SCR_CONF__FULL                              IPU_MEMORY_OFFSET+0x00405F8,0xffffffff
+#define LPM_MEM_DI1_SCR_CONF__DI1_SCREEN_HEIGHT                 IPU_MEMORY_OFFSET+0x00405F8,0x00000FFF
+
+#define LPM_MEM_DC_READ_CH_CONF__ADDR                           IPU_MEMORY_OFFSET+0x004061C
+#define LPM_MEM_DC_READ_CH_CONF__EMPTY                          IPU_MEMORY_OFFSET+0x004061C,0x00000000
+#define LPM_MEM_DC_READ_CH_CONF__FULL                           IPU_MEMORY_OFFSET+0x004061C,0xffffffff
+#define LPM_MEM_DC_READ_CH_CONF__TIME_OUT_VALUE                 IPU_MEMORY_OFFSET+0x004061C,0xFFFF0000
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_3                        IPU_MEMORY_OFFSET+0x004061C,0x00000800
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_2                        IPU_MEMORY_OFFSET+0x004061C,0x00000400
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_1                        IPU_MEMORY_OFFSET+0x004061C,0x00000200
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_0                        IPU_MEMORY_OFFSET+0x004061C,0x00000100
+#define LPM_MEM_DC_READ_CH_CONF__CHAN_MASK_DEFAULT_0            IPU_MEMORY_OFFSET+0x004061C,0x00000040
+#define LPM_MEM_DC_READ_CH_CONF__W_SIZE_0                       IPU_MEMORY_OFFSET+0x004061C,0x00000030
+#define LPM_MEM_DC_READ_CH_CONF__PROG_DISP_ID_0                 IPU_MEMORY_OFFSET+0x004061C,0x0000000C
+#define LPM_MEM_DC_READ_CH_CONF__PROG_DI_ID_0                   IPU_MEMORY_OFFSET+0x004061C,0x00000002
+#define LPM_MEM_DC_READ_CH_CONF__RD_CHANNEL_EN                  IPU_MEMORY_OFFSET+0x004061C,0x00000001
+
+#define LPM_MEM_DC_READ_CH_ADDR__ADDR                           IPU_MEMORY_OFFSET+0x0040620
+#define LPM_MEM_DC_READ_CH_ADDR__EMPTY                          IPU_MEMORY_OFFSET+0x0040620,0x00000000
+#define LPM_MEM_DC_READ_CH_ADDR__FULL                           IPU_MEMORY_OFFSET+0x0040620,0xffffffff
+#define LPM_MEM_DC_READ_CH_ADDR__ST_ADDR_0                      IPU_MEMORY_OFFSET+0x0040620,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040624
+#define LPM_MEM_DC_RL0_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040624,0x00000000
+#define LPM_MEM_DC_RL0_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040624,0xffffffff
+#define LPM_MEM_DC_RL0_CH_0__COD_NL_START_CHAN_0                IPU_MEMORY_OFFSET+0x0040624,0xFF000000
+#define LPM_MEM_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0             IPU_MEMORY_OFFSET+0x0040624,0x000F0000
+#define LPM_MEM_DC_RL0_CH_0__COD_NF_START_CHAN_0                IPU_MEMORY_OFFSET+0x0040624,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0             IPU_MEMORY_OFFSET+0x0040624,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040628
+#define LPM_MEM_DC_RL1_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040628,0x00000000
+#define LPM_MEM_DC_RL1_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040628,0xffffffff
+#define LPM_MEM_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0            IPU_MEMORY_OFFSET+0x0040628,0xFF000000
+#define LPM_MEM_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0         IPU_MEMORY_OFFSET+0x0040628,0x000F0000
+#define LPM_MEM_DC_RL1_CH_0__COD_EOF_START_CHAN_0               IPU_MEMORY_OFFSET+0x0040628,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0            IPU_MEMORY_OFFSET+0x0040628,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x004062C
+#define LPM_MEM_DC_RL2_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x004062C,0x00000000
+#define LPM_MEM_DC_RL2_CH_0__FULL                               IPU_MEMORY_OFFSET+0x004062C,0xffffffff
+#define LPM_MEM_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0           IPU_MEMORY_OFFSET+0x004062C,0xFF000000
+#define LPM_MEM_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0        IPU_MEMORY_OFFSET+0x004062C,0x000F0000
+#define LPM_MEM_DC_RL2_CH_0__COD_EOL_START_CHAN_0               IPU_MEMORY_OFFSET+0x004062C,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0            IPU_MEMORY_OFFSET+0x004062C,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040630
+#define LPM_MEM_DC_RL3_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040630,0x00000000
+#define LPM_MEM_DC_RL3_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040630,0xffffffff
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040630,0xFF000000
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040630,0x000F0000
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040630,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040630,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040634
+#define LPM_MEM_DC_RL4_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040634,0x00000000
+#define LPM_MEM_DC_RL4_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040634,0xffffffff
+#define LPM_MEM_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040634,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040634,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_1__ADDR                           IPU_MEMORY_OFFSET+0x0040638
+#define LPM_MEM_DC_WR_CH_CONF_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040638,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_1__FULL                           IPU_MEMORY_OFFSET+0x0040638,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_START_TIME_1              IPU_MEMORY_OFFSET+0x0040638,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_1__FIELD_MODE_1                   IPU_MEMORY_OFFSET+0x0040638,0x00000200
+#define LPM_MEM_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1            IPU_MEMORY_OFFSET+0x0040638,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1                IPU_MEMORY_OFFSET+0x0040638,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_DISP_ID_1                 IPU_MEMORY_OFFSET+0x0040638,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_DI_ID_1                   IPU_MEMORY_OFFSET+0x0040638,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_1__W_SIZE_1                       IPU_MEMORY_OFFSET+0x0040638,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_1__ADDR                           IPU_MEMORY_OFFSET+0x004063C
+#define LPM_MEM_DC_WR_CH_ADDR_1__EMPTY                          IPU_MEMORY_OFFSET+0x004063C,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_1__FULL                           IPU_MEMORY_OFFSET+0x004063C,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_1__ST_ADDR_1                      IPU_MEMORY_OFFSET+0x004063C,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040640
+#define LPM_MEM_DC_RL0_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040640,0x00000000
+#define LPM_MEM_DC_RL0_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040640,0xffffffff
+#define LPM_MEM_DC_RL0_CH_1__COD_NL_START_CHAN_1                IPU_MEMORY_OFFSET+0x0040640,0xFF000000
+#define LPM_MEM_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1             IPU_MEMORY_OFFSET+0x0040640,0x000F0000
+#define LPM_MEM_DC_RL0_CH_1__COD_NF_START_CHAN_1                IPU_MEMORY_OFFSET+0x0040640,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1             IPU_MEMORY_OFFSET+0x0040640,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040644
+#define LPM_MEM_DC_RL1_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040644,0x00000000
+#define LPM_MEM_DC_RL1_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040644,0xffffffff
+#define LPM_MEM_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1            IPU_MEMORY_OFFSET+0x0040644,0xFF000000
+#define LPM_MEM_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1         IPU_MEMORY_OFFSET+0x0040644,0x000F0000
+#define LPM_MEM_DC_RL1_CH_1__COD_EOF_START_CHAN_1               IPU_MEMORY_OFFSET+0x0040644,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1            IPU_MEMORY_OFFSET+0x0040644,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040648
+#define LPM_MEM_DC_RL2_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040648,0x00000000
+#define LPM_MEM_DC_RL2_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040648,0xffffffff
+#define LPM_MEM_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1           IPU_MEMORY_OFFSET+0x0040648,0xFF000000
+#define LPM_MEM_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1        IPU_MEMORY_OFFSET+0x0040648,0x000F0000
+#define LPM_MEM_DC_RL2_CH_1__COD_EOL_START_CHAN_1               IPU_MEMORY_OFFSET+0x0040648,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1            IPU_MEMORY_OFFSET+0x0040648,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x004064C
+#define LPM_MEM_DC_RL3_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x004064C,0x00000000
+#define LPM_MEM_DC_RL3_CH_1__FULL                               IPU_MEMORY_OFFSET+0x004064C,0xffffffff
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1          IPU_MEMORY_OFFSET+0x004064C,0xFF000000
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x004064C,0x000F0000
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1          IPU_MEMORY_OFFSET+0x004064C,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x004064C,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040650
+#define LPM_MEM_DC_RL4_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040650,0x00000000
+#define LPM_MEM_DC_RL4_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040650,0xffffffff
+#define LPM_MEM_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1          IPU_MEMORY_OFFSET+0x0040650,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x0040650,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_2__ADDR                           IPU_MEMORY_OFFSET+0x0040654
+#define LPM_MEM_DC_WR_CH_CONF_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040654,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_2__FULL                           IPU_MEMORY_OFFSET+0x0040654,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_START_TIME_2              IPU_MEMORY_OFFSET+0x0040654,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2            IPU_MEMORY_OFFSET+0x0040654,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2                IPU_MEMORY_OFFSET+0x0040654,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_DISP_ID_2                 IPU_MEMORY_OFFSET+0x0040654,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_DI_ID_2                   IPU_MEMORY_OFFSET+0x0040654,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_2__W_SIZE_2                       IPU_MEMORY_OFFSET+0x0040654,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_2__ADDR                           IPU_MEMORY_OFFSET+0x0040658
+#define LPM_MEM_DC_WR_CH_ADDR_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040658,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_2__FULL                           IPU_MEMORY_OFFSET+0x0040658,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_2__ST_ADDR_2                      IPU_MEMORY_OFFSET+0x0040658,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x004065C
+#define LPM_MEM_DC_RL0_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x004065C,0x00000000
+#define LPM_MEM_DC_RL0_CH_2__FULL                               IPU_MEMORY_OFFSET+0x004065C,0xffffffff
+#define LPM_MEM_DC_RL0_CH_2__COD_NL_START_CHAN_2                IPU_MEMORY_OFFSET+0x004065C,0xFF000000
+#define LPM_MEM_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x004065C,0x000F0000
+#define LPM_MEM_DC_RL0_CH_2__COD_NF_START_CHAN_2                IPU_MEMORY_OFFSET+0x004065C,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x004065C,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040660
+#define LPM_MEM_DC_RL1_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040660,0x00000000
+#define LPM_MEM_DC_RL1_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040660,0xffffffff
+#define LPM_MEM_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2            IPU_MEMORY_OFFSET+0x0040660,0xFF000000
+#define LPM_MEM_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2         IPU_MEMORY_OFFSET+0x0040660,0x000F0000
+#define LPM_MEM_DC_RL1_CH_2__COD_EOF_START_CHAN_2               IPU_MEMORY_OFFSET+0x0040660,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x0040660,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040664
+#define LPM_MEM_DC_RL2_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040664,0x00000000
+#define LPM_MEM_DC_RL2_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040664,0xffffffff
+#define LPM_MEM_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2           IPU_MEMORY_OFFSET+0x0040664,0xFF000000
+#define LPM_MEM_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2        IPU_MEMORY_OFFSET+0x0040664,0x000F0000
+#define LPM_MEM_DC_RL2_CH_2__COD_EOL_START_CHAN_2               IPU_MEMORY_OFFSET+0x0040664,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x0040664,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040668
+#define LPM_MEM_DC_RL3_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040668,0x00000000
+#define LPM_MEM_DC_RL3_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040668,0xffffffff
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2          IPU_MEMORY_OFFSET+0x0040668,0xFF000000
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x0040668,0x000F0000
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2          IPU_MEMORY_OFFSET+0x0040668,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x0040668,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x004066C
+#define LPM_MEM_DC_RL4_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x004066C,0x00000000
+#define LPM_MEM_DC_RL4_CH_2__FULL                               IPU_MEMORY_OFFSET+0x004066C,0xffffffff
+#define LPM_MEM_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2          IPU_MEMORY_OFFSET+0x004066C,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x004066C,0x0000000F
+
+#define LPM_MEM_DC_CMD_CH_CONF_3__ADDR                          IPU_MEMORY_OFFSET+0x0040670
+#define LPM_MEM_DC_CMD_CH_CONF_3__EMPTY                         IPU_MEMORY_OFFSET+0x0040670,0x00000000
+#define LPM_MEM_DC_CMD_CH_CONF_3__FULL                          IPU_MEMORY_OFFSET+0x0040670,0xffffffff
+#define LPM_MEM_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS1_3     IPU_MEMORY_OFFSET+0x0040670,0xFF000000
+#define LPM_MEM_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS0_3     IPU_MEMORY_OFFSET+0x0040670,0x0000FF00
+#define LPM_MEM_DC_CMD_CH_CONF_3__W_SIZE_3                      IPU_MEMORY_OFFSET+0x0040670,0x00000003
+
+#define LPM_MEM_DC_CMD_CH_CONF_4__ADDR                          IPU_MEMORY_OFFSET+0x0040674
+#define LPM_MEM_DC_CMD_CH_CONF_4__EMPTY                         IPU_MEMORY_OFFSET+0x0040674,0x00000000
+#define LPM_MEM_DC_CMD_CH_CONF_4__FULL                          IPU_MEMORY_OFFSET+0x0040674,0xffffffff
+#define LPM_MEM_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS1_4     IPU_MEMORY_OFFSET+0x0040674,0xFF000000
+#define LPM_MEM_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS0_4     IPU_MEMORY_OFFSET+0x0040674,0x0000FF00
+#define LPM_MEM_DC_CMD_CH_CONF_4__W_SIZE_4                      IPU_MEMORY_OFFSET+0x0040674,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF_5__ADDR                           IPU_MEMORY_OFFSET+0x0040678
+#define LPM_MEM_DC_WR_CH_CONF_5__EMPTY                          IPU_MEMORY_OFFSET+0x0040678,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_5__FULL                           IPU_MEMORY_OFFSET+0x0040678,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_START_TIME_5              IPU_MEMORY_OFFSET+0x0040678,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_5__FIELD_MODE_5                   IPU_MEMORY_OFFSET+0x0040678,0x00000200
+#define LPM_MEM_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5            IPU_MEMORY_OFFSET+0x0040678,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5                IPU_MEMORY_OFFSET+0x0040678,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_DISP_ID_5                 IPU_MEMORY_OFFSET+0x0040678,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_DI_ID_5                   IPU_MEMORY_OFFSET+0x0040678,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_5__W_SIZE_5                       IPU_MEMORY_OFFSET+0x0040678,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_5__ADDR                           IPU_MEMORY_OFFSET+0x004067C
+#define LPM_MEM_DC_WR_CH_ADDR_5__EMPTY                          IPU_MEMORY_OFFSET+0x004067C,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_5__FULL                           IPU_MEMORY_OFFSET+0x004067C,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_5__ST_ADDR_5                      IPU_MEMORY_OFFSET+0x004067C,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040680
+#define LPM_MEM_DC_RL0_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040680,0x00000000
+#define LPM_MEM_DC_RL0_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040680,0xffffffff
+#define LPM_MEM_DC_RL0_CH_5__COD_NL_START_CHAN_5                IPU_MEMORY_OFFSET+0x0040680,0xFF000000
+#define LPM_MEM_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5             IPU_MEMORY_OFFSET+0x0040680,0x000F0000
+#define LPM_MEM_DC_RL0_CH_5__COD_NF_START_CHAN_5                IPU_MEMORY_OFFSET+0x0040680,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5             IPU_MEMORY_OFFSET+0x0040680,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040684
+#define LPM_MEM_DC_RL1_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040684,0x00000000
+#define LPM_MEM_DC_RL1_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040684,0xffffffff
+#define LPM_MEM_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5            IPU_MEMORY_OFFSET+0x0040684,0xFF000000
+#define LPM_MEM_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5         IPU_MEMORY_OFFSET+0x0040684,0x000F0000
+#define LPM_MEM_DC_RL1_CH_5__COD_EOF_START_CHAN_5               IPU_MEMORY_OFFSET+0x0040684,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5            IPU_MEMORY_OFFSET+0x0040684,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040688
+#define LPM_MEM_DC_RL2_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040688,0x00000000
+#define LPM_MEM_DC_RL2_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040688,0xffffffff
+#define LPM_MEM_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5           IPU_MEMORY_OFFSET+0x0040688,0xFF000000
+#define LPM_MEM_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5        IPU_MEMORY_OFFSET+0x0040688,0x000F0000
+#define LPM_MEM_DC_RL2_CH_5__COD_EOL_START_CHAN_5               IPU_MEMORY_OFFSET+0x0040688,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5            IPU_MEMORY_OFFSET+0x0040688,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x004068C
+#define LPM_MEM_DC_RL3_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x004068C,0x00000000
+#define LPM_MEM_DC_RL3_CH_5__FULL                               IPU_MEMORY_OFFSET+0x004068C,0xffffffff
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5          IPU_MEMORY_OFFSET+0x004068C,0xFF000000
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x004068C,0x000F0000
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5          IPU_MEMORY_OFFSET+0x004068C,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x004068C,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040690
+#define LPM_MEM_DC_RL4_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040690,0x00000000
+#define LPM_MEM_DC_RL4_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040690,0xffffffff
+#define LPM_MEM_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5          IPU_MEMORY_OFFSET+0x0040690,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x0040690,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_6__ADDR                           IPU_MEMORY_OFFSET+0x0040694
+#define LPM_MEM_DC_WR_CH_CONF_6__EMPTY                          IPU_MEMORY_OFFSET+0x0040694,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_6__FULL                           IPU_MEMORY_OFFSET+0x0040694,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_START_TIME_6              IPU_MEMORY_OFFSET+0x0040694,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6            IPU_MEMORY_OFFSET+0x0040694,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6                IPU_MEMORY_OFFSET+0x0040694,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_DISP_ID_6                 IPU_MEMORY_OFFSET+0x0040694,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_DI_ID_6                   IPU_MEMORY_OFFSET+0x0040694,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_6__W_SIZE_6                       IPU_MEMORY_OFFSET+0x0040694,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_6__ADDR                           IPU_MEMORY_OFFSET+0x0040698
+#define LPM_MEM_DC_WR_CH_ADDR_6__EMPTY                          IPU_MEMORY_OFFSET+0x0040698,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_6__FULL                           IPU_MEMORY_OFFSET+0x0040698,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_6__ST_ADDR_6                      IPU_MEMORY_OFFSET+0x0040698,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x004069C
+#define LPM_MEM_DC_RL0_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x004069C,0x00000000
+#define LPM_MEM_DC_RL0_CH_6__FULL                               IPU_MEMORY_OFFSET+0x004069C,0xffffffff
+#define LPM_MEM_DC_RL0_CH_6__COD_NL_START_CHAN_6                IPU_MEMORY_OFFSET+0x004069C,0xFF000000
+#define LPM_MEM_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x004069C,0x000F0000
+#define LPM_MEM_DC_RL0_CH_6__COD_NF_START_CHAN_6                IPU_MEMORY_OFFSET+0x004069C,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x004069C,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A0
+#define LPM_MEM_DC_RL1_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A0,0x00000000
+#define LPM_MEM_DC_RL1_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A0,0xffffffff
+#define LPM_MEM_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6            IPU_MEMORY_OFFSET+0x00406A0,0xFF000000
+#define LPM_MEM_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6         IPU_MEMORY_OFFSET+0x00406A0,0x000F0000
+#define LPM_MEM_DC_RL1_CH_6__COD_EOF_START_CHAN_6               IPU_MEMORY_OFFSET+0x00406A0,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00406A0,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A4
+#define LPM_MEM_DC_RL2_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A4,0x00000000
+#define LPM_MEM_DC_RL2_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A4,0xffffffff
+#define LPM_MEM_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6           IPU_MEMORY_OFFSET+0x00406A4,0xFF000000
+#define LPM_MEM_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6        IPU_MEMORY_OFFSET+0x00406A4,0x000F0000
+#define LPM_MEM_DC_RL2_CH_6__COD_EOL_START_CHAN_6               IPU_MEMORY_OFFSET+0x00406A4,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00406A4,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A8
+#define LPM_MEM_DC_RL3_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A8,0x00000000
+#define LPM_MEM_DC_RL3_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A8,0xffffffff
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406A8,0xFF000000
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406A8,0x000F0000
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406A8,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406A8,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406AC
+#define LPM_MEM_DC_RL4_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406AC,0x00000000
+#define LPM_MEM_DC_RL4_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406AC,0xffffffff
+#define LPM_MEM_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406AC,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406AC,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF1_8__ADDR                          IPU_MEMORY_OFFSET+0x00406B0
+#define LPM_MEM_DC_WR_CH_CONF1_8__EMPTY                         IPU_MEMORY_OFFSET+0x00406B0,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF1_8__FULL                          IPU_MEMORY_OFFSET+0x00406B0,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF1_8__MCU_DISP_ID_8                 IPU_MEMORY_OFFSET+0x00406B0,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF1_8__CHAN_MASK_DEFAULT_8           IPU_MEMORY_OFFSET+0x00406B0,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF1_8__W_SIZE_8                      IPU_MEMORY_OFFSET+0x00406B0,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF2_8__ADDR                          IPU_MEMORY_OFFSET+0x00406B4
+#define LPM_MEM_DC_WR_CH_CONF2_8__EMPTY                         IPU_MEMORY_OFFSET+0x00406B4,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF2_8__FULL                          IPU_MEMORY_OFFSET+0x00406B4,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF2_8__NEW_ADDR_SPACE_SA_8           IPU_MEMORY_OFFSET+0x00406B4,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL1_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406B8
+#define LPM_MEM_DC_RL1_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406B8,0x00000000
+#define LPM_MEM_DC_RL1_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406B8,0xffffffff
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406B8,0xFF000000
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406B8,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406B8,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406BC
+#define LPM_MEM_DC_RL2_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406BC,0x00000000
+#define LPM_MEM_DC_RL2_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406BC,0xffffffff
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406BC,0xFF000000
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406BC,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406BC,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C0
+#define LPM_MEM_DC_RL3_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C0,0x00000000
+#define LPM_MEM_DC_RL3_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C0,0xffffffff
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406C0,0xFF000000
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406C0,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406C0,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C4
+#define LPM_MEM_DC_RL4_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C4,0x00000000
+#define LPM_MEM_DC_RL4_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C4,0xffffffff
+#define LPM_MEM_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406C4,0xFF000000
+#define LPM_MEM_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406C4,0x0000FF00
+
+#define LPM_MEM_DC_RL5_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C8
+#define LPM_MEM_DC_RL5_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C8,0x00000000
+#define LPM_MEM_DC_RL5_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C8,0xffffffff
+#define LPM_MEM_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406C8,0xFF000000
+#define LPM_MEM_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406C8,0x0000FF00
+
+#define LPM_MEM_DC_RL6_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406CC
+#define LPM_MEM_DC_RL6_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406CC,0x00000000
+#define LPM_MEM_DC_RL6_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406CC,0xffffffff
+#define LPM_MEM_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406CC,0xFF000000
+#define LPM_MEM_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406CC,0x0000FF00
+
+#define LPM_MEM_DC_WR_CH_CONF1_9__ADDR                          IPU_MEMORY_OFFSET+0x00406D0
+#define LPM_MEM_DC_WR_CH_CONF1_9__EMPTY                         IPU_MEMORY_OFFSET+0x00406D0,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF1_9__FULL                          IPU_MEMORY_OFFSET+0x00406D0,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF1_9__MCU_DISP_ID_9                 IPU_MEMORY_OFFSET+0x00406D0,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF1_9__CHAN_MASK_DEFAULT_9           IPU_MEMORY_OFFSET+0x00406D0,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF1_9__W_SIZE_9                      IPU_MEMORY_OFFSET+0x00406D0,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF2_9__ADDR                          IPU_MEMORY_OFFSET+0x00406D4
+#define LPM_MEM_DC_WR_CH_CONF2_9__EMPTY                         IPU_MEMORY_OFFSET+0x00406D4,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF2_9__FULL                          IPU_MEMORY_OFFSET+0x00406D4,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF2_9__NEW_ADDR_SPACE_SA_9           IPU_MEMORY_OFFSET+0x00406D4,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL1_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406D8
+#define LPM_MEM_DC_RL1_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406D8,0x00000000
+#define LPM_MEM_DC_RL1_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406D8,0xffffffff
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406D8,0xFF000000
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406D8,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406D8,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406DC
+#define LPM_MEM_DC_RL2_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406DC,0x00000000
+#define LPM_MEM_DC_RL2_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406DC,0xffffffff
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406DC,0xFF000000
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406DC,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406DC,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E0
+#define LPM_MEM_DC_RL3_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E0,0x00000000
+#define LPM_MEM_DC_RL3_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E0,0xffffffff
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406E0,0xFF000000
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406E0,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406E0,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E4
+#define LPM_MEM_DC_RL4_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E4,0x00000000
+#define LPM_MEM_DC_RL4_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E4,0xffffffff
+#define LPM_MEM_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406E4,0xFF000000
+#define LPM_MEM_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406E4,0x0000FF00
+
+#define LPM_MEM_DC_RL5_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E8
+#define LPM_MEM_DC_RL5_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E8,0x00000000
+#define LPM_MEM_DC_RL5_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E8,0xffffffff
+#define LPM_MEM_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406E8,0xFF000000
+#define LPM_MEM_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406E8,0x0000FF00
+
+#define LPM_MEM_DC_RL6_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406EC
+#define LPM_MEM_DC_RL6_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406EC,0x00000000
+#define LPM_MEM_DC_RL6_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406EC,0xffffffff
+#define LPM_MEM_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406EC,0xFF000000
+#define LPM_MEM_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406EC,0x0000FF00
+
+#define LPM_MEM_DC_GEN__ADDR                                    IPU_MEMORY_OFFSET+0x00406F0
+#define LPM_MEM_DC_GEN__EMPTY                                   IPU_MEMORY_OFFSET+0x00406F0,0x00000000
+#define LPM_MEM_DC_GEN__FULL                                    IPU_MEMORY_OFFSET+0x00406F0,0xffffffff
+#define LPM_MEM_DC_GEN__DC_BK_EN                                IPU_MEMORY_OFFSET+0x00406F0,0x01000000
+#define LPM_MEM_DC_GEN__DC_BKDIV                                IPU_MEMORY_OFFSET+0x00406F0,0x00FF0000
+#define LPM_MEM_DC_GEN__DC_CH5_TYPE                             IPU_MEMORY_OFFSET+0x00406F0,0x00000100
+#define LPM_MEM_DC_GEN__SYNC_PRIORITY_1                         IPU_MEMORY_OFFSET+0x00406F0,0x00000080
+#define LPM_MEM_DC_GEN__SYNC_PRIORITY_5                         IPU_MEMORY_OFFSET+0x00406F0,0x00000040
+#define LPM_MEM_DC_GEN__MASK4CHAN_5                             IPU_MEMORY_OFFSET+0x00406F0,0x00000020
+#define LPM_MEM_DC_GEN__MASK_EN                                 IPU_MEMORY_OFFSET+0x00406F0,0x00000010
+#define LPM_MEM_DC_GEN__SYNC_1_6                                IPU_MEMORY_OFFSET+0x00406F0,0x00000006
+
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR                           IPU_MEMORY_OFFSET+0x00406F4
+#define LPM_MEM_DC_DISP_CONF1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00406F4,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_0__FULL                           IPU_MEMORY_OFFSET+0x00406F4,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_0__DISP_RD_VALUE_PTR_0            IPU_MEMORY_OFFSET+0x00406F4,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_0__MCU_ACC_LB_MASK_0              IPU_MEMORY_OFFSET+0x00406F4,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR_BE_L_INC_0                IPU_MEMORY_OFFSET+0x00406F4,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR_INCREMENT_0               IPU_MEMORY_OFFSET+0x00406F4,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_0__DISP_TYP_0                     IPU_MEMORY_OFFSET+0x00406F4,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR                           IPU_MEMORY_OFFSET+0x00406F8
+#define LPM_MEM_DC_DISP_CONF1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00406F8,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_1__FULL                           IPU_MEMORY_OFFSET+0x00406F8,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_1__DISP_RD_VALUE_PTR_1            IPU_MEMORY_OFFSET+0x00406F8,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_1__MCU_ACC_LB_MASK_1              IPU_MEMORY_OFFSET+0x00406F8,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR_BE_L_INC_1                IPU_MEMORY_OFFSET+0x00406F8,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR_INCREMENT_1               IPU_MEMORY_OFFSET+0x00406F8,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_1__DISP_TYP_1                     IPU_MEMORY_OFFSET+0x00406F8,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR                           IPU_MEMORY_OFFSET+0x00406FC
+#define LPM_MEM_DC_DISP_CONF1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00406FC,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_2__FULL                           IPU_MEMORY_OFFSET+0x00406FC,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_2__DISP_RD_VALUE_PTR_2            IPU_MEMORY_OFFSET+0x00406FC,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_2__MCU_ACC_LB_MASK_2              IPU_MEMORY_OFFSET+0x00406FC,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR_BE_L_INC_2                IPU_MEMORY_OFFSET+0x00406FC,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR_INCREMENT_2               IPU_MEMORY_OFFSET+0x00406FC,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_2__DISP_TYP_2                     IPU_MEMORY_OFFSET+0x00406FC,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR                           IPU_MEMORY_OFFSET+0x0040700
+#define LPM_MEM_DC_DISP_CONF1_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040700,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_3__FULL                           IPU_MEMORY_OFFSET+0x0040700,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_3__DISP_RD_VALUE_PTR_3            IPU_MEMORY_OFFSET+0x0040700,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_3__MCU_ACC_LB_MASK_3              IPU_MEMORY_OFFSET+0x0040700,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR_BE_L_INC_3                IPU_MEMORY_OFFSET+0x0040700,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR_INCREMENT_3               IPU_MEMORY_OFFSET+0x0040700,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_3__DISP_TYP_3                     IPU_MEMORY_OFFSET+0x0040700,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF2_0__ADDR                           IPU_MEMORY_OFFSET+0x0040704
+#define LPM_MEM_DC_DISP_CONF2_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040704,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_0__FULL                           IPU_MEMORY_OFFSET+0x0040704,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_0__SL_0                           IPU_MEMORY_OFFSET+0x0040704,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_1__ADDR                           IPU_MEMORY_OFFSET+0x0040708
+#define LPM_MEM_DC_DISP_CONF2_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040708,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_1__FULL                           IPU_MEMORY_OFFSET+0x0040708,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_1__SL_1                           IPU_MEMORY_OFFSET+0x0040708,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_2__ADDR                           IPU_MEMORY_OFFSET+0x004070C
+#define LPM_MEM_DC_DISP_CONF2_2__EMPTY                          IPU_MEMORY_OFFSET+0x004070C,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_2__FULL                           IPU_MEMORY_OFFSET+0x004070C,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_2__SL_2                           IPU_MEMORY_OFFSET+0x004070C,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_3__ADDR                           IPU_MEMORY_OFFSET+0x0040710
+#define LPM_MEM_DC_DISP_CONF2_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040710,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_3__FULL                           IPU_MEMORY_OFFSET+0x0040710,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_3__SL_3                           IPU_MEMORY_OFFSET+0x0040710,0x1FFFFFFF
+
+#define LPM_MEM_DC_DI0_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x0040714
+#define LPM_MEM_DC_DI0_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040714,0x00000000
+#define LPM_MEM_DC_DI0_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x0040714,0xffffffff
+#define LPM_MEM_DC_DI0_CONF_1__DI_READ_DATA_MASK_0              IPU_MEMORY_OFFSET+0x0040714,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI0_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x0040718
+#define LPM_MEM_DC_DI0_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040718,0x00000000
+#define LPM_MEM_DC_DI0_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x0040718,0xffffffff
+#define LPM_MEM_DC_DI0_CONF_2__DI_READ_DATA_ACK_VALUE_0         IPU_MEMORY_OFFSET+0x0040718,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI1_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x004071C
+#define LPM_MEM_DC_DI1_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x004071C,0x00000000
+#define LPM_MEM_DC_DI1_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x004071C,0xffffffff
+#define LPM_MEM_DC_DI1_CONF_1__DI_READ_DATA_MASK_1              IPU_MEMORY_OFFSET+0x004071C,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI1_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x0040720
+#define LPM_MEM_DC_DI1_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040720,0x00000000
+#define LPM_MEM_DC_DI1_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x0040720,0xffffffff
+#define LPM_MEM_DC_DI1_CONF_2__DI_READ_DATA_ACK_VALUE_1         IPU_MEMORY_OFFSET+0x0040720,0xFFFFFFFF
+
+#define LPM_MEM_DC_MAP_CONF_0__ADDR                             IPU_MEMORY_OFFSET+0x0040724
+#define LPM_MEM_DC_MAP_CONF_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040724,0x00000000
+#define LPM_MEM_DC_MAP_CONF_0__FULL                             IPU_MEMORY_OFFSET+0x0040724,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1             IPU_MEMORY_OFFSET+0x0040724,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1             IPU_MEMORY_OFFSET+0x0040724,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1             IPU_MEMORY_OFFSET+0x0040724,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0             IPU_MEMORY_OFFSET+0x0040724,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0             IPU_MEMORY_OFFSET+0x0040724,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0             IPU_MEMORY_OFFSET+0x0040724,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x0040728
+#define LPM_MEM_DC_MAP_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040728,0x00000000
+#define LPM_MEM_DC_MAP_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x0040728,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3             IPU_MEMORY_OFFSET+0x0040728,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3             IPU_MEMORY_OFFSET+0x0040728,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3             IPU_MEMORY_OFFSET+0x0040728,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2             IPU_MEMORY_OFFSET+0x0040728,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2             IPU_MEMORY_OFFSET+0x0040728,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2             IPU_MEMORY_OFFSET+0x0040728,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x004072C
+#define LPM_MEM_DC_MAP_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x004072C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x004072C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5             IPU_MEMORY_OFFSET+0x004072C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5             IPU_MEMORY_OFFSET+0x004072C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5             IPU_MEMORY_OFFSET+0x004072C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4             IPU_MEMORY_OFFSET+0x004072C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4             IPU_MEMORY_OFFSET+0x004072C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4             IPU_MEMORY_OFFSET+0x004072C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_3__ADDR                             IPU_MEMORY_OFFSET+0x0040730
+#define LPM_MEM_DC_MAP_CONF_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040730,0x00000000
+#define LPM_MEM_DC_MAP_CONF_3__FULL                             IPU_MEMORY_OFFSET+0x0040730,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7             IPU_MEMORY_OFFSET+0x0040730,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7             IPU_MEMORY_OFFSET+0x0040730,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7             IPU_MEMORY_OFFSET+0x0040730,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6             IPU_MEMORY_OFFSET+0x0040730,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6             IPU_MEMORY_OFFSET+0x0040730,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6             IPU_MEMORY_OFFSET+0x0040730,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_4__ADDR                             IPU_MEMORY_OFFSET+0x0040734
+#define LPM_MEM_DC_MAP_CONF_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040734,0x00000000
+#define LPM_MEM_DC_MAP_CONF_4__FULL                             IPU_MEMORY_OFFSET+0x0040734,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9             IPU_MEMORY_OFFSET+0x0040734,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9             IPU_MEMORY_OFFSET+0x0040734,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9             IPU_MEMORY_OFFSET+0x0040734,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8             IPU_MEMORY_OFFSET+0x0040734,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8             IPU_MEMORY_OFFSET+0x0040734,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8             IPU_MEMORY_OFFSET+0x0040734,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_5__ADDR                             IPU_MEMORY_OFFSET+0x0040738
+#define LPM_MEM_DC_MAP_CONF_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040738,0x00000000
+#define LPM_MEM_DC_MAP_CONF_5__FULL                             IPU_MEMORY_OFFSET+0x0040738,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11            IPU_MEMORY_OFFSET+0x0040738,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11            IPU_MEMORY_OFFSET+0x0040738,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11            IPU_MEMORY_OFFSET+0x0040738,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10            IPU_MEMORY_OFFSET+0x0040738,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10            IPU_MEMORY_OFFSET+0x0040738,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10            IPU_MEMORY_OFFSET+0x0040738,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_6__ADDR                             IPU_MEMORY_OFFSET+0x004073C
+#define LPM_MEM_DC_MAP_CONF_6__EMPTY                            IPU_MEMORY_OFFSET+0x004073C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_6__FULL                             IPU_MEMORY_OFFSET+0x004073C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13            IPU_MEMORY_OFFSET+0x004073C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13            IPU_MEMORY_OFFSET+0x004073C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13            IPU_MEMORY_OFFSET+0x004073C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12            IPU_MEMORY_OFFSET+0x004073C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12            IPU_MEMORY_OFFSET+0x004073C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12            IPU_MEMORY_OFFSET+0x004073C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_7__ADDR                             IPU_MEMORY_OFFSET+0x0040740
+#define LPM_MEM_DC_MAP_CONF_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040740,0x00000000
+#define LPM_MEM_DC_MAP_CONF_7__FULL                             IPU_MEMORY_OFFSET+0x0040740,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_15            IPU_MEMORY_OFFSET+0x0040740,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_15            IPU_MEMORY_OFFSET+0x0040740,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_15            IPU_MEMORY_OFFSET+0x0040740,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14            IPU_MEMORY_OFFSET+0x0040740,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14            IPU_MEMORY_OFFSET+0x0040740,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14            IPU_MEMORY_OFFSET+0x0040740,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_8__ADDR                             IPU_MEMORY_OFFSET+0x0040744
+#define LPM_MEM_DC_MAP_CONF_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040744,0x00000000
+#define LPM_MEM_DC_MAP_CONF_8__FULL                             IPU_MEMORY_OFFSET+0x0040744,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_17            IPU_MEMORY_OFFSET+0x0040744,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_17            IPU_MEMORY_OFFSET+0x0040744,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_17            IPU_MEMORY_OFFSET+0x0040744,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_16            IPU_MEMORY_OFFSET+0x0040744,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_16            IPU_MEMORY_OFFSET+0x0040744,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_16            IPU_MEMORY_OFFSET+0x0040744,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_9__ADDR                             IPU_MEMORY_OFFSET+0x0040748
+#define LPM_MEM_DC_MAP_CONF_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040748,0x00000000
+#define LPM_MEM_DC_MAP_CONF_9__FULL                             IPU_MEMORY_OFFSET+0x0040748,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_19            IPU_MEMORY_OFFSET+0x0040748,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_19            IPU_MEMORY_OFFSET+0x0040748,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_19            IPU_MEMORY_OFFSET+0x0040748,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_18            IPU_MEMORY_OFFSET+0x0040748,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_18            IPU_MEMORY_OFFSET+0x0040748,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_18            IPU_MEMORY_OFFSET+0x0040748,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_10__ADDR                            IPU_MEMORY_OFFSET+0x004074C
+#define LPM_MEM_DC_MAP_CONF_10__EMPTY                           IPU_MEMORY_OFFSET+0x004074C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_10__FULL                            IPU_MEMORY_OFFSET+0x004074C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_21           IPU_MEMORY_OFFSET+0x004074C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_21           IPU_MEMORY_OFFSET+0x004074C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_21           IPU_MEMORY_OFFSET+0x004074C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_20           IPU_MEMORY_OFFSET+0x004074C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_20           IPU_MEMORY_OFFSET+0x004074C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_20           IPU_MEMORY_OFFSET+0x004074C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_11__ADDR                            IPU_MEMORY_OFFSET+0x0040750
+#define LPM_MEM_DC_MAP_CONF_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040750,0x00000000
+#define LPM_MEM_DC_MAP_CONF_11__FULL                            IPU_MEMORY_OFFSET+0x0040750,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_23           IPU_MEMORY_OFFSET+0x0040750,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_23           IPU_MEMORY_OFFSET+0x0040750,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_23           IPU_MEMORY_OFFSET+0x0040750,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_22           IPU_MEMORY_OFFSET+0x0040750,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_22           IPU_MEMORY_OFFSET+0x0040750,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_22           IPU_MEMORY_OFFSET+0x0040750,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_12__ADDR                            IPU_MEMORY_OFFSET+0x0040754
+#define LPM_MEM_DC_MAP_CONF_12__EMPTY                           IPU_MEMORY_OFFSET+0x0040754,0x00000000
+#define LPM_MEM_DC_MAP_CONF_12__FULL                            IPU_MEMORY_OFFSET+0x0040754,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_25           IPU_MEMORY_OFFSET+0x0040754,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_25           IPU_MEMORY_OFFSET+0x0040754,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_25           IPU_MEMORY_OFFSET+0x0040754,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_24           IPU_MEMORY_OFFSET+0x0040754,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_24           IPU_MEMORY_OFFSET+0x0040754,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_24           IPU_MEMORY_OFFSET+0x0040754,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_13__ADDR                            IPU_MEMORY_OFFSET+0x0040758
+#define LPM_MEM_DC_MAP_CONF_13__EMPTY                           IPU_MEMORY_OFFSET+0x0040758,0x00000000
+#define LPM_MEM_DC_MAP_CONF_13__FULL                            IPU_MEMORY_OFFSET+0x0040758,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_27           IPU_MEMORY_OFFSET+0x0040758,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_27           IPU_MEMORY_OFFSET+0x0040758,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_27           IPU_MEMORY_OFFSET+0x0040758,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_26           IPU_MEMORY_OFFSET+0x0040758,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_26           IPU_MEMORY_OFFSET+0x0040758,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_26           IPU_MEMORY_OFFSET+0x0040758,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_14__ADDR                            IPU_MEMORY_OFFSET+0x004075C
+#define LPM_MEM_DC_MAP_CONF_14__EMPTY                           IPU_MEMORY_OFFSET+0x004075C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_14__FULL                            IPU_MEMORY_OFFSET+0x004075C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_29           IPU_MEMORY_OFFSET+0x004075C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_29           IPU_MEMORY_OFFSET+0x004075C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_29           IPU_MEMORY_OFFSET+0x004075C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_28           IPU_MEMORY_OFFSET+0x004075C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_28           IPU_MEMORY_OFFSET+0x004075C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_28           IPU_MEMORY_OFFSET+0x004075C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_15__ADDR                            IPU_MEMORY_OFFSET+0x0040760
+#define LPM_MEM_DC_MAP_CONF_15__EMPTY                           IPU_MEMORY_OFFSET+0x0040760,0x00000000
+#define LPM_MEM_DC_MAP_CONF_15__FULL                            IPU_MEMORY_OFFSET+0x0040760,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_15__MD_OFFSET_1                     IPU_MEMORY_OFFSET+0x0040760,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_15__MD_MASK_1                       IPU_MEMORY_OFFSET+0x0040760,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_15__MD_OFFSET_0                     IPU_MEMORY_OFFSET+0x0040760,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_15__MD_MASK_0                       IPU_MEMORY_OFFSET+0x0040760,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_16__ADDR                            IPU_MEMORY_OFFSET+0x0040764
+#define LPM_MEM_DC_MAP_CONF_16__EMPTY                           IPU_MEMORY_OFFSET+0x0040764,0x00000000
+#define LPM_MEM_DC_MAP_CONF_16__FULL                            IPU_MEMORY_OFFSET+0x0040764,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_16__MD_OFFSET_3                     IPU_MEMORY_OFFSET+0x0040764,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_16__MD_MASK_3                       IPU_MEMORY_OFFSET+0x0040764,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_16__MD_OFFSET_2                     IPU_MEMORY_OFFSET+0x0040764,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_16__MD_MASK_2                       IPU_MEMORY_OFFSET+0x0040764,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_17__ADDR                            IPU_MEMORY_OFFSET+0x0040768
+#define LPM_MEM_DC_MAP_CONF_17__EMPTY                           IPU_MEMORY_OFFSET+0x0040768,0x00000000
+#define LPM_MEM_DC_MAP_CONF_17__FULL                            IPU_MEMORY_OFFSET+0x0040768,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_17__MD_OFFSET_5                     IPU_MEMORY_OFFSET+0x0040768,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_17__MD_MASK_5                       IPU_MEMORY_OFFSET+0x0040768,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_17__MD_OFFSET_4                     IPU_MEMORY_OFFSET+0x0040768,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_17__MD_MASK_4                       IPU_MEMORY_OFFSET+0x0040768,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_18__ADDR                            IPU_MEMORY_OFFSET+0x004076C
+#define LPM_MEM_DC_MAP_CONF_18__EMPTY                           IPU_MEMORY_OFFSET+0x004076C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_18__FULL                            IPU_MEMORY_OFFSET+0x004076C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_18__MD_OFFSET_7                     IPU_MEMORY_OFFSET+0x004076C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_18__MD_MASK_7                       IPU_MEMORY_OFFSET+0x004076C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_18__MD_OFFSET_6                     IPU_MEMORY_OFFSET+0x004076C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_18__MD_MASK_6                       IPU_MEMORY_OFFSET+0x004076C,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_19__ADDR                            IPU_MEMORY_OFFSET+0x0040770
+#define LPM_MEM_DC_MAP_CONF_19__EMPTY                           IPU_MEMORY_OFFSET+0x0040770,0x00000000
+#define LPM_MEM_DC_MAP_CONF_19__FULL                            IPU_MEMORY_OFFSET+0x0040770,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_19__MD_OFFSET_9                     IPU_MEMORY_OFFSET+0x0040770,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_19__MD_MASK_9                       IPU_MEMORY_OFFSET+0x0040770,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_19__MD_OFFSET_8                     IPU_MEMORY_OFFSET+0x0040770,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_19__MD_MASK_8                       IPU_MEMORY_OFFSET+0x0040770,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_20__ADDR                            IPU_MEMORY_OFFSET+0x0040774
+#define LPM_MEM_DC_MAP_CONF_20__EMPTY                           IPU_MEMORY_OFFSET+0x0040774,0x00000000
+#define LPM_MEM_DC_MAP_CONF_20__FULL                            IPU_MEMORY_OFFSET+0x0040774,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_20__MD_OFFSET_11                    IPU_MEMORY_OFFSET+0x0040774,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_20__MD_MASK_11                      IPU_MEMORY_OFFSET+0x0040774,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_20__MD_OFFSET_10                    IPU_MEMORY_OFFSET+0x0040774,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_20__MD_MASK_10                      IPU_MEMORY_OFFSET+0x0040774,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_21__ADDR                            IPU_MEMORY_OFFSET+0x0040778
+#define LPM_MEM_DC_MAP_CONF_21__EMPTY                           IPU_MEMORY_OFFSET+0x0040778,0x00000000
+#define LPM_MEM_DC_MAP_CONF_21__FULL                            IPU_MEMORY_OFFSET+0x0040778,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_21__MD_OFFSET_13                    IPU_MEMORY_OFFSET+0x0040778,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_21__MD_MASK_13                      IPU_MEMORY_OFFSET+0x0040778,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_21__MD_OFFSET_12                    IPU_MEMORY_OFFSET+0x0040778,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_21__MD_MASK_12                      IPU_MEMORY_OFFSET+0x0040778,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_22__ADDR                            IPU_MEMORY_OFFSET+0x004077C
+#define LPM_MEM_DC_MAP_CONF_22__EMPTY                           IPU_MEMORY_OFFSET+0x004077C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_22__FULL                            IPU_MEMORY_OFFSET+0x004077C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_22__MD_OFFSET_15                    IPU_MEMORY_OFFSET+0x004077C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_22__MD_MASK_15                      IPU_MEMORY_OFFSET+0x004077C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_22__MD_OFFSET_14                    IPU_MEMORY_OFFSET+0x004077C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_22__MD_MASK_14                      IPU_MEMORY_OFFSET+0x004077C,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_23__ADDR                            IPU_MEMORY_OFFSET+0x0040780
+#define LPM_MEM_DC_MAP_CONF_23__EMPTY                           IPU_MEMORY_OFFSET+0x0040780,0x00000000
+#define LPM_MEM_DC_MAP_CONF_23__FULL                            IPU_MEMORY_OFFSET+0x0040780,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_23__MD_OFFSET_17                    IPU_MEMORY_OFFSET+0x0040780,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_23__MD_MASK_17                      IPU_MEMORY_OFFSET+0x0040780,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_23__MD_OFFSET_16                    IPU_MEMORY_OFFSET+0x0040780,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_23__MD_MASK_16                      IPU_MEMORY_OFFSET+0x0040780,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_24__ADDR                            IPU_MEMORY_OFFSET+0x0040784
+#define LPM_MEM_DC_MAP_CONF_24__EMPTY                           IPU_MEMORY_OFFSET+0x0040784,0x00000000
+#define LPM_MEM_DC_MAP_CONF_24__FULL                            IPU_MEMORY_OFFSET+0x0040784,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_24__MD_OFFSET_19                    IPU_MEMORY_OFFSET+0x0040784,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_24__MD_MASK_19                      IPU_MEMORY_OFFSET+0x0040784,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_24__MD_OFFSET_18                    IPU_MEMORY_OFFSET+0x0040784,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_24__MD_MASK_18                      IPU_MEMORY_OFFSET+0x0040784,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_25__ADDR                            IPU_MEMORY_OFFSET+0x0040788
+#define LPM_MEM_DC_MAP_CONF_25__EMPTY                           IPU_MEMORY_OFFSET+0x0040788,0x00000000
+#define LPM_MEM_DC_MAP_CONF_25__FULL                            IPU_MEMORY_OFFSET+0x0040788,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_25__MD_OFFSET_21                    IPU_MEMORY_OFFSET+0x0040788,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_25__MD_MASK_21                      IPU_MEMORY_OFFSET+0x0040788,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_25__MD_OFFSET_20                    IPU_MEMORY_OFFSET+0x0040788,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_25__MD_MASK_20                      IPU_MEMORY_OFFSET+0x0040788,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_26__ADDR                            IPU_MEMORY_OFFSET+0x004078C
+#define LPM_MEM_DC_MAP_CONF_26__EMPTY                           IPU_MEMORY_OFFSET+0x004078C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_26__FULL                            IPU_MEMORY_OFFSET+0x004078C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_26__MD_OFFSET_23                    IPU_MEMORY_OFFSET+0x004078C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_26__MD_MASK_23                      IPU_MEMORY_OFFSET+0x004078C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_26__MD_OFFSET_22                    IPU_MEMORY_OFFSET+0x004078C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_26__MD_MASK_22                      IPU_MEMORY_OFFSET+0x004078C,0x000000FF
+
+#define LPM_MEM_DC_UGDE0_0__ADDR                                IPU_MEMORY_OFFSET+0x0040790
+#define LPM_MEM_DC_UGDE0_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040790,0x00000000
+#define LPM_MEM_DC_UGDE0_0__FULL                                IPU_MEMORY_OFFSET+0x0040790,0xffffffff
+#define LPM_MEM_DC_UGDE0_0__NF_NL_0                             IPU_MEMORY_OFFSET+0x0040790,0x18000000
+#define LPM_MEM_DC_UGDE0_0__AUTORESTART_0                       IPU_MEMORY_OFFSET+0x0040790,0x04000000
+#define LPM_MEM_DC_UGDE0_0__ODD_EN_0                            IPU_MEMORY_OFFSET+0x0040790,0x02000000
+#define LPM_MEM_DC_UGDE0_0__COD_ODD_START_0                     IPU_MEMORY_OFFSET+0x0040790,0x00FF0000
+#define LPM_MEM_DC_UGDE0_0__COD_EV_START_0                      IPU_MEMORY_OFFSET+0x0040790,0x0000FF00
+#define LPM_MEM_DC_UGDE0_0__COD_EV_PRIORITY_0                   IPU_MEMORY_OFFSET+0x0040790,0x00000078
+#define LPM_MEM_DC_UGDE0_0__ID_CODED_0                          IPU_MEMORY_OFFSET+0x0040790,0x00000007
+
+#define LPM_MEM_DC_UGDE0_1__ADDR                                IPU_MEMORY_OFFSET+0x0040794
+#define LPM_MEM_DC_UGDE0_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040794,0x00000000
+#define LPM_MEM_DC_UGDE0_1__FULL                                IPU_MEMORY_OFFSET+0x0040794,0xffffffff
+#define LPM_MEM_DC_UGDE0_1__STEP_0                              IPU_MEMORY_OFFSET+0x0040794,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE0_2__ADDR                                IPU_MEMORY_OFFSET+0x0040798
+#define LPM_MEM_DC_UGDE0_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040798,0x00000000
+#define LPM_MEM_DC_UGDE0_2__FULL                                IPU_MEMORY_OFFSET+0x0040798,0xffffffff
+#define LPM_MEM_DC_UGDE0_2__OFFSET_DT_0                         IPU_MEMORY_OFFSET+0x0040798,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE0_3__ADDR                                IPU_MEMORY_OFFSET+0x004079C
+#define LPM_MEM_DC_UGDE0_3__EMPTY                               IPU_MEMORY_OFFSET+0x004079C,0x00000000
+#define LPM_MEM_DC_UGDE0_3__FULL                                IPU_MEMORY_OFFSET+0x004079C,0xffffffff
+#define LPM_MEM_DC_UGDE0_3__STEP_REPEAT_0                       IPU_MEMORY_OFFSET+0x004079C,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_0__ADDR                                IPU_MEMORY_OFFSET+0x00407A0
+#define LPM_MEM_DC_UGDE1_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407A0,0x00000000
+#define LPM_MEM_DC_UGDE1_0__FULL                                IPU_MEMORY_OFFSET+0x00407A0,0xffffffff
+#define LPM_MEM_DC_UGDE1_0__NF_NL_1                             IPU_MEMORY_OFFSET+0x00407A0,0x18000000
+#define LPM_MEM_DC_UGDE1_0__AUTORESTART_1                       IPU_MEMORY_OFFSET+0x00407A0,0x04000000
+#define LPM_MEM_DC_UGDE1_0__ODD_EN_1                            IPU_MEMORY_OFFSET+0x00407A0,0x02000000
+#define LPM_MEM_DC_UGDE1_0__COD_ODD_START_1                     IPU_MEMORY_OFFSET+0x00407A0,0x00FF0000
+#define LPM_MEM_DC_UGDE1_0__COD_EV_START_1                      IPU_MEMORY_OFFSET+0x00407A0,0x00007F80
+#define LPM_MEM_DC_UGDE1_0__COD_EV_PRIORITY_1                   IPU_MEMORY_OFFSET+0x00407A0,0x00000078
+#define LPM_MEM_DC_UGDE1_0__ID_CODED_1                          IPU_MEMORY_OFFSET+0x00407A0,0x00000007
+
+#define LPM_MEM_DC_UGDE1_1__ADDR                                IPU_MEMORY_OFFSET+0x00407A4
+#define LPM_MEM_DC_UGDE1_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407A4,0x00000000
+#define LPM_MEM_DC_UGDE1_1__FULL                                IPU_MEMORY_OFFSET+0x00407A4,0xffffffff
+#define LPM_MEM_DC_UGDE1_1__STEP_1                              IPU_MEMORY_OFFSET+0x00407A4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_2__ADDR                                IPU_MEMORY_OFFSET+0x00407A8
+#define LPM_MEM_DC_UGDE1_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407A8,0x00000000
+#define LPM_MEM_DC_UGDE1_2__FULL                                IPU_MEMORY_OFFSET+0x00407A8,0xffffffff
+#define LPM_MEM_DC_UGDE1_2__OFFSET_DT_1                         IPU_MEMORY_OFFSET+0x00407A8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_3__ADDR                                IPU_MEMORY_OFFSET+0x00407AC
+#define LPM_MEM_DC_UGDE1_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407AC,0x00000000
+#define LPM_MEM_DC_UGDE1_3__FULL                                IPU_MEMORY_OFFSET+0x00407AC,0xffffffff
+#define LPM_MEM_DC_UGDE1_3__STEP_REPEAT_1                       IPU_MEMORY_OFFSET+0x00407AC,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_0__ADDR                                IPU_MEMORY_OFFSET+0x00407B0
+#define LPM_MEM_DC_UGDE2_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407B0,0x00000000
+#define LPM_MEM_DC_UGDE2_0__FULL                                IPU_MEMORY_OFFSET+0x00407B0,0xffffffff
+#define LPM_MEM_DC_UGDE2_0__NF_NL_2                             IPU_MEMORY_OFFSET+0x00407B0,0x18000000
+#define LPM_MEM_DC_UGDE2_0__AUTORESTART_2                       IPU_MEMORY_OFFSET+0x00407B0,0x04000000
+#define LPM_MEM_DC_UGDE2_0__ODD_EN_2                            IPU_MEMORY_OFFSET+0x00407B0,0x02000000
+#define LPM_MEM_DC_UGDE2_0__COD_ODD_START_2                     IPU_MEMORY_OFFSET+0x00407B0,0x00FF0000
+#define LPM_MEM_DC_UGDE2_0__COD_EV_START_2                      IPU_MEMORY_OFFSET+0x00407B0,0x00007F80
+#define LPM_MEM_DC_UGDE2_0__COD_EV_PRIORITY_2                   IPU_MEMORY_OFFSET+0x00407B0,0x00000078
+#define LPM_MEM_DC_UGDE2_0__ID_CODED_2                          IPU_MEMORY_OFFSET+0x00407B0,0x00000007
+
+#define LPM_MEM_DC_UGDE2_1__ADDR                                IPU_MEMORY_OFFSET+0x00407B4
+#define LPM_MEM_DC_UGDE2_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407B4,0x00000000
+#define LPM_MEM_DC_UGDE2_1__FULL                                IPU_MEMORY_OFFSET+0x00407B4,0xffffffff
+#define LPM_MEM_DC_UGDE2_1__STEP_2                              IPU_MEMORY_OFFSET+0x00407B4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_2__ADDR                                IPU_MEMORY_OFFSET+0x00407B8
+#define LPM_MEM_DC_UGDE2_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407B8,0x00000000
+#define LPM_MEM_DC_UGDE2_2__FULL                                IPU_MEMORY_OFFSET+0x00407B8,0xffffffff
+#define LPM_MEM_DC_UGDE2_2__OFFSET_DT_2                         IPU_MEMORY_OFFSET+0x00407B8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_3__ADDR                                IPU_MEMORY_OFFSET+0x00407BC
+#define LPM_MEM_DC_UGDE2_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407BC,0x00000000
+#define LPM_MEM_DC_UGDE2_3__FULL                                IPU_MEMORY_OFFSET+0x00407BC,0xffffffff
+#define LPM_MEM_DC_UGDE2_3__STEP_REPEAT_2                       IPU_MEMORY_OFFSET+0x00407BC,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_0__ADDR                                IPU_MEMORY_OFFSET+0x00407C0
+#define LPM_MEM_DC_UGDE3_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407C0,0x00000000
+#define LPM_MEM_DC_UGDE3_0__FULL                                IPU_MEMORY_OFFSET+0x00407C0,0xffffffff
+#define LPM_MEM_DC_UGDE3_0__NF_NL_3                             IPU_MEMORY_OFFSET+0x00407C0,0x18000000
+#define LPM_MEM_DC_UGDE3_0__AUTORESTART_3                       IPU_MEMORY_OFFSET+0x00407C0,0x04000000
+#define LPM_MEM_DC_UGDE3_0__ODD_EN_3                            IPU_MEMORY_OFFSET+0x00407C0,0x02000000
+#define LPM_MEM_DC_UGDE3_0__COD_ODD_START_3                     IPU_MEMORY_OFFSET+0x00407C0,0x00FF0000
+#define LPM_MEM_DC_UGDE3_0__COD_EV_START_3                      IPU_MEMORY_OFFSET+0x00407C0,0x00007F80
+#define LPM_MEM_DC_UGDE3_0__COD_EV_PRIORITY_3                   IPU_MEMORY_OFFSET+0x00407C0,0x00000078
+#define LPM_MEM_DC_UGDE3_0__ID_CODED_3                          IPU_MEMORY_OFFSET+0x00407C0,0x00000007
+
+#define LPM_MEM_DC_UGDE3_1__ADDR                                IPU_MEMORY_OFFSET+0x00407C4
+#define LPM_MEM_DC_UGDE3_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407C4,0x00000000
+#define LPM_MEM_DC_UGDE3_1__FULL                                IPU_MEMORY_OFFSET+0x00407C4,0xffffffff
+#define LPM_MEM_DC_UGDE3_1__STEP_3                              IPU_MEMORY_OFFSET+0x00407C4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_2__ADDR                                IPU_MEMORY_OFFSET+0x00407C8
+#define LPM_MEM_DC_UGDE3_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407C8,0x00000000
+#define LPM_MEM_DC_UGDE3_2__FULL                                IPU_MEMORY_OFFSET+0x00407C8,0xffffffff
+#define LPM_MEM_DC_UGDE3_2__OFFSET_DT_3                         IPU_MEMORY_OFFSET+0x00407C8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_3__ADDR                                IPU_MEMORY_OFFSET+0x00407CC
+#define LPM_MEM_DC_UGDE3_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407CC,0x00000000
+#define LPM_MEM_DC_UGDE3_3__FULL                                IPU_MEMORY_OFFSET+0x00407CC,0xffffffff
+#define LPM_MEM_DC_UGDE3_3__STEP_REPEAT_3                       IPU_MEMORY_OFFSET+0x00407CC,0x1FFFFFFF
+
+#define LPM_MEM_DC_LLA0__ADDR                                   IPU_MEMORY_OFFSET+0x00407D0
+#define LPM_MEM_DC_LLA0__EMPTY                                  IPU_MEMORY_OFFSET+0x00407D0,0x00000000
+#define LPM_MEM_DC_LLA0__FULL                                   IPU_MEMORY_OFFSET+0x00407D0,0xffffffff
+#define LPM_MEM_DC_LLA0__MCU_RS_3_0                             IPU_MEMORY_OFFSET+0x00407D0,0xFF000000
+#define LPM_MEM_DC_LLA0__MCU_RS_2_0                             IPU_MEMORY_OFFSET+0x00407D0,0x00FF0000
+#define LPM_MEM_DC_LLA0__MCU_RS_1_0                             IPU_MEMORY_OFFSET+0x00407D0,0x0000FF00
+#define LPM_MEM_DC_LLA0__MCU_RS_0_0                             IPU_MEMORY_OFFSET+0x00407D0,0x000000FF
+
+#define LPM_MEM_DC_LLA1__ADDR                                   IPU_MEMORY_OFFSET+0x00407D4
+#define LPM_MEM_DC_LLA1__EMPTY                                  IPU_MEMORY_OFFSET+0x00407D4,0x00000000
+#define LPM_MEM_DC_LLA1__FULL                                   IPU_MEMORY_OFFSET+0x00407D4,0xffffffff
+#define LPM_MEM_DC_LLA1__MCU_RS_3_1                             IPU_MEMORY_OFFSET+0x00407D4,0xFF000000
+#define LPM_MEM_DC_LLA1__MCU_RS_2_1                             IPU_MEMORY_OFFSET+0x00407D4,0x00FF0000
+#define LPM_MEM_DC_LLA1__MCU_RS_1_1                             IPU_MEMORY_OFFSET+0x00407D4,0x0000FF00
+#define LPM_MEM_DC_LLA1__MCU_RS_0_1                             IPU_MEMORY_OFFSET+0x00407D4,0x000000FF
+
+#define LPM_MEM_DC_R_LLA0__ADDR                                 IPU_MEMORY_OFFSET+0x00407D8
+#define LPM_MEM_DC_R_LLA0__EMPTY                                IPU_MEMORY_OFFSET+0x00407D8,0x00000000
+#define LPM_MEM_DC_R_LLA0__FULL                                 IPU_MEMORY_OFFSET+0x00407D8,0xffffffff
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_3_0                         IPU_MEMORY_OFFSET+0x00407D8,0xFF000000
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_2_0                         IPU_MEMORY_OFFSET+0x00407D8,0x00FF0000
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_1_0                         IPU_MEMORY_OFFSET+0x00407D8,0x0000FF00
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_0_0                         IPU_MEMORY_OFFSET+0x00407D8,0x000000FF
+
+#define LPM_MEM_DC_R_LLA1__ADDR                                 IPU_MEMORY_OFFSET+0x00407DC
+#define LPM_MEM_DC_R_LLA1__EMPTY                                IPU_MEMORY_OFFSET+0x00407DC,0x00000000
+#define LPM_MEM_DC_R_LLA1__FULL                                 IPU_MEMORY_OFFSET+0x00407DC,0xffffffff
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_3_1                         IPU_MEMORY_OFFSET+0x00407DC,0xFF000000
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_2_1                         IPU_MEMORY_OFFSET+0x00407DC,0x00FF0000
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_1_1                         IPU_MEMORY_OFFSET+0x00407DC,0x0000FF00
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_0_1                         IPU_MEMORY_OFFSET+0x00407DC,0x000000FF
+
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__ADDR                       IPU_MEMORY_OFFSET+0x00407E0
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__EMPTY                      IPU_MEMORY_OFFSET+0x00407E0,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__FULL                       IPU_MEMORY_OFFSET+0x00407E0,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__ST_ADDR_5_ALT              IPU_MEMORY_OFFSET+0x00407E0,0x1FFFFFFF
+
+#define LPM_MEM_DMFC_RD_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x00405FC
+#define LPM_MEM_DMFC_RD_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x00405FC,0x00000000
+#define LPM_MEM_DMFC_RD_CHAN__FULL                              IPU_MEMORY_OFFSET+0x00405FC,0xffffffff
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_PPW_C                        IPU_MEMORY_OFFSET+0x00405FC,0x03000000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_CLR_0                     IPU_MEMORY_OFFSET+0x00405FC,0x00E00000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_SET_0                     IPU_MEMORY_OFFSET+0x00405FC,0x001C0000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_EN_0                      IPU_MEMORY_OFFSET+0x00405FC,0x00020000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_BURST_SIZE_0                 IPU_MEMORY_OFFSET+0x00405FC,0x000000C0
+
+#define LPM_MEM_DMFC_WR_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x0040600
+#define LPM_MEM_DMFC_WR_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x0040600,0x00000000
+#define LPM_MEM_DMFC_WR_CHAN__FULL                              IPU_MEMORY_OFFSET+0x0040600,0xffffffff
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_2C                IPU_MEMORY_OFFSET+0x0040600,0xC0000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2C                 IPU_MEMORY_OFFSET+0x0040600,0x38000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_2C                   IPU_MEMORY_OFFSET+0x0040600,0x07000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_1C                IPU_MEMORY_OFFSET+0x0040600,0x00C00000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1C                 IPU_MEMORY_OFFSET+0x0040600,0x00380000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_1C                   IPU_MEMORY_OFFSET+0x0040600,0x00070000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_2                 IPU_MEMORY_OFFSET+0x0040600,0x0000C000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2                  IPU_MEMORY_OFFSET+0x0040600,0x00003800
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_2                    IPU_MEMORY_OFFSET+0x0040600,0x00000700
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_1                 IPU_MEMORY_OFFSET+0x0040600,0x000000C0
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1                  IPU_MEMORY_OFFSET+0x0040600,0x00000038
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_1                    IPU_MEMORY_OFFSET+0x0040600,0x00000007
+
+#define LPM_MEM_DMFC_WR_CHAN_DEF__ADDR                          IPU_MEMORY_OFFSET+0x0040604
+#define LPM_MEM_DMFC_WR_CHAN_DEF__EMPTY                         IPU_MEMORY_OFFSET+0x0040604,0x00000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__FULL                          IPU_MEMORY_OFFSET+0x0040604,0xffffffff
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2C                IPU_MEMORY_OFFSET+0x0040604,0xE0000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2C                IPU_MEMORY_OFFSET+0x0040604,0x1C000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2C                 IPU_MEMORY_OFFSET+0x0040604,0x02000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1C                IPU_MEMORY_OFFSET+0x0040604,0x00E00000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1C                IPU_MEMORY_OFFSET+0x0040604,0x001C0000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1C                 IPU_MEMORY_OFFSET+0x0040604,0x00020000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2                 IPU_MEMORY_OFFSET+0x0040604,0x0000E000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2                 IPU_MEMORY_OFFSET+0x0040604,0x00001C00
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2                  IPU_MEMORY_OFFSET+0x0040604,0x00000200
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1                 IPU_MEMORY_OFFSET+0x0040604,0x000000E0
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1                 IPU_MEMORY_OFFSET+0x0040604,0x0000001C
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1                  IPU_MEMORY_OFFSET+0x0040604,0x00000002
+
+#define LPM_MEM_DMFC_DP_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x0040608
+#define LPM_MEM_DMFC_DP_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x0040608,0x00000000
+#define LPM_MEM_DMFC_DP_CHAN__FULL                              IPU_MEMORY_OFFSET+0x0040608,0xffffffff
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_6F                IPU_MEMORY_OFFSET+0x0040608,0xC0000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6F                 IPU_MEMORY_OFFSET+0x0040608,0x38000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_6F                   IPU_MEMORY_OFFSET+0x0040608,0x07000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_6B                IPU_MEMORY_OFFSET+0x0040608,0x00C00000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6B                 IPU_MEMORY_OFFSET+0x0040608,0x00380000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_6B                   IPU_MEMORY_OFFSET+0x0040608,0x00070000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_5F                IPU_MEMORY_OFFSET+0x0040608,0x0000C000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5F                 IPU_MEMORY_OFFSET+0x0040608,0x00003800
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_5F                   IPU_MEMORY_OFFSET+0x0040608,0x00000700
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_5B                IPU_MEMORY_OFFSET+0x0040608,0x000000C0
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5B                 IPU_MEMORY_OFFSET+0x0040608,0x00000038
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_5B                   IPU_MEMORY_OFFSET+0x0040608,0x00000007
+
+#define LPM_MEM_DMFC_DP_CHAN_DEF__ADDR                          IPU_MEMORY_OFFSET+0x004060C
+#define LPM_MEM_DMFC_DP_CHAN_DEF__EMPTY                         IPU_MEMORY_OFFSET+0x004060C,0x00000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__FULL                          IPU_MEMORY_OFFSET+0x004060C,0xffffffff
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6F                IPU_MEMORY_OFFSET+0x004060C,0xE0000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6F                IPU_MEMORY_OFFSET+0x004060C,0x1C000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6F                 IPU_MEMORY_OFFSET+0x004060C,0x02000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6B                IPU_MEMORY_OFFSET+0x004060C,0x00E00000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6B                IPU_MEMORY_OFFSET+0x004060C,0x001C0000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6B                 IPU_MEMORY_OFFSET+0x004060C,0x00020000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5F                IPU_MEMORY_OFFSET+0x004060C,0x0000E000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5F                IPU_MEMORY_OFFSET+0x004060C,0x00001C00
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5F                 IPU_MEMORY_OFFSET+0x004060C,0x00000200
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5B                IPU_MEMORY_OFFSET+0x004060C,0x000000E0
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5B                IPU_MEMORY_OFFSET+0x004060C,0x0000001C
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5B                 IPU_MEMORY_OFFSET+0x004060C,0x00000002
+
+#define LPM_MEM_DMFC_GENERAL1__ADDR                             IPU_MEMORY_OFFSET+0x0040610
+#define LPM_MEM_DMFC_GENERAL1__EMPTY                            IPU_MEMORY_OFFSET+0x0040610,0x00000000
+#define LPM_MEM_DMFC_GENERAL1__FULL                             IPU_MEMORY_OFFSET+0x0040610,0xffffffff
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_9                       IPU_MEMORY_OFFSET+0x0040610,0x01000000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_6F                      IPU_MEMORY_OFFSET+0x0040610,0x00800000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_6B                      IPU_MEMORY_OFFSET+0x0040610,0x00400000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_5F                      IPU_MEMORY_OFFSET+0x0040610,0x00200000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_5B                      IPU_MEMORY_OFFSET+0x0040610,0x00100000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_4                       IPU_MEMORY_OFFSET+0x0040610,0x00080000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_3                       IPU_MEMORY_OFFSET+0x0040610,0x00040000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_2                       IPU_MEMORY_OFFSET+0x0040610,0x00020000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_1                       IPU_MEMORY_OFFSET+0x0040610,0x00010000
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_CLR_9                    IPU_MEMORY_OFFSET+0x0040610,0x0000E000
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_SET_9                    IPU_MEMORY_OFFSET+0x0040610,0x00001C00
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_EN_9                     IPU_MEMORY_OFFSET+0x0040610,0x00000200
+#define LPM_MEM_DMFC_GENERAL1__DMFC_BURST_SIZE_9                IPU_MEMORY_OFFSET+0x0040610,0x00000060
+#define LPM_MEM_DMFC_GENERAL1__DMFC_DCDP_SYNC_PR                IPU_MEMORY_OFFSET+0x0040610,0x00000003
+
+#define LPM_MEM_DMFC_GENERAL2__ADDR                             IPU_MEMORY_OFFSET+0x0040614
+#define LPM_MEM_DMFC_GENERAL2__EMPTY                            IPU_MEMORY_OFFSET+0x0040614,0x00000000
+#define LPM_MEM_DMFC_GENERAL2__FULL                             IPU_MEMORY_OFFSET+0x0040614,0xffffffff
+#define LPM_MEM_DMFC_GENERAL2__DMFC_FRAME_HEIGHT_RD             IPU_MEMORY_OFFSET+0x0040614,0x1FFF0000
+#define LPM_MEM_DMFC_GENERAL2__DMFC_FRAME_WIDTH_RD              IPU_MEMORY_OFFSET+0x0040614,0x00001FFF
+
+#define LPM_MEM_DMFC_IC_CTRL__ADDR                              IPU_MEMORY_OFFSET+0x0040618
+#define LPM_MEM_DMFC_IC_CTRL__EMPTY                             IPU_MEMORY_OFFSET+0x0040618,0x00000000
+#define LPM_MEM_DMFC_IC_CTRL__FULL                              IPU_MEMORY_OFFSET+0x0040618,0xffffffff
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_FRAME_HEIGHT_RD           IPU_MEMORY_OFFSET+0x0040618,0xFFF80000
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_FRAME_WIDTH_RD            IPU_MEMORY_OFFSET+0x0040618,0x0007FFC0
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_PPW_C                     IPU_MEMORY_OFFSET+0x0040618,0x00000030
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_IN_PORT                   IPU_MEMORY_OFFSET+0x0040618,0x00000007
+
+
+#endif
+
diff --git a/arch/arm/include/asm/imx-common/imx_pwm.h b/arch/arm/include/asm/imx-common/imx_pwm.h
new file mode 100644
index 0000000..a174ff3
--- /dev/null
+++ b/arch/arm/include/asm/imx-common/imx_pwm.h
@@ -0,0 +1,36 @@
+/*
+* Copyright (C) 2011 Freescale Semiconductor, Inc.
+*
+* This program is free software; you can redistribute it and/or
+* modify it under the terms of the GNU General Public License as
+* published by the Free Software Foundation; either version 2 of
+* the License, or (at your option) any later version.
+*
+* This program is distributed in the hope that it will be useful,
+* but WITHOUT ANY WARRANTY; without even the implied warranty of
+* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+* GNU General Public License for more details.
+*
+* You should have received a copy of the GNU General Public License
+* along with this program; if not, write to the Free Software
+* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+* MA 02111-1307 USA
+*/
+#ifndef __IMX_PWM_H__
+#define __IMX_PWM_H__
+
+struct pwm_device {
+	unsigned long mmio_base;
+	unsigned int pwm_id;
+	int pwmo_invert;
+	void (*enable_pwm_pad)(void);
+	void (*disable_pwm_pad)(void);
+	void (*enable_pwm_clk)(void);
+	void (*disable_pwm_clk)(void);
+};
+
+int imx_pwm_config(struct pwm_device pwm, int duty_ns, int period_ns);
+int imx_pwm_enable(struct pwm_device pwm);
+int imx_pwm_disable(struct pwm_device pwm);
+
+#endif
diff --git a/arch/arm/include/asm/imx-common/mxc_ipu.h b/arch/arm/include/asm/imx-common/mxc_ipu.h
new file mode 100644
index 0000000..fd76cf4
--- /dev/null
+++ b/arch/arm/include/asm/imx-common/mxc_ipu.h
@@ -0,0 +1,72 @@
+/*
+ * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _MXC_IPU_H__
+#define _MXC_IPU_H__
+#include <linux/types.h>
+
+struct disp_timing {
+	char * mode_str;
+	u32 hactive;
+	u32 vactive;
+
+	u32	hfront_porch;
+	u32 hback_porch;
+	u32 hsync_len;
+	u32 vfront_porch;
+	u32 vback_porch;
+	u32 vsync_len;
+	u32 clock_frequency;
+
+	u32 hsync_polarity;
+	u32 vsync_polarity;
+	u32 clock_polarity;
+	u32 data_polarity;
+	u32 data_enable_polarity;
+};
+
+struct disp_dev {
+	char *name;
+	/* Attached IPU*/
+	u32 ipu_id; 
+	u32 ipu_di;
+	u32  port;	/* For lvds*/
+	/* Display timing*/
+	u32 disp_bpp;
+	u32 if_fmt_bpp;
+	bool split_mode;
+
+	struct disp_timing *timing;
+
+	/* Handle*/
+	void (*init)(void);
+	void (*setup)(struct disp_dev* dev);
+	 
+};
+
+int ipu_display_setup(struct disp_dev *dev);
+int mxc_display_logo(void);
+void setup_lvds(struct disp_dev *dev);
+void setup_hdmi(struct disp_dev *dev);
+int display_clk_config(u32 clk_type, u32 freq, bool split_mode);
+
+#endif
diff --git a/common/Makefile b/common/Makefile
index 33945b7..6a1921a 100644
--- a/common/Makefile
+++ b/common/Makefile
@@ -212,6 +212,7 @@ obj-$(CONFIG_USB_KEYBOARD) += usb_kbd.o
 obj-$(CONFIG_CMD_DFU) += cmd_dfu.o
 obj-$(CONFIG_CMD_GPT) += cmd_gpt.o
 obj-$(CONFIG_CMD_BOOTAUX) += cmd_bootaux.o
+obj-$(CONFIG_UBOOT_LOGO_ENABLE) += disp_logo.o
 endif
 
 ifdef CONFIG_SPL_BUILD
diff --git a/common/disp_logo.c b/common/disp_logo.c
new file mode 100644
index 0000000..7a9a54a
--- /dev/null
+++ b/common/disp_logo.c
@@ -0,0 +1,332 @@
+#include <common.h>
+#include <mmc.h>
+#include <asm/imx-common/imx_pwm.h>
+#include <asm/imx-common/mxc_ipu.h>
+
+/* Display Timing Data base*/
+struct disp_timing  timings[]={
+	{
+		.mode_str="1920x1080M@60",
+		.hactive = 1920,
+		.vactive = 1080,
+		.hfront_porch= 148,
+		.hback_porch= 88,
+		.hsync_len=44,
+		.vfront_porch=36,
+		.vback_porch=4,
+		.vsync_len=5,
+		.clock_frequency=148500000,
+
+		.hsync_polarity=1, 
+		.vsync_polarity=1,
+		.clock_polarity=0,
+		.data_polarity=0,
+		.data_enable_polarity=1
+	},
+	{
+		.mode_str="1280x720M@60",
+		.hactive = 1280,
+		.vactive = 720,
+		.hfront_porch= 220,
+		.hback_porch= 110,
+		.hsync_len=40,
+		.vfront_porch=20,
+		.vback_porch=5,
+		.vsync_len=5,
+		.clock_frequency=74250000,
+
+		.hsync_polarity=1, 
+		.vsync_polarity=1,
+		.clock_polarity=0,
+		.data_polarity=0,
+		.data_enable_polarity=1
+	},
+	{
+		.mode_str="800x480M@60",
+		.hactive = 800,
+		.vactive = 480,
+		.hfront_porch= 127,
+		.hback_porch= 127,
+		.hsync_len=2,
+		.vfront_porch=13,
+		.vback_porch=13,
+		.vsync_len=2,
+		.clock_frequency=33000000,
+
+		.hsync_polarity=0, 
+		.vsync_polarity=0,
+		.clock_polarity=0,
+		.data_polarity=0,
+		.data_enable_polarity=1
+	},
+	{
+		.mode_str="LVDS1080p",
+		.hactive = 1920,
+		.vactive = 1080,
+		.hfront_porch= 100,
+		.hback_porch= 40,
+		.hsync_len=10,
+		.vfront_porch=20,
+		.vback_porch=3,
+		.vsync_len=2,
+		.clock_frequency=135000000,
+
+		.hsync_polarity=0, 
+		.vsync_polarity=0,
+		.clock_polarity=0,
+		.data_polarity=0,
+		.data_enable_polarity=1
+	},
+	{
+		.mode_str="1024x768M@60",
+		.hactive = 1024,
+		.vactive = 768,
+		.hfront_porch= 220,
+		.hback_porch= 40,
+		.hsync_len=60,
+		.vfront_porch=21,
+		.vback_porch=7,
+		.vsync_len=10,
+		.clock_frequency=65000000,
+
+		.hsync_polarity=0, 
+		.vsync_polarity=0,
+		.clock_polarity=1,
+		.data_polarity=0,
+		.data_enable_polarity=1
+	},
+	{}
+};
+
+static struct disp_dev  disp_devs[]={
+	{
+		.name = "hdmi",
+		.ipu_id = 2,
+		.ipu_di = 0,
+		.port = 0,
+		.disp_bpp = 32,
+		.if_fmt_bpp =24,
+		.timing = NULL,
+		.init = NULL,
+		.setup = setup_hdmi,
+	},
+	{
+		.name = "ldb",
+		.ipu_id = 1,
+		.ipu_di = 0,
+		.port = 0,
+		.disp_bpp = 32,
+		.if_fmt_bpp =24,
+		.split_mode = false,
+		.timing = NULL,
+		.init = NULL,
+		.setup = setup_lvds
+	},
+	{
+		.name = "lcd",
+		.ipu_id = 1,
+		.ipu_di = 1,
+		.port = 0,
+		.disp_bpp = 32,
+		.if_fmt_bpp =24,
+		.timing = NULL,
+		.init = NULL,
+		.setup = NULL
+	},
+	{}
+};
+
+
+bool check_dev_by_name (struct disp_dev *dev, char * name)
+{
+	return (strncmp(dev->name, name, strlen(name)) == 0);
+}
+
+static struct disp_timing * find_timing_by_name(char *name)
+{
+	struct disp_timing * tm = timings;
+	
+	if(!name)
+		return NULL; 
+
+	for(; tm->mode_str != NULL; tm++){
+		if(strstr(name, tm->mode_str))
+			return tm;
+	}
+
+	return NULL;
+}
+
+static struct disp_dev * find_dev_by_name(char * name)
+{
+	struct disp_dev * dev = disp_devs;
+
+	if(!name)
+		return NULL;	
+
+	for(; dev->name != NULL; dev++){
+		if(strstr(name, dev->name))
+			return dev;
+	}
+
+	return NULL;
+}
+/*
+* Parse the logo str env 
+* the correct format is logo=hdmi:1024x768M@60.
+*/
+static int parse_logo_str(char * logo_str, char * dev,  char *tm)
+{
+	char delimiter =':';
+	int i = 0 ;
+
+	if(! strchr(logo_str, (int)delimiter))
+		return -1;
+
+	while(*logo_str != '\0'){
+		if( *logo_str == ':')
+			break; 	
+		if(*logo_str != ' ')
+			if(i++ > 20)
+				break;
+			*dev++ = *logo_str;
+
+		logo_str++;
+	}
+	
+	*dev = '\0';
+	i= 0;
+	
+	while(*logo_str != '\0'){
+		if((*logo_str != ' ') && (*logo_str != ':')){
+			if(i++ > 20)
+				break;
+			*tm++ = *logo_str;
+		}
+		logo_str++;
+	}
+	*tm = '\0';
+	
+	return 0;
+}
+
+/*
+* Copy logo from emmc/SD to dispaly ram.	
+*/
+void copy_emmc_logo_to_ram(struct disp_dev *dev)
+{
+	unsigned int size;
+	unsigned char * pData;
+	unsigned int start, count;
+	int i, bmpReady = 0;
+	int mmc_dev = CONFIG_EMMC_DEV_NUM;
+	struct disp_timing *tm = dev->timing;
+	struct mmc *mmc = find_mmc_device(mmc_dev);
+
+	size = tm->hactive * tm->vactive * (dev->disp_bpp / 8);
+	
+	printf("mmc_dev:%d; CONFIG_EMMC_DEV_NUM:%d\n", mmc_dev, CONFIG_EMMC_DEV_NUM);
+	printf("CONFIG_FB_BASE:%x\n", CONFIG_FB_BASE);
+
+	pData = (unsigned char *)CONFIG_FB_BASE;
+
+	if (mmc) {
+		if (mmc_init(mmc) == 0) {
+			start = ALIGN(UBOOT_LOGO_BMP_ADDR, mmc->read_bl_len) / mmc->read_bl_len;
+			count = ALIGN(size, mmc->read_bl_len) / mmc->read_bl_len;
+			printf("######:mmc->block_dev.dev=%d\n", mmc->block_dev.dev);
+			int res = mmc->block_dev.block_read(mmc_dev, start, count, pData);
+			printf("######:start =%d, count =%d\n", start, count );
+			bmpReady = 1;
+		}
+	}
+
+	//bmpReady = 0;
+	if (bmpReady == 0) {
+		// Fill RGB frame buffer
+		// Red
+		for (i = 0; i < (size / 3); i += (dev->disp_bpp / 8)) {
+			if(dev->disp_bpp == 16){
+				pData[i + 0] = 0x00;
+				pData[i + 1] = 0xF8;
+			}else{
+				pData[i + 0] = 0x00;
+				pData[i + 1] = 0x00;
+				pData[i + 2] = 0xFF;
+			}
+		}
+
+		// Green
+		for (; i < (size / 3) * 2; i += (dev->disp_bpp / 8)) {
+			if(dev->disp_bpp == 16){
+				pData[i + 0] = 0xE0;
+				pData[i + 1] = 0x07;
+			}else{
+				pData[i + 0] = 0x00;
+				pData[i + 1] = 0xFF;
+				pData[i + 2] = 0x00;
+			}
+		}
+
+		// Blue
+		for (; i < size; i += (dev->disp_bpp / 8)) {
+			if(dev->disp_bpp == 16){
+				pData[i + 0] = 0x1F;
+				pData[i + 1] = 0x00;
+			}else{
+				pData[i + 0] = 0xFF;
+				pData[i + 1] = 0x00;
+				pData[i + 2] = 0x00;
+			}
+		}
+	}
+#ifndef CONFIG_SYS_DCACHE_OFF
+	flush_dcache_range((u32)pData, (u32)(pData + size));
+#endif
+	/* IOMUX should be set early!*/
+
+}
+/* 
+* Display the logo
+*/
+int mxc_display_logo(void)
+{ 
+	char *logo_str=NULL;
+	char dev_name[25], tm_name[50];
+	struct disp_dev *dev;
+	struct disp_timing  *tm;	
+
+	logo_str = getenv("logo");
+	if(!logo_str){
+		printf("LOGO disabled\r\n");
+		return 0;
+	} 
+
+	/* Find device & timing */
+	if(parse_logo_str(logo_str, dev_name, tm_name) < 0){
+		strncpy(dev_name, logo_str, 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0);
+		strcpy(tm_name, "800x480M@60");
+	}
+	
+	printf("dev_name=%s, tm_name=%s\r\n",dev_name, tm_name);	
+	/* Find device & tm Object.*/
+	dev = find_dev_by_name(dev_name);
+	if(!dev){
+		printf("can't find display device\r\n");
+		printf("Disabled the logo \r\n");
+		return 0;
+	}
+		
+	tm = find_timing_by_name(tm_name);
+	if(!tm){
+		printf("can't find timing, use the default\r\n");
+		tm = &timings[0];
+	}	
+	printf(" Find the device =%s\r\n", dev->name);
+	dev->timing = tm;
+
+	/* Copy logo from emmc/SD to dispaly ram.*/
+	copy_emmc_logo_to_ram(dev);
+
+	return ipu_display_setup(dev);
+}
diff --git a/drivers/misc/Makefile b/drivers/misc/Makefile
index 6028cd4..266bc87 100644
--- a/drivers/misc/Makefile
+++ b/drivers/misc/Makefile
@@ -28,4 +28,5 @@ obj-$(CONFIG_SMSC_LPC47M) += smsc_lpc47m.o
 obj-$(CONFIG_STATUS_LED) += status_led.o
 obj-$(CONFIG_TWL4030_LED) += twl4030_led.o
 obj-$(CONFIG_FSL_IFC) += fsl_ifc.o
+obj-$(CONFIG_IMX_PWM) += imx_pwm.o
 obj-$(CONFIG_FSL_SEC_MON) += fsl_sec_mon.o
diff --git a/drivers/misc/imx_pwm.c b/drivers/misc/imx_pwm.c
new file mode 100644
index 0000000..7ca8458
--- /dev/null
+++ b/drivers/misc/imx_pwm.c
@@ -0,0 +1,121 @@
+/*
+ * Porting to u-boot:
+ * Linux IMX PWM driver
+ *
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <linux/types.h>
+#include <asm/io.h>
+#include <common.h>
+#include <div64.h>
+#include <asm/imx-common/imx_pwm.h>
+#include <asm/arch/clock.h>
+
+#define MX_PWMCR                 0x00    /* PWM Control Register */
+#define MX_PWMSAR                0x0C    /* PWM Sample Register */
+#define MX_PWMPR                 0x10    /* PWM Period Register */
+#define MX_PWMCR_PRESCALER(x)    (((x - 1) & 0xFFF) << 4)
+#define MX_PWMCR_CLKSRC_IPG_HIGH (2 << 16)
+#define MX_PWMCR_CLKSRC_IPG      (1 << 16)
+#define MX_PWMCR_EN              (1 << 0)
+
+#define MX_PWMCR_STOPEN		(1 << 25)
+#define MX_PWMCR_DOZEEN		(1 << 24)
+#define MX_PWMCR_WAITEN		(1 << 23)
+#define MX_PWMCR_DBGEN		(1 << 22)
+#define MX_PWMCR_CLKSRC_IPG	(1 << 16)
+#define MX_PWMCR_CLKSRC_IPG_32k	(3 << 16)
+
+int imx_pwm_config(struct pwm_device pwm, int duty_ns, int period_ns)
+{
+	unsigned long long c;
+	unsigned long period_cycles, duty_cycles, prescale;
+	u32 cr;
+
+	if (period_ns == 0 || duty_ns > period_ns)
+		return -1;
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	if (pwm.pwmo_invert)
+		duty_ns = period_ns - duty_ns;
+
+	c = mxc_get_clock(MXC_IPG_PERCLK);
+	c = c * period_ns;
+	do_div(c, 1000000000);
+	period_cycles = c;
+
+	prescale = period_cycles / 0x10000 + 1;
+
+	period_cycles /= prescale;
+	c = (unsigned long long)period_cycles * duty_ns;
+	do_div(c, period_ns);
+	duty_cycles = c;
+
+	writel(duty_cycles, pwm.mmio_base + MX_PWMSAR);
+	writel(period_cycles, pwm.mmio_base + MX_PWMPR);
+
+	cr = MX_PWMCR_PRESCALER(prescale) |
+		MX_PWMCR_STOPEN | MX_PWMCR_DOZEEN |
+		MX_PWMCR_WAITEN | MX_PWMCR_DBGEN;
+
+	cr |= MX_PWMCR_CLKSRC_IPG_HIGH;
+
+	writel(cr, pwm.mmio_base + MX_PWMCR);
+
+	return 0;
+}
+
+int imx_pwm_enable(struct pwm_device pwm)
+{
+	unsigned long reg;
+	int rc = 0;
+
+	if (pwm.enable_pwm_clk)
+		pwm.enable_pwm_clk();
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	reg = readl(pwm.mmio_base + MX_PWMCR);
+	reg |= MX_PWMCR_EN;
+	writel(reg, pwm.mmio_base + MX_PWMCR);
+
+	if (pwm.enable_pwm_pad)
+		pwm.enable_pwm_pad();
+
+	return rc;
+}
+
+int imx_pwm_disable(struct pwm_device pwm)
+{
+	if (pwm.disable_pwm_pad)
+		pwm.disable_pwm_pad();
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	writel(0, pwm.mmio_base + MX_PWMCR);
+
+	if (pwm.disable_pwm_clk)
+		pwm.disable_pwm_clk();
+
+	return 0;
+}
diff --git a/drivers/video/Makefile b/drivers/video/Makefile
index bfca032..fca798c 100644
--- a/drivers/video/Makefile
+++ b/drivers/video/Makefile
@@ -51,4 +51,5 @@ obj-$(CONFIG_MXC_EPDC) += mxc_epdc_fb.o
 obj-$(CONFIG_VIDEO_VADC) += mxc_vadc.o
 obj-$(CONFIG_VIDEO_CSI) += mxc_csi.o
 obj-$(CONFIG_VIDEO_PXP) += mxc_pxp.o
+obj-$(CONFIG_IMX_HDMI) += mxc_hdmi.o
 obj-$(CONFIG_VIDEO_GIS) += mxc_gis.o
diff --git a/drivers/video/mxc_hdmi.c b/drivers/video/mxc_hdmi.c
new file mode 100644
index 0000000..cfd4c38
--- /dev/null
+++ b/drivers/video/mxc_hdmi.c
@@ -0,0 +1,1770 @@
+/*
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include "mxc_hdmi.h"
+
+static hdmi_data_info_s hdmi_instance = { 0 };
+
+/*!
+ * write bit fields of hdmi internal regiters
+ *
+ * @param  	data:	written value of the bit fields
+ * @param  	addr:	address of the register
+ * @param  	shift:	lsb offset of the bit-field
+ * @param  	width:	width of the bit-field
+ */
+static void writebf(unsigned char data, unsigned int addr, unsigned char shift, unsigned char width)
+{
+	unsigned char temp = 0;
+	unsigned char mask = (1 << width) - 1;
+	if (data > mask) {
+		printf("Invalid parameter for writebf.\n");
+		return;
+	}
+
+	temp = readb(addr);
+	temp &= ~(mask << shift);
+	temp |= (data & mask) << shift;
+	writeb(temp, addr);
+}
+
+static int isColorSpaceConversion(hdmi_data_info_s * hdmi)
+{
+	return (hdmi->enc_in_format != hdmi->enc_out_format) ? TRUE : FALSE;
+}
+
+static int isColorSpaceDecimation(hdmi_data_info_s * hdmi)
+{
+	return ((hdmi->enc_out_format == eYCC422_8bits) &&
+		(hdmi->enc_in_format == eRGB
+		|| hdmi->enc_in_format == eYCC444)) ? TRUE : FALSE;
+}
+
+static int isColorSpaceInterpolation(hdmi_data_info_s * hdmi)
+{
+	return ((hdmi->enc_in_format == eYCC422_8bits) &&
+		(hdmi->enc_out_format == eRGB
+		|| hdmi->enc_out_format == eYCC444)) ? TRUE : FALSE;
+}
+
+/*!
+ * update the color space conversion coefficients.
+ */
+static void update_csc_coeffs(hdmi_data_info_s * hdmi)
+{
+	unsigned short csc_coeff[3][4];
+	unsigned int csc_scale = 1;
+	u8 val;
+	int coeff_selected = FALSE;
+
+	memset(&csc_coeff, 0, sizeof(csc_coeff));
+
+	if (isColorSpaceConversion(hdmi) == TRUE)   // csc needed
+	{
+		if (hdmi->enc_out_format == eRGB) {
+			if (hdmi->colorimetry == eITU601) {
+				csc_coeff[0][0] = 0x2000;
+				csc_coeff[0][1] = 0x6926;
+				csc_coeff[0][2] = 0x74fd;
+				csc_coeff[0][3] = 0x010e;
+
+				csc_coeff[1][0] = 0x2000;
+				csc_coeff[1][1] = 0x2cdd;
+				csc_coeff[1][2] = 0x0000;
+				csc_coeff[1][3] = 0x7e9a;
+
+				csc_coeff[2][0] = 0x2000;
+				csc_coeff[2][1] = 0x0000;
+				csc_coeff[2][2] = 0x38b4;
+				csc_coeff[2][3] = 0x7e3b;
+
+				csc_scale = 1;
+				coeff_selected = TRUE;
+			} else if (hdmi->colorimetry == eITU709) {
+				csc_coeff[0][0] = 0x2000;
+				csc_coeff[0][1] = 0x7106;
+				csc_coeff[0][2] = 0x7a02;
+				csc_coeff[0][3] = 0x00a7;
+
+				csc_coeff[1][0] = 0x2000;
+				csc_coeff[1][1] = 0x3264;
+				csc_coeff[1][2] = 0x0000;
+				csc_coeff[1][3] = 0x7e6d;
+
+				csc_coeff[2][0] = 0x2000;
+				csc_coeff[2][1] = 0x0000;
+				csc_coeff[2][2] = 0x3b61;
+				csc_coeff[2][3] = 0x7e25;
+
+				csc_scale = 1;
+				coeff_selected = TRUE;
+			}
+		} else if (hdmi->enc_in_format == eRGB) {
+			if (hdmi->colorimetry == eITU601) {
+				csc_coeff[0][0] = 0x2591;
+				csc_coeff[0][1] = 0x1322;
+				csc_coeff[0][2] = 0x074b;
+				csc_coeff[0][3] = 0x0000;
+
+				csc_coeff[1][0] = 0x6535;
+				csc_coeff[1][1] = 0x2000;
+				csc_coeff[1][2] = 0x7acc;
+				csc_coeff[1][3] = 0x0200;
+
+				csc_coeff[1][0] = 0x6acd;
+				csc_coeff[1][1] = 0x7534;
+				csc_coeff[1][2] = 0x2000;
+				csc_coeff[1][3] = 0x0200;
+
+				csc_scale = 0;
+				coeff_selected = TRUE;
+ 			} else if (hdmi->colorimetry == eITU709) {
+				csc_coeff[0][0] = 0x2dc5;
+				csc_coeff[0][1] = 0x0d9b;
+				csc_coeff[0][2] = 0x049e;
+				csc_coeff[0][3] = 0x0000;
+
+				csc_coeff[1][0] = 0x63f0;
+				csc_coeff[1][1] = 0x2000;
+				csc_coeff[1][2] = 0x7d11;
+				csc_coeff[1][3] = 0x0200;
+
+				csc_coeff[2][0] = 0x6756;
+				csc_coeff[2][1] = 0x78ab;
+				csc_coeff[2][2] = 0x2000;
+				csc_coeff[2][3] = 0x0200;
+
+				csc_scale = 0;
+				coeff_selected = TRUE;
+			}
+		}
+	}
+
+	if (!coeff_selected) {
+		csc_coeff[0][0] = 0x2000;
+		csc_coeff[0][1] = 0x0000;
+		csc_coeff[0][2] = 0x0000;
+		csc_coeff[0][3] = 0x0000;
+
+		csc_coeff[1][0] = 0x0000;
+		csc_coeff[1][1] = 0x2000;
+		csc_coeff[1][2] = 0x0000;
+		csc_coeff[1][3] = 0x0000;
+
+		csc_coeff[2][0] = 0x0000;
+		csc_coeff[2][1] = 0x0000;
+		csc_coeff[2][2] = 0x2000;
+		csc_coeff[2][3] = 0x0000;
+
+		csc_scale = 1;
+	}
+
+	/* Update CSC parameters in HDMI CSC registers */
+	writeb((unsigned char)(csc_coeff[0][0] & 0xFF),
+		HDMI_CSC_COEF_A1_LSB);
+	writeb((unsigned char)(csc_coeff[0][0] >> 8),
+		HDMI_CSC_COEF_A1_MSB);
+	writeb((unsigned char)(csc_coeff[0][1] & 0xFF),
+		HDMI_CSC_COEF_A2_LSB);
+	writeb((unsigned char)(csc_coeff[0][1] >> 8),
+		HDMI_CSC_COEF_A2_MSB);
+	writeb((unsigned char)(csc_coeff[0][2] & 0xFF),
+		HDMI_CSC_COEF_A3_LSB);
+	writeb((unsigned char)(csc_coeff[0][2] >> 8),
+		HDMI_CSC_COEF_A3_MSB);
+	writeb((unsigned char)(csc_coeff[0][3] & 0xFF),
+		HDMI_CSC_COEF_A4_LSB);
+	writeb((unsigned char)(csc_coeff[0][3] >> 8),
+		HDMI_CSC_COEF_A4_MSB);
+
+	writeb((unsigned char)(csc_coeff[1][0] & 0xFF),
+		HDMI_CSC_COEF_B1_LSB);
+	writeb((unsigned char)(csc_coeff[1][0] >> 8),
+		HDMI_CSC_COEF_B1_MSB);
+	writeb((unsigned char)(csc_coeff[1][1] & 0xFF),
+		HDMI_CSC_COEF_B2_LSB);
+	writeb((unsigned char)(csc_coeff[1][1] >> 8),
+		HDMI_CSC_COEF_B2_MSB);
+	writeb((unsigned char)(csc_coeff[1][2] & 0xFF),
+		HDMI_CSC_COEF_B3_LSB);
+	writeb((unsigned char)(csc_coeff[1][2] >> 8),
+		HDMI_CSC_COEF_B3_MSB);
+	writeb((unsigned char)(csc_coeff[1][3] & 0xFF),
+		HDMI_CSC_COEF_B4_LSB);
+	writeb((unsigned char)(csc_coeff[1][3] >> 8),
+		HDMI_CSC_COEF_B4_MSB);
+
+	writeb((unsigned char)(csc_coeff[2][0] & 0xFF),
+		HDMI_CSC_COEF_C1_LSB);
+	writeb((unsigned char)(csc_coeff[2][0] >> 8),
+		HDMI_CSC_COEF_C1_MSB);
+	writeb((unsigned char)(csc_coeff[2][1] & 0xFF),
+		HDMI_CSC_COEF_C2_LSB);
+	writeb((unsigned char)(csc_coeff[2][1] >> 8),
+		HDMI_CSC_COEF_C2_MSB);
+	writeb((unsigned char)(csc_coeff[2][2] & 0xFF),
+		HDMI_CSC_COEF_C3_LSB);
+	writeb((unsigned char)(csc_coeff[2][2] >> 8),
+		HDMI_CSC_COEF_C3_MSB);
+	writeb((unsigned char)(csc_coeff[2][3] & 0xFF),
+		HDMI_CSC_COEF_C4_LSB);
+	writeb((unsigned char)(csc_coeff[2][3] >> 8),
+		HDMI_CSC_COEF_C4_MSB);
+
+	val = readb(HDMI_CSC_SCALE);
+	val &= ~HDMI_CSC_SCALE_CSCSCALE_MASK;
+	val |= csc_scale & HDMI_CSC_SCALE_CSCSCALE_MASK;
+	writeb(val, HDMI_CSC_SCALE);
+}
+
+/*!
+ * configure the interrupt mask of source PHY.
+ */
+static void hdmi_phy_int_mask(int mask)
+{
+	writeb(mask, HDMI_PHY_MASK0);
+}
+
+/*!
+ * set the DE polarity
+ * @param	pol: high or low for DE active
+ */
+static void hdmi_phy_sel_data_en_pol(int pol)
+{
+	writebf(pol, HDMI_PHY_CONF0, HDMI_PHY_CONF0_SELDATAENPOL_OFFSET, 1);
+}
+
+/*!
+ * select the interface control??
+ * @param  seldipif: interface selection
+ */
+static void hdmi_phy_sel_interface_control(int seldipif)
+{
+	writebf(seldipif, HDMI_PHY_CONF0, HDMI_PHY_CONF0_SELDIPIF_OFFSET, 1);
+}
+
+/*!
+ * enable TMDS output
+ * @param	en: enable or disable the TMDS output
+ */
+static void hdmi_phy_enable_tmds(int en)
+{
+	writebf(en, HDMI_PHY_CONF0, HDMI_PHY_CONF0_ENTMDS_OFFSET, 1);
+}
+
+/*!
+ * PHY power down enable
+ * @param 	en: enable or disable PHY
+ * 1 - power down disable
+ * 0 - power down enable
+ */
+static void hdmi_phy_enable_power(int en)
+{
+	writebf(en, HDMI_PHY_CONF0, HDMI_PHY_CONF0_PDZ_OFFSET, 1);
+}
+
+static inline void hdmi_phy_test_clear(unsigned char bit)
+{
+	writebf(bit, HDMI_PHY_TST0, HDMI_PHY_TST0_TSTCLR_OFFSET, 1);
+}
+
+static void hdmi_phy_gen2_txpwron(unsigned char enable)
+{
+	writebf(enable, HDMI_PHY_CONF0, HDMI_PHY_CONF0_GEN2_TXPWRON_OFFSET, 1);
+}
+
+static void hdmi_phy_gen2_pddq(unsigned char enable)
+{
+	writebf(enable, HDMI_PHY_CONF0, HDMI_PHY_CONF0_GEN2_PDDQ_OFFSET, 1);
+}
+
+/*!
+ * polling the i2c operation status bit to check if the i2c r/w
+ * is done before the time run out.
+ *
+ * @param 	msec:	time out value, using epit as the timer
+ */
+static int hdmi_phy_wait_i2c_done(int msec)
+{
+	unsigned char val = 0;
+
+	val = readb(HDMI_IH_I2CMPHY_STAT0) & 0x3;
+	while (val == 0) {
+		udelay(1000);
+		if (msec-- == 0) {
+			printf("HDMI PHY i2c operation time out!!\n");
+			return FALSE;
+		}
+		val = readb(HDMI_IH_I2CMPHY_STAT0) & 0x3;
+	}
+	return TRUE;
+}
+
+/*!
+ * HDMI phy registers access through internal I2C bus
+ *
+ * @param	data: 	value to be send
+ * @param	addr:	sub-address of registers
+ *
+ * @retval	TRUE:	I2C write succeed
+ * @retval	FALSE:	I2C write failed/timeout  
+ */
+static int hdmi_phy_i2c_write(unsigned short data, unsigned char addr)
+{
+	writeb(0xFF, HDMI_IH_I2CMPHY_STAT0);
+	writeb(addr, HDMI_PHY_I2CM_ADDRESS_ADDR);
+	writeb((unsigned char)(data >> 8), HDMI_PHY_I2CM_DATAO_1_ADDR);
+	writeb((unsigned char)(data >> 0), HDMI_PHY_I2CM_DATAO_0_ADDR);
+	writebf(1, HDMI_PHY_I2CM_OPERATION_ADDR, 4, 1);
+	return hdmi_phy_wait_i2c_done(1000);
+}
+
+/*!
+ * HDMI phy registers read through internal I2C bus
+ *
+ * @param	addr:	sub-address of register
+ *
+ * @return	value read back
+ */
+static unsigned short hdmi_phy_i2c_read(unsigned char addr)
+{
+	unsigned short data;
+	unsigned char msb = 0, lsb = 0;
+	writeb(0xFF, HDMI_IH_I2CMPHY_STAT0);
+	writeb(addr, HDMI_PHY_I2CM_ADDRESS_ADDR);
+	writebf(1, HDMI_PHY_I2CM_OPERATION_ADDR, 0, 1);
+	hdmi_phy_wait_i2c_done(1000);
+	msb = readb(HDMI_PHY_I2CM_DATAI_1_ADDR);
+	lsb = readb(HDMI_PHY_I2CM_DATAI_0_ADDR);
+	data = (msb << 8) | lsb;
+	return data;
+}
+
+/*!
+ * HDMI phy configuration
+ *
+ * @param	hdmi: 	hdmi struct
+ * @param	pRep:	repetition setting
+ * @param	cRes: 	color resolution per component
+ * @param	cscOn:	csc on/off switch
+ *
+ * @retval	FALSE	configuration failed
+ * @retval	TRUE	configuration succeed
+ */
+static int hdmi_phy_configure(hdmi_data_info_s * hdmi, unsigned char pRep, unsigned char cRes, int cscOn)
+{
+	u8 val;
+	u8 msec;
+
+	/* color resolution 0 is 8 bit colour depth */
+	if (cRes == 0)
+		cRes = 8;
+
+	if (pRep != 0) {
+		printf("pixel repetition not supported %d", pRep);
+		return FALSE;
+	} else if (cRes != 8 && cRes != 12) {
+		printf("color resolution not supported %d", cRes);
+		return FALSE;
+	}
+
+	/* Enable csc path */
+	if (cscOn)
+		val = HDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_IN_PATH;
+	else
+		val = HDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_BYPASS;
+
+	writeb(val, HDMI_MC_FLOWCTRL);
+
+	/* gen2 tx power off */
+	hdmi_phy_gen2_txpwron(0);
+
+	/* gen2 pddq */
+	hdmi_phy_gen2_pddq(1);
+
+	/* PHY reset */
+	writeb(HDMI_MC_PHYRSTZ_DEASSERT, HDMI_MC_PHYRSTZ);
+	writeb(HDMI_MC_PHYRSTZ_ASSERT, HDMI_MC_PHYRSTZ);
+
+	writeb(HDMI_MC_HEACPHY_RST_ASSERT, HDMI_MC_HEACPHY_RST);
+
+	hdmi_phy_test_clear(1);
+	writeb(HDMI_PHY_I2CM_SLAVE_ADDR_PHY_GEN2,
+			HDMI_PHY_I2CM_SLAVE_ADDR);
+	hdmi_phy_test_clear(0);
+
+	if (hdmi->video_mode.mPixelClock <= 45250000) {
+		switch (cRes) {
+		case 8:
+			/* PLL/MPLL Cfg */
+			hdmi_phy_i2c_write(0x01e0, 0x06);
+			hdmi_phy_i2c_write(0x0000, 0x15);  /* GMPCTRL */
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x21e1, 0x06);
+			hdmi_phy_i2c_write(0x0000, 0x15);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x41e2, 0x06);
+			hdmi_phy_i2c_write(0x0000, 0x15);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 92500000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x0140, 0x06);
+			hdmi_phy_i2c_write(0x0005, 0x15);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x2141, 0x06);
+			hdmi_phy_i2c_write(0x0005, 0x15);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x4142, 0x06);
+			hdmi_phy_i2c_write(0x0005, 0x15);
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 148500000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x00a0, 0x06);
+			hdmi_phy_i2c_write(0x000a, 0x15);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x20a1, 0x06);
+			hdmi_phy_i2c_write(0x000a, 0x15);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x40a2, 0x06);
+			hdmi_phy_i2c_write(0x000a, 0x15);
+		default:
+			return FALSE;
+		}
+	} else {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x00a0, 0x06);
+			hdmi_phy_i2c_write(0x000a, 0x15);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x2001, 0x06);
+			hdmi_phy_i2c_write(0x000f, 0x15);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x4002, 0x06);
+			hdmi_phy_i2c_write(0x000f, 0x15);
+		default:
+			return FALSE;
+		}
+	}
+
+	if (hdmi->video_mode.mPixelClock <= 54000000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x091c, 0x10);  /* CURRCTRL */
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 58400000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 72000000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 74250000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x0b5c, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 118800000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else if (hdmi->video_mode.mPixelClock <= 216000000) {
+		switch (cRes) {
+		case 8:
+			hdmi_phy_i2c_write(0x06dc, 0x10);
+			break;
+		case 10:
+			hdmi_phy_i2c_write(0x0b5c, 0x10);
+			break;
+		case 12:
+			hdmi_phy_i2c_write(0x091c, 0x10);
+			break;
+		default:
+			return FALSE;
+		}
+	} else {
+		printf("Pixel clock %d - unsupported by HDMI\n",
+				hdmi->video_mode.mPixelClock);
+		return FALSE;
+	}
+
+	hdmi_phy_i2c_write(0x0000, 0x13);  /* PLLPHBYCTRL */
+	hdmi_phy_i2c_write(0x0006, 0x17);
+	/* RESISTANCE TERM 133Ohm Cfg */
+	hdmi_phy_i2c_write(0x0005, 0x19);  /* TXTERM */
+	/* PREEMP Cgf 0.00 */
+	hdmi_phy_i2c_write(0x800d, 0x09);  /* CKSYMTXCTRL */
+	/* TX/CK LVL 10 */
+	hdmi_phy_i2c_write(0x01ad, 0x0E);  /* VLEVCTRL */
+	/* REMOVE CLK TERM */
+	hdmi_phy_i2c_write(0x8000, 0x05);  /* CKCALCTRL */
+
+	if (hdmi->video_mode.mPixelClock > 148500000) {
+			hdmi_phy_i2c_write(0x800b, 0x09);
+			hdmi_phy_i2c_write(0x0129, 0x0E);
+	}
+
+	hdmi_phy_enable_power(1);
+
+	/* toggle TMDS enable */
+	hdmi_phy_enable_tmds(0);
+	hdmi_phy_enable_tmds(1);
+
+	/* gen2 tx power on */
+	hdmi_phy_gen2_txpwron(1);
+	hdmi_phy_gen2_pddq(0);
+
+	/*Wait for PHY PLL lock */
+	msec = 4;
+	val = readb(HDMI_PHY_STAT0) & HDMI_PHY_TX_PHY_LOCK;
+	while (val == 0) {
+		udelay(1000);
+		if (msec-- == 0) {
+			printf("PHY PLL not locked\n");
+			return FALSE;
+		}
+		val = readb(HDMI_PHY_STAT0) & HDMI_PHY_TX_PHY_LOCK;
+	}
+
+	return TRUE;
+}
+
+/*!
+ * HDMI phy initialization
+ */
+static void hdmi_phy_init(hdmi_data_info_s * hdmi)
+{
+	int i;
+	int cscon = FALSE;
+
+	/*check csc whether needed activated in HDMI mode */
+	cscon = (isColorSpaceConversion(hdmi) &&
+			!hdmi->video_mode.mDVI);
+
+	/* HDMI Phy spec says to do the phy initialization sequence twice */
+	for (i = 0 ; i < 2 ; i++) {
+		hdmi_phy_int_mask(0xFF);
+		hdmi_phy_sel_data_en_pol((hdmi->video_mode.mDataEnablePolarity == TRUE) ? 1 : 0);
+		hdmi_phy_sel_interface_control(0);
+		hdmi_phy_enable_tmds(0);
+		hdmi_phy_enable_power(0);
+
+		hdmi_phy_configure(hdmi, 0, 8, cscon);
+	}
+}
+
+/*!
+ * mute hdmi audio output
+ */
+static void hdmi_audio_mute(hdmi_data_info_s * hdmi, int mute)
+{
+	writebf((mute == TRUE) ? 0xF : 0, HDMI_FC_AUDSCONF, 4, 4);
+}
+
+static void hdmi_enable_audio_clk(hdmi_data_info_s * hdmi, int enable)
+{
+	u8 clkdis;
+
+	clkdis = readb(HDMI_MC_CLKDIS);
+	if (enable)
+		clkdis &= ~HDMI_MC_CLKDIS_AUDCLK_DISABLE;
+	else
+		clkdis |= HDMI_MC_CLKDIS_AUDCLK_DISABLE;
+	writeb(clkdis, HDMI_MC_CLKDIS);
+}
+
+/*!
+ * this submodule is responsible for the video/audio data composition.
+ * video mode is set here, but the actual flow is determined by the input.
+ */
+static void hdmi_av_composer(hdmi_data_info_s * hdmi)
+{
+	u8 inv_val;
+
+	/* Set up HDMI_FC_INVIDCONF */
+	inv_val = (hdmi->hdcp_enable ?
+		HDMI_FC_INVIDCONF_HDCP_KEEPOUT_ACTIVE :
+		HDMI_FC_INVIDCONF_HDCP_KEEPOUT_INACTIVE);
+
+	inv_val |= (hdmi->video_mode.mVSyncPolarity ?
+		HDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_HIGH :
+		HDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_LOW);
+
+	inv_val |= (hdmi->video_mode.mHSyncPolarity ?
+		HDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_HIGH :
+		HDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_LOW);
+
+	inv_val |= (hdmi->video_mode.mDataEnablePolarity ?
+		HDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_HIGH :
+		HDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_LOW);
+
+	if (hdmi->video_mode.mCode == 39)
+		inv_val |= HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_HIGH;
+	else
+		inv_val |= (hdmi->video_mode.mInterlaced ?
+			HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_HIGH :
+			HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_LOW);
+
+	inv_val |= (hdmi->video_mode.mInterlaced ?
+		HDMI_FC_INVIDCONF_IN_I_P_INTERLACED :
+		HDMI_FC_INVIDCONF_IN_I_P_PROGRESSIVE);
+
+	inv_val |= (hdmi->video_mode.mDVI ?
+		HDMI_FC_INVIDCONF_DVI_MODEZ_DVI_MODE :
+		HDMI_FC_INVIDCONF_DVI_MODEZ_HDMI_MODE);
+
+	writeb(inv_val, HDMI_FC_INVIDCONF);
+
+	/* Set up horizontal active pixel region width */
+	writeb(hdmi->video_mode.mHActive >> 8, HDMI_FC_INHACTV1);
+	writeb(hdmi->video_mode.mHActive, HDMI_FC_INHACTV0);
+
+	/* Set up vertical blanking pixel region width */
+	writeb(hdmi->video_mode.mVActive >> 8, HDMI_FC_INVACTV1);
+	writeb(hdmi->video_mode.mVActive, HDMI_FC_INVACTV0);
+
+	/* Set up horizontal blanking pixel region width */
+	writeb(hdmi->video_mode.mHBlanking >> 8, HDMI_FC_INHBLANK1);
+	writeb(hdmi->video_mode.mHBlanking, HDMI_FC_INHBLANK0);
+
+	/* Set up vertical blanking pixel region width */
+	writeb(hdmi->video_mode.mVBlanking, HDMI_FC_INVBLANK);
+
+	/* Set up HSYNC active edge delay width (in pixel clks) */
+	writeb(hdmi->video_mode.mHSyncOffset >> 8, HDMI_FC_HSYNCINDELAY1);
+	writeb(hdmi->video_mode.mHSyncOffset, HDMI_FC_HSYNCINDELAY0);
+
+	/* Set up VSYNC active edge delay (in pixel clks) */
+	writeb(hdmi->video_mode.mVSyncOffset, HDMI_FC_VSYNCINDELAY);
+
+	/* Set up HSYNC active pulse width (in pixel clks) */
+	writeb(hdmi->video_mode.mHSyncPulseWidth >> 8, HDMI_FC_HSYNCINWIDTH1);
+	writeb(hdmi->video_mode.mHSyncPulseWidth, HDMI_FC_HSYNCINWIDTH0);
+
+	/* Set up VSYNC active edge delay (in pixel clks) */
+	writeb(hdmi->video_mode.mVSyncPulseWidth, HDMI_FC_VSYNCINWIDTH);
+}
+
+static void hdmi_config_AVI(hdmi_data_info_s * hdmi)
+{
+	u8 val;
+	u8 pix_fmt;
+	u8 under_scan;
+	u8 act_ratio, coded_ratio, colorimetry, ext_colorimetry;
+	int aspect_16_9;
+
+	if ((hdmi->video_mode.mHImageSize == 4) && (hdmi->video_mode.mVImageSize == 3))
+		aspect_16_9 = FALSE;
+	else
+		aspect_16_9 = TRUE;
+
+	/********************************************
+	 * AVI Data Byte 1
+	 ********************************************/
+	if (hdmi->enc_out_format == eYCC444)
+		pix_fmt = HDMI_FC_AVICONF0_PIX_FMT_YCBCR444;
+	else if (hdmi->enc_out_format == eYCC422)
+		pix_fmt = HDMI_FC_AVICONF0_PIX_FMT_YCBCR422;
+	else
+		pix_fmt = HDMI_FC_AVICONF0_PIX_FMT_RGB;
+
+	under_scan = HDMI_FC_AVICONF0_SCAN_INFO_NODATA;
+
+	/*
+	 * Active format identification data is present in the AVI InfoFrame.
+	 * Under scan info, no bar data
+	 */
+	val = pix_fmt | under_scan |
+		HDMI_FC_AVICONF0_ACTIVE_FMT_INFO_PRESENT |
+		HDMI_FC_AVICONF0_BAR_DATA_NO_DATA;
+
+	writeb(val, HDMI_FC_AVICONF0);
+
+	/********************************************
+	 * AVI Data Byte 2
+	 ********************************************/
+
+	/*	Set the Aspect Ratio */
+	if (aspect_16_9) {
+		act_ratio = HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_16_9;
+		coded_ratio = HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_16_9;
+	} else {
+		act_ratio = HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_4_3;
+		coded_ratio = HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_4_3;
+	}
+
+	/* Set up colorimetry */
+	if (hdmi->enc_out_format == eXVYCC444) {
+		colorimetry = HDMI_FC_AVICONF1_COLORIMETRY_EXTENDED_INFO;
+		if (hdmi->colorimetry == eITU601)
+			ext_colorimetry =
+				HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC601;
+		else /* hdmi->colorimetry == eITU709 */
+			ext_colorimetry =
+				HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC709;
+	} else if (hdmi->enc_out_format != eRGB) {
+		if (hdmi->colorimetry == eITU601)
+			colorimetry = HDMI_FC_AVICONF1_COLORIMETRY_SMPTE;
+		else /* hdmi->colorimetry == eITU709 */
+			colorimetry = HDMI_FC_AVICONF1_COLORIMETRY_ITUR;
+		ext_colorimetry = HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC601;
+	} else { /* Carries no data */
+		colorimetry = HDMI_FC_AVICONF1_COLORIMETRY_NO_DATA;
+		ext_colorimetry = HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC601;
+	}
+
+	val = colorimetry | coded_ratio | act_ratio;
+	writeb(val, HDMI_FC_AVICONF1);
+
+	/********************************************
+	 * AVI Data Byte 3
+	 ********************************************/
+
+	val = HDMI_FC_AVICONF2_IT_CONTENT_NO_DATA | ext_colorimetry |
+		HDMI_FC_AVICONF2_RGB_QUANT_DEFAULT |
+		HDMI_FC_AVICONF2_SCALING_NONE;
+	writeb(val, HDMI_FC_AVICONF2);
+
+	/********************************************
+	 * AVI Data Byte 4
+	 ********************************************/
+	writeb(hdmi->video_mode.mCode, HDMI_FC_AVIVID);
+
+	/********************************************
+	 * AVI Data Byte 5
+	 ********************************************/
+
+	/* Set up input and output pixel repetition */
+	val = (((hdmi->video_mode.mPixelRepetitionInput  + 1) <<
+		HDMI_FC_PRCONF_INCOMING_PR_FACTOR_OFFSET) &
+		HDMI_FC_PRCONF_INCOMING_PR_FACTOR_MASK) |
+		((hdmi->video_mode.mPixelRepetitionOutput <<
+		HDMI_FC_PRCONF_OUTPUT_PR_FACTOR_OFFSET) &
+		HDMI_FC_PRCONF_OUTPUT_PR_FACTOR_MASK);
+	writeb(val, HDMI_FC_PRCONF);
+
+	/* IT Content and quantization range = don't care */
+	val = HDMI_FC_AVICONF3_IT_CONTENT_TYPE_GRAPHICS |
+		HDMI_FC_AVICONF3_QUANT_RANGE_LIMITED;
+	writeb(val, HDMI_FC_AVICONF3);
+
+	/********************************************
+	 * AVI Data Bytes 6-13
+	 ********************************************/
+	writeb(0, HDMI_FC_AVIETB0);
+	writeb(0, HDMI_FC_AVIETB1);
+	writeb(0, HDMI_FC_AVISBB0);
+	writeb(0, HDMI_FC_AVISBB1);
+	writeb(0, HDMI_FC_AVIELB0);
+	writeb(0, HDMI_FC_AVIELB1);
+	writeb(0, HDMI_FC_AVISRB0);
+	writeb(0, HDMI_FC_AVISRB1);
+}
+
+static void hdmi_enable_video_path(hdmi_data_info_s * hdmi)
+{
+	u8 clkdis;
+
+	/* control period minimum duration */
+	writeb(12, HDMI_FC_CTRLDUR);
+	writeb(32, HDMI_FC_EXCTRLDUR);
+	writeb(1, HDMI_FC_EXCTRLSPAC);
+
+	/* Set to fill TMDS data channels */
+	writeb(0x0B, HDMI_FC_CH0PREAM);
+	writeb(0x16, HDMI_FC_CH1PREAM);
+	writeb(0x21, HDMI_FC_CH2PREAM);
+
+	/* Enable pixel clock and tmds data path */
+	clkdis = 0x7F;
+	clkdis &= ~HDMI_MC_CLKDIS_PIXELCLK_DISABLE;
+	writeb(clkdis, HDMI_MC_CLKDIS);
+
+	clkdis &= ~HDMI_MC_CLKDIS_TMDSCLK_DISABLE;
+	writeb(clkdis, HDMI_MC_CLKDIS);
+
+	/* Enable csc path */
+	if (isColorSpaceConversion(hdmi)) {
+		clkdis &= ~HDMI_MC_CLKDIS_CSCCLK_DISABLE;
+		writeb(clkdis, HDMI_MC_CLKDIS);
+	}
+}
+
+/*!
+ * HDCP configuration, disabled here
+ */
+static void hdmi_tx_hdcp_config(hdmi_data_info_s * hdmi)
+{
+	u8 de, val;
+
+	if (hdmi->video_mode.mDataEnablePolarity)
+		de = HDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_HIGH;
+	else
+		de = HDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_LOW;
+
+	/* disable rx detect */
+	val = readb(HDMI_A_HDCPCFG0);
+	val &= HDMI_A_HDCPCFG0_RXDETECT_MASK;
+	val |= HDMI_A_HDCPCFG0_RXDETECT_DISABLE;
+	writeb(val, HDMI_A_HDCPCFG0);
+
+	val = readb(HDMI_A_VIDPOLCFG);
+	val &= HDMI_A_VIDPOLCFG_DATAENPOL_MASK;
+	val |= de;
+	writeb(val, HDMI_A_VIDPOLCFG);
+
+	val = readb(HDMI_A_HDCPCFG1);
+	val &= HDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_MASK;
+	val |= HDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_DISABLE;
+	writeb(val, HDMI_A_HDCPCFG1);
+}
+
+/*!
+ * this submodule is responsible for the video data synchronization.
+ * for example, for RGB 4:4:4 input, the data map is defined as
+ * 			pin{47~40} <==> R[7:0]
+ * 			pin{31~24} <==> G[7:0]
+ * 			pin{15~8}  <==> B[7:0]
+ */
+static void hdmi_video_sample(hdmi_data_info_s * hdmi)
+{
+	int color_format = 0;
+	u8 val;
+
+	if (hdmi->enc_in_format == eRGB) {
+		if (hdmi->enc_color_depth == 8) {
+			color_format = 0x01;
+		} else if (hdmi->enc_color_depth == 10) {
+			color_format = 0x03;
+		} else if (hdmi->enc_color_depth == 12) {
+			color_format = 0x05;
+		} else if (hdmi->enc_color_depth == 16) {
+			color_format = 0x07;
+		} else {
+			printf("Invalid color depth %d!!", hdmi->enc_color_depth);
+			return;
+		}
+	} else if (hdmi->enc_in_format == eYCC444) {
+		if (hdmi->enc_color_depth == 8) {
+			color_format = 0x09;
+		} else if (hdmi->enc_color_depth == 10) {
+			color_format = 0x0B;
+		} else if (hdmi->enc_color_depth == 12) {
+			color_format = 0x0D;
+		} else if (hdmi->enc_color_depth == 16) {
+			color_format = 0x0F;
+		} else {
+			printf("Invalid color depth %d!!", hdmi->enc_color_depth);
+			return;
+		}
+	} else if (hdmi->enc_in_format == eYCC422_8bits) {
+		if (hdmi->enc_color_depth == 8) {
+			color_format = 0x16;
+		} else if (hdmi->enc_color_depth == 10) {
+			color_format = 0x14;
+		} else if (hdmi->enc_color_depth == 12) {
+			color_format = 0x12;
+		} else {
+			printf("Invalid color depth %d!!", hdmi->enc_color_depth);
+			return;
+		}
+	}
+
+	val = HDMI_TX_INVID0_INTERNAL_DE_GENERATOR_DISABLE |
+		((color_format << HDMI_TX_INVID0_VIDEO_MAPPING_OFFSET) &
+		HDMI_TX_INVID0_VIDEO_MAPPING_MASK);
+	writeb(val, HDMI_TX_INVID0);
+
+	/* Enable TX stuffing: When DE is inactive, fix the output data to 0 */
+	val = HDMI_TX_INSTUFFING_BDBDATA_STUFFING_ENABLE |
+		HDMI_TX_INSTUFFING_RCRDATA_STUFFING_ENABLE |
+		HDMI_TX_INSTUFFING_GYDATA_STUFFING_ENABLE;
+	writeb(val, HDMI_TX_INSTUFFING);
+	writeb(0x0, HDMI_TX_GYDATA0);
+	writeb(0x0, HDMI_TX_GYDATA1);
+	writeb(0x0, HDMI_TX_RCRDATA0);
+	writeb(0x0, HDMI_TX_RCRDATA1);
+	writeb(0x0, HDMI_TX_BCBDATA0);
+	writeb(0x0, HDMI_TX_BCBDATA1);
+}
+
+/*!
+ * set HDMI color space conversion module.
+ */
+static void hdmi_video_csc(hdmi_data_info_s * hdmi)
+{
+	int color_depth = 0;
+	int interpolation = HDMI_CSC_CFG_INTMODE_DISABLE;
+	int decimation = 0;
+	u8 val;
+
+	/*YCC422 interpolation to 444 mode */
+	if (isColorSpaceInterpolation(hdmi) == TRUE) {
+		interpolation = HDMI_CSC_CFG_INTMODE_CHROMA_INT_FORMULA1;
+	} else if (isColorSpaceDecimation(hdmi) == TRUE) {
+		decimation = HDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA3;
+	}
+
+	if (hdmi->enc_color_depth == 8) {
+		color_depth = HDMI_CSC_SCALE_CSC_COLORDE_PTH_24BPP;
+	} else if (hdmi->enc_color_depth == 10) {
+		color_depth = HDMI_CSC_SCALE_CSC_COLORDE_PTH_30BPP;
+	} else if (hdmi->enc_color_depth == 12) {
+		color_depth = HDMI_CSC_SCALE_CSC_COLORDE_PTH_36BPP;
+	} else if (hdmi->enc_color_depth == 16) {
+		color_depth = HDMI_CSC_SCALE_CSC_COLORDE_PTH_48BPP;
+	} else {
+		printf("Invalid color depth %d!!", hdmi->enc_color_depth);
+		return;
+	}
+
+	/*configure the CSC registers */
+	writeb(interpolation | decimation, HDMI_CSC_CFG);
+	val = readb(HDMI_CSC_SCALE);
+	val &= ~HDMI_CSC_SCALE_CSC_COLORDE_PTH_MASK;
+	val |= color_depth;
+	writeb(val, HDMI_CSC_SCALE);
+
+	update_csc_coeffs(hdmi);
+}
+
+/*!
+ * HDMI video packetizer is used to packetize the data.
+ * for example, if input is YCC422 mode or repeater is used, data should be repacked
+ * this module can be bypassed.
+ */
+static void hdmi_video_packetize(hdmi_data_info_s * hdmi)
+{
+	unsigned int color_depth = 0;
+	unsigned int remap_size = HDMI_VP_REMAP_YCC422_16bit;
+	unsigned int output_select = HDMI_VP_CONF_OUTPUT_SELECTOR_PP;
+	u8 val;
+
+	if (hdmi->enc_out_format == eRGB || hdmi->enc_out_format == eYCC444) {
+		if (hdmi->enc_color_depth == 0) {
+			output_select = HDMI_VP_CONF_OUTPUT_SELECTOR_BYPASS;
+		} else if (hdmi->enc_color_depth == 8) {
+			color_depth = 4;
+			output_select = HDMI_VP_CONF_OUTPUT_SELECTOR_BYPASS;
+		} else if (hdmi->enc_color_depth == 10) {
+			color_depth = 5;
+		} else if (hdmi->enc_color_depth == 12) {
+			color_depth = 6;
+		} else if (hdmi->enc_color_depth == 16) {
+			color_depth = 7;
+		} else {
+			printf("Invalid color depth %d!!\n", hdmi->enc_color_depth);
+			return;
+		}
+	} else if (hdmi->enc_out_format == eYCC422) {
+		if (hdmi->enc_color_depth == 0 || hdmi->enc_color_depth == 8) {
+			remap_size = HDMI_VP_REMAP_YCC422_16bit;
+		} else if (hdmi->enc_color_depth == 10) {
+			remap_size = HDMI_VP_REMAP_YCC422_20bit;
+		} else if (hdmi->enc_color_depth == 12) {
+			remap_size = HDMI_VP_REMAP_YCC422_24bit;
+		} else {
+			printf("Invalid color remap size %d!!\n", hdmi->enc_color_depth);
+			return;
+		}
+		output_select = HDMI_VP_CONF_OUTPUT_SELECTOR_YCC422;
+	} else {
+		printf("Invalid output encoding type %d!!\n", hdmi->enc_out_format);
+		return;
+	}
+
+	/* HDMI not support deep color,
+	 * because IPU MAX support color depth is 24bit */
+	color_depth = 0;
+
+	/* set the packetizer registers */
+	val = ((color_depth << HDMI_VP_PR_CD_COLOR_DEPTH_OFFSET) &
+		HDMI_VP_PR_CD_COLOR_DEPTH_MASK) |
+		((hdmi->pix_repet_factor <<
+		HDMI_VP_PR_CD_DESIRED_PR_FACTOR_OFFSET) &
+		HDMI_VP_PR_CD_DESIRED_PR_FACTOR_MASK);
+	writeb(val, HDMI_VP_PR_CD);
+
+	val = readb(HDMI_VP_STUFF);
+	val &= ~HDMI_VP_STUFF_PR_STUFFING_MASK;
+	val |= HDMI_VP_STUFF_PR_STUFFING_STUFFING_MODE;
+	writeb(val, HDMI_VP_STUFF);
+
+	/* Data from pixel repeater block */
+	if (hdmi->pix_repet_factor > 1) {
+		val = readb(HDMI_VP_CONF);
+		val &= ~(HDMI_VP_CONF_PR_EN_MASK |
+			HDMI_VP_CONF_BYPASS_SELECT_MASK);
+		val |= HDMI_VP_CONF_PR_EN_ENABLE |
+			HDMI_VP_CONF_BYPASS_SELECT_PIX_REPEATER;
+		writeb(val, HDMI_VP_CONF);
+	} else { /* data from packetizer block */
+		val = readb(HDMI_VP_CONF);
+		val &= ~(HDMI_VP_CONF_PR_EN_MASK |
+			HDMI_VP_CONF_BYPASS_SELECT_MASK);
+		val |= HDMI_VP_CONF_PR_EN_DISABLE |
+			HDMI_VP_CONF_BYPASS_SELECT_VID_PACKETIZER;
+		writeb(val, HDMI_VP_CONF);
+	}
+
+	val = readb(HDMI_VP_STUFF);
+	val &= ~HDMI_VP_STUFF_IDEFAULT_PHASE_MASK;
+	val |= 1 << HDMI_VP_STUFF_IDEFAULT_PHASE_OFFSET;
+	writeb(val, HDMI_VP_STUFF);
+
+	writeb(remap_size, HDMI_VP_REMAP);
+
+	if (output_select == HDMI_VP_CONF_OUTPUT_SELECTOR_PP) {
+		val = readb(HDMI_VP_CONF);
+		val &= ~(HDMI_VP_CONF_BYPASS_EN_MASK |
+			HDMI_VP_CONF_PP_EN_ENMASK |
+			HDMI_VP_CONF_YCC422_EN_MASK);
+		val |= HDMI_VP_CONF_BYPASS_EN_DISABLE |
+			HDMI_VP_CONF_PP_EN_ENABLE |
+			HDMI_VP_CONF_YCC422_EN_DISABLE;
+		writeb(val, HDMI_VP_CONF);
+	} else if (output_select == HDMI_VP_CONF_OUTPUT_SELECTOR_YCC422) {
+		val = readb(HDMI_VP_CONF);
+		val &= ~(HDMI_VP_CONF_BYPASS_EN_MASK |
+			HDMI_VP_CONF_PP_EN_ENMASK |
+			HDMI_VP_CONF_YCC422_EN_MASK);
+		val |= HDMI_VP_CONF_BYPASS_EN_DISABLE |
+			HDMI_VP_CONF_PP_EN_DISABLE |
+			HDMI_VP_CONF_YCC422_EN_ENABLE;
+		writeb(val, HDMI_VP_CONF);
+	} else if (output_select == HDMI_VP_CONF_OUTPUT_SELECTOR_BYPASS) {
+		val = readb(HDMI_VP_CONF);
+		val &= ~(HDMI_VP_CONF_BYPASS_EN_MASK |
+			HDMI_VP_CONF_PP_EN_ENMASK |
+			HDMI_VP_CONF_YCC422_EN_MASK);
+		val |= HDMI_VP_CONF_BYPASS_EN_ENABLE |
+			HDMI_VP_CONF_PP_EN_DISABLE |
+			HDMI_VP_CONF_YCC422_EN_DISABLE;
+		writeb(val, HDMI_VP_CONF);
+	} else {
+		return;
+	}
+
+	val = readb(HDMI_VP_STUFF);
+	val &= ~(HDMI_VP_STUFF_PP_STUFFING_MASK |
+		HDMI_VP_STUFF_YCC422_STUFFING_MASK);
+	val |= HDMI_VP_STUFF_PP_STUFFING_STUFFING_MODE |
+		HDMI_VP_STUFF_YCC422_STUFFING_STUFFING_MODE;
+	writeb(val, HDMI_VP_STUFF);
+
+	val = readb(HDMI_VP_CONF);
+	val &= ~HDMI_VP_CONF_OUTPUT_SELECTOR_MASK;
+	val |= output_select;
+	writeb(val, HDMI_VP_CONF);
+}
+
+/*!
+ * this submodule is responsible for the video/audio data composition.
+ */
+static void hdmi_set_video_mode(hdmi_data_info_s * hdmi)
+{
+	hdmi_vmode_s * vmode = &(hdmi->video_mode);
+
+	vmode->mHBorder = 0;
+	vmode->mVBorder = 0;
+	vmode->mPixelRepetitionInput = 0;
+	vmode->mHImageSize = 16;
+	vmode->mVImageSize = 9;
+
+	if ((vmode->mCode == 6) || (vmode->mCode == 7) ||
+		(vmode->mCode == 21) || (vmode->mCode == 22) ||
+		(vmode->mCode == 2) || (vmode->mCode == 3) ||
+		(vmode->mCode == 17) || (vmode->mCode == 18))
+		hdmi->colorimetry = eITU601;
+	else
+		hdmi->colorimetry = eITU709;
+
+	if ((vmode->mCode == 10) || (vmode->mCode == 11) ||
+		(vmode->mCode == 12) || (vmode->mCode == 13) ||
+		(vmode->mCode == 14) || (vmode->mCode == 15) ||
+		(vmode->mCode == 25) || (vmode->mCode == 26) ||
+		(vmode->mCode == 27) || (vmode->mCode == 28) ||
+		(vmode->mCode == 29) || (vmode->mCode == 30) ||
+		(vmode->mCode == 35) || (vmode->mCode == 36) ||
+		(vmode->mCode == 37) || (vmode->mCode == 38))
+		vmode->mPixelRepetitionOutput = 1;
+	else
+		vmode->mPixelRepetitionOutput = 0;
+
+	switch (vmode->mCode) {
+		case 1:                    //640x480p @ 59.94/60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+			vmode->mHActive = 640;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 160;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 16;
+			vmode->mVSyncOffset = 10;
+			vmode->mHSyncPulseWidth = 96;
+			vmode->mVSyncPulseWidth = 2;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE; // not(progressive_nI)
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 25170000 : 25200000;
+			break;
+		case 2:                    //720x480p @ 59.94/60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 3:                    //720x480p @ 59.94/60Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 138;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 16;
+			vmode->mVSyncOffset = 9;
+			vmode->mHSyncPulseWidth = 62;
+			vmode->mVSyncPulseWidth = 6;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 27000000 : 27020000;
+			break;
+		case 4:                    //1280x720p @ 59.94/60Hz 16:9
+			vmode->mHActive = 1280;
+			vmode->mVActive = 720;
+			vmode->mHBlanking = 370;
+			vmode->mVBlanking = 30;
+			vmode->mHSyncOffset = 110;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 40;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 74170000 : 74250000;
+			break;
+		case 5:                    //1920x1080i @ 59.94/60Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 540;
+			vmode->mHBlanking = 280;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 88;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 74170000 : 74250000;
+			break;
+		case 6:                    //720(1440)x480i @ 59.94/60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 7:                    //720(1440)x480i @ 59.94/60Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 276;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 38;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 124;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 27000000 : 27020000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 8:                    //720(1440)x240p @ 59.826/60.054/59.886/60.115Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 9:                    //720(1440)x240p @ 59.826/60.054/59.886/60.115Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 276;
+			vmode->mVBlanking = (vmode->mRefreshRate > 60000) ? 22 : 23;
+			vmode->mHSyncOffset = 38;
+			vmode->mVSyncOffset = (vmode->mRefreshRate > 60000) ? 4 : 5;
+			vmode->mHSyncPulseWidth = 124;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = ((vmode->mRefreshRate == 60054) || vmode->mRefreshRate == 59826) ? 27000000 : 27020000;    // else 60.115/59.886 Hz
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 10:                   //2880x480i @ 59.94/60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 11:                   //2880x480i @ 59.94/60Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 552;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 76;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 248;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 54000000 : 54050000;
+			break;
+		case 12:                   //2880x240p @ 59.826/60.054/59.886/60.115Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 13:                   //2880x240p @ 59.826/60.054/59.886/60.115Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 552;
+			vmode->mVBlanking = (vmode->mRefreshRate > 60000) ? 22 : 23;
+			vmode->mHSyncOffset = 76;
+			vmode->mVSyncOffset = (vmode->mRefreshRate > 60000) ? 4 : 5;
+			vmode->mHSyncPulseWidth = 248;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = ((vmode->mRefreshRate == 60054) || vmode->mRefreshRate == 59826) ? 54000000 : 54050000;    // else 60.115/59.886 Hz
+			break;
+		case 14:                   //1440x480p @ 59.94/60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 15:                   //1440x480p @ 59.94/60Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 276;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 32;
+			vmode->mVSyncOffset = 9;
+			vmode->mHSyncPulseWidth = 124;
+			vmode->mVSyncPulseWidth = 6;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 54000000 : 54050000;
+			break;
+		case 16:                   //1920x1080p @ 59.94/60Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 1080;
+			vmode->mHBlanking = 280;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 88;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 148350000 : 148500000;
+			break;
+		case 17:                   //720x576p @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 18:                   //720x576p @ 50Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 576;
+			vmode->mHBlanking = 144;
+			vmode->mVBlanking = 49;
+			vmode->mHSyncOffset = 12;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 64;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 27000000;
+			break;
+		case 19:                   //1280x720p @ 50Hz 16:9
+			vmode->mHActive = 1280;
+			vmode->mVActive = 720;
+			vmode->mHBlanking = 700;
+			vmode->mVBlanking = 30;
+			vmode->mHSyncOffset = 440;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 40;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 74250000;
+			break;
+		case 20:                   //1920x1080i @ 50Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 540;
+			vmode->mHBlanking = 720;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 528;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 74250000;
+			break;
+		case 21:                   //720(1440)x576i @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 22:                   //720(1440)x576i @ 50Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 24;
+			vmode->mHSyncOffset = 24;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 126;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 27000000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 23:                   //720(1440)x288p @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 24:                   //720(1440)x288p @ 50Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 	(vmode->mRefreshRate == 50080) ? 24 : ((vmode->mRefreshRate == 49920) ? 25 : 26);
+			vmode->mHSyncOffset = 24;
+			vmode->mVSyncOffset = (vmode->mRefreshRate == 50080) ? 2 : ((vmode->mRefreshRate == 49920) ? 3 : 4);
+			vmode->mHSyncPulseWidth = 126;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 27000000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 25:                   //2880x576i @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 26:                   //2880x576i @ 50Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 576;
+			vmode->mVBlanking = 24;
+			vmode->mHSyncOffset = 48;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 252;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 54000000;
+			break;
+		case 27:                   //2880x288p @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 28:                   //2880x288p @ 50Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 576;
+			vmode->mVBlanking = (vmode->mRefreshRate == 50080) ? 24 : ((vmode->mRefreshRate == 49920) ? 25 : 26);
+			vmode->mHSyncOffset = 48;
+			vmode->mVSyncOffset = (vmode->mRefreshRate == 50080) ? 2 : ((vmode->mRefreshRate == 49920) ? 3 : 4);
+			vmode->mHSyncPulseWidth = 252;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 54000000;
+			break;
+		case 29:                   //1440x576p @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 30:                   //1440x576p @ 50Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 576;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 49;
+			vmode->mHSyncOffset = 24;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 128;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 54000000;
+			break;
+		case 31:                   //1920x1080p @ 50Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 1080;
+			vmode->mHBlanking = 720;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 528;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 148500000;
+			break;
+		case 32:                   //1920x1080p @ 23.976/24Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 1080;
+			vmode->mHBlanking = 830;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 638;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 23976) ? 74170000 : 74250000;
+			break;
+		case 33:                   //1920x1080p @ 25Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 1080;
+			vmode->mHBlanking = 720;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 528;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 74250000;
+			break;
+		case 34:                   //1920x1080p @ 29.97/30Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 1080;
+			vmode->mHBlanking = 280;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 88;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 29970) ? 74170000 : 74250000;
+			break;
+		case 35:                   //2880x480p @ 60Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 36:                   //2880x480p @ 60Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 552;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 64;
+			vmode->mVSyncOffset = 9;
+			vmode->mHSyncPulseWidth = 248;
+			vmode->mVSyncPulseWidth = 6;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 59940) ? 108000000 : 108100000;
+			break;
+		case 37:                   //2880x576p @ 50Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 38:                   //2880x576p @ 50Hz 16:9
+			vmode->mHActive = 2880;
+			vmode->mVActive = 576;
+			vmode->mHBlanking = 576;
+			vmode->mVBlanking = 49;
+			vmode->mHSyncOffset = 48;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 256;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 108000000;
+			break;
+		case 39:                   //1920x1080i (1250 total) @ 50Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 540;
+			vmode->mHBlanking = 384;
+			vmode->mVBlanking = 85;
+			vmode->mHSyncOffset = 32;
+			vmode->mVSyncOffset = 23;
+			vmode->mHSyncPulseWidth = 168;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 72000000;
+			break;
+		case 40:                   //1920x1080i @ 100Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 540;
+			vmode->mHBlanking = 720;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 528;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 148500000;
+			break;
+		case 41:                   //1280x720p @ 100Hz 16:9
+			vmode->mHActive = 1280;
+			vmode->mVActive = 720;
+			vmode->mHBlanking = 700;
+			vmode->mVBlanking = 30;
+			vmode->mHSyncOffset = 440;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 40;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 148500000;
+			break;
+		case 42:                   //720x576p @ 100Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 43:                   //720x576p @ 100Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 576;
+			vmode->mHBlanking = 144;
+			vmode->mVBlanking = 49;
+			vmode->mHSyncOffset = 12;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 64;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 54000000;
+			break;
+		case 44:                   //720(1440)x576i @ 100Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 45:                   //720(1440)x576i @ 100Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 24;
+			vmode->mHSyncOffset = 24;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 126;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 54000000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 46:                   //1920x1080i @ 119.88/120Hz 16:9
+			vmode->mHActive = 1920;
+			vmode->mVActive = 540;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 88;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 44;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 119880) ? 148350000 : 148500000;
+			break;
+		case 47:                   //1280x720p @ 119.88/120Hz 16:9
+			vmode->mHActive = 1280;
+			vmode->mVActive = 720;
+			vmode->mHBlanking = 370;
+			vmode->mVBlanking = 30;
+			vmode->mHSyncOffset = 110;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 40;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = TRUE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 119880) ? 148350000 : 148500000;
+			break;
+		case 48:                   //720x480p @ 119.88/120Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 49:                   //720x480p @ 119.88/120Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 138;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 16;
+			vmode->mVSyncOffset = 9;
+			vmode->mHSyncPulseWidth = 62;
+			vmode->mVSyncPulseWidth = 6;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 119880) ? 54000000 : 54050000;
+			break;
+		case 50:                   //720(1440)x480i @ 119.88/120Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 51:                   //720(1440)x480i @ 119.88/120Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 276;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 38;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 124;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 119880) ? 54000000 : 54050000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 52:                   //720X576p @ 200Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 53:                   //720X576p @ 200Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 576;
+			vmode->mHBlanking = 144;
+			vmode->mVBlanking = 49;
+			vmode->mHSyncOffset = 12;
+			vmode->mVSyncOffset = 5;
+			vmode->mHSyncPulseWidth = 64;
+			vmode->mVSyncPulseWidth = 5;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = 108000000;
+			break;
+		case 54:                   //720(1440)x576i @ 200Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 55:                   //720(1440)x576i @ 200Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 288;
+			vmode->mHBlanking = 288;
+			vmode->mVBlanking = 24;
+			vmode->mHSyncOffset = 24;
+			vmode->mVSyncOffset = 2;
+			vmode->mHSyncPulseWidth = 126;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = 108000000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		case 56:                   //720x480p @ 239.76/240Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 57:                   //720x480p @ 239.76/240Hz 16:9
+			vmode->mHActive = 720;
+			vmode->mVActive = 480;
+			vmode->mHBlanking = 138;
+			vmode->mVBlanking = 45;
+			vmode->mHSyncOffset = 16;
+			vmode->mVSyncOffset = 9;
+			vmode->mHSyncPulseWidth = 62;
+			vmode->mVSyncPulseWidth = 6;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = FALSE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 239760) ? 108000000 : 108100000;
+			break;
+		case 58:                   //720(1440)x480i @ 239.76/240Hz 4:3
+			vmode->mHImageSize = 4;
+			vmode->mVImageSize = 3;
+		case 59:                   //720(1440)x480i @ 239.76/240Hz 16:9
+			vmode->mHActive = 1440;
+			vmode->mVActive = 240;
+			vmode->mHBlanking = 276;
+			vmode->mVBlanking = 22;
+			vmode->mHSyncOffset = 38;
+			vmode->mVSyncOffset = 4;
+			vmode->mHSyncPulseWidth = 124;
+			vmode->mVSyncPulseWidth = 3;
+			vmode->mHSyncPolarity = vmode->mVSyncPolarity = FALSE;
+			vmode->mInterlaced = TRUE;
+			vmode->mPixelClock = (vmode->mRefreshRate == 239760) ? 108000000 : 108100000;
+			vmode->mPixelRepetitionInput = 1;
+			break;
+		default:
+			vmode->mCode = -1;
+			printf("invalid code\n");
+			break;
+	}
+}
+
+/*!
+ * HDMI display enable.
+ */
+void hdmi_display_enable(unsigned int mCode)
+{
+	hdmi_instance.enc_in_format = eRGB;
+	hdmi_instance.enc_out_format = eRGB;
+	hdmi_instance.enc_color_depth = 8;
+	hdmi_instance.pix_repet_factor = 0;
+	hdmi_instance.hdcp_enable = 0;
+	hdmi_instance.video_mode.mCode = mCode;
+	hdmi_instance.video_mode.mDVI = FALSE;
+	hdmi_instance.video_mode.mRefreshRate = 60000;
+	hdmi_instance.video_mode.mDataEnablePolarity = TRUE;
+
+	hdmi_set_video_mode(&hdmi_instance);
+	hdmi_av_composer(&hdmi_instance);
+	hdmi_phy_init(&hdmi_instance);
+	hdmi_enable_video_path(&hdmi_instance);
+	hdmi_enable_audio_clk(&hdmi_instance, FALSE);
+	hdmi_audio_mute(&hdmi_instance, TRUE);
+	hdmi_config_AVI(&hdmi_instance);
+	hdmi_video_packetize(&hdmi_instance);
+	hdmi_video_csc(&hdmi_instance);
+	hdmi_video_sample(&hdmi_instance);
+	hdmi_tx_hdcp_config(&hdmi_instance);
+}
+
diff --git a/drivers/video/mxc_hdmi.h b/drivers/video/mxc_hdmi.h
new file mode 100644
index 0000000..a0ff77d
--- /dev/null
+++ b/drivers/video/mxc_hdmi.h
@@ -0,0 +1,1140 @@
+/*
+ * Copyright (C) 2012 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+
+#ifndef __MXC_HDMI_H__
+#define __MXC_HDMI_H__
+
+//
+// Hdmi controller registers 
+//
+
+// Identification Registers
+#define HDMI_DESIGN_ID              HDMI_ARB_BASE_ADDR+0x0000
+#define HDMI_REVISION_ID            HDMI_ARB_BASE_ADDR+0x0001
+#define HDMI_PRODUCT_ID0            HDMI_ARB_BASE_ADDR+0x0002
+#define HDMI_PRODUCT_ID1            HDMI_ARB_BASE_ADDR+0x0003
+#define HDMI_CONFIG0_ID             HDMI_ARB_BASE_ADDR+0x0004
+#define HDMI_CONFIG1_ID             HDMI_ARB_BASE_ADDR+0x0005
+#define HDMI_CONFIG2_ID             HDMI_ARB_BASE_ADDR+0x0006
+#define HDMI_CONFIG3_ID             HDMI_ARB_BASE_ADDR+0x0007
+
+// Interrupt Registers
+#define HDMI_IH_FC_STAT0            HDMI_ARB_BASE_ADDR+0x0100
+#define HDMI_IH_FC_STAT1            HDMI_ARB_BASE_ADDR+0x0101
+#define HDMI_IH_FC_STAT2            HDMI_ARB_BASE_ADDR+0x0102
+#define HDMI_IH_AS_STAT0            HDMI_ARB_BASE_ADDR+0x0103
+#define HDMI_IH_PHY_STAT0           HDMI_ARB_BASE_ADDR+0x0104
+#define HDMI_IH_I2CM_STAT0          HDMI_ARB_BASE_ADDR+0x0105
+#define HDMI_IH_CEC_STAT0           HDMI_ARB_BASE_ADDR+0x0106
+#define HDMI_IH_VP_STAT0            HDMI_ARB_BASE_ADDR+0x0107
+#define HDMI_IH_I2CMPHY_STAT0       HDMI_ARB_BASE_ADDR+0x0108
+#define HDMI_IH_AHBDMAAUD_STAT0     HDMI_ARB_BASE_ADDR+0x0180
+#define HDMI_IH_MUTE_FC_STAT1       HDMI_ARB_BASE_ADDR+0x0181
+#define HDMI_IH_MUTE_FC_STAT2       HDMI_ARB_BASE_ADDR+0x0182
+#define HDMI_IH_MUTE_AS_STAT0       HDMI_ARB_BASE_ADDR+0x0183
+#define HDMI_IH_MUTE_PHY_STAT0      HDMI_ARB_BASE_ADDR+0x0184
+#define HDMI_IH_MUTE_I2CM_STAT0     HDMI_ARB_BASE_ADDR+0x0185
+#define HDMI_IH_MUTE_CEC_STAT0      HDMI_ARB_BASE_ADDR+0x0186
+#define HDMI_IH_MUTE_VP_STAT0       HDMI_ARB_BASE_ADDR+0x0187
+#define HDMI_IH_MUTE_I2CMPHY_STAT0  HDMI_ARB_BASE_ADDR+0x0188
+#define HDMI_IH_MUTE_AHBDMAAUD_STAT0  HDMI_ARB_BASE_ADDR+0x0189
+#define HDMI_IH_MUTE                HDMI_ARB_BASE_ADDR+0x01FF
+
+// Video Sample Registers
+#define HDMI_TX_INVID0              HDMI_ARB_BASE_ADDR+0x0200
+#define HDMI_TX_INSTUFFING          HDMI_ARB_BASE_ADDR+0x0201
+#define HDMI_TX_GYDATA0             HDMI_ARB_BASE_ADDR+0x0202
+#define HDMI_TX_GYDATA1             HDMI_ARB_BASE_ADDR+0x0203
+#define HDMI_TX_RCRDATA0            HDMI_ARB_BASE_ADDR+0x0204
+#define HDMI_TX_RCRDATA1            HDMI_ARB_BASE_ADDR+0x0205
+#define HDMI_TX_BCBDATA0            HDMI_ARB_BASE_ADDR+0x0206
+#define HDMI_TX_BCBDATA1            HDMI_ARB_BASE_ADDR+0x0207
+
+// Video Packetizer Registers
+#define HDMI_VP_STATUS              HDMI_ARB_BASE_ADDR+0x0800
+#define HDMI_VP_PR_CD               HDMI_ARB_BASE_ADDR+0x0801
+#define HDMI_VP_STUFF               HDMI_ARB_BASE_ADDR+0x0802
+#define HDMI_VP_REMAP               HDMI_ARB_BASE_ADDR+0x0803
+#define HDMI_VP_CONF                HDMI_ARB_BASE_ADDR+0x0804
+#define HDMI_VP_STAT                HDMI_ARB_BASE_ADDR+0x0805
+#define HDMI_VP_INT                 HDMI_ARB_BASE_ADDR+0x0806
+#define HDMI_VP_MASK                HDMI_ARB_BASE_ADDR+0x0807
+#define HDMI_VP_POL                 HDMI_ARB_BASE_ADDR+0x0808
+
+// Frame Composer Registers
+#define HDMI_FC_INVIDCONF           HDMI_ARB_BASE_ADDR+0x1000
+#define HDMI_FC_INHACTV0            HDMI_ARB_BASE_ADDR+0x1001
+#define HDMI_FC_INHACTV1            HDMI_ARB_BASE_ADDR+0x1002
+#define HDMI_FC_INHBLANK0           HDMI_ARB_BASE_ADDR+0x1003
+#define HDMI_FC_INHBLANK1           HDMI_ARB_BASE_ADDR+0x1004
+#define HDMI_FC_INVACTV0            HDMI_ARB_BASE_ADDR+0x1005
+#define HDMI_FC_INVACTV1            HDMI_ARB_BASE_ADDR+0x1006
+#define HDMI_FC_INVBLANK            HDMI_ARB_BASE_ADDR+0x1007
+#define HDMI_FC_HSYNCINDELAY0       HDMI_ARB_BASE_ADDR+0x1008
+#define HDMI_FC_HSYNCINDELAY1       HDMI_ARB_BASE_ADDR+0x1009
+#define HDMI_FC_HSYNCINWIDTH0       HDMI_ARB_BASE_ADDR+0x100A
+#define HDMI_FC_HSYNCINWIDTH1       HDMI_ARB_BASE_ADDR+0x100B
+#define HDMI_FC_VSYNCINDELAY        HDMI_ARB_BASE_ADDR+0x100C
+#define HDMI_FC_VSYNCINWIDTH        HDMI_ARB_BASE_ADDR+0x100D
+#define HDMI_FC_INFREQ0             HDMI_ARB_BASE_ADDR+0x100E
+#define HDMI_FC_INFREQ1             HDMI_ARB_BASE_ADDR+0x100F
+#define HDMI_FC_INFREQ2             HDMI_ARB_BASE_ADDR+0x1010
+#define HDMI_FC_CTRLDUR             HDMI_ARB_BASE_ADDR+0x1011
+#define HDMI_FC_EXCTRLDUR           HDMI_ARB_BASE_ADDR+0x1012
+#define HDMI_FC_EXCTRLSPAC          HDMI_ARB_BASE_ADDR+0x1013
+#define HDMI_FC_CH0PREAM            HDMI_ARB_BASE_ADDR+0x1014
+#define HDMI_FC_CH1PREAM            HDMI_ARB_BASE_ADDR+0x1015
+#define HDMI_FC_CH2PREAM            HDMI_ARB_BASE_ADDR+0x1016
+#define HDMI_FC_AVICONF3            HDMI_ARB_BASE_ADDR+0x1017
+#define HDMI_FC_GCP                 HDMI_ARB_BASE_ADDR+0x1018
+#define HDMI_FC_AVICONF0            HDMI_ARB_BASE_ADDR+0x1019
+#define HDMI_FC_AVICONF1            HDMI_ARB_BASE_ADDR+0x101A
+#define HDMI_FC_AVICONF2            HDMI_ARB_BASE_ADDR+0x101B
+#define HDMI_FC_AVIVID              HDMI_ARB_BASE_ADDR+0x101C
+#define HDMI_FC_AVIETB0             HDMI_ARB_BASE_ADDR+0x101D
+#define HDMI_FC_AVIETB1             HDMI_ARB_BASE_ADDR+0x101E
+#define HDMI_FC_AVISBB0             HDMI_ARB_BASE_ADDR+0x101F
+#define HDMI_FC_AVISBB1             HDMI_ARB_BASE_ADDR+0x1020
+#define HDMI_FC_AVIELB0             HDMI_ARB_BASE_ADDR+0x1021
+#define HDMI_FC_AVIELB1             HDMI_ARB_BASE_ADDR+0x1022
+#define HDMI_FC_AVISRB0             HDMI_ARB_BASE_ADDR+0x1023
+#define HDMI_FC_AVISRB1             HDMI_ARB_BASE_ADDR+0x1024
+#define HDMI_FC_AUDICONF0           HDMI_ARB_BASE_ADDR+0x1025
+#define HDMI_FC_AUDICONF1           HDMI_ARB_BASE_ADDR+0x1026
+#define HDMI_FC_AUDICONF2           HDMI_ARB_BASE_ADDR+0x1027
+#define HDMI_FC_AUDICONF3           HDMI_ARB_BASE_ADDR+0x1028
+#define HDMI_FC_VSDIEEEID0          HDMI_ARB_BASE_ADDR+0x1029
+#define HDMI_FC_VSDSIZE             HDMI_ARB_BASE_ADDR+0x102A
+#define HDMI_FC_VSDIEEEID1          HDMI_ARB_BASE_ADDR+0x1030
+#define HDMI_FC_VSDIEEEID2          HDMI_ARB_BASE_ADDR+0x1031
+#define HDMI_FC_VSDPAYLOAD0         HDMI_ARB_BASE_ADDR+0x1032
+#define HDMI_FC_VSDPAYLOAD1         HDMI_ARB_BASE_ADDR+0x1033
+#define HDMI_FC_VSDPAYLOAD2         HDMI_ARB_BASE_ADDR+0x1034
+#define HDMI_FC_VSDPAYLOAD3         HDMI_ARB_BASE_ADDR+0x1035
+#define HDMI_FC_VSDPAYLOAD4         HDMI_ARB_BASE_ADDR+0x1036
+#define HDMI_FC_VSDPAYLOAD5         HDMI_ARB_BASE_ADDR+0x1037
+#define HDMI_FC_VSDPAYLOAD6         HDMI_ARB_BASE_ADDR+0x1038
+#define HDMI_FC_VSDPAYLOAD7         HDMI_ARB_BASE_ADDR+0x1039
+#define HDMI_FC_VSDPAYLOAD8         HDMI_ARB_BASE_ADDR+0x103A
+#define HDMI_FC_VSDPAYLOAD9         HDMI_ARB_BASE_ADDR+0x103B
+#define HDMI_FC_VSDPAYLOAD10        HDMI_ARB_BASE_ADDR+0x103C
+#define HDMI_FC_VSDPAYLOAD11        HDMI_ARB_BASE_ADDR+0x103D
+#define HDMI_FC_VSDPAYLOAD12        HDMI_ARB_BASE_ADDR+0x103E
+#define HDMI_FC_VSDPAYLOAD13        HDMI_ARB_BASE_ADDR+0x103F
+#define HDMI_FC_VSDPAYLOAD14        HDMI_ARB_BASE_ADDR+0x1040
+#define HDMI_FC_VSDPAYLOAD15        HDMI_ARB_BASE_ADDR+0x1041
+#define HDMI_FC_VSDPAYLOAD16        HDMI_ARB_BASE_ADDR+0x1042
+#define HDMI_FC_VSDPAYLOAD17        HDMI_ARB_BASE_ADDR+0x1043
+#define HDMI_FC_VSDPAYLOAD18        HDMI_ARB_BASE_ADDR+0x1044
+#define HDMI_FC_VSDPAYLOAD19        HDMI_ARB_BASE_ADDR+0x1045
+#define HDMI_FC_VSDPAYLOAD20        HDMI_ARB_BASE_ADDR+0x1046
+#define HDMI_FC_VSDPAYLOAD21        HDMI_ARB_BASE_ADDR+0x1047
+#define HDMI_FC_VSDPAYLOAD22        HDMI_ARB_BASE_ADDR+0x1048
+#define HDMI_FC_VSDPAYLOAD23        HDMI_ARB_BASE_ADDR+0x1049
+#define HDMI_FC_SPDVENDORNAME0      HDMI_ARB_BASE_ADDR+0x104A
+#define HDMI_FC_SPDVENDORNAME1      HDMI_ARB_BASE_ADDR+0x104B
+#define HDMI_FC_SPDVENDORNAME2      HDMI_ARB_BASE_ADDR+0x104C
+#define HDMI_FC_SPDVENDORNAME3      HDMI_ARB_BASE_ADDR+0x104D
+#define HDMI_FC_SPDVENDORNAME4      HDMI_ARB_BASE_ADDR+0x104E
+#define HDMI_FC_SPDVENDORNAME5      HDMI_ARB_BASE_ADDR+0x104F
+#define HDMI_FC_SPDVENDORNAME6      HDMI_ARB_BASE_ADDR+0x1050
+#define HDMI_FC_SPDVENDORNAME7      HDMI_ARB_BASE_ADDR+0x1051
+#define HDMI_FC_SDPPRODUCTNAME0     HDMI_ARB_BASE_ADDR+0x1052
+#define HDMI_FC_SDPPRODUCTNAME1     HDMI_ARB_BASE_ADDR+0x1053
+#define HDMI_FC_SDPPRODUCTNAME2     HDMI_ARB_BASE_ADDR+0x1054
+#define HDMI_FC_SDPPRODUCTNAME3     HDMI_ARB_BASE_ADDR+0x1055
+#define HDMI_FC_SDPPRODUCTNAME4     HDMI_ARB_BASE_ADDR+0x1056
+#define HDMI_FC_SDPPRODUCTNAME5     HDMI_ARB_BASE_ADDR+0x1057
+#define HDMI_FC_SDPPRODUCTNAME6     HDMI_ARB_BASE_ADDR+0x1058
+#define HDMI_FC_SDPPRODUCTNAME7     HDMI_ARB_BASE_ADDR+0x1059
+#define HDMI_FC_SDPPRODUCTNAME8     HDMI_ARB_BASE_ADDR+0x105A
+#define HDMI_FC_SDPPRODUCTNAME9     HDMI_ARB_BASE_ADDR+0x105B
+#define HDMI_FC_SDPPRODUCTNAME10    HDMI_ARB_BASE_ADDR+0x105C
+#define HDMI_FC_SDPPRODUCTNAME11    HDMI_ARB_BASE_ADDR+0x105D
+#define HDMI_FC_SDPPRODUCTNAME12    HDMI_ARB_BASE_ADDR+0x105E
+#define HDMI_FC_SDPPRODUCTNAME13    HDMI_ARB_BASE_ADDR+0x105F
+#define HDMI_FC_SDPPRODUCTNAME14    HDMI_ARB_BASE_ADDR+0x1060
+#define HDMI_FC_SPDPRODUCTNAME15    HDMI_ARB_BASE_ADDR+0x1061
+#define HDMI_FC_SPDDEVICEINF        HDMI_ARB_BASE_ADDR+0x1062
+#define HDMI_FC_AUDSCONF            HDMI_ARB_BASE_ADDR+0x1063
+#define HDMI_FC_AUDSSTAT            HDMI_ARB_BASE_ADDR+0x1064
+#define HDMI_FC_AUDSV               HDMI_ARB_BASE_ADDR+0x1065
+#define HDMI_FC_AUDSU               HDMI_ARB_BASE_ADDR+0x1066
+#define HDMI_FC_AUDSCHNLS0          HDMI_ARB_BASE_ADDR+0x1067
+#define HDMI_FC_AUDSCHNLS1          HDMI_ARB_BASE_ADDR+0x1068
+#define HDMI_FC_AUDSCHNLS2          HDMI_ARB_BASE_ADDR+0x1069
+#define HDMI_FC_AUDSCHNLS3          HDMI_ARB_BASE_ADDR+0x106A
+#define HDMI_FC_AUDSCHNLS4          HDMI_ARB_BASE_ADDR+0x106B
+#define HDMI_FC_AUDSCHNLS5          HDMI_ARB_BASE_ADDR+0x106C
+#define HDMI_FC_AUDSCHNLS6          HDMI_ARB_BASE_ADDR+0x106D
+#define HDMI_FC_AUDSCHNLS7          HDMI_ARB_BASE_ADDR+0x106E
+#define HDMI_FC_AUDSCHNLS8          HDMI_ARB_BASE_ADDR+0x106F
+#define HDMI_FC_DATACH0FILL         HDMI_ARB_BASE_ADDR+0x1070
+#define HDMI_FC_DATACH1FILL         HDMI_ARB_BASE_ADDR+0x1071
+#define HDMI_FC_DATACH2FILL         HDMI_ARB_BASE_ADDR+0x1072
+#define HDMI_FC_CTRLQHIGH           HDMI_ARB_BASE_ADDR+0x1073
+#define HDMI_FC_CTRLQLOW            HDMI_ARB_BASE_ADDR+0x1074
+#define HDMI_FC_ACP0                HDMI_ARB_BASE_ADDR+0x1075
+#define HDMI_FC_ACP28               HDMI_ARB_BASE_ADDR+0x1076
+#define HDMI_FC_ACP27               HDMI_ARB_BASE_ADDR+0x1077
+#define HDMI_FC_ACP26               HDMI_ARB_BASE_ADDR+0x1078
+#define HDMI_FC_ACP25               HDMI_ARB_BASE_ADDR+0x1079
+#define HDMI_FC_ACP24               HDMI_ARB_BASE_ADDR+0x107A
+#define HDMI_FC_ACP23               HDMI_ARB_BASE_ADDR+0x107B
+#define HDMI_FC_ACP22               HDMI_ARB_BASE_ADDR+0x107C
+#define HDMI_FC_ACP21               HDMI_ARB_BASE_ADDR+0x107D
+#define HDMI_FC_ACP20               HDMI_ARB_BASE_ADDR+0x107E
+#define HDMI_FC_ACP19               HDMI_ARB_BASE_ADDR+0x107F
+#define HDMI_FC_ACP18               HDMI_ARB_BASE_ADDR+0x1080
+#define HDMI_FC_ACP17               HDMI_ARB_BASE_ADDR+0x1081
+#define HDMI_FC_ACP16               HDMI_ARB_BASE_ADDR+0x1082
+#define HDMI_FC_ACP15               HDMI_ARB_BASE_ADDR+0x1083
+#define HDMI_FC_ACP14               HDMI_ARB_BASE_ADDR+0x1084
+#define HDMI_FC_ACP13               HDMI_ARB_BASE_ADDR+0x1085
+#define HDMI_FC_ACP12               HDMI_ARB_BASE_ADDR+0x1086
+#define HDMI_FC_ACP11               HDMI_ARB_BASE_ADDR+0x1087
+#define HDMI_FC_ACP10               HDMI_ARB_BASE_ADDR+0x1088
+#define HDMI_FC_ACP9                HDMI_ARB_BASE_ADDR+0x1089
+#define HDMI_FC_ACP8                HDMI_ARB_BASE_ADDR+0x108A
+#define HDMI_FC_ACP7                HDMI_ARB_BASE_ADDR+0x108B
+#define HDMI_FC_ACP6                HDMI_ARB_BASE_ADDR+0x108C
+#define HDMI_FC_ACP5                HDMI_ARB_BASE_ADDR+0x108D
+#define HDMI_FC_ACP4                HDMI_ARB_BASE_ADDR+0x108E
+#define HDMI_FC_ACP3                HDMI_ARB_BASE_ADDR+0x108F
+#define HDMI_FC_ACP2                HDMI_ARB_BASE_ADDR+0x1090
+#define HDMI_FC_ACP1                HDMI_ARB_BASE_ADDR+0x1091
+#define HDMI_FC_ISCR1_0             HDMI_ARB_BASE_ADDR+0x1092
+#define HDMI_FC_ISCR1_16            HDMI_ARB_BASE_ADDR+0x1093
+#define HDMI_FC_ISCR1_15            HDMI_ARB_BASE_ADDR+0x1094
+#define HDMI_FC_ISCR1_14            HDMI_ARB_BASE_ADDR+0x1095
+#define HDMI_FC_ISCR1_13            HDMI_ARB_BASE_ADDR+0x1096
+#define HDMI_FC_ISCR1_12            HDMI_ARB_BASE_ADDR+0x1097
+#define HDMI_FC_ISCR1_11            HDMI_ARB_BASE_ADDR+0x1098
+#define HDMI_FC_ISCR1_10            HDMI_ARB_BASE_ADDR+0x1099
+#define HDMI_FC_ISCR1_9             HDMI_ARB_BASE_ADDR+0x109A
+#define HDMI_FC_ISCR1_8             HDMI_ARB_BASE_ADDR+0x109B
+#define HDMI_FC_ISCR1_7             HDMI_ARB_BASE_ADDR+0x109C
+#define HDMI_FC_ISCR1_6             HDMI_ARB_BASE_ADDR+0x109D
+#define HDMI_FC_ISCR1_5             HDMI_ARB_BASE_ADDR+0x109E
+#define HDMI_FC_ISCR1_4             HDMI_ARB_BASE_ADDR+0x109F
+#define HDMI_FC_ISCR1_3             HDMI_ARB_BASE_ADDR+0x10A0
+#define HDMI_FC_ISCR1_2             HDMI_ARB_BASE_ADDR+0x10A1
+#define HDMI_FC_ISCR1_1             HDMI_ARB_BASE_ADDR+0x10A2
+#define HDMI_FC_ISCR2_15            HDMI_ARB_BASE_ADDR+0x10A3
+#define HDMI_FC_ISCR2_14            HDMI_ARB_BASE_ADDR+0x10A4
+#define HDMI_FC_ISCR2_13            HDMI_ARB_BASE_ADDR+0x10A5
+#define HDMI_FC_ISCR2_12            HDMI_ARB_BASE_ADDR+0x10A6
+#define HDMI_FC_ISCR2_11            HDMI_ARB_BASE_ADDR+0x10A7
+#define HDMI_FC_ISCR2_10            HDMI_ARB_BASE_ADDR+0x10A8
+#define HDMI_FC_ISCR2_9             HDMI_ARB_BASE_ADDR+0x10A9
+#define HDMI_FC_ISCR2_8             HDMI_ARB_BASE_ADDR+0x10AA
+#define HDMI_FC_ISCR2_7             HDMI_ARB_BASE_ADDR+0x10AB
+#define HDMI_FC_ISCR2_6             HDMI_ARB_BASE_ADDR+0x10AC
+#define HDMI_FC_ISCR2_5             HDMI_ARB_BASE_ADDR+0x10AD
+#define HDMI_FC_ISCR2_4             HDMI_ARB_BASE_ADDR+0x10AE
+#define HDMI_FC_ISCR2_3             HDMI_ARB_BASE_ADDR+0x10AF
+#define HDMI_FC_ISCR2_2             HDMI_ARB_BASE_ADDR+0x10B0
+#define HDMI_FC_ISCR2_1             HDMI_ARB_BASE_ADDR+0x10B1
+#define HDMI_FC_ISCR2_0             HDMI_ARB_BASE_ADDR+0x10B2
+#define HDMI_FC_DATAUTO0            HDMI_ARB_BASE_ADDR+0x10B3
+#define HDMI_FC_DATAUTO1            HDMI_ARB_BASE_ADDR+0x10B4
+#define HDMI_FC_DATAUTO2            HDMI_ARB_BASE_ADDR+0x10B5
+#define HDMI_FC_DATMAN              HDMI_ARB_BASE_ADDR+0x10B6
+#define HDMI_FC_DATAUTO3            HDMI_ARB_BASE_ADDR+0x10B7
+#define HDMI_FC_RDRB0               HDMI_ARB_BASE_ADDR+0x10B8
+#define HDMI_FC_RDRB1               HDMI_ARB_BASE_ADDR+0x10B9
+#define HDMI_FC_RDRB2               HDMI_ARB_BASE_ADDR+0x10BA
+#define HDMI_FC_RDRB3               HDMI_ARB_BASE_ADDR+0x10BB
+#define HDMI_FC_RDRB4               HDMI_ARB_BASE_ADDR+0x10BC
+#define HDMI_FC_RDRB5               HDMI_ARB_BASE_ADDR+0x10BD
+#define HDMI_FC_RDRB6               HDMI_ARB_BASE_ADDR+0x10BE
+#define HDMI_FC_RDRB7               HDMI_ARB_BASE_ADDR+0x10BF
+#define HDMI_FC_STAT0               HDMI_ARB_BASE_ADDR+0x10D0
+#define HDMI_FC_INT0                HDMI_ARB_BASE_ADDR+0x10D1
+#define HDMI_FC_MASK0               HDMI_ARB_BASE_ADDR+0x10D2
+#define HDMI_FC_POL0                HDMI_ARB_BASE_ADDR+0x10D3
+#define HDMI_FC_STAT1               HDMI_ARB_BASE_ADDR+0x10D4
+#define HDMI_FC_INT1                HDMI_ARB_BASE_ADDR+0x10D5
+#define HDMI_FC_MASK1               HDMI_ARB_BASE_ADDR+0x10D6
+#define HDMI_FC_POL1                HDMI_ARB_BASE_ADDR+0x10D7
+#define HDMI_FC_STAT2               HDMI_ARB_BASE_ADDR+0x10D8
+#define HDMI_FC_INT2                HDMI_ARB_BASE_ADDR+0x10D9
+#define HDMI_FC_MASK2               HDMI_ARB_BASE_ADDR+0x10DA
+#define HDMI_FC_POL2                HDMI_ARB_BASE_ADDR+0x10DB
+#define HDMI_FC_PRCONF              HDMI_ARB_BASE_ADDR+0x10E0
+
+#define HDMI_FC_GMD_STAT            HDMI_ARB_BASE_ADDR+0x1100
+#define HDMI_FC_GMD_EN              HDMI_ARB_BASE_ADDR+0x1101
+#define HDMI_FC_GMD_UP              HDMI_ARB_BASE_ADDR+0x1102
+#define HDMI_FC_GMD_CONF            HDMI_ARB_BASE_ADDR+0x1103
+#define HDMI_FC_GMD_HB              HDMI_ARB_BASE_ADDR+0x1104
+#define HDMI_FC_GMD_PB0             HDMI_ARB_BASE_ADDR+0x1105
+#define HDMI_FC_GMD_PB1             HDMI_ARB_BASE_ADDR+0x1106
+#define HDMI_FC_GMD_PB2             HDMI_ARB_BASE_ADDR+0x1107
+#define HDMI_FC_GMD_PB3             HDMI_ARB_BASE_ADDR+0x1108
+#define HDMI_FC_GMD_PB4             HDMI_ARB_BASE_ADDR+0x1109
+#define HDMI_FC_GMD_PB5             HDMI_ARB_BASE_ADDR+0x110A
+#define HDMI_FC_GMD_PB6             HDMI_ARB_BASE_ADDR+0x110B
+#define HDMI_FC_GMD_PB7             HDMI_ARB_BASE_ADDR+0x110C
+#define HDMI_FC_GMD_PB8             HDMI_ARB_BASE_ADDR+0x110D
+#define HDMI_FC_GMD_PB9             HDMI_ARB_BASE_ADDR+0x110E
+#define HDMI_FC_GMD_PB10            HDMI_ARB_BASE_ADDR+0x110F
+#define HDMI_FC_GMD_PB11            HDMI_ARB_BASE_ADDR+0x1110
+#define HDMI_FC_GMD_PB12            HDMI_ARB_BASE_ADDR+0x1111
+#define HDMI_FC_GMD_PB13            HDMI_ARB_BASE_ADDR+0x1112
+#define HDMI_FC_GMD_PB14            HDMI_ARB_BASE_ADDR+0x1113
+#define HDMI_FC_GMD_PB15            HDMI_ARB_BASE_ADDR+0x1114
+#define HDMI_FC_GMD_PB16            HDMI_ARB_BASE_ADDR+0x1115
+#define HDMI_FC_GMD_PB17            HDMI_ARB_BASE_ADDR+0x1116
+#define HDMI_FC_GMD_PB18            HDMI_ARB_BASE_ADDR+0x1117
+#define HDMI_FC_GMD_PB19            HDMI_ARB_BASE_ADDR+0x1118
+#define HDMI_FC_GMD_PB20            HDMI_ARB_BASE_ADDR+0x1119
+#define HDMI_FC_GMD_PB21            HDMI_ARB_BASE_ADDR+0x111A
+#define HDMI_FC_GMD_PB22            HDMI_ARB_BASE_ADDR+0x111B
+#define HDMI_FC_GMD_PB23            HDMI_ARB_BASE_ADDR+0x111C
+#define HDMI_FC_GMD_PB24            HDMI_ARB_BASE_ADDR+0x111D
+#define HDMI_FC_GMD_PB25            HDMI_ARB_BASE_ADDR+0x111E
+#define HDMI_FC_GMD_PB26            HDMI_ARB_BASE_ADDR+0x111F
+#define HDMI_FC_GMD_PB27            HDMI_ARB_BASE_ADDR+0x1120
+
+#define HDMI_FC_DBGFORCE            HDMI_ARB_BASE_ADDR+0x1200
+#define HDMI_FC_DBGAUD0CH0          HDMI_ARB_BASE_ADDR+0x1201
+#define HDMI_FC_DBGAUD1CH0          HDMI_ARB_BASE_ADDR+0x1202
+#define HDMI_FC_DBGAUD2CH0          HDMI_ARB_BASE_ADDR+0x1203
+#define HDMI_FC_DBGAUD0CH1          HDMI_ARB_BASE_ADDR+0x1204
+#define HDMI_FC_DBGAUD1CH1          HDMI_ARB_BASE_ADDR+0x1205
+#define HDMI_FC_DBGAUD2CH1          HDMI_ARB_BASE_ADDR+0x1206
+#define HDMI_FC_DBGAUD0CH2          HDMI_ARB_BASE_ADDR+0x1207
+#define HDMI_FC_DBGAUD1CH2          HDMI_ARB_BASE_ADDR+0x1208
+#define HDMI_FC_DBGAUD2CH2          HDMI_ARB_BASE_ADDR+0x1209
+#define HDMI_FC_DBGAUD0CH3          HDMI_ARB_BASE_ADDR+0x120A
+#define HDMI_FC_DBGAUD1CH3          HDMI_ARB_BASE_ADDR+0x120B
+#define HDMI_FC_DBGAUD2CH3          HDMI_ARB_BASE_ADDR+0x120C
+#define HDMI_FC_DBGAUD0CH4          HDMI_ARB_BASE_ADDR+0x120D
+#define HDMI_FC_DBGAUD1CH4          HDMI_ARB_BASE_ADDR+0x120E
+#define HDMI_FC_DBGAUD2CH4          HDMI_ARB_BASE_ADDR+0x120F
+#define HDMI_FC_DBGAUD0CH5          HDMI_ARB_BASE_ADDR+0x1210
+#define HDMI_FC_DBGAUD1CH5          HDMI_ARB_BASE_ADDR+0x1211
+#define HDMI_FC_DBGAUD2CH5          HDMI_ARB_BASE_ADDR+0x1212
+#define HDMI_FC_DBGAUD0CH6          HDMI_ARB_BASE_ADDR+0x1213
+#define HDMI_FC_DBGAUD1CH6          HDMI_ARB_BASE_ADDR+0x1214
+#define HDMI_FC_DBGAUD2CH6          HDMI_ARB_BASE_ADDR+0x1215
+#define HDMI_FC_DBGAUD0CH7          HDMI_ARB_BASE_ADDR+0x1216
+#define HDMI_FC_DBGAUD1CH7          HDMI_ARB_BASE_ADDR+0x1217
+#define HDMI_FC_DBGAUD2CH7          HDMI_ARB_BASE_ADDR+0x1218
+#define HDMI_FC_DBGTMDS0            HDMI_ARB_BASE_ADDR+0x1219
+#define HDMI_FC_DBGTMDS1            HDMI_ARB_BASE_ADDR+0x121A
+#define HDMI_FC_DBGTMDS2            HDMI_ARB_BASE_ADDR+0x121B
+
+// HDMI Source PHY Registers
+#define HDMI_PHY_CONF0                  HDMI_ARB_BASE_ADDR+0x3000
+#define HDMI_PHY_TST0                   HDMI_ARB_BASE_ADDR+0x3001
+#define HDMI_PHY_TST1                   HDMI_ARB_BASE_ADDR+0x3002
+#define HDMI_PHY_TST2                   HDMI_ARB_BASE_ADDR+0x3003
+#define HDMI_PHY_STAT0                  HDMI_ARB_BASE_ADDR+0x3004
+#define HDMI_PHY_INT0                   HDMI_ARB_BASE_ADDR+0x3005
+#define HDMI_PHY_MASK0                  HDMI_ARB_BASE_ADDR+0x3006
+#define HDMI_PHY_POL0                   HDMI_ARB_BASE_ADDR+0x3007
+
+// HDMI Master PHY Registers
+#define HDMI_PHY_I2CM_SLAVE_ADDR             HDMI_ARB_BASE_ADDR+0x3020
+#define HDMI_PHY_I2CM_ADDRESS_ADDR           HDMI_ARB_BASE_ADDR+0x3021
+#define HDMI_PHY_I2CM_DATAO_1_ADDR           HDMI_ARB_BASE_ADDR+0x3022
+#define HDMI_PHY_I2CM_DATAO_0_ADDR           HDMI_ARB_BASE_ADDR+0x3023
+#define HDMI_PHY_I2CM_DATAI_1_ADDR           HDMI_ARB_BASE_ADDR+0x3024
+#define HDMI_PHY_I2CM_DATAI_0_ADDR           HDMI_ARB_BASE_ADDR+0x3025
+#define HDMI_PHY_I2CM_OPERATION_ADDR         HDMI_ARB_BASE_ADDR+0x3026
+#define HDMI_PHY_I2CM_INT_ADDR               HDMI_ARB_BASE_ADDR+0x3027
+#define HDMI_PHY_I2CM_CTLINT_ADDR            HDMI_ARB_BASE_ADDR+0x3028
+#define HDMI_PHY_I2CM_DIV_ADDR               HDMI_ARB_BASE_ADDR+0x3029
+#define HDMI_PHY_I2CM_SOFTRSTZ_ADDR          HDMI_ARB_BASE_ADDR+0x302a
+#define HDMI_PHY_I2CM_SS_SCL_HCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x302b
+#define HDMI_PHY_I2CM_SS_SCL_HCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x302c
+#define HDMI_PHY_I2CM_SS_SCL_LCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x302d
+#define HDMI_PHY_I2CM_SS_SCL_LCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x302e
+#define HDMI_PHY_I2CM_FS_SCL_HCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x302f
+#define HDMI_PHY_I2CM_FS_SCL_HCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x3030
+#define HDMI_PHY_I2CM_FS_SCL_LCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x3031
+#define HDMI_PHY_I2CM_FS_SCL_LCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x3032
+
+// Generic Parallel Audio Interface Registers
+#define HDMI_GP_CONF0               HDMI_ARB_BASE_ADDR+0x3500
+#define HDMI_GP_CONF1               HDMI_ARB_BASE_ADDR+0x3501
+#define HDMI_GP_CONF2               HDMI_ARB_BASE_ADDR+0x3502
+#define HDMI_GP_STAT                HDMI_ARB_BASE_ADDR+0x3503
+#define HDMI_GP_INT                 HDMI_ARB_BASE_ADDR+0x3504
+#define HDMI_GP_MASK                HDMI_ARB_BASE_ADDR+0x3505
+#define HDMI_GP_POL                 HDMI_ARB_BASE_ADDR+0x3506
+
+// Audio DMA Registers (TBD)
+#define HDMI_AHB_DMA_CONF0          HDMI_ARB_BASE_ADDR+0x3600
+#define HDMI_AHB_DMA_START          HDMI_ARB_BASE_ADDR+0x3601
+#define HDMI_AHB_DMA_STOP           HDMI_ARB_BASE_ADDR+0x3602
+#define HDMI_AHB_DMA_THRSLD         HDMI_ARB_BASE_ADDR+0x3603
+#define HDMI_AHB_DMA_STRADDR0       HDMI_ARB_BASE_ADDR+0x3604
+#define HDMI_AHB_DMA_STRADDR1       HDMI_ARB_BASE_ADDR+0x3605
+#define HDMI_AHB_DMA_STRADDR2       HDMI_ARB_BASE_ADDR+0x3606
+#define HDMI_AHB_DMA_STRADDR3       HDMI_ARB_BASE_ADDR+0x3607
+#define HDMI_AHB_DMA_STPADDR0       HDMI_ARB_BASE_ADDR+0x3608
+#define HDMI_AHB_DMA_STPADDR1       HDMI_ARB_BASE_ADDR+0x3609
+#define HDMI_AHB_DMA_STPADDR2       HDMI_ARB_BASE_ADDR+0x360a
+#define HDMI_AHB_DMA_STPADDR3       HDMI_ARB_BASE_ADDR+0x360b
+#define HDMI_AHB_DMA_BSTADDR0       HDMI_ARB_BASE_ADDR+0x360c
+#define HDMI_AHB_DMA_BSTADDR1       HDMI_ARB_BASE_ADDR+0x360d
+#define HDMI_AHB_DMA_BSTADDR2       HDMI_ARB_BASE_ADDR+0x360e
+#define HDMI_AHB_DMA_BSTADDR3       HDMI_ARB_BASE_ADDR+0x360f
+#define HDMI_AHB_DMA_MBLENGTH0      HDMI_ARB_BASE_ADDR+0x3610
+#define HDMI_AHB_DMA_MBLENGTH1      HDMI_ARB_BASE_ADDR+0x3611
+#define HDMI_AHB_DMA_STAT           HDMI_ARB_BASE_ADDR+0x3612
+#define HDMI_AHB_DMA_INT            HDMI_ARB_BASE_ADDR+0x3613
+#define HDMI_AHB_DMA_MASK           HDMI_ARB_BASE_ADDR+0x3614
+#define HDMI_AHB_DMA_POL            HDMI_ARB_BASE_ADDR+0x3615
+
+// Main Controller Registers
+#define HDMI_MC_SFRDIV              HDMI_ARB_BASE_ADDR+0x4000
+#define HDMI_MC_CLKDIS              HDMI_ARB_BASE_ADDR+0x4001
+#define HDMI_MC_SWRSTZ              HDMI_ARB_BASE_ADDR+0x4002
+#define HDMI_MC_OPCTRL              HDMI_ARB_BASE_ADDR+0x4003
+#define HDMI_MC_FLOWCTRL            HDMI_ARB_BASE_ADDR+0x4004
+#define HDMI_MC_PHYRSTZ             HDMI_ARB_BASE_ADDR+0x4005
+#define HDMI_MC_LOCKONCLOCK         HDMI_ARB_BASE_ADDR+0x4006
+#define HDMI_MC_HEACPHY_RST         HDMI_ARB_BASE_ADDR+0x4007
+
+// Color Space  Converter Registers
+#define HDMI_CSC_CFG                HDMI_ARB_BASE_ADDR+0x4100
+#define HDMI_CSC_SCALE              HDMI_ARB_BASE_ADDR+0x4101
+#define HDMI_CSC_COEF_A1_MSB        HDMI_ARB_BASE_ADDR+0x4102
+#define HDMI_CSC_COEF_A1_LSB        HDMI_ARB_BASE_ADDR+0x4103
+#define HDMI_CSC_COEF_A2_MSB        HDMI_ARB_BASE_ADDR+0x4104
+#define HDMI_CSC_COEF_A2_LSB        HDMI_ARB_BASE_ADDR+0x4105
+#define HDMI_CSC_COEF_A3_MSB        HDMI_ARB_BASE_ADDR+0x4106
+#define HDMI_CSC_COEF_A3_LSB        HDMI_ARB_BASE_ADDR+0x4107
+#define HDMI_CSC_COEF_A4_MSB        HDMI_ARB_BASE_ADDR+0x4108
+#define HDMI_CSC_COEF_A4_LSB        HDMI_ARB_BASE_ADDR+0x4109
+#define HDMI_CSC_COEF_B1_MSB        HDMI_ARB_BASE_ADDR+0x410A
+#define HDMI_CSC_COEF_B1_LSB        HDMI_ARB_BASE_ADDR+0x410B
+#define HDMI_CSC_COEF_B2_MSB        HDMI_ARB_BASE_ADDR+0x410C
+#define HDMI_CSC_COEF_B2_LSB        HDMI_ARB_BASE_ADDR+0x410D
+#define HDMI_CSC_COEF_B3_MSB        HDMI_ARB_BASE_ADDR+0x410E
+#define HDMI_CSC_COEF_B3_LSB        HDMI_ARB_BASE_ADDR+0x410F
+#define HDMI_CSC_COEF_B4_MSB        HDMI_ARB_BASE_ADDR+0x4110
+#define HDMI_CSC_COEF_B4_LSB        HDMI_ARB_BASE_ADDR+0x4111
+#define HDMI_CSC_COEF_C1_MSB        HDMI_ARB_BASE_ADDR+0x4112
+#define HDMI_CSC_COEF_C1_LSB        HDMI_ARB_BASE_ADDR+0x4113
+#define HDMI_CSC_COEF_C2_MSB        HDMI_ARB_BASE_ADDR+0x4114
+#define HDMI_CSC_COEF_C2_LSB        HDMI_ARB_BASE_ADDR+0x4115
+#define HDMI_CSC_COEF_C3_MSB        HDMI_ARB_BASE_ADDR+0x4116
+#define HDMI_CSC_COEF_C3_LSB        HDMI_ARB_BASE_ADDR+0x4117
+#define HDMI_CSC_COEF_C4_MSB        HDMI_ARB_BASE_ADDR+0x4118
+#define HDMI_CSC_COEF_C4_LSB        HDMI_ARB_BASE_ADDR+0x4119
+
+// HDCP Encryption Engine Registers
+#define HDMI_A_HDCPCFG0             HDMI_ARB_BASE_ADDR+0x5000
+#define HDMI_A_HDCPCFG1             HDMI_ARB_BASE_ADDR+0x5001
+#define HDMI_A_HDCPOBS0             HDMI_ARB_BASE_ADDR+0x5002
+#define HDMI_A_HDCPOBS1             HDMI_ARB_BASE_ADDR+0x5003
+#define HDMI_A_HDCPOBS2             HDMI_ARB_BASE_ADDR+0x5004
+#define HDMI_A_HDCPOBS3             HDMI_ARB_BASE_ADDR+0x5005
+#define HDMI_A_APIINTCLR            HDMI_ARB_BASE_ADDR+0x5006
+#define HDMI_A_APIINTSTAT           HDMI_ARB_BASE_ADDR+0x5007
+#define HDMI_A_APIINTMSK            HDMI_ARB_BASE_ADDR+0x5008
+#define HDMI_A_VIDPOLCFG            HDMI_ARB_BASE_ADDR+0x5009
+#define HDMI_A_OESSWCFG             HDMI_ARB_BASE_ADDR+0x500A
+#define HDMI_A_TIMER1SETUP0         HDMI_ARB_BASE_ADDR+0x500B
+#define HDMI_A_TIMER1SETUP1         HDMI_ARB_BASE_ADDR+0x500C
+#define HDMI_A_TIMER2SETUP0         HDMI_ARB_BASE_ADDR+0x500D
+#define HDMI_A_TIMER2SETUP1         HDMI_ARB_BASE_ADDR+0x500E
+#define HDMI_A_100MSCFG             HDMI_ARB_BASE_ADDR+0x500F
+#define HDMI_A_2SCFG0               HDMI_ARB_BASE_ADDR+0x5010
+#define HDMI_A_2SCFG1               HDMI_ARB_BASE_ADDR+0x5011
+#define HDMI_A_5SCFG0               HDMI_ARB_BASE_ADDR+0x5012
+#define HDMI_A_5SCFG1               HDMI_ARB_BASE_ADDR+0x5013
+#define HDMI_A_SRMVERLSB            HDMI_ARB_BASE_ADDR+0x5014
+#define HDMI_A_SRMVERMSB            HDMI_ARB_BASE_ADDR+0x5015
+#define HDMI_A_SRMCTRL              HDMI_ARB_BASE_ADDR+0x5016
+#define HDMI_A_SFRSETUP             HDMI_ARB_BASE_ADDR+0x5017
+#define HDMI_A_I2CHSETUP            HDMI_ARB_BASE_ADDR+0x5018
+#define HDMI_A_INTSETUP             HDMI_ARB_BASE_ADDR+0x5019
+#define HDMI_A_PRESETUP             HDMI_ARB_BASE_ADDR+0x501A
+#define HDMI_A_SRM_BASE             HDMI_ARB_BASE_ADDR+0x5020
+
+// CEC Engine Registers
+#define HDMI_CEC_CTRL               HDMI_ARB_BASE_ADDR+0x7D00
+#define HDMI_CEC_STAT               HDMI_ARB_BASE_ADDR+0x7D01
+#define HDMI_CEC_MASK               HDMI_ARB_BASE_ADDR+0x7D02
+#define HDMI_CEC_POLARITY           HDMI_ARB_BASE_ADDR+0x7D03
+#define HDMI_CEC_INT                HDMI_ARB_BASE_ADDR+0x7D04
+#define HDMI_CEC_ADDR_L             HDMI_ARB_BASE_ADDR+0x7D05
+#define HDMI_CEC_ADDR_H             HDMI_ARB_BASE_ADDR+0x7D06
+#define HDMI_CEC_TX_CNT             HDMI_ARB_BASE_ADDR+0x7D07
+#define HDMI_CEC_RX_CNT             HDMI_ARB_BASE_ADDR+0x7D08
+#define HDMI_CEC_TX_DATA0           HDMI_ARB_BASE_ADDR+0x7D10
+#define HDMI_CEC_TX_DATA1           HDMI_ARB_BASE_ADDR+0x7D11
+#define HDMI_CEC_TX_DATA2           HDMI_ARB_BASE_ADDR+0x7D12
+#define HDMI_CEC_TX_DATA3           HDMI_ARB_BASE_ADDR+0x7D13
+#define HDMI_CEC_TX_DATA4           HDMI_ARB_BASE_ADDR+0x7D14
+#define HDMI_CEC_TX_DATA5           HDMI_ARB_BASE_ADDR+0x7D15
+#define HDMI_CEC_TX_DATA6           HDMI_ARB_BASE_ADDR+0x7D16
+#define HDMI_CEC_TX_DATA7           HDMI_ARB_BASE_ADDR+0x7D17
+#define HDMI_CEC_TX_DATA8           HDMI_ARB_BASE_ADDR+0x7D18
+#define HDMI_CEC_TX_DATA9           HDMI_ARB_BASE_ADDR+0x7D19
+#define HDMI_CEC_TX_DATA10          HDMI_ARB_BASE_ADDR+0x7D1a
+#define HDMI_CEC_TX_DATA11          HDMI_ARB_BASE_ADDR+0x7D1b
+#define HDMI_CEC_TX_DATA12          HDMI_ARB_BASE_ADDR+0x7D1c
+#define HDMI_CEC_TX_DATA13          HDMI_ARB_BASE_ADDR+0x7D1d
+#define HDMI_CEC_TX_DATA14          HDMI_ARB_BASE_ADDR+0x7D1e
+#define HDMI_CEC_TX_DATA15          HDMI_ARB_BASE_ADDR+0x7D1f
+#define HDMI_CEC_RX_DATA0           HDMI_ARB_BASE_ADDR+0x7D20
+#define HDMI_CEC_RX_DATA1           HDMI_ARB_BASE_ADDR+0x7D21
+#define HDMI_CEC_RX_DATA2           HDMI_ARB_BASE_ADDR+0x7D22
+#define HDMI_CEC_RX_DATA3           HDMI_ARB_BASE_ADDR+0x7D23
+#define HDMI_CEC_RX_DATA4           HDMI_ARB_BASE_ADDR+0x7D24
+#define HDMI_CEC_RX_DATA5           HDMI_ARB_BASE_ADDR+0x7D25
+#define HDMI_CEC_RX_DATA6           HDMI_ARB_BASE_ADDR+0x7D26
+#define HDMI_CEC_RX_DATA7           HDMI_ARB_BASE_ADDR+0x7D27
+#define HDMI_CEC_RX_DATA8           HDMI_ARB_BASE_ADDR+0x7D28
+#define HDMI_CEC_RX_DATA9           HDMI_ARB_BASE_ADDR+0x7D29
+#define HDMI_CEC_RX_DATA10          HDMI_ARB_BASE_ADDR+0x7D2a
+#define HDMI_CEC_RX_DATA11          HDMI_ARB_BASE_ADDR+0x7D2b
+#define HDMI_CEC_RX_DATA12          HDMI_ARB_BASE_ADDR+0x7D2c
+#define HDMI_CEC_RX_DATA13          HDMI_ARB_BASE_ADDR+0x7D2d
+#define HDMI_CEC_RX_DATA14          HDMI_ARB_BASE_ADDR+0x7D2e
+#define HDMI_CEC_RX_DATA15          HDMI_ARB_BASE_ADDR+0x7D2f
+#define HDMI_CEC_LOCK               HDMI_ARB_BASE_ADDR+0x7D30
+#define HDMI_CEC_WKUPCTRL           HDMI_ARB_BASE_ADDR+0x7D31
+
+// I2C Master Registers (E-DDC)
+#define HDMI_I2CM_SLAVE             HDMI_ARB_BASE_ADDR+0x7E00
+#define HDMI_I2CMESS                HDMI_ARB_BASE_ADDR+0x7E01
+#define HDMI_I2CM_DATAO             HDMI_ARB_BASE_ADDR+0x7E02
+#define HDMI_I2CM_DATAI             HDMI_ARB_BASE_ADDR+0x7E03
+#define HDMI_I2CM_OPERATION         HDMI_ARB_BASE_ADDR+0x7E04
+#define HDMI_I2CM_INT               HDMI_ARB_BASE_ADDR+0x7E05
+#define HDMI_I2CM_CTLINT            HDMI_ARB_BASE_ADDR+0x7E06
+#define HDMI_I2CM_DIV               HDMI_ARB_BASE_ADDR+0x7E07
+#define HDMI_I2CM_SEGADDR           HDMI_ARB_BASE_ADDR+0x7E08
+#define HDMI_I2CM_SOFTRSTZ          HDMI_ARB_BASE_ADDR+0x7E09
+#define HDMI_I2CM_SEGPTR            HDMI_ARB_BASE_ADDR+0x7E0A
+#define HDMI_I2CM_SS_SCL_HCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x7E0B
+#define HDMI_I2CM_SS_SCL_HCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x7E0C
+#define HDMI_I2CM_SS_SCL_LCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x7E0D
+#define HDMI_I2CM_SS_SCL_LCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x7E0E
+#define HDMI_I2CM_FS_SCL_HCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x7E0F
+#define HDMI_I2CM_FS_SCL_HCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x7E10
+#define HDMI_I2CM_FS_SCL_LCNT_1_ADDR     HDMI_ARB_BASE_ADDR+0x7E11
+#define HDMI_I2CM_FS_SCL_LCNT_0_ADDR     HDMI_ARB_BASE_ADDR+0x7E12
+
+// Random Number Generator Registers (RNG)
+#define HDMI_RNG_BASE         HDMI_ARB_BASE_ADDR+0x8000
+
+#define TRUE 1
+#define FALSE 0
+
+/*
+ * Register field definitions
+ */
+enum {
+/* IH_FC_INT2 field values */
+	HDMI_IH_FC_INT2_OVERFLOW_MASK = 0x03,
+	HDMI_IH_FC_INT2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_IH_FC_INT2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* IH_FC_STAT2 field values */
+	HDMI_IH_FC_STAT2_OVERFLOW_MASK = 0x03,
+	HDMI_IH_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_IH_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* IH_PHY_STAT0 field values */
+	HDMI_IH_PHY_STAT0_RX_SENSE3 = 0x20,
+	HDMI_IH_PHY_STAT0_RX_SENSE2 = 0x10,
+	HDMI_IH_PHY_STAT0_RX_SENSE1 = 0x8,
+	HDMI_IH_PHY_STAT0_RX_SENSE0 = 0x4,
+	HDMI_IH_PHY_STAT0_TX_PHY_LOCK = 0x2,
+	HDMI_IH_PHY_STAT0_HPD = 0x1,
+
+/* IH_CEC_STAT0 field values */
+	HDMI_IH_CEC_STAT0_WAKEUP = 0x40,
+	HDMI_IH_CEC_STAT0_ERROR_FOLL = 0x20,
+	HDMI_IH_CEC_STAT0_ERROR_INIT = 0x10,
+	HDMI_IH_CEC_STAT0_ARB_LOST = 0x8,
+	HDMI_IH_CEC_STAT0_NACK = 0x4,
+	HDMI_IH_CEC_STAT0_EOM = 0x2,
+	HDMI_IH_CEC_STAT0_DONE = 0x1,
+
+
+/* IH_MUTE_I2CMPHY_STAT0 field values */
+	HDMI_IH_MUTE_I2CMPHY_STAT0_I2CMPHYDONE = 0x2,
+	HDMI_IH_MUTE_I2CMPHY_STAT0_I2CMPHYERROR = 0x1,
+
+/* IH_PHY_STAT0 field values */
+	HDMI_IH_MUTE_PHY_STAT0_RX_SENSE3 = 0x20,
+	HDMI_IH_MUTE_PHY_STAT0_RX_SENSE2 = 0x10,
+	HDMI_IH_MUTE_PHY_STAT0_RX_SENSE1 = 0x8,
+	HDMI_IH_MUTE_PHY_STAT0_RX_SENSE0 = 0x4,
+	HDMI_IH_MUTE_PHY_STAT0_TX_PHY_LOCK = 0x2,
+	HDMI_IH_MUTE_PHY_STAT0_HPD = 0x1,
+
+/* IH_AHBDMAAUD_STAT0 field values */
+	HDMI_IH_AHBDMAAUD_STAT0_ERROR = 0x20,
+	HDMI_IH_AHBDMAAUD_STAT0_LOST = 0x10,
+	HDMI_IH_AHBDMAAUD_STAT0_RETRY = 0x08,
+	HDMI_IH_AHBDMAAUD_STAT0_DONE = 0x04,
+	HDMI_IH_AHBDMAAUD_STAT0_BUFFFULL = 0x02,
+	HDMI_IH_AHBDMAAUD_STAT0_BUFFEMPTY = 0x01,
+
+/* IH_MUTE_FC_STAT2 field values */
+	HDMI_IH_MUTE_FC_STAT2_OVERFLOW_MASK = 0x03,
+	HDMI_IH_MUTE_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_IH_MUTE_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* IH_MUTE_AHBDMAAUD_STAT0 field values */
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_ERROR = 0x20,
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_LOST = 0x10,
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_RETRY = 0x08,
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_DONE = 0x04,
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_BUFFFULL = 0x02,
+	HDMI_IH_MUTE_AHBDMAAUD_STAT0_BUFFEMPTY = 0x01,
+
+/* IH_MUTE field values */
+	HDMI_IH_MUTE_MUTE_WAKEUP_INTERRUPT = 0x2,
+	HDMI_IH_MUTE_MUTE_ALL_INTERRUPT = 0x1,
+
+/* TX_INVID0 field values */
+	HDMI_TX_INVID0_INTERNAL_DE_GENERATOR_MASK = 0x80,
+	HDMI_TX_INVID0_INTERNAL_DE_GENERATOR_ENABLE = 0x80,
+	HDMI_TX_INVID0_INTERNAL_DE_GENERATOR_DISABLE = 0x00,
+	HDMI_TX_INVID0_VIDEO_MAPPING_MASK = 0x1F,
+	HDMI_TX_INVID0_VIDEO_MAPPING_OFFSET = 0,
+
+/* TX_INSTUFFING field values */
+	HDMI_TX_INSTUFFING_BDBDATA_STUFFING_MASK = 0x4,
+	HDMI_TX_INSTUFFING_BDBDATA_STUFFING_ENABLE = 0x4,
+	HDMI_TX_INSTUFFING_BDBDATA_STUFFING_DISABLE = 0x0,
+	HDMI_TX_INSTUFFING_RCRDATA_STUFFING_MASK = 0x2,
+	HDMI_TX_INSTUFFING_RCRDATA_STUFFING_ENABLE = 0x2,
+	HDMI_TX_INSTUFFING_RCRDATA_STUFFING_DISABLE = 0x0,
+	HDMI_TX_INSTUFFING_GYDATA_STUFFING_MASK = 0x1,
+	HDMI_TX_INSTUFFING_GYDATA_STUFFING_ENABLE = 0x1,
+	HDMI_TX_INSTUFFING_GYDATA_STUFFING_DISABLE = 0x0,
+
+/* VP_PR_CD field values */
+	HDMI_VP_PR_CD_COLOR_DEPTH_MASK = 0xF0,
+	HDMI_VP_PR_CD_COLOR_DEPTH_OFFSET = 4,
+	HDMI_VP_PR_CD_DESIRED_PR_FACTOR_MASK = 0x0F,
+	HDMI_VP_PR_CD_DESIRED_PR_FACTOR_OFFSET = 0,
+
+/* VP_STUFF field values */
+	HDMI_VP_STUFF_IDEFAULT_PHASE_MASK = 0x20,
+	HDMI_VP_STUFF_IDEFAULT_PHASE_OFFSET = 5,
+	HDMI_VP_STUFF_IFIX_PP_TO_LAST_MASK = 0x10,
+	HDMI_VP_STUFF_IFIX_PP_TO_LAST_OFFSET = 4,
+	HDMI_VP_STUFF_ICX_GOTO_P0_ST_MASK = 0x8,
+	HDMI_VP_STUFF_ICX_GOTO_P0_ST_OFFSET = 3,
+	HDMI_VP_STUFF_YCC422_STUFFING_MASK = 0x4,
+	HDMI_VP_STUFF_YCC422_STUFFING_STUFFING_MODE = 0x4,
+	HDMI_VP_STUFF_YCC422_STUFFING_DIRECT_MODE = 0x0,
+	HDMI_VP_STUFF_PP_STUFFING_MASK = 0x2,
+	HDMI_VP_STUFF_PP_STUFFING_STUFFING_MODE = 0x2,
+	HDMI_VP_STUFF_PP_STUFFING_DIRECT_MODE = 0x0,
+	HDMI_VP_STUFF_PR_STUFFING_MASK = 0x1,
+	HDMI_VP_STUFF_PR_STUFFING_STUFFING_MODE = 0x1,
+	HDMI_VP_STUFF_PR_STUFFING_DIRECT_MODE = 0x0,
+
+/* VP_CONF field values */
+	HDMI_VP_CONF_BYPASS_EN_MASK = 0x40,
+	HDMI_VP_CONF_BYPASS_EN_ENABLE = 0x40,
+	HDMI_VP_CONF_BYPASS_EN_DISABLE = 0x00,
+	HDMI_VP_CONF_PP_EN_ENMASK = 0x20,
+	HDMI_VP_CONF_PP_EN_ENABLE = 0x20,
+	HDMI_VP_CONF_PP_EN_DISABLE = 0x00,
+	HDMI_VP_CONF_PR_EN_MASK = 0x10,
+	HDMI_VP_CONF_PR_EN_ENABLE = 0x10,
+	HDMI_VP_CONF_PR_EN_DISABLE = 0x00,
+	HDMI_VP_CONF_YCC422_EN_MASK = 0x8,
+	HDMI_VP_CONF_YCC422_EN_ENABLE = 0x8,
+	HDMI_VP_CONF_YCC422_EN_DISABLE = 0x0,
+	HDMI_VP_CONF_BYPASS_SELECT_MASK = 0x4,
+	HDMI_VP_CONF_BYPASS_SELECT_VID_PACKETIZER = 0x4,
+	HDMI_VP_CONF_BYPASS_SELECT_PIX_REPEATER = 0x0,
+	HDMI_VP_CONF_OUTPUT_SELECTOR_MASK = 0x3,
+	HDMI_VP_CONF_OUTPUT_SELECTOR_BYPASS = 0x3,
+	HDMI_VP_CONF_OUTPUT_SELECTOR_YCC422 = 0x1,
+	HDMI_VP_CONF_OUTPUT_SELECTOR_PP = 0x0,
+
+/* VP_REMAP field values */
+	HDMI_VP_REMAP_MASK = 0x3,
+	HDMI_VP_REMAP_YCC422_24bit = 0x2,
+	HDMI_VP_REMAP_YCC422_20bit = 0x1,
+	HDMI_VP_REMAP_YCC422_16bit = 0x0,
+
+/* FC_INVIDCONF field values */
+	HDMI_FC_INVIDCONF_HDCP_KEEPOUT_MASK = 0x80,
+	HDMI_FC_INVIDCONF_HDCP_KEEPOUT_ACTIVE = 0x80,
+	HDMI_FC_INVIDCONF_HDCP_KEEPOUT_INACTIVE = 0x00,
+	HDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_MASK = 0x40,
+	HDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_HIGH = 0x40,
+	HDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_LOW = 0x00,
+	HDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_MASK = 0x20,
+	HDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_HIGH = 0x20,
+	HDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_LOW = 0x00,
+	HDMI_FC_INVIDCONF_DE_IN_POLARITY_MASK = 0x10,
+	HDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_HIGH = 0x10,
+	HDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_LOW = 0x00,
+	HDMI_FC_INVIDCONF_DVI_MODEZ_MASK = 0x8,
+	HDMI_FC_INVIDCONF_DVI_MODEZ_HDMI_MODE = 0x8,
+	HDMI_FC_INVIDCONF_DVI_MODEZ_DVI_MODE = 0x0,
+	HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_MASK = 0x2,
+	HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_HIGH = 0x2,
+	HDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_LOW = 0x0,
+	HDMI_FC_INVIDCONF_IN_I_P_MASK = 0x1,
+	HDMI_FC_INVIDCONF_IN_I_P_INTERLACED = 0x1,
+	HDMI_FC_INVIDCONF_IN_I_P_PROGRESSIVE = 0x0,
+
+/* FC_AUDICONF0 field values */
+	HDMI_FC_AUDICONF0_CC_OFFSET = 4,
+	HDMI_FC_AUDICONF0_CC_MASK = 0x70,
+	HDMI_FC_AUDICONF0_CT_OFFSET = 0,
+	HDMI_FC_AUDICONF0_CT_MASK = 0xF,
+
+/* FC_AUDICONF1 field values */
+	HDMI_FC_AUDICONF1_SS_OFFSET = 3,
+	HDMI_FC_AUDICONF1_SS_MASK = 0x18,
+	HDMI_FC_AUDICONF1_SF_OFFSET = 0,
+	HDMI_FC_AUDICONF1_SF_MASK = 0x7,
+
+/* FC_AUDICONF3 field values */
+	HDMI_FC_AUDICONF3_LFEPBL_OFFSET = 5,
+	HDMI_FC_AUDICONF3_LFEPBL_MASK = 0x60,
+	HDMI_FC_AUDICONF3_DM_INH_OFFSET = 4,
+	HDMI_FC_AUDICONF3_DM_INH_MASK = 0x10,
+	HDMI_FC_AUDICONF3_LSV_OFFSET = 0,
+	HDMI_FC_AUDICONF3_LSV_MASK = 0xF,
+
+/* FC_AUDSCHNLS0 field values */
+	HDMI_FC_AUDSCHNLS0_CGMSA_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS0_CGMSA_MASK = 0x30,
+	HDMI_FC_AUDSCHNLS0_COPYRIGHT_OFFSET = 0,
+	HDMI_FC_AUDSCHNLS0_COPYRIGHT_MASK = 0x01,
+
+/* FC_AUDSCHNLS3-6 field values */
+	HDMI_FC_AUDSCHNLS3_OIEC_CH0_OFFSET = 0,
+	HDMI_FC_AUDSCHNLS3_OIEC_CH0_MASK = 0x0f,
+	HDMI_FC_AUDSCHNLS3_OIEC_CH1_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS3_OIEC_CH1_MASK = 0xf0,
+	HDMI_FC_AUDSCHNLS4_OIEC_CH2_OFFSET = 0,
+	HDMI_FC_AUDSCHNLS4_OIEC_CH2_MASK = 0x0f,
+	HDMI_FC_AUDSCHNLS4_OIEC_CH3_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS4_OIEC_CH3_MASK = 0xf0,
+
+	HDMI_FC_AUDSCHNLS5_OIEC_CH0_OFFSET = 0,
+	HDMI_FC_AUDSCHNLS5_OIEC_CH0_MASK = 0x0f,
+	HDMI_FC_AUDSCHNLS5_OIEC_CH1_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS5_OIEC_CH1_MASK = 0xf0,
+	HDMI_FC_AUDSCHNLS6_OIEC_CH2_OFFSET = 0,
+	HDMI_FC_AUDSCHNLS6_OIEC_CH2_MASK = 0x0f,
+	HDMI_FC_AUDSCHNLS6_OIEC_CH3_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS6_OIEC_CH3_MASK = 0xf0,
+
+/* HDMI_FC_AUDSCHNLS7 field values */
+	HDMI_FC_AUDSCHNLS7_ACCURACY_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS7_ACCURACY_MASK = 0x30,
+
+/* HDMI_FC_AUDSCHNLS8 field values */
+	HDMI_FC_AUDSCHNLS8_ORIGSAMPFREQ_MASK = 0xf0,
+	HDMI_FC_AUDSCHNLS8_ORIGSAMPFREQ_OFFSET = 4,
+	HDMI_FC_AUDSCHNLS8_WORDLEGNTH_MASK = 0x0f,
+	HDMI_FC_AUDSCHNLS8_WORDLEGNTH_OFFSET = 0,
+
+/* FC_AUDSCONF field values */
+	HDMI_FC_AUDSCONF_AUD_PACKET_SAMPFIT_MASK = 0xF0,
+	HDMI_FC_AUDSCONF_AUD_PACKET_SAMPFIT_OFFSET = 4,
+	HDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_MASK = 0x1,
+	HDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_OFFSET = 0,
+	HDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_LAYOUT1 = 0x1,
+	HDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_LAYOUT0 = 0x0,
+
+/* FC_STAT2 field values */
+	HDMI_FC_STAT2_OVERFLOW_MASK = 0x03,
+	HDMI_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* FC_INT2 field values */
+	HDMI_FC_INT2_OVERFLOW_MASK = 0x03,
+	HDMI_FC_INT2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_FC_INT2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* FC_MASK2 field values */
+	HDMI_FC_MASK2_OVERFLOW_MASK = 0x03,
+	HDMI_FC_MASK2_LOW_PRIORITY_OVERFLOW = 0x02,
+	HDMI_FC_MASK2_HIGH_PRIORITY_OVERFLOW = 0x01,
+
+/* FC_PRCONF field values */
+	HDMI_FC_PRCONF_INCOMING_PR_FACTOR_MASK = 0xF0,
+	HDMI_FC_PRCONF_INCOMING_PR_FACTOR_OFFSET = 4,
+	HDMI_FC_PRCONF_OUTPUT_PR_FACTOR_MASK = 0x0F,
+	HDMI_FC_PRCONF_OUTPUT_PR_FACTOR_OFFSET = 0,
+
+/* FC_AVICONF0-FC_AVICONF3 field values */
+	HDMI_FC_AVICONF0_PIX_FMT_MASK = 0x03,
+	HDMI_FC_AVICONF0_PIX_FMT_RGB = 0x00,
+	HDMI_FC_AVICONF0_PIX_FMT_YCBCR422 = 0x01,
+	HDMI_FC_AVICONF0_PIX_FMT_YCBCR444 = 0x02,
+	HDMI_FC_AVICONF0_ACTIVE_FMT_MASK = 0x40,
+	HDMI_FC_AVICONF0_ACTIVE_FMT_INFO_PRESENT = 0x40,
+	HDMI_FC_AVICONF0_ACTIVE_FMT_NO_INFO = 0x00,
+	HDMI_FC_AVICONF0_BAR_DATA_MASK = 0x0C,
+	HDMI_FC_AVICONF0_BAR_DATA_NO_DATA = 0x00,
+	HDMI_FC_AVICONF0_BAR_DATA_VERT_BAR = 0x04,
+	HDMI_FC_AVICONF0_BAR_DATA_HORIZ_BAR = 0x08,
+	HDMI_FC_AVICONF0_BAR_DATA_VERT_HORIZ_BAR = 0x0C,
+	HDMI_FC_AVICONF0_SCAN_INFO_MASK = 0x30,
+	HDMI_FC_AVICONF0_SCAN_INFO_OVERSCAN = 0x10,
+	HDMI_FC_AVICONF0_SCAN_INFO_UNDERSCAN = 0x20,
+	HDMI_FC_AVICONF0_SCAN_INFO_NODATA = 0x00,
+
+	HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_MASK = 0x0F,
+	HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_USE_CODED = 0x08,
+	HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_4_3 = 0x09,
+	HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_16_9 = 0x0A,
+	HDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_14_9 = 0x0B,
+	HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_MASK = 0x30,
+	HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_NO_DATA = 0x00,
+	HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_4_3 = 0x10,
+	HDMI_FC_AVICONF1_CODED_ASPECT_RATIO_16_9 = 0x20,
+	HDMI_FC_AVICONF1_COLORIMETRY_MASK = 0xC0,
+	HDMI_FC_AVICONF1_COLORIMETRY_NO_DATA = 0x00,
+	HDMI_FC_AVICONF1_COLORIMETRY_SMPTE = 0x40,
+	HDMI_FC_AVICONF1_COLORIMETRY_ITUR = 0x80,
+	HDMI_FC_AVICONF1_COLORIMETRY_EXTENDED_INFO = 0xC0,
+
+	HDMI_FC_AVICONF2_SCALING_MASK = 0x03,
+	HDMI_FC_AVICONF2_SCALING_NONE = 0x00,
+	HDMI_FC_AVICONF2_SCALING_HORIZ = 0x01,
+	HDMI_FC_AVICONF2_SCALING_VERT = 0x02,
+	HDMI_FC_AVICONF2_SCALING_HORIZ_VERT = 0x03,
+	HDMI_FC_AVICONF2_RGB_QUANT_MASK = 0x0C,
+	HDMI_FC_AVICONF2_RGB_QUANT_DEFAULT = 0x00,
+	HDMI_FC_AVICONF2_RGB_QUANT_LIMITED_RANGE = 0x04,
+	HDMI_FC_AVICONF2_RGB_QUANT_FULL_RANGE = 0x08,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_MASK = 0x70,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC601 = 0x00,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC709 = 0x10,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_SYCC601 = 0x20,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_ADOBE_YCC601 = 0x30,
+	HDMI_FC_AVICONF2_EXT_COLORIMETRY_ADOBE_RGB = 0x40,
+	HDMI_FC_AVICONF2_IT_CONTENT_MASK = 0x80,
+	HDMI_FC_AVICONF2_IT_CONTENT_NO_DATA = 0x00,
+	HDMI_FC_AVICONF2_IT_CONTENT_VALID = 0x80,
+
+	HDMI_FC_AVICONF3_IT_CONTENT_TYPE_MASK = 0x03,
+	HDMI_FC_AVICONF3_IT_CONTENT_TYPE_GRAPHICS = 0x00,
+	HDMI_FC_AVICONF3_IT_CONTENT_TYPE_PHOTO = 0x01,
+	HDMI_FC_AVICONF3_IT_CONTENT_TYPE_CINEMA = 0x02,
+	HDMI_FC_AVICONF3_IT_CONTENT_TYPE_GAME = 0x03,
+	HDMI_FC_AVICONF3_QUANT_RANGE_MASK = 0x0C,
+	HDMI_FC_AVICONF3_QUANT_RANGE_LIMITED = 0x00,
+	HDMI_FC_AVICONF3_QUANT_RANGE_FULL = 0x04,
+
+/* FC_DBGFORCE field values */
+	HDMI_FC_DBGFORCE_FORCEAUDIO = 0x10,
+	HDMI_FC_DBGFORCE_FORCEVIDEO = 0x1,
+
+/* PHY_CONF0 field values */
+	HDMI_PHY_CONF0_PDZ_MASK = 0x80,
+	HDMI_PHY_CONF0_PDZ_OFFSET = 7,
+	HDMI_PHY_CONF0_ENTMDS_MASK = 0x40,
+	HDMI_PHY_CONF0_ENTMDS_OFFSET = 6,
+	HDMI_PHY_CONF0_SPARECTRL = 0x20,
+	HDMI_PHY_CONF0_GEN2_PDDQ_MASK = 0x10,
+	HDMI_PHY_CONF0_GEN2_PDDQ_OFFSET = 4,
+	HDMI_PHY_CONF0_GEN2_TXPWRON_MASK = 0x8,
+	HDMI_PHY_CONF0_GEN2_TXPWRON_OFFSET = 3,
+	HDMI_PHY_CONF0_GEN2_ENHPDRXSENSE_MASK = 0x4,
+	HDMI_PHY_CONF0_GEN2_ENHPDRXSENSE_OFFSET = 2,
+	HDMI_PHY_CONF0_SELDATAENPOL_MASK = 0x2,
+	HDMI_PHY_CONF0_SELDATAENPOL_OFFSET = 1,
+	HDMI_PHY_CONF0_SELDIPIF_MASK = 0x1,
+	HDMI_PHY_CONF0_SELDIPIF_OFFSET = 0,
+
+/* PHY_TST0 field values */
+	HDMI_PHY_TST0_TSTCLR_MASK = 0x20,
+	HDMI_PHY_TST0_TSTCLR_OFFSET = 5,
+	HDMI_PHY_TST0_TSTEN_MASK = 0x10,
+	HDMI_PHY_TST0_TSTEN_OFFSET = 4,
+	HDMI_PHY_TST0_TSTCLK_MASK = 0x1,
+	HDMI_PHY_TST0_TSTCLK_OFFSET = 0,
+
+/* PHY_STAT0 field values */
+	HDMI_PHY_RX_SENSE3 = 0x80,
+	HDMI_PHY_RX_SENSE2 = 0x40,
+	HDMI_PHY_RX_SENSE1 = 0x20,
+	HDMI_PHY_RX_SENSE0 = 0x10,
+	HDMI_PHY_HPD = 0x02,
+	HDMI_PHY_TX_PHY_LOCK = 0x01,
+
+/* PHY_I2CM_SLAVE_ADDR field values */
+	HDMI_PHY_I2CM_SLAVE_ADDR_PHY_GEN2 = 0x69,
+	HDMI_PHY_I2CM_SLAVE_ADDR_HEAC_PHY = 0x49,
+
+/* PHY_I2CM_OPERATION_ADDR field values */
+	HDMI_PHY_I2CM_OPERATION_ADDR_WRITE = 0x10,
+	HDMI_PHY_I2CM_OPERATION_ADDR_READ = 0x1,
+
+/* HDMI_PHY_I2CM_INT_ADDR */
+	HDMI_PHY_I2CM_INT_ADDR_DONE_POL = 0x08,
+	HDMI_PHY_I2CM_INT_ADDR_DONE_MASK = 0x04,
+
+/* HDMI_PHY_I2CM_CTLINT_ADDR */
+	HDMI_PHY_I2CM_CTLINT_ADDR_NAC_POL = 0x80,
+	HDMI_PHY_I2CM_CTLINT_ADDR_NAC_MASK = 0x40,
+	HDMI_PHY_I2CM_CTLINT_ADDR_ARBITRATION_POL = 0x08,
+	HDMI_PHY_I2CM_CTLINT_ADDR_ARBITRATION_MASK = 0x04,
+
+/* AUD_CTS3 field values */
+	HDMI_AUD_CTS3_N_SHIFT_OFFSET = 5,
+	HDMI_AUD_CTS3_N_SHIFT_MASK = 0xe0,
+	HDMI_AUD_CTS3_N_SHIFT_1 = 0,
+	HDMI_AUD_CTS3_N_SHIFT_16 = 0x20,
+	HDMI_AUD_CTS3_N_SHIFT_32 = 0x40,
+	HDMI_AUD_CTS3_N_SHIFT_64 = 0x60,
+	HDMI_AUD_CTS3_N_SHIFT_128 = 0x80,
+	HDMI_AUD_CTS3_N_SHIFT_256 = 0xa0,
+	/* note that the CTS3 MANUAL bit has been removed
+	   from our part. Can't set it, will read as 0. */
+	HDMI_AUD_CTS3_CTS_MANUAL = 0x10,
+	HDMI_AUD_CTS3_AUDCTS19_16_MASK = 0x0f,
+
+/* AHB_DMA_CONF0 field values */
+	HDMI_AHB_DMA_CONF0_SW_FIFO_RST_OFFSET = 7,
+	HDMI_AHB_DMA_CONF0_SW_FIFO_RST_MASK = 0x80,
+	HDMI_AHB_DMA_CONF0_HBR = 0x10,
+	HDMI_AHB_DMA_CONF0_EN_HLOCK_OFFSET = 3,
+	HDMI_AHB_DMA_CONF0_EN_HLOCK_MASK = 0x08,
+	HDMI_AHB_DMA_CONF0_INCR_TYPE_OFFSET = 1,
+	HDMI_AHB_DMA_CONF0_INCR_TYPE_MASK = 0x06,
+	HDMI_AHB_DMA_CONF0_INCR4 = 0x0,
+	HDMI_AHB_DMA_CONF0_INCR8 = 0x2,
+	HDMI_AHB_DMA_CONF0_INCR16 = 0x4,
+	HDMI_AHB_DMA_CONF0_BURST_MODE = 0x1,
+
+/* HDMI_AHB_DMA_START field values */
+	HDMI_AHB_DMA_START_START_OFFSET = 0,
+	HDMI_AHB_DMA_START_START_MASK = 0x01,
+
+/* HDMI_AHB_DMA_STOP field values */
+	HDMI_AHB_DMA_STOP_STOP_OFFSET = 0,
+	HDMI_AHB_DMA_STOP_STOP_MASK = 0x01,
+
+/* AHB_DMA_STAT, AHB_DMA_INT, AHB_DMA_MASK, AHB_DMA_POL field values */
+	HDMI_AHB_DMA_DONE = 0x80,
+	HDMI_AHB_DMA_RETRY_SPLIT = 0x40,
+	HDMI_AHB_DMA_LOSTOWNERSHIP = 0x20,
+	HDMI_AHB_DMA_ERROR = 0x10,
+	HDMI_AHB_DMA_FIFO_THREMPTY = 0x04,
+	HDMI_AHB_DMA_FIFO_FULL = 0x02,
+	HDMI_AHB_DMA_FIFO_EMPTY = 0x01,
+
+/* AHB_DMA_BUFFSTAT, AHB_DMA_BUFFINT, AHB_DMA_BUFFMASK, AHB_DMA_BUFFPOL field values */
+	HDMI_AHB_DMA_BUFFSTAT_FULL = 0x02,
+	HDMI_AHB_DMA_BUFFSTAT_EMPTY = 0x01,
+
+/* MC_CLKDIS field values */
+	HDMI_MC_CLKDIS_HDCPCLK_DISABLE = 0x40,
+	HDMI_MC_CLKDIS_CECCLK_DISABLE = 0x20,
+	HDMI_MC_CLKDIS_CSCCLK_DISABLE = 0x10,
+	HDMI_MC_CLKDIS_AUDCLK_DISABLE = 0x8,
+	HDMI_MC_CLKDIS_PREPCLK_DISABLE = 0x4,
+	HDMI_MC_CLKDIS_TMDSCLK_DISABLE = 0x2,
+	HDMI_MC_CLKDIS_PIXELCLK_DISABLE = 0x1,
+
+/* MC_SWRSTZ field values */
+	HDMI_MC_SWRSTZ_TMDSSWRST_REQ = 0x02,
+
+/* MC_FLOWCTRL field values */
+	HDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_MASK = 0x1,
+	HDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_IN_PATH = 0x1,
+	HDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_BYPASS = 0x0,
+
+/* MC_PHYRSTZ field values */
+	HDMI_MC_PHYRSTZ_ASSERT = 0x0,
+	HDMI_MC_PHYRSTZ_DEASSERT = 0x1,
+
+/* MC_HEACPHY_RST field values */
+	HDMI_MC_HEACPHY_RST_ASSERT = 0x1,
+	HDMI_MC_HEACPHY_RST_DEASSERT = 0x0,
+
+/* CSC_CFG field values */
+	HDMI_CSC_CFG_INTMODE_MASK = 0x30,
+	HDMI_CSC_CFG_INTMODE_OFFSET = 4,
+	HDMI_CSC_CFG_INTMODE_DISABLE = 0x00,
+	HDMI_CSC_CFG_INTMODE_CHROMA_INT_FORMULA1 = 0x10,
+	HDMI_CSC_CFG_INTMODE_CHROMA_INT_FORMULA2 = 0x20,
+	HDMI_CSC_CFG_DECMODE_MASK = 0x3,
+	HDMI_CSC_CFG_DECMODE_OFFSET = 0,
+	HDMI_CSC_CFG_DECMODE_DISABLE = 0x0,
+	HDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA1 = 0x1,
+	HDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA2 = 0x2,
+	HDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA3 = 0x3,
+
+/* CSC_SCALE field values */
+	HDMI_CSC_SCALE_CSC_COLORDE_PTH_MASK = 0xF0,
+	HDMI_CSC_SCALE_CSC_COLORDE_PTH_24BPP = 0x00,
+	HDMI_CSC_SCALE_CSC_COLORDE_PTH_30BPP = 0x50,
+	HDMI_CSC_SCALE_CSC_COLORDE_PTH_36BPP = 0x60,
+	HDMI_CSC_SCALE_CSC_COLORDE_PTH_48BPP = 0x70,
+	HDMI_CSC_SCALE_CSCSCALE_MASK = 0x03,
+
+/* A_HDCPCFG0 field values */
+	HDMI_A_HDCPCFG0_ELVENA_MASK = 0x80,
+	HDMI_A_HDCPCFG0_ELVENA_ENABLE = 0x80,
+	HDMI_A_HDCPCFG0_ELVENA_DISABLE = 0x00,
+	HDMI_A_HDCPCFG0_I2CFASTMODE_MASK = 0x40,
+	HDMI_A_HDCPCFG0_I2CFASTMODE_ENABLE = 0x40,
+	HDMI_A_HDCPCFG0_I2CFASTMODE_DISABLE = 0x00,
+	HDMI_A_HDCPCFG0_BYPENCRYPTION_MASK = 0x20,
+	HDMI_A_HDCPCFG0_BYPENCRYPTION_ENABLE = 0x20,
+	HDMI_A_HDCPCFG0_BYPENCRYPTION_DISABLE = 0x00,
+	HDMI_A_HDCPCFG0_SYNCRICHECK_MASK = 0x10,
+	HDMI_A_HDCPCFG0_SYNCRICHECK_ENABLE = 0x10,
+	HDMI_A_HDCPCFG0_SYNCRICHECK_DISABLE = 0x00,
+	HDMI_A_HDCPCFG0_AVMUTE_MASK = 0x8,
+	HDMI_A_HDCPCFG0_AVMUTE_ENABLE = 0x8,
+	HDMI_A_HDCPCFG0_AVMUTE_DISABLE = 0x0,
+	HDMI_A_HDCPCFG0_RXDETECT_MASK = 0x4,
+	HDMI_A_HDCPCFG0_RXDETECT_ENABLE = 0x4,
+	HDMI_A_HDCPCFG0_RXDETECT_DISABLE = 0x0,
+	HDMI_A_HDCPCFG0_EN11FEATURE_MASK = 0x2,
+	HDMI_A_HDCPCFG0_EN11FEATURE_ENABLE = 0x2,
+	HDMI_A_HDCPCFG0_EN11FEATURE_DISABLE = 0x0,
+	HDMI_A_HDCPCFG0_HDMIDVI_MASK = 0x1,
+	HDMI_A_HDCPCFG0_HDMIDVI_HDMI = 0x1,
+	HDMI_A_HDCPCFG0_HDMIDVI_DVI = 0x0,
+
+/* A_HDCPCFG1 field values */
+	HDMI_A_HDCPCFG1_DISSHA1CHECK_MASK = 0x8,
+	HDMI_A_HDCPCFG1_DISSHA1CHECK_DISABLE = 0x8,
+	HDMI_A_HDCPCFG1_DISSHA1CHECK_ENABLE = 0x0,
+	HDMI_A_HDCPCFG1_PH2UPSHFTENC_MASK = 0x4,
+	HDMI_A_HDCPCFG1_PH2UPSHFTENC_ENABLE = 0x4,
+	HDMI_A_HDCPCFG1_PH2UPSHFTENC_DISABLE = 0x0,
+	HDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_MASK = 0x2,
+	HDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_DISABLE = 0x2,
+	HDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_ENABLE = 0x0,
+	HDMI_A_HDCPCFG1_SWRESET_MASK = 0x1,
+	HDMI_A_HDCPCFG1_SWRESET_ASSERT = 0x0,
+
+/* A_VIDPOLCFG field values */
+	HDMI_A_VIDPOLCFG_UNENCRYPTCONF_MASK = 0x60,
+	HDMI_A_VIDPOLCFG_UNENCRYPTCONF_OFFSET = 5,
+	HDMI_A_VIDPOLCFG_DATAENPOL_MASK = 0x10,
+	HDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_HIGH = 0x10,
+	HDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_LOW = 0x0,
+	HDMI_A_VIDPOLCFG_VSYNCPOL_MASK = 0x8,
+	HDMI_A_VIDPOLCFG_VSYNCPOL_ACTIVE_HIGH = 0x8,
+	HDMI_A_VIDPOLCFG_VSYNCPOL_ACTIVE_LOW = 0x0,
+	HDMI_A_VIDPOLCFG_HSYNCPOL_MASK = 0x2,
+	HDMI_A_VIDPOLCFG_HSYNCPOL_ACTIVE_HIGH = 0x2,
+	HDMI_A_VIDPOLCFG_HSYNCPOL_ACTIVE_LOW = 0x0,
+
+
+/* I2CM_OPERATION field values */
+	HDMI_I2CM_OPERATION_WRITE = 0x10,
+	HDMI_I2CM_OPERATION_READ_EXT = 0x2,
+	HDMI_I2CM_OPERATION_READ = 0x1,
+
+/* HDMI_I2CM_INT */
+	HDMI_I2CM_INT_DONE_POL = 0x08,
+	HDMI_I2CM_INT_DONE_MASK = 0x04,
+
+/* HDMI_I2CM_CTLINT */
+	HDMI_I2CM_CTLINT_NAC_POL = 0x80,
+	HDMI_I2CM_CTLINT_NAC_MASK = 0x40,
+	HDMI_I2CM_CTLINT_ARBITRATION_POL = 0x08,
+	HDMI_I2CM_CTLINT_ARBITRATION_MASK = 0x04,
+
+};
+
+
+enum hdmi_datamap {
+    RGB444_8B = 0x01,
+    RGB444_10B = 0x03,
+    RGB444_12B = 0x05,
+    RGB444_16B = 0x07,
+    YCbCr444_8B = 0x09,
+    YCbCr444_10B = 0x0B,
+    YCbCr444_12B = 0x0D,
+    YCbCr444_16B = 0x0F,
+    YCbCr422_8B = 0x16,
+    YCbCr422_10B = 0x14,
+    YCbCr422_12B = 0x12,
+};
+
+enum hdmi_csc_enc_format {
+    eRGB = 0x0,
+    eYCC444 = 0x01,
+    eYCC422 = 0x2,
+    eYCC422_8bits = 0x3,
+    eXVYCC444 = 0x4,
+};
+
+enum hdmi_colorimetry {
+    eITU601,
+    eITU709,
+};
+
+typedef struct hdmi_vmode {
+    unsigned int mCode;
+    unsigned int mDVI;
+    unsigned int mRefreshRate;
+    unsigned int mHImageSize;
+    unsigned int mVImageSize;
+    unsigned int mHActive;
+    unsigned int mVActive;
+    unsigned int mHBlanking;
+    unsigned int mVBlanking;
+    unsigned int mHSyncOffset;
+    unsigned int mVSyncOffset;
+    unsigned int mHSyncPulseWidth;
+    unsigned int mVSyncPulseWidth;
+    unsigned int mHSyncPolarity;
+    unsigned int mVSyncPolarity;
+    unsigned int mDataEnablePolarity;
+    unsigned int mInterlaced;
+    unsigned int mPixelClock;
+    unsigned int mHBorder;
+    unsigned int mVBorder;
+    unsigned int mPixelRepetitionInput;
+    unsigned int mPixelRepetitionOutput;
+} hdmi_vmode_s;
+
+typedef struct hdmi_data_info {
+    unsigned int enc_in_format;
+    unsigned int enc_out_format;
+    unsigned int enc_color_depth;
+    unsigned int colorimetry;
+    unsigned int pix_repet_factor;
+    unsigned int hdcp_enable;
+    hdmi_vmode_s video_mode;
+} hdmi_data_info_s;
+
+#endif
