m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vaction_ram
Z0 !s110 1605576729
!i10b 1
!s100 i2GLlCS[cz]<9Ef8cWNGi3
ID5i0:;:NYUj:g_M55En1Q1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dZ:/VLSI_verilog/vlsi-tic-tac-toe
Z3 w1605568200
8Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v
L0 4
Z4 OP;L;10.4a;61
r1
!s85 0
31
Z5 !s108 1605576729.000000
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
vaction_ram_tb
R0
!i10b 1
!s100 N_eAEK;S;;3EmBb>X71eb0
IG7oXSlU>5RCFLeOabfKGk3
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v
L0 4
R4
r1
!s85 0
31
R5
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v|
!s101 -O0
!i113 1
R6
vdecoder
R0
!i10b 1
!s100 caCU@ooL_4Y]QV?SR=P<61
I>5jKEg6Be?FEAA14oa69M2
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/decoder.v
L0 1
R4
r1
!s85 0
31
R5
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder.v|
!s101 -O0
!i113 1
R6
vdecoder_tb
R0
!i10b 1
!s100 >XcR=LTblP6:bdc;oEoMB1
IB96Jni<F79Q?4R_`D[Fdo3
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/decoder_tb.v
L0 1
R4
r1
!s85 0
31
R5
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/decoder_tb.v|
!s101 -O0
!i113 1
R6
vdelay
R0
!i10b 1
!s100 bbbN51:1oRVV9T1`ZCS>E3
IU@KK1[E5R_nXMEdE^31XO2
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/delay.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/delay.v
L0 4
R4
r1
!s85 0
31
R5
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/delay.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/delay.v|
!s101 -O0
!i113 1
R6
vdelay_tb
R0
!i10b 1
!s100 AO^DlmLZ[bmm0^zRR3bI63
I1PUjK7X6Gd_nh;=M99z640
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/delay_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/delay_tb.v
L0 4
R4
r1
!s85 0
31
R5
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/delay_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/delay_tb.v|
!s101 -O0
!i113 1
R6
vmax_modul
Z7 !s110 1605576730
!i10b 1
!s100 c5NlTd2P_GWKH?>8bEj9F0
I<6mRSREakcC`EDEzl_?;12
R1
R2
R3
Z8 8Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q.v
Z9 FZ:/VLSI_verilog/vlsi-tic-tac-toe/max_Q.v
L0 32
R4
r1
!s85 0
31
Z10 !s108 1605576730.000000
Z11 !s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q.v|
!s101 -O0
!i113 1
R6
vmax_Q
R7
!i10b 1
!s100 ^]ZAzJcC<o:`<Q[cF<@XT0
II1IngdoI@;UdaJiMk7RaW0
R1
R2
R3
R8
R9
L0 1
R4
r1
!s85 0
31
R10
R11
R12
!s101 -O0
!i113 1
R6
nmax_@q
vmax_Q_tb
R7
!i10b 1
!s100 akmbmO9nAh7D^=?4VWK3]1
Inz?[]o>P0ba=o>aO6O4ci0
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/max_Q_tb.v
L0 1
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/max_Q_tb.v|
!s101 -O0
!i113 1
R6
nmax_@q_tb
vmux
R7
!i10b 1
!s100 GK:`QQnzVXKUOPj4>_1_m3
I:kl>o7d6Gn09Ag>CK5UdT1
R1
R2
w1605576720
8Z:/VLSI_verilog/vlsi-tic-tac-toe/mux.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/mux.v
L0 1
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/mux.v|
!s101 -O0
!i113 1
R6
vmux_tb
R7
!i10b 1
!s100 Eff5NiNgQcYEOPzfZ07@U2
IESkZ=_6a<_18@IR10<df10
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/mux_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/mux_tb.v
L0 1
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/mux_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/mux_tb.v|
!s101 -O0
!i113 1
R6
vQ_learning
R7
!i10b 1
!s100 >a1N4o;TO<en53K8;7WeS3
I6>2KVkK5ZE5e[9A5R:eT80
R1
R2
w1605575174
8Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning.v
L0 4
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning.v|
!s101 -O0
!i113 1
R6
n@q_learning
vQ_learning_tb
R7
!i10b 1
!s100 QRz^MW4HlzKFm0?DX^hn90
I;K3fLVPfeIEK[:eXR@>T<0
R1
R2
w1605573823
8Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning_tb.v
L0 4
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_learning_tb.v|
!s101 -O0
!i113 1
R6
n@q_learning_tb
vQ_updater
R7
!i10b 1
!s100 BPnRRG9MLTLf[f8Xm0zDG2
ISX1XI05UhHFCnQKLIX78g1
R1
R2
w1605568646
8Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater.v
L0 4
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater.v|
!s101 -O0
!i113 1
R6
n@q_updater
vQ_updater_tb
R7
!i10b 1
!s100 A6R@PDohBIJ<lS1E6F?iB0
IKSBFa7J0QTURY`TgYMj5g1
R1
R2
R3
8Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater_tb.v
L0 1
R4
r1
!s85 0
31
R10
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/Q_updater_tb.v|
!s101 -O0
!i113 1
R6
n@q_updater_tb
