Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 18 22:42:01 2024
| Host         : DESKTOP-8OALKSO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Clock_timing_summary_routed.rpt -pb Clock_timing_summary_routed.pb -rpx Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Button_frequency/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Frequency_Regulator/clk_out_reg/Q (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: Segment_frequency/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 420 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.248        0.000                      0                   81        0.263        0.000                      0                   81        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.248        0.000                      0                   81        0.263        0.000                      0                   81        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 Button_frequency/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.949ns (52.003%)  route 1.799ns (47.997%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     5.081    Button_frequency/CLK
    SLICE_X33Y36         FDCE                                         r  Button_frequency/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  Button_frequency/count_reg[1]/Q
                         net (fo=2, routed)           0.838     6.375    Button_frequency/count_reg_n_0_[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.012 r  Button_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    Button_frequency/count0_carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  Button_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    Button_frequency/count0_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  Button_frequency/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Button_frequency/count0_carry__1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.561 r  Button_frequency/count0_carry__2/O[3]
                         net (fo=1, routed)           0.961     8.522    Button_frequency/count0_carry__2_n_4
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.307     8.829 r  Button_frequency/count[16]_i_1__1/O
                         net (fo=1, routed)           0.000     8.829    Button_frequency/count[16]
    SLICE_X33Y36         FDCE                                         r  Button_frequency/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.781    Button_frequency/CLK
    SLICE_X33Y36         FDCE                                         r  Button_frequency/count_reg[16]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.031    15.077    Button_frequency/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 Button_frequency/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.867ns (50.812%)  route 1.807ns (49.188%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     5.081    Button_frequency/CLK
    SLICE_X33Y36         FDCE                                         r  Button_frequency/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  Button_frequency/count_reg[1]/Q
                         net (fo=2, routed)           0.838     6.375    Button_frequency/count_reg_n_0_[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.012 r  Button_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    Button_frequency/count0_carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  Button_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    Button_frequency/count0_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  Button_frequency/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Button_frequency/count0_carry__1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.485 r  Button_frequency/count0_carry__2/O[2]
                         net (fo=1, routed)           0.970     8.455    Button_frequency/count0_carry__2_n_5
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.301     8.756 r  Button_frequency/count[15]_i_1__2/O
                         net (fo=1, routed)           0.000     8.756    Button_frequency/count[15]
    SLICE_X32Y36         FDCE                                         r  Button_frequency/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.781    Button_frequency/CLK
    SLICE_X32Y36         FDCE                                         r  Button_frequency/count_reg[15]/C
                         clock pessimism              0.278    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)        0.031    15.055    Button_frequency/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.021ns (27.876%)  route 2.642ns (72.124%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          1.021     8.623    One_Hertz/count[25]_i_2_n_0
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.747 r  One_Hertz/count[2]_i_1__6/O
                         net (fo=1, routed)           0.000     8.747    One_Hertz/count[2]
    SLICE_X40Y35         FDCE                                         r  One_Hertz/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.442    14.783    One_Hertz/CLK
    SLICE_X40Y35         FDCE                                         r  One_Hertz/count_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.029    15.051    One_Hertz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.047ns (28.384%)  route 2.642ns (71.616%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          1.021     8.623    One_Hertz/count[25]_i_2_n_0
    SLICE_X40Y35         LUT2 (Prop_lut2_I0_O)        0.150     8.773 r  One_Hertz/count[3]_i_1__6/O
                         net (fo=1, routed)           0.000     8.773    One_Hertz/count[3]
    SLICE_X40Y35         FDCE                                         r  One_Hertz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.442    14.783    One_Hertz/CLK
    SLICE_X40Y35         FDCE                                         r  One_Hertz/count_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.075    15.097    One_Hertz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.021ns (27.879%)  route 2.641ns (72.121%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          1.020     8.623    One_Hertz/count[25]_i_2_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.124     8.747 r  One_Hertz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.747    One_Hertz/clk_out_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  One_Hertz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.442    14.783    One_Hertz/CLK
    SLICE_X42Y36         FDCE                                         r  One_Hertz/clk_out_reg/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDCE (Setup_fdce_C_D)        0.077    15.099    One_Hertz/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 2.156ns (60.281%)  route 1.421ns (39.719%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.561     5.082    One_Hertz/CLK
    SLICE_X40Y36         FDCE                                         r  One_Hertz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  One_Hertz/count_reg[6]/Q
                         net (fo=2, routed)           0.593     6.094    One_Hertz/count_reg_n_0_[6]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.940 r  One_Hertz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.940    One_Hertz/count0_carry__0_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  One_Hertz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.054    One_Hertz/count0_carry__1_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  One_Hertz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.168    One_Hertz/count0_carry__2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  One_Hertz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.282    One_Hertz/count0_carry__3_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.504 r  One_Hertz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.828     8.332    One_Hertz/count0_carry__4_n_7
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.327     8.659 r  One_Hertz/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.659    One_Hertz/count[21]
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445    14.786    One_Hertz/CLK
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)        0.075    15.100    One_Hertz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.021ns (29.048%)  route 2.494ns (70.952%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          0.873     8.475    One_Hertz/count[25]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.599 r  One_Hertz/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.599    One_Hertz/count[19]
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445    14.786    One_Hertz/CLK
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)        0.032    15.057    One_Hertz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.021ns (29.059%)  route 2.493ns (70.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          0.872     8.474    One_Hertz/count[25]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.598 r  One_Hertz/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.598    One_Hertz/count[17]
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445    14.786    One_Hertz/CLK
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)        0.031    15.056    One_Hertz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Button_frequency/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.839ns (52.739%)  route 1.648ns (47.261%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     5.081    Button_frequency/CLK
    SLICE_X33Y36         FDCE                                         r  Button_frequency/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  Button_frequency/count_reg[1]/Q
                         net (fo=2, routed)           0.838     6.375    Button_frequency/count_reg_n_0_[1]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.012 r  Button_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    Button_frequency/count0_carry_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  Button_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    Button_frequency/count0_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.452 r  Button_frequency/count0_carry__1/O[1]
                         net (fo=1, routed)           0.810     8.262    Button_frequency/count0_carry__1_n_6
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.306     8.568 r  Button_frequency/count[10]_i_1__2/O
                         net (fo=1, routed)           0.000     8.568    Button_frequency/count[10]
    SLICE_X35Y37         FDCE                                         r  Button_frequency/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.781    Button_frequency/CLK
    SLICE_X35Y37         FDCE                                         r  Button_frequency/count_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.029    15.035    Button_frequency/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 One_Hertz/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.051ns (29.660%)  route 2.493ns (70.340%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     5.084    One_Hertz/CLK
    SLICE_X42Y38         FDCE                                         r  One_Hertz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  One_Hertz/count_reg[18]/Q
                         net (fo=2, routed)           0.814     6.377    One_Hertz/count_reg_n_0_[18]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.295     6.672 r  One_Hertz/count[25]_i_4/O
                         net (fo=1, routed)           0.806     7.478    One_Hertz/count[25]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.602 r  One_Hertz/count[25]_i_2/O
                         net (fo=26, routed)          0.872     8.474    One_Hertz/count[25]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.154     8.628 r  One_Hertz/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.628    One_Hertz/count[25]
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445    14.786    One_Hertz/CLK
    SLICE_X40Y39         FDCE                                         r  One_Hertz/count_reg[25]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)        0.075    15.100    One_Hertz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Segment_frequency/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X35Y45         FDCE                                         r  Segment_frequency/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Segment_frequency/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.754    Segment_frequency/clk_segments
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  Segment_frequency/clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    Segment_frequency/clk_out_i_1__1_n_0
    SLICE_X35Y45         FDCE                                         r  Segment_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X35Y45         FDCE                                         r  Segment_frequency/clk_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.091     1.536    Segment_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Frequency_Regulator/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    Frequency_Regulator/CLK
    SLICE_X38Y45         FDCE                                         r  Frequency_Regulator/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  Frequency_Regulator/clk_out_reg/Q
                         net (fo=3, routed)           0.175     1.785    Frequency_Regulator/clk_out
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  Frequency_Regulator/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    Frequency_Regulator/clk_out_i_1__0_n_0
    SLICE_X38Y45         FDCE                                         r  Frequency_Regulator/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.832     1.959    Frequency_Regulator/CLK
    SLICE_X38Y45         FDCE                                         r  Frequency_Regulator/clk_out_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120     1.566    Frequency_Regulator/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 One_Hertz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            One_Hertz/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.442    One_Hertz/CLK
    SLICE_X39Y36         FDCE                                         r  One_Hertz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  One_Hertz/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.764    One_Hertz/count_reg_n_0_[0]
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.809 r  One_Hertz/count[0]_i_1__9/O
                         net (fo=1, routed)           0.000     1.809    One_Hertz/count[0]
    SLICE_X39Y36         FDCE                                         r  One_Hertz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.954    One_Hertz/CLK
    SLICE_X39Y36         FDCE                                         r  One_Hertz/count_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.091     1.533    One_Hertz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X34Y43         FDCE                                         r  Segment_frequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  Segment_frequency/count_reg[0]/Q
                         net (fo=3, routed)           0.188     1.797    Segment_frequency/count_reg_n_0_[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  Segment_frequency/count[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.842    Segment_frequency/count[0]
    SLICE_X34Y43         FDCE                                         r  Segment_frequency/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y43         FDCE                                         r  Segment_frequency/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.120     1.565    Segment_frequency/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Button_frequency/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.442    Button_frequency/CLK
    SLICE_X32Y36         FDCE                                         r  Button_frequency/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  Button_frequency/clk_out_reg/Q
                         net (fo=23, routed)          0.209     1.792    Button_frequency/clk_buttons
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  Button_frequency/clk_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.837    Button_frequency/clk_out_i_1__2_n_0
    SLICE_X32Y36         FDCE                                         r  Button_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.954    Button_frequency/CLK
    SLICE_X32Y36         FDCE                                         r  Button_frequency/clk_out_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.091     1.533    Button_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.231ns (49.807%)  route 0.233ns (50.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X35Y45         FDCE                                         r  Segment_frequency/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Segment_frequency/count_reg[9]/Q
                         net (fo=2, routed)           0.120     1.706    Segment_frequency/count_reg_n_0_[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  Segment_frequency/count[17]_i_5/O
                         net (fo=18, routed)          0.112     1.864    Segment_frequency/count[17]_i_5_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.909 r  Segment_frequency/count[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.909    Segment_frequency/count[7]
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.121     1.582    Segment_frequency/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.593%)  route 0.235ns (50.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X35Y45         FDCE                                         r  Segment_frequency/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Segment_frequency/count_reg[9]/Q
                         net (fo=2, routed)           0.120     1.706    Segment_frequency/count_reg_n_0_[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  Segment_frequency/count[17]_i_5/O
                         net (fo=18, routed)          0.114     1.866    Segment_frequency/count[17]_i_5_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.911 r  Segment_frequency/count[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.911    Segment_frequency/count[6]
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.120     1.581    Segment_frequency/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Frequency_Regulator/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.536%)  route 0.260ns (55.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    Frequency_Regulator/CLK
    SLICE_X38Y42         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  Frequency_Regulator/count_reg[0]/Q
                         net (fo=3, routed)           0.260     1.869    Frequency_Regulator/count_reg_n_0_[0]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  Frequency_Regulator/count[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.914    Frequency_Regulator/count[0]
    SLICE_X38Y42         FDCE                                         r  Frequency_Regulator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Frequency_Regulator/CLK
    SLICE_X38Y42         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120     1.565    Frequency_Regulator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.163%)  route 0.292ns (55.837%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[16]/Q
                         net (fo=2, routed)           0.156     1.743    Segment_frequency/count_reg_n_0_[16]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  Segment_frequency/count[17]_i_3/O
                         net (fo=18, routed)          0.136     1.924    Segment_frequency/count[17]_i_3_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.969 r  Segment_frequency/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.969    Segment_frequency/count[17]
    SLICE_X34Y45         FDCE                                         r  Segment_frequency/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y45         FDCE                                         r  Segment_frequency/count_reg[17]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.121     1.601    Segment_frequency/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Button_frequency/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_frequency/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.889%)  route 0.284ns (55.111%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.561     1.444    Button_frequency/CLK
    SLICE_X33Y38         FDCE                                         r  Button_frequency/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Button_frequency/count_reg[12]/Q
                         net (fo=2, routed)           0.123     1.708    Button_frequency/count_reg_n_0_[12]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.753 r  Button_frequency/count[16]_i_4/O
                         net (fo=17, routed)          0.161     1.914    Button_frequency/count[16]_i_4_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  Button_frequency/count[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.959    Button_frequency/count[14]
    SLICE_X35Y38         FDCE                                         r  Button_frequency/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.829     1.956    Button_frequency/CLK
    SLICE_X35Y38         FDCE                                         r  Button_frequency/count_reg[14]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.092     1.570    Button_frequency/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   Button_frequency/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   Button_frequency/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   Button_frequency/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   Button_frequency/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   Button_frequency/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   Button_frequency/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   Button_frequency/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   Button_frequency/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   Button_frequency/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   Frequency_Regulator/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   Frequency_Regulator/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   Frequency_Regulator/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   Frequency_Regulator/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   Frequency_Regulator/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   Frequency_Regulator/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   Frequency_Regulator/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   Frequency_Regulator/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   Frequency_Regulator/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   Frequency_Regulator/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   Button_frequency/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   Button_frequency/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   Button_frequency/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   Button_frequency/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   Button_frequency/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   Button_frequency/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   Button_frequency/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   Button_frequency/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   Button_frequency/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   Button_frequency/count_reg[6]/C



