/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[25:3] + in_data[85:63];
  assign celloutsig_1_9z = { celloutsig_1_8z[3:1], celloutsig_1_8z, celloutsig_1_6z } + { in_data[127:116], celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_5z[10:6], celloutsig_1_2z } + { celloutsig_1_2z[6:2], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_6z[2], celloutsig_1_4z } + { celloutsig_1_10z[10], celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_2z + celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_10z[6:2] + celloutsig_1_7z[5:1];
  assign celloutsig_0_6z = { in_data[17:13], celloutsig_0_0z } + { in_data[94:90], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_0z[13:0] + celloutsig_0_7z[14:1];
  assign celloutsig_0_1z = celloutsig_0_0z[10:1] + celloutsig_0_0z[9:0];
  assign celloutsig_0_13z = { celloutsig_0_7z[1:0], celloutsig_0_5z } + in_data[70:57];
  assign celloutsig_0_14z = in_data[26:24] + celloutsig_0_0z[21:19];
  assign celloutsig_0_15z = celloutsig_0_0z[17:11] + celloutsig_0_13z[8:2];
  assign celloutsig_0_20z = in_data[11:9] + celloutsig_0_18z;
  assign celloutsig_0_21z = celloutsig_0_19z + { celloutsig_0_8z[3:1], celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:1] + in_data[18:12];
  assign celloutsig_1_0z = in_data[139:137] + in_data[178:176];
  assign celloutsig_1_1z = in_data[172:170] + in_data[161:159];
  assign celloutsig_0_3z = celloutsig_0_2z & in_data[82:76];
  assign celloutsig_1_10z = celloutsig_1_9z[15:3] & { in_data[173:164], celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_5z[11:5] & { celloutsig_1_11z[1], celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_5z[18:3] & { celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[5:3], celloutsig_0_5z } & { celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_12z[12:8] & celloutsig_0_6z[26:22];
  assign celloutsig_0_18z = celloutsig_0_15z[6:4] & celloutsig_0_17z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_14z[2:1], celloutsig_0_17z } & { celloutsig_0_12z[6:5], celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_12z[9:0], celloutsig_0_3z } & { in_data[11:5], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_21z[5:0] & { celloutsig_0_6z[18:16], celloutsig_0_20z };
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z } & in_data[185:178];
  assign celloutsig_1_3z = in_data[162:160] & in_data[98:96];
  assign celloutsig_1_4z = in_data[156:152] & in_data[154:150];
  assign celloutsig_1_5z = { celloutsig_1_4z[4:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } & { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[178:173], celloutsig_1_3z } & { celloutsig_1_4z[1], celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[159:154] & celloutsig_1_6z[7:2];
  assign celloutsig_1_8z = celloutsig_1_4z[3:0] & celloutsig_1_2z[5:2];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 12'h000;
    else if (!clkin_data[32]) celloutsig_0_5z = { celloutsig_0_1z[6:2], celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_8z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_5z[9:6];
  assign { out_data[143:128], out_data[100:96], out_data[48:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
