Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: histogram: "Transforming system: histogram"
Info: histogram: "Naming system components in system: histogram"
Info: histogram: "Processing generation queue"
Info: histogram: "Generating: histogram"
Info: histogram: "Generating: histogram_internal"
Info: histogram: Done "histogram" with 2 modules, 173 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/histogram/test-fpga.prj/components/histogram/histogram --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
