Item(by='jhallenworld', descendants=None, kids=[25265952], score=None, time=1606835141, title=None, item_type='comment', url=None, parent=25262186, text='I thought barriers were required on x86 also.  There are a few cases where ordering is not guaranteed. [Also the consumer should have a barrier between the test and the data read.]<p><a href="https:&#x2F;&#x2F;bartoszmilewski.com&#x2F;2008&#x2F;11&#x2F;05&#x2F;who-ordered-memory-fences-on-an-x86&#x2F;" rel="nofollow">https:&#x2F;&#x2F;bartoszmilewski.com&#x2F;2008&#x2F;11&#x2F;05&#x2F;who-ordered-memory-fe...</a><p>The thing that&#x27;s nice about x86 is that DMA is cache coherent- this is true for backwards compatibility with very old hardware.')