var classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status =
[
    [ "__init__", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a303e1f55960dd30e7543a8d3f13e1bc0", null ],
    [ "GetCPUFPGAVersion", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#aea9a70d0cf05e1507cc39ec651ea972e", null ],
    [ "GetProxyFPGAVersion", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a43db0d7fe028ab4cd97071a705565c34", null ],
    [ "parse_error_flags", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a007e12bc4e517ad7686b875c7cefbe06", null ],
    [ "cpu_fpga_version", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#aa25329f02a28d370ad65f9489108855c", null ],
    [ "name", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a03f608311bf0a273723333703bd1a17d", null ],
    [ "proxy_fpga_version", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a984fd76bdae0871a901ea7d7f3234894", null ]
];