ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
file: RISCV_tb.v
	module worklib.memory:v
		errors: 0, warnings: 0
	module worklib.Registers:v
		errors: 0, warnings: 0
	module worklib.PC:v
		errors: 0, warnings: 0
	module worklib.Control:v
		errors: 0, warnings: 0
	module worklib.ALU:v
		errors: 0, warnings: 0
	module worklib.Imm_Gen:v
		errors: 0, warnings: 0
	module worklib.CHIP:v
		errors: 0, warnings: 0
	module worklib.RISCV_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALU:v <0x555c7bd6>
			streams:   2, words:  1872
		worklib.CHIP:v <0x47a12c11>
			streams:  23, words:  3573
		worklib.Control:v <0x14ca5b2b>
			streams:   1, words:  6849
		worklib.Imm_Gen:v <0x4fb1aa88>
			streams:   2, words:  1232
		worklib.PC:v <0x08f38613>
			streams:   2, words:   451
		worklib.RISCV_tb:v <0x674a670b>
			streams:   7, words: 11502
		worklib.Registers:v <0x53b5b840>
			streams:   5, words:  7711
		worklib.memory:v <0x3bfbcb94>
			streams:   4, words:  1916
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  9       8
		Registers:               32      29
		Scalar wires:            21       -
		Vectored wires:          34       -
		Always blocks:           10       8
		Initial blocks:           1       1
		Cont. assignments:       22      25
		Pseudo assignments:      10      10
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.RISCV_tb:v
Loading snapshot worklib.RISCV_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'RISCV.fsdb'
*Verdi* : Begin traversing the scope (RISCV_tb), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
------------------------------------------------------------

START!!! Simulation Start .....

------------------------------------------------------------

============================================================

Success!
The test result is .....PASS :)

============================================================

Simulation complete via $finish(1) at time 245 NS + 0
./RISCV_tb.v:168             $finish;
ncsim> exit
Platform = amd64
Platform = LINUX
#######################################################
#         32BIT is the default mode                   #
#    If you want to run 64BIT mode,                   #
#    please set the LD_LIBRARY_PATH and SHLIB_PATH    #
#    to path of 64BIT by yourself.                    #
#######################################################

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/userb07/b7902143/.synopsys_dv_prefs.tcl
# This is to be read by design_vision by:
#   design_vision -no_gui -f dv.cmd
read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file Registers.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/hw3/CHIP.v
Opening include file Registers.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Opening include file ALU.v
Opening include file Const.v
Opening include file Imm_Gen.v
Opening include file Const.v

Inferred memory devices in process
	in routine Registers line 27 in file
		'Registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Registers/23   |   32   |   32    |      5       |
|   Registers/24   |   32   |   32    |      5       |
======================================================

Inferred memory devices in process
	in routine PC line 11 in file
		'PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PC_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 17 in file
	'Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |     no/auto      |
|            41            |     no/auto      |
===============================================
Warning:  ALU.v:17: signed to unsigned assignment occurs. (VER-318)
Warning:  ALU.v:18: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 12 in file
	'ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/hw3/Registers.db:Registers'
Loaded 6 designs.
Current design is 'Registers'.
Registers PC Control ALU Imm_Gen CHIP
source CHIP_syn.sdc
Current design is 'CHIP'.
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'Imm_Gen'
  Processing 'Registers'
  Processing 'Control'
  Processing 'PC'
  Processing 'CHIP'
Information: Added key list 'DesignWare' to design 'CHIP'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CHIP_DW01_add_0'
  Mapping 'ALU_DW_cmp_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:13  141381.5      0.00       0.0     302.3                                0.00  
    0:00:13  141381.5      0.00       0.0     302.3                                0.00  
    0:00:13  141381.5      0.00       0.0     302.3                                0.00  
    0:00:13  141381.5      0.00       0.0     302.3                                0.00  
    0:00:13  141381.5      0.00       0.0     302.3                                0.00  
    0:00:15   67519.2      6.64    3368.0     296.6                                0.00  
    0:00:16   69610.4      4.47    2216.6     296.2                                0.00  
    0:00:17   69259.0      4.46    2091.4     293.2                                0.00  
    0:00:18   69293.0      3.91    1723.2     290.3                                0.00  
    0:00:18   69515.3      3.50    1423.4     287.3                                0.00  
    0:00:19   69491.6      3.33    1346.5     283.2                                0.00  
    0:00:19   69576.4      3.17    1237.2     278.5                                0.00  
    0:00:20   69666.4      2.84    1111.3     273.8                                0.00  
    0:00:20   69763.1      2.72    1064.7     269.0                                0.00  
    0:00:20   69865.0      2.46     941.2     265.7                                0.00  
    0:00:20   69951.6      2.18     819.7     263.9                                0.00  
    0:00:20   70014.4      2.17     813.4     263.9                                0.00  
    0:00:21   70056.8      2.16     821.9     263.9                                0.00  
    0:00:21   70158.6      2.09     733.4     259.2                                0.00  
    0:00:21   70272.4      1.81     695.3     259.2                                0.00  
    0:00:21   70292.7      1.78     686.1     259.2                                0.00  
    0:00:21   70391.2      1.74     597.4     254.4                                0.00  
    0:00:21   70391.2      1.74     597.4     254.4                                0.00  
    0:00:21   70391.2      1.74     597.4     254.4                                0.00  
    0:00:21   70391.2      1.74     597.4     254.4                                0.00  
    0:00:21   70487.9      1.74     597.3     212.9                                0.00  
    0:00:21   70688.2      1.74     588.8     172.7                                0.00  
    0:00:21   70779.9      1.74     574.0     152.8                                0.00  
    0:00:21   70861.4      1.74     574.4     137.9                                0.00  
    0:00:21   70936.0      1.74     575.0     124.7                                0.00  
    0:00:22   71058.3      1.74     569.8     111.6                                0.00  
    0:00:22   71105.8      1.74     569.8     100.2                                0.00  
    0:00:22   71153.3      1.74     569.7      88.9                                0.00  
    0:00:22   71202.5      1.74     570.0      79.4                                0.00  
    0:00:22   71202.5      1.74     570.0      79.4                                0.00  
    0:00:22   71316.3      1.46     412.4      79.4 Registers_U/register_reg[2][31]/D      0.00  
    0:00:23   71703.3      0.86     159.1      76.0 Registers_U/register_reg[2][31]/D      0.00  
    0:00:24   72299.1      0.00       0.0      69.4                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24   72299.1      0.00       0.0      69.4                                0.00  
    0:00:24   72299.1      0.00       0.0      69.4                                0.00  
    0:00:24   72175.1      0.00       0.0      73.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24   72175.1      0.00       0.0      73.6                                0.00  
    0:00:25   72295.7      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:25   72295.7      0.00       0.0       0.0                                0.00  
    0:00:25   72295.7      0.00       0.0       0.0                                0.00  
    0:00:25   71148.2      0.09       4.1       0.0                                0.00  
    0:00:25   70146.8      0.09       3.6       0.0                                0.00  
    0:00:25   69337.1      0.10       3.9       0.0                                0.00  
    0:00:26   68575.0      0.10       3.9       0.0                                0.00  
    0:00:26   68059.0      0.10       4.0       0.0                                0.00  
    0:00:26   67738.1      0.10       4.1       0.0                                0.00  
    0:00:26   67604.0      0.10       4.1       0.0                                0.00  
    0:00:26   67604.0      0.10       4.1       0.0                                0.00  
    0:00:27   67634.6      0.00       0.0       0.0                                0.00  
    0:00:27   65275.2      2.23     646.1       0.0                                0.00  
    0:00:27   65078.3      2.23     645.7       0.0                                0.00  
    0:00:27   64968.0      2.23     645.7       0.0                                0.00  
    0:00:27   64934.0      2.23     645.7       0.0                                0.00  
    0:00:27   64934.0      2.23     645.7       0.0                                0.00  
    0:00:27   64934.0      2.23     645.7       0.0                                0.00  
    0:00:27   64934.0      2.23     645.7       0.0                                0.00  
    0:00:27   64934.0      2.23     645.7       0.0                                0.00  
    0:00:28   65604.5      1.55     374.4       0.0 Registers_U/register_reg[2][31]/D      0.00  
    0:00:29   66030.6      1.28     323.1       0.0 Registers_U/register_reg[25][31]/D      0.00  
    0:00:30   66398.9      1.16     292.4       0.0 Registers_U/register_reg[25][31]/D      0.00  
    0:00:31   66945.5      0.61     118.0       0.0 Registers_U/register_reg[1][23]/D      0.00  
    0:00:31   67154.2      0.00       0.0       0.0                                0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Registers_U/clk_i': 1056 load(s), 1 driver(s)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 3 nets to module CHIP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file 'CHIP_syn.ddc'.
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: N-2017.09-SP2
Date   : Tue Apr 27 10:54:53 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mem_rdata_I[15]
              (input port clocked by CLK)
  Endpoint: Registers_U/register_reg[13][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.10       0.60 f
  mem_rdata_I[15] (in)                                    0.07       0.67 f
  Registers_U/RS2addr_i[3] (Registers)                    0.00       0.67 f
  Registers_U/U362/Y (NOR2X1)                             0.16       0.83 r
  Registers_U/U361/Y (BUFX6)                              0.13       0.96 r
  Registers_U/U314/Y (NAND2X2)                            0.12       1.08 f
  Registers_U/U124/Y (BUFX20)                             0.16       1.24 f
  Registers_U/U385/Y (OAI221X4)                           0.31       1.54 r
  Registers_U/U19/Y (NOR4X2)                              0.05       1.59 f
  Registers_U/U435/Y (AO22X4)                             0.17       1.76 f
  Registers_U/U1134/Y (NOR2BX4)                           0.10       1.86 f
  Registers_U/U434/Y (BUFX20)                             0.22       2.09 f
  Registers_U/RS2data_o[0] (Registers)                    0.00       2.09 f
  U376/Y (AO22X4)                                         0.26       2.35 f
  ALU_U/Op2_i[0] (ALU)                                    0.00       2.35 f
  ALU_U/add_17/B[0] (ALU_DW01_add_0)                      0.00       2.35 f
  ALU_U/add_17/U1/Y (AND2X2)                              0.15       2.50 f
  ALU_U/add_17/U1_1/CO (ADDFHX4)                          0.13       2.63 f
  ALU_U/add_17/U1_2/CO (ADDFHX4)                          0.13       2.76 f
  ALU_U/add_17/U1_3/CO (ADDFHX4)                          0.13       2.89 f
  ALU_U/add_17/U1_4/CO (ADDFHX4)                          0.12       3.01 f
  ALU_U/add_17/U1_5/CO (ADDFX2)                           0.22       3.23 f
  ALU_U/add_17/U1_6/CO (ADDFHX4)                          0.14       3.36 f
  ALU_U/add_17/U1_7/CO (ADDFXL)                           0.28       3.65 f
  ALU_U/add_17/U1_8/CO (ADDFXL)                           0.31       3.96 f
  ALU_U/add_17/U1_9/CO (ADDFXL)                           0.31       4.27 f
  ALU_U/add_17/U1_10/CO (ADDFXL)                          0.31       4.59 f
  ALU_U/add_17/U1_11/CO (ADDFXL)                          0.31       4.90 f
  ALU_U/add_17/U1_12/CO (ADDFXL)                          0.32       5.22 f
  ALU_U/add_17/U1_13/CO (ADDFHX2)                         0.17       5.39 f
  ALU_U/add_17/U1_14/CO (ADDFHX2)                         0.14       5.54 f
  ALU_U/add_17/U1_15/CO (ADDFXL)                          0.29       5.83 f
  ALU_U/add_17/U1_16/CO (ADDFHX2)                         0.17       6.00 f
  ALU_U/add_17/U1_17/CO (ADDFHX2)                         0.15       6.15 f
  ALU_U/add_17/U1_18/CO (ADDFHX2)                         0.14       6.29 f
  ALU_U/add_17/U1_19/CO (ADDFXL)                          0.29       6.58 f
  ALU_U/add_17/U1_20/CO (ADDFHX2)                         0.17       6.75 f
  ALU_U/add_17/U1_21/CO (ADDFHX1)                         0.19       6.94 f
  ALU_U/add_17/U1_22/CO (ADDFHX2)                         0.16       7.10 f
  ALU_U/add_17/U1_23/CO (ADDFHX2)                         0.15       7.25 f
  ALU_U/add_17/U1_24/CO (ADDFHX2)                         0.15       7.39 f
  ALU_U/add_17/U1_25/CO (ADDFHX2)                         0.15       7.54 f
  ALU_U/add_17/U1_26/CO (ADDFHX2)                         0.14       7.68 f
  ALU_U/add_17/U1_27/CO (ADDFXL)                          0.28       7.96 f
  ALU_U/add_17/U1_28/CO (ADDFHX1)                         0.22       8.18 f
  ALU_U/add_17/U1_29/CO (CMPR32X2)                        0.22       8.40 f
  ALU_U/add_17/U1_30/CO (ADDFXL)                          0.30       8.70 f
  ALU_U/add_17/U1_31/S (ADDFXL)                           0.24       8.94 f
  ALU_U/add_17/SUM[31] (ALU_DW01_add_0)                   0.00       8.94 f
  ALU_U/U22/Y (AO22X2)                                    0.24       9.18 f
  ALU_U/U174/Y (AOI221X4)                                 0.27       9.44 r
  ALU_U/U14/Y (INVX8)                                     0.04       9.49 f
  ALU_U/U12/Y (CLKINVX12)                                 0.03       9.52 r
  ALU_U/U13/Y (CLKINVX20)                                 0.17       9.69 f
  ALU_U/Res_o[31] (ALU)                                   0.00       9.69 f
  U377/Y (INVX20)                                         0.06       9.75 r
  U21/Y (OAI221X2)                                        0.10       9.85 f
  Registers_U/RDdata_i[31] (Registers)                    0.00       9.85 f
  Registers_U/U143/Y (NAND2X4)                            0.10       9.94 r
  Registers_U/U87/Y (CLKBUFX20)                           0.15      10.09 r
  Registers_U/U777/Y (OAI2BB2XL)                          0.11      10.20 f
  Registers_U/register_reg[13][31]/D (DFFQX1)             0.00      10.20 f
  data arrival time                                                 10.20

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  Registers_U/register_reg[13][31]/CK (DFFQX1)            0.00      10.40 r
  library setup time                                     -0.18      10.22
  data required time                                                10.22
  --------------------------------------------------------------------------
  data required time                                                10.22
  data arrival time                                                -10.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
report_area
 
****************************************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date   : Tue Apr 27 10:54:53 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                          909
Number of nets:                          5792
Number of cells:                         4983
Number of combinational cells:           3908
Number of sequential cells:              1066
Number of macros/black boxes:               0
Number of buf/inv:                        731
Number of references:                      36

Combinational area:              39846.464989
Buf/Inv area:                     6898.233597
Noncombinational area:           27307.771660
Macro/Black Box area:                0.000000
Net Interconnect area:          701123.546173

Total cell area:                 67154.236649
Total area:                     768277.782822
1
quit

Thank you...
