Analysis & Synthesis report for component_tutorial
Wed Nov 04 13:28:34 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 21. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 22. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 23. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 24. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 25. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 26. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 27. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 28. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 29. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 30. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 35. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0
 36. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 37. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 38. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 39. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 40. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 41. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 42. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 43. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 44. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 45. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 46. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 47. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 50. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 51. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 52. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 53. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo
 54. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 55. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 56. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto
 57. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 58. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller
 59. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 62. Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator
 63. Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller
 64. Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Parameter Settings for Inferred Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 67. altsyncram Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "embedded_system:U0|altera_reset_controller:rst_controller"
 69. Port Connectivity Checks: "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator"
 70. Port Connectivity Checks: "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 71. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 72. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller"
 73. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo"
 74. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
 75. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
 76. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
 77. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
 78. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
 79. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
 80. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
 81. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
 82. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
 83. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
 84. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
 85. Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0"
 86. Port Connectivity Checks: "embedded_system:U0"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 04 13:28:33 2020           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; component_tutorial                              ;
; Top-level Entity Name           ; component_tutorial                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 585                                             ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 512                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; component_tutorial ; component_tutorial ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processors 11-12       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library         ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; hex7seg.v                                                                    ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/hex7seg.v                                                                    ;                 ;
; embedded_system/synthesis/embedded_system.v                                  ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/embedded_system.v                                  ; embedded_system ;
; embedded_system/synthesis/submodules/altera_reset_controller.v               ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v               ; embedded_system ;
; embedded_system/synthesis/submodules/altera_reset_synchronizer.v             ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v             ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v     ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v     ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv       ; yes             ; User SystemVerilog HDL File                  ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv       ; embedded_system ;
; embedded_system/synthesis/submodules/altera_merlin_master_translator.sv      ; yes             ; User SystemVerilog HDL File                  ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv      ; embedded_system ;
; embedded_system/synthesis/submodules/reg32_avalon_interface.v                ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v                ; embedded_system ;
; embedded_system/synthesis/submodules/reg32.v                                 ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/reg32.v                                 ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_master_0.v              ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v              ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_master_0_p2b_adapter.sv ; yes             ; User SystemVerilog HDL File                  ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_p2b_adapter.sv ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv ; yes             ; User SystemVerilog HDL File                  ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v       ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v       ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v     ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v     ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v     ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v     ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v                 ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v                 ; embedded_system ;
; embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv  ; yes             ; User SystemVerilog HDL File                  ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv  ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v       ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v       ; embedded_system ;
; embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v              ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v              ; embedded_system ;
; embedded_system/synthesis/submodules/altera_jtag_sld_node.v                  ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v                  ; embedded_system ;
; embedded_system/synthesis/submodules/altera_jtag_streaming.v                 ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v                 ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v        ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v        ; embedded_system ;
; embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v         ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v         ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v        ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v        ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v         ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v         ; embedded_system ;
; embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v        ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v        ; embedded_system ;
; component_tutorial.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; F:/FPGADesign/component_tutorial/component_tutorial.v                                                         ;                 ;
; sld_virtual_jtag_basic.v                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                    ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;                 ;
; altera_std_synchronizer.v                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                   ;                 ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld      ;
; db/ip/sldf5131b4b/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/alt_sld_fab.v                                              ; alt_sld_fab     ;
; db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab     ;
; db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab     ;
; db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab     ;
; db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab     ;
; db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;                 ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;                 ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;                 ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;                 ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;                 ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;                 ;
; aglobal201.inc                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                              ;                 ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;                 ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                  ;                 ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                  ;                 ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                ;                 ;
; db/altsyncram_g0n1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/component_tutorial/db/altsyncram_g0n1.tdf                                                       ;                 ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 424                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 632                      ;
;     -- 7 input functions                    ; 10                       ;
;     -- 6 input functions                    ; 145                      ;
;     -- 5 input functions                    ; 123                      ;
;     -- 4 input functions                    ; 121                      ;
;     -- <=3 input functions                  ; 233                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 585                      ;
;                                             ;                          ;
; I/O pins                                    ; 70                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 512                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 319                      ;
; Total fan-out                               ; 4797                     ;
; Average fan-out                             ; 3.49                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                        ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
; |component_tutorial                                                                                                                     ; 632 (2)             ; 585 (0)                   ; 512               ; 0          ; 70   ; 0            ; |component_tutorial                                                                                                                                                                                                                                                                                                                                            ; component_tutorial                 ; work            ;
;    |embedded_system:U0|                                                                                                                 ; 516 (0)             ; 508 (0)                   ; 512               ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0                                                                                                                                                                                                                                                                                                                         ; embedded_system                    ; embedded_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; altera_reset_controller            ; embedded_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                       ; altera_reset_synchronizer          ; embedded_system ;
;       |embedded_system_master_0:master_0|                                                                                               ; 510 (0)             ; 439 (0)                   ; 512               ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0                                                                                                                                                                                                                                                                                       ; embedded_system_master_0           ; embedded_system ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 165 (0)             ; 122 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                             ; altera_avalon_packets_to_master    ; embedded_system ;
;             |packets_to_master:p2m|                                                                                                     ; 165 (165)           ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                       ; packets_to_master                  ; embedded_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 27 (27)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo              ; embedded_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                         ; work            ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                        ; altsyncram_g0n1                    ; work            ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 11 (11)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                 ; altera_avalon_st_bytes_to_packets  ; embedded_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                      ; altera_avalon_st_jtag_interface    ; embedded_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                    ; altera_jtag_dc_streaming           ; embedded_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                        ; altera_avalon_st_clock_crosser     ; embedded_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                            ; altera_avalon_st_pipeline_base     ; embedded_system ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                   ; altera_std_synchronizer_nocut      ; embedded_system ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                   ; altera_std_synchronizer_nocut      ; embedded_system ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                             ; altera_jtag_src_crosser            ; embedded_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                  ; altera_jtag_control_signal_crosser ; embedded_system ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                             ; altera_std_synchronizer            ; work            ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (260)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                               ; altera_jtag_streaming              ; embedded_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                  ; altera_avalon_st_idle_inserter     ; embedded_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                    ; altera_avalon_st_idle_remover      ; embedded_system ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                      ; altera_std_synchronizer            ; work            ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                             ; altera_std_synchronizer            ; work            ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                     ; altera_std_synchronizer            ; work            ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                          ; altera_std_synchronizer            ; work            ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                               ; altera_std_synchronizer            ; work            ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                            ; altera_jtag_sld_node               ; embedded_system ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                          ; sld_virtual_jtag_basic             ; work            ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 27 (27)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                 ; altera_avalon_st_packets_to_bytes  ; embedded_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; altera_reset_controller            ; embedded_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer          ; embedded_system ;
;       |embedded_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 2 (0)               ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                     ; embedded_system_mm_interconnect_0  ; embedded_system ;
;          |altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|                                            ; 2 (2)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator                                                                                                                                                                                   ; altera_merlin_slave_translator     ; embedded_system ;
;       |reg32_avalon_interface:reg32_avalon_interface_0|                                                                                 ; 4 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0                                                                                                                                                                                                                                                                         ; reg32_avalon_interface             ; embedded_system ;
;          |reg32:U1|                                                                                                                     ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1                                                                                                                                                                                                                                                                ; reg32                              ; embedded_system ;
;    |hex7seg:h0|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|hex7seg:h0                                                                                                                                                                                                                                                                                                                                 ; hex7seg                            ; work            ;
;    |hex7seg:h1|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|hex7seg:h1                                                                                                                                                                                                                                                                                                                                 ; hex7seg                            ; work            ;
;    |hex7seg:h2|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|hex7seg:h2                                                                                                                                                                                                                                                                                                                                 ; hex7seg                            ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File      ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                              ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0                                                                                                                                                                                                                                                  ; embedded_system.qsys ;
; Altera ; altera_jtag_avalon_master         ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0                                                                                                                                                                                                                ; embedded_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                          ; embedded_system.qsys ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_b2p_adapter:b2p_adapter                                                                                                                                                               ; embedded_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                     ; embedded_system.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                               ; embedded_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                          ; embedded_system.qsys ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_p2b_adapter:p2b_adapter                                                                                                                                                               ; embedded_system.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                         ; embedded_system.qsys ;
; Altera ; timing_adapter                    ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_timing_adt:timing_adt                                                                                                                                                                 ; embedded_system.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                      ; embedded_system.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                              ; embedded_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                   ; embedded_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator                                                                                                            ; embedded_system.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |component_tutorial|embedded_system:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; embedded_system.qsys ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                             ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|av_chipselect_pre                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0] ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10] ; Stuck at GND due to stuck port data_in                                                                                   ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                              ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                              ;
; Total Number of Removed Registers = 21                                                                                                                                                                                     ;                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 585   ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 325   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 70      ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; 212     ;
; embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                             ; 13      ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; 1       ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                    ; 3       ;
; embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; 1       ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                           ; 2       ;
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; Register Name                                                                                              ; Megafunction                                                                              ; Type ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[6]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[13]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[28]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[21]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                         ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |component_tutorial|embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |component_tutorial|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                  ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                           ;
; PLI_PORT       ; 50000 ; Signed Integer                                                           ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                      ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                      ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                              ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                              ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                      ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                 ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                 ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                              ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                              ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                              ;
; FAST_VER              ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: embedded_system:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                    ;
; Entity Instance                           ; embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0|embedded_system_master_0:master_0" ;
+--------------------+--------+----------+-----------------------------------------+
; Port               ; Type   ; Severity ; Details                                 ;
+--------------------+--------+----------+-----------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                  ;
+--------------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "embedded_system:U0"                                                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; to_hex_readdata         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "to_hex_readdata[31..16]" have no fanouts ;
; to_hex_readdata[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 508                         ;
;     CLR               ; 130                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 110                         ;
;     ENA CLR           ; 146                         ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 26                          ;
;     plain             ; 27                          ;
; arriav_lcell_comb     ; 541                         ;
;     arith             ; 97                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 434                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 100                         ;
;         6 data inputs ; 131                         ;
; boundary_port         ; 99                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 20                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.49                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Wed Nov 04 13:28:04 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: hex7seg File: F:/FPGADesign/component_tutorial/hex7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v
    Info (12023): Found entity 1: embedded_system File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/embedded_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0 File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg32_avalon_interface.v
    Info (12023): Found entity 1: reg32_avalon_interface File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg32.v
    Info (12023): Found entity 1: reg32 File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_master_0.v
    Info (12023): Found entity 1: embedded_system_master_0 File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: embedded_system_master_0_p2b_adapter File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: embedded_system_master_0_b2p_adapter File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv
    Info (12023): Found entity 1: embedded_system_master_0_timing_adt File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file reg32_avalon_interface.v
    Info (12023): Found entity 1: reg32_avalon_interface File: F:/FPGADesign/component_tutorial/reg32_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: reg32 File: F:/FPGADesign/component_tutorial/reg32.v Line: 1
Warning (12125): Using design file component_tutorial.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: component_tutorial File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 6
Info (12127): Elaborating entity "component_tutorial" for the top level hierarchy
Warning (10034): Output port "LEDR" at component_tutorial.v(21) has no driver File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
Warning (10034): Output port "HEX3" at component_tutorial.v(27) has no driver File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
Warning (10034): Output port "HEX4" at component_tutorial.v(28) has no driver File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
Warning (10034): Output port "HEX5" at component_tutorial.v(30) has no driver File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
Info (12128): Elaborating entity "embedded_system" for hierarchy "embedded_system:U0" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 46
Info (12128): Elaborating entity "embedded_system_master_0" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/embedded_system.v Line: 44
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "embedded_system_master_0_timing_adt" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_timing_adt:timing_adt" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at embedded_system_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "embedded_system_master_0_b2p_adapter" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_b2p_adapter:b2p_adapter" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at embedded_system_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at embedded_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "embedded_system_master_0_p2b_adapter" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|embedded_system_master_0_p2b_adapter:p2b_adapter" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_system:U0|embedded_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "reg32_avalon_interface" for hierarchy "embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/embedded_system.v Line: 56
Info (12128): Elaborating entity "reg32" for hierarchy "embedded_system:U0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v Line: 15
Info (12128): Elaborating entity "embedded_system_mm_interconnect_0" for hierarchy "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/embedded_system.v Line: 76
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 99
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_system:U0|embedded_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator" File: F:/FPGADesign/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 163
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:h0" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 47
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.04.13:28:18 Progress: Loading sldf5131b4b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/FPGADesign/component_tutorial/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "embedded_system:U0|embedded_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: F:/FPGADesign/component_tutorial/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 21
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 30
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/FPGADesign/component_tutorial/component_tutorial.v Line: 18
Info (21057): Implemented 1045 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 962 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4940 megabytes
    Info: Processing ended: Wed Nov 04 13:28:34 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:36


