\hypertarget{union__hw__enet__ieee__r__macerr}{}\section{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr Union Reference}
\label{union__hw__enet__ieee__r__macerr}\index{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr@{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR -\/ Receive F\+I\+FO Overflow Count Statistic Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__ieee__r__macerr_ad6b5abf8ef82e25d2888cbd9190663d4}{}\label{union__hw__enet__ieee__r__macerr_ad6b5abf8ef82e25d2888cbd9190663d4}

\item 
struct \hyperlink{struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr\+::\+\_\+hw\+\_\+enet\+\_\+ieee\+\_\+r\+\_\+macerr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__ieee__r__macerr_a69a2499bb54051925c43ba9410f4bf50}{}\label{union__hw__enet__ieee__r__macerr_a69a2499bb54051925c43ba9410f4bf50}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR -\/ Receive F\+I\+FO Overflow Count Statistic Register (RO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
