CxlResult:/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/.cxl.systemc.sim_ddr_v1_0.sim_ddr_v1_0.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = sim_ddr_v1_0 ,
	SourcePath = /ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/systemc/simlibs/sim_ddr/sim_ddr_v1_0 ,
	Simulator = xcelium ,
	SimulatorVersion = 20.09-s007 ,
	CompiledLibrary = sim_ddr_v1_0 ,
	CompiledPath = /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0 ,
	Timestamp = Wed Jul 16 13:24:36 2025 ,
	Time = 1752665075 ,
	Language = systemc ,
	XilinxVersion = 2021.2 ,
	LogFile = /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/.cxl.systemc.sim_ddr_v1_0.sim_ddr_v1_0.lin64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = /usr/bin/g++ -m64 /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/ddr3_axi_ram_fmodel.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/ddr3_fmodel_base.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/ddr3_fmodel_shared_memory.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/app_ddrx_xtlm.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/axi_app_xtlm.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/fsm_model.o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/sim_ddrx.o  /ihp/ihpusr/cadence/xcelium/20.09/systemc/lib/64bit/gnu/libscBootstrap_sh.so /ihp/ihpusr/cadence/xcelium/20.09/systemc/lib/64bit/gnu/libxmscCoroutines_sh.so /ihp/ihpusr/cadence/xcelium/20.09/systemc/lib/64bit/gnu/libsystemc_sh.so -Wl,-G -L/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/common_cpp_v1_0 -lcommon_cpp_v1_0 -L/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/xtlm -lxtlm -L/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/xscl -lxscl  -shared -o /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/sim_ddr_v1_0/libsim_ddr_v1_0.so ,
