;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	ADD -1, <-20
	SUB -1, <-20
	JMN @12, #220
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-420
	ADD 30, 9
	SUB @12, @10
	JMN 12, <10
	MOV 0, @402
	JMN @12, #200
	SUB <0, @2
	ADD 30, 9
	JMP -7, @-420
	SUB @127, -621
	CMP @302, <420
	SUB @121, <3
	SLT @302, <420
	SUB @127, 106
	ADD -1, <-20
	SLT 300, 200
	SUB -1, <-20
	JMP @72, #200
	CMP 12, @10
	DJN 0, <402
	SPL 121, 106
	SPL 121, 106
	SUB @127, 106
	SUB 0, -2
	JMP -7, @-20
	DJN -1, @-22
	DJN -1, @-20
	DJN -1, @-22
	SLT @-307, <-420
	DJN -1, @-22
	SUB @127, 106
	JMP @72, #200
	JMP @72, #200
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	JMP @72, #200
	MOV -7, <-20
	MOV -1, <-30
