
---------- Begin Simulation Statistics ----------
final_tick                                44298048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662272                       # Number of bytes of host memory used
host_op_rate                                    76576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   608.37                       # Real time elapsed on the host
host_tick_rate                               72814455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    43813401                       # Number of instructions simulated
sim_ops                                      46586754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044298                       # Number of seconds simulated
sim_ticks                                 44298048500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 427375170                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49688395                       # number of cc regfile writes
system.cpu.committedInsts                    43813401                       # Number of Instructions Simulated
system.cpu.committedOps                      46586754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.022123                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.022123                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          133361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6696976                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22134307                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.375158                       # Inst execution rate
system.cpu.iew.exec_refs                     55888468                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   30847151                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12372653                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37765778                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             128221                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            673678                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             44672814                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           166244480                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25041317                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9135992                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             121833636                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    510                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   272                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5834480                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   855                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           9958                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5800297                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         896679                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75511565                       # num instructions consuming a value
system.cpu.iew.wb_count                     114056792                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608053                       # average fanout of values written-back
system.cpu.iew.wb_producers                  45915071                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.287379                       # insts written-back per cycle
system.cpu.iew.wb_sent                      117424784                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                129123181                       # number of integer regfile reads
system.cpu.int_regfile_writes                53818206                       # number of integer regfile writes
system.cpu.ipc                               0.494530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.494530                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              66920829     51.10%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19791      0.02%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29605878     22.61%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            34423097     26.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130969628                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3455068                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026381                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   35949      1.04%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 628700     18.20%     19.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2790419     80.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              134424663                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          355168469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    114056792                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         285903270                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  166021030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130969628                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              223450                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       119657725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1311408                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          32754                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    249981160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      88462737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.480506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.014977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            48712633     55.07%     55.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5040799      5.70%     60.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12398874     14.02%     74.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7027664      7.94%     82.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3926729      4.44%     87.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6139593      6.94%     94.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3170834      3.58%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1746684      1.97%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              298927      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        88462737                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.478278                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           3742503                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           144700                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37765778                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            44672814                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               434626965                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 380913                       # number of misc regfile writes
system.cpu.numCycles                         88596098                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           18383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        36373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                44381298                       # Number of BP lookups
system.cpu.branchPred.condPredicted          29156077                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5844402                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15617360                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15054371                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.395108                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2141879                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             145179                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3003972                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2716158                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           287814                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       119657579                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          190696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5833486                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     70270556                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.662963                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.211991                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        46407230     66.04%     66.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        11634620     16.56%     82.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         6401430      9.11%     91.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3842437      5.47%     97.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1053747      1.50%     98.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          175857      0.25%     98.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          203226      0.29%     99.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          107738      0.15%     99.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          444271      0.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     70270556                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             43813401                       # Number of instructions committed
system.cpu.commit.opsCommitted               46586754                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    14199861                       # Number of memory references committed
system.cpu.commit.loads                       9180604                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       95229                       # Number of memory barriers committed
system.cpu.commit.branches                   10612328                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36550536                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                184675                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32367425     69.48%     69.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      9180604     19.71%     89.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5019257     10.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46586754                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        444271                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     28415317                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28415317                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     28415317                       # number of overall hits
system.cpu.dcache.overall_hits::total        28415317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5029                       # number of overall misses
system.cpu.dcache.overall_misses::total          5029                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    193881495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    193881495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    193881495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    193881495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     28420346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28420346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     28420346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28420346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38552.693378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38552.693378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38552.693378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38552.693378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          664                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.076923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2775                       # number of writebacks
system.cpu.dcache.writebacks::total              2775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1020                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1020                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    140145497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    140145497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    140145497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    140145497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34957.719381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34957.719381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34957.719381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34957.719381                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23554577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23554577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     78836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     78836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23558003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23558003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23011.237595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23011.237595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     56142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19089.595376                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19089.595376                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4860740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4860740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115044995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115044995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71768.555833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71768.555833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84002997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84002997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78654.491573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78654.491573                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       105591                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       105591                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       105593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       105593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           912.370592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28620144                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7140.754491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   912.370592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.890987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.890987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          963                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          920                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.940430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57246342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57246342                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 31195049                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              14814129                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  32763347                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3855732                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                5834480                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             14055023                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 31558                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              209486729                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 85422                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           38073909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      193749311                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    44381298                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19912408                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      44542501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                11690838                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  259                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           570                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  34895607                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2052649                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           88462737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.556897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.076060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 45558757     51.50%     51.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   805522      0.91%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  5799392      6.56%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5896127      6.67%     65.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3572257      4.04%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  8102419      9.16%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3972718      4.49%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   584345      0.66%     83.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 14171200     16.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             88462737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.500940                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.186883                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     34861014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34861014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34861014                       # number of overall hits
system.cpu.icache.overall_hits::total        34861014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        34589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        34589                       # number of overall misses
system.cpu.icache.overall_misses::total         34589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    515121498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    515121498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    515121498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    515121498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34895603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34895603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34895603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34895603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000991                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14892.639221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14892.639221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14892.639221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14892.639221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1559                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.961538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33299                       # number of writebacks
system.cpu.icache.writebacks::total             33299                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          831                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          831                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          831                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          831                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    464682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    464682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    464682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    464682000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000967                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000967                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000967                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000967                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13765.092719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13765.092719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13765.092719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13765.092719                       # average overall mshr miss latency
system.cpu.icache.replacements                  33299                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34861014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34861014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        34589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    515121498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    515121498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34895603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34895603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14892.639221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14892.639221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          831                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          831                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    464682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    464682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13765.092719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13765.092719                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           431.893438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34894772                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1033.674151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.893438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69824964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69824964                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1259972                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                28585174                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                12082                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                9958                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               39653557                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                10360                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  44298048500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                5834480                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 33879642                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12370340                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2334903                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  33932069                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                111303                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              195418934                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    978                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     13                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1304                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           173047540                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   910002653                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                223133997                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              52489067                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                120558473                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  128611                       # count of serializing insts renamed
system.cpu.rename.tempSerializing              128615                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    640222                       # count of insts added to the skid buffer
system.cpu.rob.reads                        236067433                       # The number of ROB reads
system.cpu.rob.writes                       351731322                       # The number of ROB writes
system.cpu.thread_0.numInsts                 43813401                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46586754                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                33040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2811                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35851                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               33040                       # number of overall hits
system.l2.overall_hits::.cpu.data                2811                       # number of overall hits
system.l2.overall_hits::total                   35851                       # number of overall hits
system.l2.demand_misses::.cpu.inst                718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1198                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               718                       # number of overall misses
system.l2.overall_misses::.cpu.data              1198                       # number of overall misses
system.l2.overall_misses::total                  1916                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    104328000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        160945000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56617000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    104328000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       160945000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.298828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.298828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050732                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78853.760446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87085.141903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84000.521921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78853.760446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87085.141903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84000.521921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     91888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141196000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     91888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    141196000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.296832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050467                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.296832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050467                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68865.223464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77217.226891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74079.748164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68865.223464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77217.226891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74079.748164                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        23046                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            23046                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        23046                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        23046                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   143                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 925                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.866105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87436.216216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87436.216216                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.866105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77436.216216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77436.216216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          33040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56617000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56617000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78853.760446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78853.760446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68865.223464                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68865.223464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23449500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23449500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.092826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85895.604396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85895.604396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76452.830189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76452.830189                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1756.081121                       # Cycle average of tags in use
system.l2.tags.total_refs                       63761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.452781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       645.182509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1110.898612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.053591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.058167                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    512074                       # Number of tag accesses
system.l2.tags.data_accesses                   512074                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1906                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  121984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44297803000                       # Total gap between requests
system.mem_ctrls.avgGap                   23241239.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        45824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        76160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1034447.375260786037                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1719263.095754658338                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          716                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19839000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     42894000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27708.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36045.38                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        45824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        76160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        121984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          716                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1034447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1719263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2753710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1034447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1034447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1034447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1719263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2753710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1906                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           97                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                26995500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9530000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           62733000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14163.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32913.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 843                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   114.437086                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    83.828724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.451930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          826     78.15%     78.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          148     14.00%     92.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           26      2.46%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           14      1.32%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      0.47%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           16      1.51%     97.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            7      0.66%     98.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                121984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.753710                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4698120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2489520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        8425200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3496686960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1698381120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15580235040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   20790915960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.341577                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  40487534750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1479140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2331373750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2891700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1521795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        5183640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3496686960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1262169240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15947571360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   20716024695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.650955                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  41447261750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1479140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1371646750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                981                       # Transaction distribution
system.membus.trans_dist::ReadExReq               925                       # Transaction distribution
system.membus.trans_dist::ReadExResp              925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           981                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       121984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  121984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1906                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2322500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10264000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33299                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       100815                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        11063                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                111878                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4291648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       434176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4725824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37767                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.274552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.446294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27398     72.54%     72.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10369     27.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37767                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44298048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           73129500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50637998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6017492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
