#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  6 11:05:29 2022
# Process ID: 21156
# Current directory: D:/88-ISE_share/vivado_sim/ip_vivado.runs/synth_1
# Command line: vivado.exe -log qspi_simulator_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qspi_simulator_top.tcl
# Log file: D:/88-ISE_share/vivado_sim/ip_vivado.runs/synth_1/qspi_simulator_top.vds
# Journal file: D:/88-ISE_share/vivado_sim/ip_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source qspi_simulator_top.tcl -notrace
Command: synth_design -top qspi_simulator_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20608 
WARNING: [Synth 8-2507] parameter declaration becomes local in qspi_rd_fifo with formal parameter declaration list [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port ref_domain is not allowed [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_t.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port sdram_data_i is not allowed [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port sdram_data_o is not allowed [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port sdram_data_oe is not allowed [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v:86]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 445.137 ; gain = 113.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qspi_simulator_top' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi_simulator_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'qspi2sdram_top' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v:15]
	Parameter RD_BL bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'qspi_rd_fifo' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v:16]
	Parameter RD_BL bound to: 2 - type: integer 
	Parameter CMD_FAST_READ bound to: 8'b00001011 
	Parameter S_QSPI_CMD bound to: 3'b000 
	Parameter S_QSPI_ADDR bound to: 3'b001 
	Parameter S_QSPI_DUMMY bound to: 3'b010 
	Parameter S_QSPI_DATA bound to: 3'b011 
	Parameter S_QSPI_END bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'qspi_rd_fifo' (1#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v:16]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd_sdram' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/fifo_rd_sdram.v:15]
	Parameter RD_BL bound to: 2 - type: integer 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RD_ADDR bound to: 3'b001 
	Parameter S_RD_DATA bound to: 3'b010 
	Parameter S_CHECK_FIFO bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'asyn_fifo_top' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v:15]
	Parameter DATAWIDTH bound to: 16 - type: integer 
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_r2w.v:11]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w' (2#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_r2w.v:11]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_w2r.v:11]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r' (3#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_w2r.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifomem' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/fifomen.v:7]
	Parameter DATAWIDTH bound to: 16 - type: integer 
	Parameter DEEPTH bound to: 16 - type: integer 
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem' (4#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/fifomen.v:7]
WARNING: [Synth 8-350] instance 'fifo' of module 'fifomem' requires 8 connections, but only 7 given [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v:56]
INFO: [Synth 8-6157] synthesizing module 'empty' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/empty.v:11]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'empty' (5#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/empty.v:11]
INFO: [Synth 8-6157] synthesizing module 'full' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/full.v:10]
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'full' (6#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/full.v:10]
INFO: [Synth 8-6155] done synthesizing module 'asyn_fifo_top' (7#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd_sdram' (8#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/fifo_rd_sdram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'qspi2sdram_top' (9#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'sdram_top' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'sdram_core' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_core.v:19]
	Parameter TRP bound to: 9'b000000011 
	Parameter TRFC bound to: 9'b000001001 
	Parameter TMRD bound to: 9'b000000010 
	Parameter TRCD bound to: 9'b000000011 
	Parameter TCL bound to: 9'b000000011 
	Parameter TDAL bound to: 9'b000000101 
	Parameter T_REFRESH_PERIOD bound to: 8000000 - type: integer 
	Parameter T_200US bound to: 15'b110100000101011 
	Parameter W_BL bound to: 9'b000000010 
	Parameter R_BL bound to: 9'b000000010 
	Parameter CMD_INHIBIT bound to: 5'b01111 
	Parameter CMD_NOP bound to: 5'b10111 
	Parameter CMD_ACTIVE bound to: 5'b10011 
	Parameter CMD_READ bound to: 5'b10101 
	Parameter CMD_WRITE bound to: 5'b10100 
	Parameter CMD_B_STOP bound to: 5'b10110 
	Parameter CMD_PRECHARGE bound to: 5'b10010 
	Parameter CMD_A_REF bound to: 5'b10001 
	Parameter CMD_LMR bound to: 5'b10000 
	Parameter MODE_REGISTER bound to: 13'b0000000110001 
	Parameter I_POWON bound to: 5'b00000 
	Parameter I_PRE_CMD bound to: 5'b00001 
	Parameter I_PRE_TRP bound to: 5'b00010 
	Parameter I_AR0_CMD bound to: 5'b00011 
	Parameter I_AR0_TRFC bound to: 5'b00100 
	Parameter I_AR1_CMD bound to: 5'b00101 
	Parameter I_AR1_TRFC bound to: 5'b00110 
	Parameter I_MRS_CMD bound to: 5'b00111 
	Parameter I_MRS_TMRD bound to: 5'b01000 
	Parameter I_DONE bound to: 5'b01001 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_RAS_ACTIVE bound to: 5'b00001 
	Parameter S_TRCD bound to: 5'b00010 
	Parameter S_RD_CMD bound to: 5'b00011 
	Parameter S_CL bound to: 5'b00100 
	Parameter S_RD_DATA bound to: 5'b00101 
	Parameter S_R_PRECHARGE bound to: 5'b00110 
	Parameter S_RWAIT bound to: 5'b00111 
	Parameter S_WR_CMD bound to: 5'b01000 
	Parameter S_WR_DATA bound to: 5'b01001 
	Parameter S_TDAL bound to: 5'b01010 
	Parameter S_AR bound to: 5'b01011 
	Parameter S_TRFC bound to: 5'b01100 
	Parameter S_RD_IDLE bound to: 5'b00000 
	Parameter S_RD_REQ bound to: 5'b00001 
	Parameter S_RD_SDDATA bound to: 5'b00010 
	Parameter S_RD_TRANS bound to: 5'b00011 
	Parameter S_RD_END bound to: 5'b00100 
	Parameter S_WR_IDLE bound to: 5'b00000 
	Parameter S_WR_REQ bound to: 5'b00001 
	Parameter S_WR_SDDATA bound to: 5'b00010 
	Parameter S_WR_END bound to: 5'b00011 
INFO: [Synth 8-6155] done synthesizing module 'sdram_core' (10#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_core.v:19]
INFO: [Synth 8-6157] synthesizing module 'sdram_t' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_t.v:17]
	Parameter TRP bound to: 9'b000000011 
	Parameter TRFC bound to: 9'b000001001 
	Parameter TMRD bound to: 9'b000000010 
	Parameter TRCD bound to: 9'b000000011 
	Parameter TCL bound to: 9'b000000011 
	Parameter TDAL bound to: 9'b000000101 
	Parameter T_REFRESH_PERIOD bound to: 8000000 - type: integer 
	Parameter T_200US bound to: 15'b110100000101011 
	Parameter W_BL bound to: 9'b000000010 
	Parameter R_BL bound to: 9'b000000010 
	Parameter CMD_INHIBIT bound to: 5'b01111 
	Parameter CMD_NOP bound to: 5'b10111 
	Parameter CMD_ACTIVE bound to: 5'b10011 
	Parameter CMD_READ bound to: 5'b10101 
	Parameter CMD_WRITE bound to: 5'b10100 
	Parameter CMD_B_STOP bound to: 5'b10110 
	Parameter CMD_PRECHARGE bound to: 5'b10010 
	Parameter CMD_A_REF bound to: 5'b10001 
	Parameter CMD_LMR bound to: 5'b10000 
	Parameter MODE_REGISTER bound to: 13'b0000000110001 
	Parameter I_POWON bound to: 5'b00000 
	Parameter I_PRE_CMD bound to: 5'b00001 
	Parameter I_PRE_TRP bound to: 5'b00010 
	Parameter I_AR0_CMD bound to: 5'b00011 
	Parameter I_AR0_TRFC bound to: 5'b00100 
	Parameter I_AR1_CMD bound to: 5'b00101 
	Parameter I_AR1_TRFC bound to: 5'b00110 
	Parameter I_MRS_CMD bound to: 5'b00111 
	Parameter I_MRS_TMRD bound to: 5'b01000 
	Parameter I_DONE bound to: 5'b01001 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_RAS_ACTIVE bound to: 5'b00001 
	Parameter S_TRCD bound to: 5'b00010 
	Parameter S_RD_CMD bound to: 5'b00011 
	Parameter S_CL bound to: 5'b00100 
	Parameter S_RD_DATA bound to: 5'b00101 
	Parameter S_R_PRECHARGE bound to: 5'b00110 
	Parameter S_RWAIT bound to: 5'b00111 
	Parameter S_WR_CMD bound to: 5'b01000 
	Parameter S_WR_DATA bound to: 5'b01001 
	Parameter S_TDAL bound to: 5'b01010 
	Parameter S_AR bound to: 5'b01011 
	Parameter S_TRFC bound to: 5'b01100 
	Parameter S_RD_IDLE bound to: 5'b00000 
	Parameter S_RD_REQ bound to: 5'b00001 
	Parameter S_RD_SDDATA bound to: 5'b00010 
	Parameter S_RD_TRANS bound to: 5'b00011 
	Parameter S_RD_END bound to: 5'b00100 
	Parameter S_WR_IDLE bound to: 5'b00000 
	Parameter S_WR_REQ bound to: 5'b00001 
	Parameter S_WR_SDDATA bound to: 5'b00010 
	Parameter S_WR_END bound to: 5'b00011 
INFO: [Synth 8-6155] done synthesizing module 'sdram_t' (11#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_t.v:17]
INFO: [Synth 8-6157] synthesizing module 'sdram_cmd' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v:38]
	Parameter TRP bound to: 9'b000000011 
	Parameter TRFC bound to: 9'b000001001 
	Parameter TMRD bound to: 9'b000000010 
	Parameter TRCD bound to: 9'b000000011 
	Parameter TCL bound to: 9'b000000011 
	Parameter TDAL bound to: 9'b000000101 
	Parameter T_REFRESH_PERIOD bound to: 8000000 - type: integer 
	Parameter T_200US bound to: 15'b110100000101011 
	Parameter W_BL bound to: 9'b000000010 
	Parameter R_BL bound to: 9'b000000010 
	Parameter CMD_INHIBIT bound to: 5'b01111 
	Parameter CMD_NOP bound to: 5'b10111 
	Parameter CMD_ACTIVE bound to: 5'b10011 
	Parameter CMD_READ bound to: 5'b10101 
	Parameter CMD_WRITE bound to: 5'b10100 
	Parameter CMD_B_STOP bound to: 5'b10110 
	Parameter CMD_PRECHARGE bound to: 5'b10010 
	Parameter CMD_A_REF bound to: 5'b10001 
	Parameter CMD_LMR bound to: 5'b10000 
	Parameter MODE_REGISTER bound to: 13'b0000000110001 
	Parameter I_POWON bound to: 5'b00000 
	Parameter I_PRE_CMD bound to: 5'b00001 
	Parameter I_PRE_TRP bound to: 5'b00010 
	Parameter I_AR0_CMD bound to: 5'b00011 
	Parameter I_AR0_TRFC bound to: 5'b00100 
	Parameter I_AR1_CMD bound to: 5'b00101 
	Parameter I_AR1_TRFC bound to: 5'b00110 
	Parameter I_MRS_CMD bound to: 5'b00111 
	Parameter I_MRS_TMRD bound to: 5'b01000 
	Parameter I_DONE bound to: 5'b01001 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_RAS_ACTIVE bound to: 5'b00001 
	Parameter S_TRCD bound to: 5'b00010 
	Parameter S_RD_CMD bound to: 5'b00011 
	Parameter S_CL bound to: 5'b00100 
	Parameter S_RD_DATA bound to: 5'b00101 
	Parameter S_R_PRECHARGE bound to: 5'b00110 
	Parameter S_RWAIT bound to: 5'b00111 
	Parameter S_WR_CMD bound to: 5'b01000 
	Parameter S_WR_DATA bound to: 5'b01001 
	Parameter S_TDAL bound to: 5'b01010 
	Parameter S_AR bound to: 5'b01011 
	Parameter S_TRFC bound to: 5'b01100 
	Parameter S_RD_IDLE bound to: 5'b00000 
	Parameter S_RD_REQ bound to: 5'b00001 
	Parameter S_RD_SDDATA bound to: 5'b00010 
	Parameter S_RD_TRANS bound to: 5'b00011 
	Parameter S_RD_END bound to: 5'b00100 
	Parameter S_WR_IDLE bound to: 5'b00000 
	Parameter S_WR_REQ bound to: 5'b00001 
	Parameter S_WR_SDDATA bound to: 5'b00010 
	Parameter S_WR_END bound to: 5'b00011 
INFO: [Synth 8-6155] done synthesizing module 'sdram_cmd' (12#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v:38]
INFO: [Synth 8-6157] synthesizing module 'sdram_data' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_data.v:15]
	Parameter TRP bound to: 9'b000000011 
	Parameter TRFC bound to: 9'b000001001 
	Parameter TMRD bound to: 9'b000000010 
	Parameter TRCD bound to: 9'b000000011 
	Parameter TCL bound to: 9'b000000011 
	Parameter TDAL bound to: 9'b000000101 
	Parameter T_REFRESH_PERIOD bound to: 8000000 - type: integer 
	Parameter T_200US bound to: 15'b110100000101011 
	Parameter W_BL bound to: 9'b000000010 
	Parameter R_BL bound to: 9'b000000010 
	Parameter CMD_INHIBIT bound to: 5'b01111 
	Parameter CMD_NOP bound to: 5'b10111 
	Parameter CMD_ACTIVE bound to: 5'b10011 
	Parameter CMD_READ bound to: 5'b10101 
	Parameter CMD_WRITE bound to: 5'b10100 
	Parameter CMD_B_STOP bound to: 5'b10110 
	Parameter CMD_PRECHARGE bound to: 5'b10010 
	Parameter CMD_A_REF bound to: 5'b10001 
	Parameter CMD_LMR bound to: 5'b10000 
	Parameter MODE_REGISTER bound to: 13'b0000000110001 
	Parameter I_POWON bound to: 5'b00000 
	Parameter I_PRE_CMD bound to: 5'b00001 
	Parameter I_PRE_TRP bound to: 5'b00010 
	Parameter I_AR0_CMD bound to: 5'b00011 
	Parameter I_AR0_TRFC bound to: 5'b00100 
	Parameter I_AR1_CMD bound to: 5'b00101 
	Parameter I_AR1_TRFC bound to: 5'b00110 
	Parameter I_MRS_CMD bound to: 5'b00111 
	Parameter I_MRS_TMRD bound to: 5'b01000 
	Parameter I_DONE bound to: 5'b01001 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_RAS_ACTIVE bound to: 5'b00001 
	Parameter S_TRCD bound to: 5'b00010 
	Parameter S_RD_CMD bound to: 5'b00011 
	Parameter S_CL bound to: 5'b00100 
	Parameter S_RD_DATA bound to: 5'b00101 
	Parameter S_R_PRECHARGE bound to: 5'b00110 
	Parameter S_RWAIT bound to: 5'b00111 
	Parameter S_WR_CMD bound to: 5'b01000 
	Parameter S_WR_DATA bound to: 5'b01001 
	Parameter S_TDAL bound to: 5'b01010 
	Parameter S_AR bound to: 5'b01011 
	Parameter S_TRFC bound to: 5'b01100 
	Parameter S_RD_IDLE bound to: 5'b00000 
	Parameter S_RD_REQ bound to: 5'b00001 
	Parameter S_RD_SDDATA bound to: 5'b00010 
	Parameter S_RD_TRANS bound to: 5'b00011 
	Parameter S_RD_END bound to: 5'b00100 
	Parameter S_WR_IDLE bound to: 5'b00000 
	Parameter S_WR_REQ bound to: 5'b00001 
	Parameter S_WR_SDDATA bound to: 5'b00010 
	Parameter S_WR_END bound to: 5'b00011 
INFO: [Synth 8-6155] done synthesizing module 'sdram_data' (13#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_data.v:15]
INFO: [Synth 8-6155] done synthesizing module 'sdram_top' (14#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'cyp2sdram_top' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v:16]
INFO: [Synth 8-6157] synthesizing module 'cyp_wr_fifo' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v:15]
	Parameter IDLE bound to: 5'b00000 
	Parameter CYP_READ_PRE bound to: 5'b00001 
	Parameter CYP_READ bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'cyp_wr_fifo' (15#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr_sdram' [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v:14]
	Parameter SD_WR_BL bound to: 8'b00000010 
	Parameter S_IDLE bound to: 9'b000000000 
	Parameter S_WAIT_10CLK bound to: 9'b000000001 
	Parameter S_RD_FIFO bound to: 9'b000000010 
	Parameter S_WAIT_WR bound to: 9'b000000011 
	Parameter S_ADDR_GEN bound to: 9'b000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr_sdram' (16#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cyp2sdram_top' (17#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v:16]
INFO: [Synth 8-6155] done synthesizing module 'qspi_simulator_top' (18#1) [D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi_simulator_top.v:17]
WARNING: [Synth 8-3331] design fifomem has unconnected port resetn
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[9]
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[8]
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[7]
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[6]
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[5]
WARNING: [Synth 8-3331] design fifomem has unconnected port waddr[4]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[9]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[8]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[7]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[6]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[5]
WARNING: [Synth 8-3331] design fifomem has unconnected port raddr[4]
WARNING: [Synth 8-3331] design fifomem has unconnected port wfull
WARNING: [Synth 8-3331] design cyp_wr_fifo has unconnected port usb_flagb
WARNING: [Synth 8-3331] design cyp_wr_fifo has unconnected port usb_flagc
WARNING: [Synth 8-3331] design sdram_data has unconnected port init_state[4]
WARNING: [Synth 8-3331] design sdram_data has unconnected port init_state[3]
WARNING: [Synth 8-3331] design sdram_data has unconnected port init_state[2]
WARNING: [Synth 8-3331] design sdram_data has unconnected port init_state[1]
WARNING: [Synth 8-3331] design sdram_data has unconnected port init_state[0]
WARNING: [Synth 8-3331] design sdram_data has unconnected port work_state[4]
WARNING: [Synth 8-3331] design sdram_data has unconnected port work_state[3]
WARNING: [Synth 8-3331] design sdram_data has unconnected port work_state[2]
WARNING: [Synth 8-3331] design sdram_data has unconnected port work_state[1]
WARNING: [Synth 8-3331] design sdram_data has unconnected port work_state[0]
WARNING: [Synth 8-3331] design sdram_data has unconnected port cur_init_state[4]
WARNING: [Synth 8-3331] design sdram_data has unconnected port cur_init_state[3]
WARNING: [Synth 8-3331] design sdram_data has unconnected port cur_init_state[2]
WARNING: [Synth 8-3331] design sdram_data has unconnected port cur_init_state[1]
WARNING: [Synth 8-3331] design sdram_data has unconnected port cur_init_state[0]
WARNING: [Synth 8-3331] design sdram_t has unconnected port cur_init_state[4]
WARNING: [Synth 8-3331] design sdram_t has unconnected port cur_init_state[3]
WARNING: [Synth 8-3331] design sdram_t has unconnected port cur_init_state[2]
WARNING: [Synth 8-3331] design sdram_t has unconnected port cur_init_state[1]
WARNING: [Synth 8-3331] design sdram_t has unconnected port cur_init_state[0]
WARNING: [Synth 8-3331] design sdram_core has unconnected port ref_domain
WARNING: [Synth 8-3331] design fifo_rd_sdram has unconnected port qspi_rd_addr[23]
WARNING: [Synth 8-3331] design fifo_rd_sdram has unconnected port qspi_rd_addr[22]
WARNING: [Synth 8-3331] design qspi_rd_fifo has unconnected port csn
WARNING: [Synth 8-3331] design qspi_rd_fifo has unconnected port wpn
WARNING: [Synth 8-3331] design qspi_rd_fifo has unconnected port holdn
WARNING: [Synth 8-3331] design qspi_rd_fifo has unconnected port qspi_rd_busy
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.375 ; gain = 152.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.375 ; gain = 152.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.375 ; gain = 152.008
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'qspi_state_reg' in module 'qspi_rd_fifo'
INFO: [Synth 8-5546] ROM "do0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "qspi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qspi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qspi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'fifo_rd_sdram'
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'init_state_r_reg' in module 'sdram_core'
INFO: [Synth 8-802] inferred FSM for state register 'work_state_r_reg' in module 'sdram_core'
INFO: [Synth 8-5544] ROM "init_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ref_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sdram_cmd_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cyp_state_reg' in module 'cyp_wr_fifo'
INFO: [Synth 8-5546] ROM "usb_fifoaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cyp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'fifo_wr_sdram'
INFO: [Synth 8-5546] ROM "wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_QSPI_CMD |                            00001 |                            00000
             S_QSPI_ADDR |                            10000 |                            00001
            S_QSPI_DUMMY |                            01000 |                            00010
             S_QSPI_DATA |                            00100 |                            00011
              S_QSPI_END |                            00010 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'qspi_state_reg' using encoding 'one-hot' in module 'qspi_rd_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                               00 |                              000
               S_RD_ADDR |                               01 |                              001
               S_RD_DATA |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'fifo_rd_sdram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 I_POWON |                       0000000001 |                            00000
               I_PRE_CMD |                       0000000010 |                            00001
               I_PRE_TRP |                       0000000100 |                            00010
               I_AR0_CMD |                       0000001000 |                            00011
              I_AR0_TRFC |                       0000010000 |                            00100
               I_AR1_CMD |                       0000100000 |                            00101
              I_AR1_TRFC |                       0001000000 |                            00110
               I_MRS_CMD |                       0010000000 |                            00111
              I_MRS_TMRD |                       0100000000 |                            01000
                  I_DONE |                       1000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_state_r_reg' using encoding 'one-hot' in module 'sdram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                    0000000000001 |                            00000
                    S_AR |                    0000000000010 |                            01011
                  S_TRFC |                    1000000000000 |                            01100
            S_RAS_ACTIVE |                    0000000000100 |                            00001
                  S_TRCD |                    0100000000000 |                            00010
                S_RD_CMD |                    0001000000000 |                            00011
                    S_CL |                    0010000000000 |                            00100
               S_RD_DATA |                    0000100000000 |                            00101
           S_R_PRECHARGE |                    0000001000000 |                            00110
                 S_RWAIT |                    0000000001000 |                            00111
                S_WR_CMD |                    0000010000000 |                            01000
               S_WR_DATA |                    0000000010000 |                            01001
                  S_TDAL |                    0000000100000 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'work_state_r_reg' using encoding 'one-hot' in module 'sdram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                            00000
            CYP_READ_PRE |                              010 |                            00001
                CYP_READ |                              100 |                            00010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cyp_state_reg' using encoding 'one-hot' in module 'cyp_wr_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                            00000
            S_WAIT_10CLK |                            00010 |                            00001
               S_RD_FIFO |                            00100 |                            00010
               S_WAIT_WR |                            01000 |                            00011
              S_ADDR_GEN |                            10000 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'fifo_wr_sdram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 529.477 ; gain = 198.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     11 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               48 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	  10 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	  10 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	  10 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module qspi_rd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module sync_r2w 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module sync_w2r 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module fifo_rd_sdram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module sdram_core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	  10 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module sdram_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sdram_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	  10 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
Module sdram_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               48 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module cyp_wr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module fifo_wr_sdram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "qspi2sdram_inst/fifo_rd_sdram_inst/rd_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sdram_ctrl_inst/sdram_t_inst/ref_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_slcs driven by constant 0
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_slwr driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[15] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[14] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[13] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[12] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[11] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[10] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[9] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[8] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[7] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[6] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[5] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[4] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[3] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[2] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[1] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port usb_fd_o[0] driven by constant 1
WARNING: [Synth 8-3917] design qspi_simulator_top has port pa0 driven by constant 1
WARNING: [Synth 8-3331] design qspi_simulator_top has unconnected port csn
WARNING: [Synth 8-3331] design qspi_simulator_top has unconnected port wpn
WARNING: [Synth 8-3331] design qspi_simulator_top has unconnected port holdn
WARNING: [Synth 8-3331] design qspi_simulator_top has unconnected port usb_flagb
WARNING: [Synth 8-3331] design qspi_simulator_top has unconnected port usb_flagc
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_76/\cyp2sdram_inst/fifo_wr_sdram_inst/wr_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'sdram_ctrl_inst/sdram_core_inst/cur_work_state_reg[4]' (FDC) to 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdram_ctrl_inst/sdram_data_inst/rd_state_reg[3]' (FDC) to 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdram_ctrl_inst/sdram_data_inst/rd_state_reg[4]' (FDC) to 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[4]' (FDC) to 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[3]' (FDC) to 'sdram_ctrl_inst/sdram_data_inst/wr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_ctrl_inst/sdram_data_inst/wr_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'cyp2sdram_inst/cy_wr_fifo_inst/usb_fifoaddr_reg[0]' (FDCE) to 'cyp2sdram_inst/cy_wr_fifo_inst/usb_fifoaddr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cyp2sdram_inst/cy_wr_fifo_inst/usb_fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_ctrl_inst/sdram_cmd_inst/sdram_cmd_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sdram_ctrl_inst/sdram_cmd_inst/sdram_cmd_r_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                                  | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+
|qspi_simulator_top | sdram_ctrl_inst/sdram_data_inst/temp_rdata_reg              | Implied   | 4 x 16               | RAM32M x 3   | 
|qspi_simulator_top | qspi2sdram_inst/fifo_rd_sdram_inst/rdfifo_inst/fifo/mem_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|qspi_simulator_top | cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/mem_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|qspi_simulator_top | sdram_ctrl_inst/sdram_data_inst/temp_wdata_reg              | Implied   | 4 x 16               | RAM32M x 3   | 
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                                  | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+
|qspi_simulator_top | sdram_ctrl_inst/sdram_data_inst/temp_rdata_reg              | Implied   | 4 x 16               | RAM32M x 3   | 
|qspi_simulator_top | qspi2sdram_inst/fifo_rd_sdram_inst/rdfifo_inst/fifo/mem_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|qspi_simulator_top | cyp2sdram_inst/cy_wr_fifo_inst/wrfifo_inst/fifo/mem_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|qspi_simulator_top | sdram_ctrl_inst/sdram_data_inst/temp_wdata_reg              | Implied   | 4 x 16               | RAM32M x 3   | 
+-------------------+-------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    26|
|3     |LUT1   |    17|
|4     |LUT2   |    78|
|5     |LUT3   |    65|
|6     |LUT4   |    93|
|7     |LUT5   |    55|
|8     |LUT6   |   142|
|9     |RAM32M |    12|
|10    |FDCE   |   461|
|11    |FDPE   |    25|
|12    |IBUF   |    38|
|13    |OBUF   |    63|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |  1079|
|2     |  cyp2sdram_inst       |cyp2sdram_top   |   231|
|3     |    cy_wr_fifo_inst    |cyp_wr_fifo     |   153|
|4     |      wrfifo_inst      |asyn_fifo_top_0 |   150|
|5     |        empty_gen      |empty_1         |    40|
|6     |        fifo           |fifomem_2       |    19|
|7     |        full_gen       |full_3          |    45|
|8     |        sync_r2w       |sync_r2w_4      |    23|
|9     |        sync_w2r       |sync_w2r_5      |    23|
|10    |    fifo_wr_sdram_inst |fifo_wr_sdram   |    78|
|11    |  qspi2sdram_inst      |qspi2sdram_top  |   315|
|12    |    fifo_rd_sdram_inst |fifo_rd_sdram   |   165|
|13    |      rdfifo_inst      |asyn_fifo_top   |   129|
|14    |        empty_gen      |empty           |    40|
|15    |        fifo           |fifomem         |     3|
|16    |        full_gen       |full            |    40|
|17    |        sync_r2w       |sync_r2w        |    23|
|18    |        sync_w2r       |sync_w2r        |    23|
|19    |    qspi_rd_fifo_inst  |qspi_rd_fifo    |   150|
|20    |  sdram_ctrl_inst      |sdram_top       |   428|
|21    |    sdram_cmd_inst     |sdram_cmd       |    40|
|22    |    sdram_core_inst    |sdram_core      |   138|
|23    |    sdram_data_inst    |sdram_data      |   112|
|24    |    sdram_t_inst       |sdram_t         |   138|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 710.820 ; gain = 379.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 793.949 ; gain = 475.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/88-ISE_share/vivado_sim/ip_vivado.runs/synth_1/qspi_simulator_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qspi_simulator_top_utilization_synth.rpt -pb qspi_simulator_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 11:05:48 2022...
