// Seed: 3804404444
module module_0;
  tri1 id_1;
  assign module_1._id_4 = 0;
  assign id_1 = id_1;
  if (1) begin : LABEL_0
    supply1 id_2 = id_1 == -1;
  end
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    output logic id_0,
    input  uwire id_1,
    input  wor   id_2,
    output logic id_3,
    input  tri   _id_4
);
  assign id_3 = id_2;
  initial begin : LABEL_0
    for (id_0 = -1; ~-1; id_3 = -1) begin : LABEL_1
      id_0 <= -1 << (id_2);
    end
  end
  module_0 modCall_1 ();
  logic [1 : id_4  -  id_4] id_6;
  parameter id_7 = 1;
endmodule
