/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_11z[1] & celloutsig_0_11z[4]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[2] & celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & celloutsig_1_4z[3]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & celloutsig_0_0z[3]);
  assign celloutsig_0_2z = ~(in_data[45] & celloutsig_0_1z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_4z[5]);
  assign celloutsig_1_9z = ~celloutsig_1_3z[4];
  reg [6:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 7'h00;
    else _08_ <= { celloutsig_0_10z[8:3], celloutsig_0_39z };
  assign out_data[38:32] = _08_;
  reg [4:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _09_ <= 5'h00;
    else _09_ <= celloutsig_0_8z[7:3];
  assign out_data[4:0] = _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_8z[9:5], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[121:118], celloutsig_1_0z } & { in_data[149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[169:168], celloutsig_1_2z } & celloutsig_1_1z;
  assign celloutsig_0_3z = celloutsig_0_0z[4:0] > celloutsig_0_0z[5:1];
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z } > { celloutsig_1_2z[1:0], celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[177:175] <= in_data[108:106];
  assign celloutsig_0_6z = { celloutsig_0_4z[12:0], celloutsig_0_5z } < celloutsig_0_4z;
  assign celloutsig_1_18z = { celloutsig_1_12z[9:6], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[61:54], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[185:176] % { 1'h1, in_data[153:150], celloutsig_1_1z };
  assign celloutsig_0_11z = _00_ % { 1'h1, celloutsig_0_8z[6:2] };
  assign celloutsig_1_19z = { in_data[164:144], celloutsig_1_6z } * { celloutsig_1_3z[7:1], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[91:81], celloutsig_0_5z } * celloutsig_0_4z[11:0];
  assign celloutsig_1_2z = in_data[151:149] | { celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_1z[4:3], celloutsig_1_13z } | { celloutsig_1_2z[2], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_8z[11:3], celloutsig_0_2z } | { celloutsig_0_4z[10:2], celloutsig_0_6z };
  assign celloutsig_1_7z = ^ { in_data[149:120], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_3z[9:4], celloutsig_1_7z } << { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z } >>> celloutsig_1_3z[6:1];
  assign celloutsig_0_0z = in_data[22:17] ^ in_data[6:1];
  assign celloutsig_1_12z = { celloutsig_1_4z[3:0], celloutsig_1_2z, celloutsig_1_1z } ^ { in_data[164:154], celloutsig_1_8z };
  assign celloutsig_1_16z = ~((celloutsig_1_12z[4] & celloutsig_1_7z) | celloutsig_1_1z[4]);
  assign { out_data[128], out_data[117:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
