$date
	Thu Oct  8 19:55:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0901 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$scope module Exemplo_0903 $end
$var wire 1 " p4 $end
$var wire 1 # p3 $end
$var wire 1 $ p2 $end
$var wire 1 % p1 $end
$var wire 1 & clock $end
$scope module clk $end
$var reg 1 & clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 & clock $end
$var reg 1 % signal $end
$upscope $end
$scope module pls2 $end
$var wire 1 & clock $end
$var reg 1 $ signal $end
$upscope $end
$scope module pls3 $end
$var wire 1 & clock $end
$var reg 1 # signal $end
$upscope $end
$scope module pls4 $end
$var wire 1 & clock $end
$var reg 1 " signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
x%
x$
x#
x"
1!
$end
#12
1#
1"
0&
0!
#24
1%
1$
1&
1!
#27
0#
#28
0%
#29
0$
#32
1%
0"
#36
0%
0&
0!
#40
1%
#42
1#
#44
0%
#48
1$
1%
1&
1!
#52
0%
1"
#53
0$
#56
1%
#60
0%
0&
0!
#64
1%
#68
0%
#72
1$
1%
1&
1!
0"
#75
0#
#76
0%
#77
0$
#80
1%
#84
1"
0%
0&
0!
#88
1%
#90
1#
#92
0%
#96
1$
1%
1&
1!
#100
0%
#101
0$
#104
1%
0"
#108
0%
0&
0!
#112
1%
#116
0%
#120
1$
1%
1&
1!
