Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 30 03:31:20 2024
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (73015)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6110)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73015)
----------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]_rep/Q (HIGH)

 There are 2208 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]_rep__0/Q (HIGH)

 There are 1984 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]_rep__1/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]_rep__2/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[0]_rep__3/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep/Q (HIGH)

 There are 608 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__0/Q (HIGH)

 There are 616 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__2/Q (HIGH)

 There are 1080 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__3/Q (HIGH)

 There are 2104 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__4/Q (HIGH)

 There are 2840 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[1]_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[2]/Q (HIGH)

 There are 1312 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[2]_rep/Q (HIGH)

 There are 2104 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[2]_rep__0/Q (HIGH)

 There are 2896 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[2]_rep__1/Q (HIGH)

 There are 2216 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[2]_rep__2/Q (HIGH)

 There are 776 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]/Q (HIGH)

 There are 2328 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep/Q (HIGH)

 There are 880 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep__0/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep__1/Q (HIGH)

 There are 336 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep__2/Q (HIGH)

 There are 280 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep__3/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[3]_rep__4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]/Q (HIGH)

 There are 2472 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]_rep/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]_rep__0/Q (HIGH)

 There are 680 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]_rep__1/Q (HIGH)

 There are 720 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]_rep__2/Q (HIGH)

 There are 392 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[4]_rep__3/Q (HIGH)

 There are 5112 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[5]/Q (HIGH)

 There are 784 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep/Q (HIGH)

 There are 2472 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep__0/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep__1/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep__2/Q (HIGH)

 There are 2472 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep__3/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[6]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[7]/Q (HIGH)

 There are 2104 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[7]_rep/Q (HIGH)

 There are 2104 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[7]_rep__0/Q (HIGH)

 There are 3440 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[7]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[8]/Q (HIGH)

 There are 3528 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[8]_rep/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[8]_rep__0/Q (HIGH)

 There are 2360 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[8]_rep__1/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[9]/Q (HIGH)

 There are 2112 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[9]_rep/Q (HIGH)

 There are 320 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[9]_rep__0/Q (HIGH)

 There are 4760 register/latch pins with no clock driven by root clock pin: U_ISP/i_reg_reg[9]_rep__1/Q (HIGH)

 There are 5112 register/latch pins with no clock driven by root clock pin: U_ISP/state_reg_reg_inv/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6110)
---------------------------------------------------
 There are 6110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.326        0.000                      0                 1146        0.006        0.000                      0                 1146        3.000        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
U_CLK_WIZ/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0     {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_CLK_WIZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0          21.643        0.000                      0                   38        0.159        0.000                      0                   38       19.500        0.000                       0                    30  
sys_clk_pin                   1.643        0.000                      0                  321        0.107        0.000                      0                  321        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.326        0.000                      0                  908        0.006        0.000                      0                  908  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_CLK_WIZ/inst/clk_in1
  To Clock:  U_CLK_WIZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_CLK_WIZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_WIZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    U_CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  ov7670_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_CLK_WIZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.643ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.245ns  (logic 1.390ns (7.618%)  route 16.855ns (92.382%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          3.344     5.350    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124     5.474 r  U_VGA_Controller/U_Pixel_Counter/rData[9]_i_42/O
                         net (fo=80, routed)         11.088    16.561    U_ISP/rData_reg[9]_i_6_0
    SLICE_X11Y106        MUXF7 (Prop_muxf7_S_O)       0.276    16.837 r  U_ISP/rData_reg[9]_i_33/O
                         net (fo=1, routed)           0.000    16.837    U_ISP/rData_reg[9]_i_33_n_0
    SLICE_X11Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    16.931 r  U_ISP/rData_reg[9]_i_13/O
                         net (fo=1, routed)           1.040    17.971    U_ISP/rData_reg[9]_i_13_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.316    18.287 r  U_ISP/rData[9]_i_3/O
                         net (fo=1, routed)           1.384    19.671    U_ISP/rData[9]_i_3_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124    19.795 r  U_ISP/rData[9]_i_1/O
                         net (fo=1, routed)           0.000    19.795    U_ISP/video_mem[9]
    SLICE_X35Y98         FDRE                                         r  U_ISP/rData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.435    41.435    U_ISP/CLK
    SLICE_X35Y98         FDRE                                         r  U_ISP/rData_reg[9]/C
                         clock pessimism              0.078    41.513    
                         clock uncertainty           -0.106    41.407    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.031    41.438    U_ISP/rData_reg[9]
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                 21.643    

Slack (MET) :             22.836ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.053ns  (logic 1.924ns (11.283%)  route 15.129ns (88.717%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          2.329     4.335    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.459 r  U_VGA_Controller/U_Pixel_Counter/rData[4]_i_42/O
                         net (fo=80, routed)          9.819    14.278    U_ISP/rData_reg[4]_i_6_0
    SLICE_X51Y109        MUXF7 (Prop_muxf7_S_O)       0.276    14.554 r  U_ISP/rData_reg[4]_i_145/O
                         net (fo=1, routed)           0.000    14.554    U_ISP/rData_reg[4]_i_145_n_0
    SLICE_X51Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    14.648 r  U_ISP/rData_reg[4]_i_93/O
                         net (fo=1, routed)           1.624    16.272    U_ISP/rData_reg[4]_i_93_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I3_O)        0.316    16.588 r  U_ISP/rData[4]_i_38/O
                         net (fo=1, routed)           0.000    16.588    U_ISP/rData[4]_i_38_n_0
    SLICE_X34Y119        MUXF7 (Prop_muxf7_I0_O)      0.241    16.829 r  U_ISP/rData_reg[4]_i_16/O
                         net (fo=1, routed)           0.000    16.829    U_ISP/rData_reg[4]_i_16_n_0
    SLICE_X34Y119        MUXF8 (Prop_muxf8_I0_O)      0.098    16.927 r  U_ISP/rData_reg[4]_i_5/O
                         net (fo=1, routed)           1.357    18.284    U_ISP/rData_reg[4]_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.319    18.603 r  U_ISP/rData[4]_i_1/O
                         net (fo=1, routed)           0.000    18.603    U_ISP/video_mem[4]
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[4]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.031    41.439    U_ISP/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -18.603    
  -------------------------------------------------------------------
                         slack                                 22.836    

Slack (MET) :             23.429ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.458ns  (logic 1.954ns (11.873%)  route 14.504ns (88.127%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          2.874     4.880    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.124     5.004 r  U_VGA_Controller/U_Pixel_Counter/rData[10]_i_49/O
                         net (fo=80, routed)          8.714    13.718    U_ISP/x_pixel[1]
    SLICE_X18Y120        MUXF7 (Prop_muxf7_S_O)       0.296    14.014 r  U_ISP/rData_reg[10]_i_148/O
                         net (fo=1, routed)           0.000    14.014    U_ISP/rData_reg[10]_i_148_n_0
    SLICE_X18Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    14.118 r  U_ISP/rData_reg[10]_i_98/O
                         net (fo=1, routed)           1.277    15.394    U_ISP/rData_reg[10]_i_98_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.316    15.710 r  U_ISP/rData[10]_i_45/O
                         net (fo=1, routed)           0.000    15.710    U_ISP/rData[10]_i_45_n_0
    SLICE_X32Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    15.948 r  U_ISP/rData_reg[10]_i_21/O
                         net (fo=1, routed)           0.000    15.948    U_ISP/rData_reg[10]_i_21_n_0
    SLICE_X32Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    16.052 r  U_ISP/rData_reg[10]_i_7/O
                         net (fo=1, routed)           1.640    17.692    U_ISP/rData_reg[10]_i_7_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.316    18.008 r  U_ISP/rData[10]_i_1/O
                         net (fo=1, routed)           0.000    18.008    U_ISP/video_mem[10]
    SLICE_X32Y98         FDRE                                         r  U_ISP/rData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X32Y98         FDRE                                         r  U_ISP/rData_reg[10]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.029    41.437    U_ISP/rData_reg[10]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                 23.429    

Slack (MET) :             24.355ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 1.656ns (10.662%)  route 13.876ns (89.338%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          2.867     4.873    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.152     5.025 r  U_VGA_Controller/U_Pixel_Counter/rData[1]_i_42/O
                         net (fo=80, routed)          8.553    13.578    U_ISP/rData_reg[1]_i_6_0
    SLICE_X7Y96          MUXF7 (Prop_muxf7_S_O)       0.504    14.082 r  U_ISP/rData_reg[1]_i_26/O
                         net (fo=1, routed)           0.000    14.082    U_ISP/rData_reg[1]_i_26_n_0
    SLICE_X7Y96          MUXF8 (Prop_muxf8_I0_O)      0.104    14.186 r  U_ISP/rData_reg[1]_i_10/O
                         net (fo=1, routed)           1.096    15.282    U_ISP/rData_reg[1]_i_10_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.316    15.598 r  U_ISP/rData[1]_i_3/O
                         net (fo=1, routed)           1.360    16.958    U_ISP/rData[1]_i_3_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.082 r  U_ISP/rData[1]_i_1/O
                         net (fo=1, routed)           0.000    17.082    U_ISP/video_mem[1]
    SLICE_X33Y99         FDRE                                         r  U_ISP/rData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X33Y99         FDRE                                         r  U_ISP/rData_reg[1]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.029    41.437    U_ISP/rData_reg[1]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                 24.355    

Slack (MET) :             24.686ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.203ns  (logic 2.154ns (14.169%)  route 13.049ns (85.831%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          2.874     4.880    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.152     5.032 r  U_VGA_Controller/U_Pixel_Counter/rData[7]_i_42/O
                         net (fo=80, routed)          6.512    11.544    U_ISP/rData_reg[7]_i_6_0
    SLICE_X55Y108        MUXF7 (Prop_muxf7_S_O)       0.478    12.022 r  U_ISP/rData_reg[7]_i_144/O
                         net (fo=1, routed)           0.000    12.022    U_ISP/rData_reg[7]_i_144_n_0
    SLICE_X55Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    12.116 r  U_ISP/rData_reg[7]_i_93/O
                         net (fo=1, routed)           1.914    14.030    U_ISP/rData_reg[7]_i_93_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I3_O)        0.316    14.346 r  U_ISP/rData[7]_i_38/O
                         net (fo=1, routed)           0.000    14.346    U_ISP/rData[7]_i_38_n_0
    SLICE_X33Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    14.584 r  U_ISP/rData_reg[7]_i_16/O
                         net (fo=1, routed)           0.000    14.584    U_ISP/rData_reg[7]_i_16_n_0
    SLICE_X33Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    14.688 r  U_ISP/rData_reg[7]_i_5/O
                         net (fo=1, routed)           1.748    16.437    U_ISP/rData_reg[7]_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.316    16.753 r  U_ISP/rData[7]_i_1/O
                         net (fo=1, routed)           0.000    16.753    U_ISP/video_mem[7]
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[7]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.031    41.439    U_ISP/rData_reg[7]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                 24.686    

Slack (MET) :             24.707ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.179ns  (logic 1.933ns (12.735%)  route 13.246ns (87.265%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          2.867     4.873    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.997 r  U_VGA_Controller/U_Pixel_Counter/rData[8]_i_42/O
                         net (fo=80, routed)          7.126    12.123    U_ISP/rData_reg[8]_i_6_0
    SLICE_X52Y128        MUXF7 (Prop_muxf7_S_O)       0.314    12.437 r  U_ISP/rData_reg[8]_i_162/O
                         net (fo=1, routed)           0.000    12.437    U_ISP/rData_reg[8]_i_162_n_0
    SLICE_X52Y128        MUXF8 (Prop_muxf8_I0_O)      0.098    12.535 r  U_ISP/rData_reg[8]_i_102/O
                         net (fo=1, routed)           1.626    14.162    U_ISP/rData_reg[8]_i_102_n_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.319    14.481 r  U_ISP/rData[8]_i_40/O
                         net (fo=1, routed)           0.000    14.481    U_ISP/rData[8]_i_40_n_0
    SLICE_X35Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    14.693 r  U_ISP/rData_reg[8]_i_17/O
                         net (fo=1, routed)           0.000    14.693    U_ISP/rData_reg[8]_i_17_n_0
    SLICE_X35Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    14.787 r  U_ISP/rData_reg[8]_i_5/O
                         net (fo=1, routed)           1.626    16.413    U_ISP/rData_reg[8]_i_5_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.316    16.729 r  U_ISP/rData[8]_i_1/O
                         net (fo=1, routed)           0.000    16.729    U_ISP/video_mem[8]
    SLICE_X35Y98         FDRE                                         r  U_ISP/rData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.435    41.435    U_ISP/CLK
    SLICE_X35Y98         FDRE                                         r  U_ISP/rData_reg[8]/C
                         clock pessimism              0.078    41.513    
                         clock uncertainty           -0.106    41.407    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.029    41.436    U_ISP/rData_reg[8]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -16.729    
  -------------------------------------------------------------------
                         slack                                 24.707    

Slack (MET) :             24.837ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.049ns  (logic 2.131ns (14.160%)  route 12.918ns (85.840%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          3.344     5.350    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.152     5.502 r  U_VGA_Controller/U_Pixel_Counter/rData[2]_i_42/O
                         net (fo=80, routed)          6.549    12.051    U_ISP/rData_reg[2]_i_6_0
    SLICE_X52Y130        MUXF7 (Prop_muxf7_S_O)       0.494    12.545 r  U_ISP/rData_reg[2]_i_162/O
                         net (fo=1, routed)           0.000    12.545    U_ISP/rData_reg[2]_i_162_n_0
    SLICE_X52Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    12.633 r  U_ISP/rData_reg[2]_i_102/O
                         net (fo=1, routed)           1.676    14.309    U_ISP/rData_reg[2]_i_102_n_0
    SLICE_X33Y120        LUT6 (Prop_lut6_I5_O)        0.319    14.628 r  U_ISP/rData[2]_i_40/O
                         net (fo=1, routed)           0.000    14.628    U_ISP/rData[2]_i_40_n_0
    SLICE_X33Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    14.840 r  U_ISP/rData_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    14.840    U_ISP/rData_reg[2]_i_17_n_0
    SLICE_X33Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    14.934 r  U_ISP/rData_reg[2]_i_5/O
                         net (fo=1, routed)           1.350    16.283    U_ISP/rData_reg[2]_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.316    16.599 r  U_ISP/rData[2]_i_1/O
                         net (fo=1, routed)           0.000    16.599    U_ISP/video_mem[2]
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X33Y97         FDRE                                         r  U_ISP/rData_reg[2]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.029    41.437    U_ISP/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 24.837    

Slack (MET) :             25.960ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISP/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.927ns  (logic 2.027ns (14.554%)  route 11.900ns (85.446%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          4.299     6.305    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X35Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.429 r  U_VGA_Controller/U_Pixel_Counter/rData[3]_i_302/O
                         net (fo=64, routed)          4.796    11.224    U_ISP/rData_reg[3]_i_164_1
    SLICE_X49Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.348 r  U_ISP/rData[3]_i_244/O
                         net (fo=1, routed)           0.000    11.348    U_ISP/rData[3]_i_244_n_0
    SLICE_X49Y110        MUXF7 (Prop_muxf7_I1_O)      0.245    11.593 r  U_ISP/rData_reg[3]_i_143/O
                         net (fo=1, routed)           0.000    11.593    U_ISP/rData_reg[3]_i_143_n_0
    SLICE_X49Y110        MUXF8 (Prop_muxf8_I0_O)      0.104    11.697 r  U_ISP/rData_reg[3]_i_93/O
                         net (fo=1, routed)           1.363    13.061    U_ISP/rData_reg[3]_i_93_n_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I3_O)        0.316    13.377 r  U_ISP/rData[3]_i_38/O
                         net (fo=1, routed)           0.000    13.377    U_ISP/rData[3]_i_38_n_0
    SLICE_X32Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    13.615 r  U_ISP/rData_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    13.615    U_ISP/rData_reg[3]_i_16_n_0
    SLICE_X32Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    13.719 r  U_ISP/rData_reg[3]_i_5/O
                         net (fo=1, routed)           1.442    15.161    U_ISP/rData_reg[3]_i_5_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.316    15.477 r  U_ISP/rData[3]_i_1/O
                         net (fo=1, routed)           0.000    15.477    U_ISP/video_mem[3]
    SLICE_X32Y97         FDRE                                         r  U_ISP/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_ISP/CLK
    SLICE_X32Y97         FDRE                                         r  U_ISP/rData_reg[3]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.106    41.408    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.029    41.437    U_ISP/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                 25.960    

Slack (MET) :             34.074ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.828ns (14.218%)  route 4.995ns (85.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          3.558     5.568    U_VGA_Controller/U_Pixel_Counter/v_counter[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.692 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.451     6.143    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.267 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=9, routed)           0.986     7.253    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.377 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.377    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.106    41.423    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.029    41.452    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.452    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 34.074    

Slack (MET) :             34.076ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.828ns (14.218%)  route 4.995ns (85.782%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          3.558     5.568    U_VGA_Controller/U_Pixel_Counter/v_counter[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.692 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.451     6.143    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.267 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=9, routed)           0.986     7.253    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.377 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     7.377    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    41.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436    41.436    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.106    41.423    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)        0.031    41.454    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 34.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.085%)  route 0.329ns (63.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.558     0.558    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     0.699 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          0.329     1.028    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.073 r  U_VGA_Controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.073    U_VGA_Controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827     0.827    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X36Y60         FDCE (Hold_fdce_C_D)         0.092     0.915    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.179%)  route 0.358ns (65.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=11, routed)          0.358     1.058    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.103 r  U_VGA_Controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.103    U_VGA_Controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.826     0.826    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.092     0.914    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=24, routed)          0.131     0.831    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X36Y60         LUT5 (Prop_lut5_I3_O)        0.048     0.879 r  U_VGA_Controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.879    U_VGA_Controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827     0.827    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X36Y60         FDCE (Hold_fdce_C_D)         0.107     0.679    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.560     0.560    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X34Y53         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=8, routed)           0.087     0.795    U_VGA_Controller/U_Pixel_Counter/v_counter[3]
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.098     0.893 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.893    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X34Y53         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828     0.828    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X34Y53         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.121     0.681    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=24, routed)          0.131     0.831    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.045     0.876 r  U_VGA_Controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.876    U_VGA_Controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827     0.827    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X36Y60         FDCE (Hold_fdce_C_D)         0.091     0.663    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.187ns (31.313%)  route 0.410ns (68.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=11, routed)          0.410     1.110    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X35Y60         LUT4 (Prop_lut4_I2_O)        0.046     1.156 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.156    U_VGA_Controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.826     0.826    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.107     0.929    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.196%)  route 0.150ns (41.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.561     0.561    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X34Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.150     0.875    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.920    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X34Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.829     0.829    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X34Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.121     0.682    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.198%)  route 0.410ns (68.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=11, routed)          0.410     1.110    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.155 r  U_VGA_Controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.155    U_VGA_Controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.826     0.826    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.091     0.913    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.260%)  route 0.151ns (44.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.562     0.562    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          0.151     0.853    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.898 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.898    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.830     0.830    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.092     0.654    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.258%)  route 0.373ns (61.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559     0.559    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=26, routed)          0.187     0.887    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2/O
                         net (fo=6, routed)           0.186     1.117    U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_2_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.162    U_VGA_Controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     0.817    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.826     0.826    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.092     0.914    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    U_CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y59     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X35Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X35Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y60     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/state_reg_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 4.414ns (53.845%)  route 3.784ns (46.155%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.593     5.114    U_FrameBuffer/clk
    RAMB36_X2Y13         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.986 r  U_FrameBuffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    U_FrameBuffer/mem_reg_0_8_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 r  U_FrameBuffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           0.953     9.430    U_FrameBuffer/mem_reg_1_8_n_67
    SLICE_X53Y71         LUT4 (Prop_lut4_I3_O)        0.124     9.554 r  U_FrameBuffer/video_reg[8]_i_1/O
                         net (fo=11, routed)          1.926    11.480    U_FrameBuffer/D[8]
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  U_FrameBuffer/state_reg_inv_i_8/O
                         net (fo=1, routed)           0.000    11.604    U_FrameBuffer/state_reg_inv_i_8_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.984 r  U_FrameBuffer/state_reg_reg_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.984    U_FrameBuffer/state_reg_reg_inv_i_4_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.141 f  U_FrameBuffer/state_reg_reg_inv_i_3/CO[1]
                         net (fo=1, routed)           0.839    12.980    U_ISP/state_reg_reg_inv_0[0]
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.332    13.312 r  U_ISP/state_reg_inv_i_1/O
                         net (fo=1, routed)           0.000    13.312    U_ISP/state_reg_inv_i_1_n_0
    SLICE_X32Y57         FDPE                                         r  U_ISP/state_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.434    14.775    U_ISP/clk
    SLICE_X32Y57         FDPE                                         r  U_ISP/state_reg_reg_inv/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y57         FDPE (Setup_fdpe_C_D)        0.029    14.955    U_ISP/state_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[2]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 3.421ns (41.754%)  route 4.772ns (58.246%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603     5.124    U_FrameBuffer/clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.996 r  U_FrameBuffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.061    U_FrameBuffer/mem_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.486 r  U_FrameBuffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.187     9.673    U_FrameBuffer/mem_reg_1_2_n_67
    SLICE_X48Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.797 r  U_FrameBuffer/video_reg[2]_i_1/O
                         net (fo=11, routed)          3.520    13.317    U_ISP/D[2]
    SLICE_X20Y115        FDCE                                         r  U_ISP/video_reg_reg[2]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.607    14.948    U_ISP/clk
    SLICE_X20Y115        FDCE                                         r  U_ISP/video_reg_reg[2]_rep__7/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X20Y115        FDCE (Setup_fdce_C_D)       -0.067    15.026    U_ISP/video_reg_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[2]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 3.421ns (41.776%)  route 4.768ns (58.224%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603     5.124    U_FrameBuffer/clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.996 r  U_FrameBuffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.061    U_FrameBuffer/mem_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.486 r  U_FrameBuffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.187     9.673    U_FrameBuffer/mem_reg_1_2_n_67
    SLICE_X48Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.797 r  U_FrameBuffer/video_reg[2]_i_1/O
                         net (fo=11, routed)          3.516    13.313    U_ISP/D[2]
    SLICE_X41Y115        FDCE                                         r  U_ISP/video_reg_reg[2]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    14.944    U_ISP/clk
    SLICE_X41Y115        FDCE                                         r  U_ISP/video_reg_reg[2]_rep__6/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X41Y115        FDCE (Setup_fdce_C_D)       -0.067    15.022    U_ISP/video_reg_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[3]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.421ns (42.213%)  route 4.683ns (57.787%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.607     5.128    U_FrameBuffer/clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.000 r  U_FrameBuffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.065    U_FrameBuffer/mem_reg_0_3_n_1
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.490 r  U_FrameBuffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.986     9.476    U_FrameBuffer/mem_reg_1_3_n_67
    SLICE_X12Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.600 r  U_FrameBuffer/video_reg[3]_i_1/O
                         net (fo=11, routed)          3.632    13.232    U_ISP/D[3]
    SLICE_X49Y115        FDCE                                         r  U_ISP/video_reg_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606    14.947    U_ISP/clk
    SLICE_X49Y115        FDCE                                         r  U_ISP/video_reg_reg[3]_rep__6/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X49Y115        FDCE (Setup_fdce_C_D)       -0.067    15.025    U_ISP/video_reg_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[4]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 3.421ns (43.168%)  route 4.504ns (56.832%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.609     5.130    U_FrameBuffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  U_FrameBuffer/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    U_FrameBuffer/mem_reg_0_4_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  U_FrameBuffer/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.010     9.502    U_FrameBuffer/mem_reg_1_4_n_67
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.626 r  U_FrameBuffer/video_reg[4]_i_1/O
                         net (fo=11, routed)          3.428    13.055    U_ISP/D[4]
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.439    14.780    U_ISP/clk
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep__7/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)       -0.028    14.896    U_ISP/video_reg_reg[4]_rep__7
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 3.421ns (43.460%)  route 4.451ns (56.540%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.594     5.115    U_FrameBuffer/clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    U_FrameBuffer/mem_reg_0_1_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.279     9.756    U_FrameBuffer/mem_reg_1_1_n_67
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.880 r  U_FrameBuffer/video_reg[1]_i_1/O
                         net (fo=11, routed)          3.106    12.986    U_ISP/D[1]
    SLICE_X44Y91         FDCE                                         r  U_ISP/video_reg_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    U_ISP/clk
    SLICE_X44Y91         FDCE                                         r  U_ISP/video_reg_reg[1]_rep__1/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X44Y91         FDCE (Setup_fdce_C_D)       -0.067    14.855    U_ISP/video_reg_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[10]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 3.421ns (42.580%)  route 4.613ns (57.420%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.608     5.129    U_FrameBuffer/clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.001 r  U_FrameBuffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.066    U_FrameBuffer/mem_reg_0_10_n_1
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.491 r  U_FrameBuffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           0.916     9.407    U_FrameBuffer/mem_reg_1_10_n_67
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.531 r  U_FrameBuffer/video_reg[10]_i_1/O
                         net (fo=11, routed)          3.632    13.163    U_ISP/D[10]
    SLICE_X30Y115        FDCE                                         r  U_ISP/video_reg_reg[10]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    14.944    U_ISP/clk
    SLICE_X30Y115        FDCE                                         r  U_ISP/video_reg_reg[10]_rep__7/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y115        FDCE (Setup_fdce_C_D)       -0.031    15.058    U_ISP/video_reg_reg[10]_rep__7
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.421ns (43.567%)  route 4.431ns (56.433%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.609     5.130    U_FrameBuffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  U_FrameBuffer/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    U_FrameBuffer/mem_reg_0_4_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  U_FrameBuffer/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.010     9.502    U_FrameBuffer/mem_reg_1_4_n_67
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.626 r  U_FrameBuffer/video_reg[4]_i_1/O
                         net (fo=11, routed)          3.356    12.982    U_ISP/D[4]
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.439    14.780    U_ISP/clk
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep__2/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)       -0.045    14.879    U_ISP/video_reg_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[7]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 3.421ns (42.663%)  route 4.598ns (57.337%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.601     5.122    U_FrameBuffer/clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  U_FrameBuffer/mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.060    U_FrameBuffer/mem_reg_0_7_n_1
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.485 r  U_FrameBuffer/mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.016     9.501    U_FrameBuffer/mem_reg_1_7_n_67
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.124     9.625 r  U_FrameBuffer/video_reg[7]_i_1/O
                         net (fo=11, routed)          3.517    13.141    U_ISP/D[7]
    SLICE_X20Y115        FDCE                                         r  U_ISP/video_reg_reg[7]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.607    14.948    U_ISP/clk
    SLICE_X20Y115        FDCE                                         r  U_ISP/video_reg_reg[7]_rep__7/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X20Y115        FDCE (Setup_fdce_C_D)       -0.061    15.039    U_ISP/video_reg_reg[7]_rep__7
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 3.421ns (43.573%)  route 4.430ns (56.427%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.609     5.130    U_FrameBuffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  U_FrameBuffer/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    U_FrameBuffer/mem_reg_0_4_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  U_FrameBuffer/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.010     9.502    U_FrameBuffer/mem_reg_1_4_n_67
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.626 r  U_FrameBuffer/video_reg[4]_i_1/O
                         net (fo=11, routed)          3.355    12.981    U_ISP/D[4]
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.439    14.780    U_ISP/clk
    SLICE_X14Y92         FDCE                                         r  U_ISP/video_reg_reg[4]_rep/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)       -0.031    14.893    U_ISP/video_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_ISP/video_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/prv_video_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.663%)  route 0.304ns (68.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.562     1.445    U_ISP/clk
    SLICE_X35Y44         FDCE                                         r  U_ISP/video_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_ISP/video_reg_reg[0]/Q
                         net (fo=4, routed)           0.304     1.890    U_ISP/Q[0]
    SLICE_X31Y55         FDCE                                         r  U_ISP/prv_video_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.829     1.957    U_ISP/clk
    SLICE_X31Y55         FDCE                                         r  U_ISP/prv_video_reg_reg[0]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X31Y55         FDCE (Hold_fdce_C_D)         0.070     1.783    U_ISP/prv_video_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_ISP/video_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/prv_video_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.301%)  route 0.309ns (68.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.562     1.445    U_ISP/clk
    SLICE_X35Y44         FDCE                                         r  U_ISP/video_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_ISP/video_reg_reg[5]/Q
                         net (fo=4, routed)           0.309     1.896    U_ISP/Q[5]
    SLICE_X31Y56         FDCE                                         r  U_ISP/prv_video_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.829     1.957    U_ISP/clk
    SLICE_X31Y56         FDCE                                         r  U_ISP/prv_video_reg_reg[5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X31Y56         FDCE (Hold_fdce_C_D)         0.066     1.779    U_ISP/prv_video_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_ISP/video_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/prv_video_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.118%)  route 0.379ns (72.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.562     1.445    U_ISP/clk
    SLICE_X35Y44         FDCE                                         r  U_ISP/video_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_ISP/video_reg_reg[6]/Q
                         net (fo=4, routed)           0.379     1.965    U_ISP/Q[6]
    SLICE_X31Y56         FDCE                                         r  U_ISP/prv_video_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.829     1.957    U_ISP/clk
    SLICE_X31Y56         FDCE                                         r  U_ISP/prv_video_reg_reg[6]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X31Y56         FDCE (Hold_fdce_C_D)         0.070     1.783    U_ISP/prv_video_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_ISP/video_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/prv_video_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.877%)  route 0.367ns (69.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.562     1.445    U_ISP/clk
    SLICE_X34Y45         FDCE                                         r  U_ISP/video_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_ISP/video_reg_reg[1]/Q
                         net (fo=67, routed)          0.367     1.976    U_ISP/Q[1]
    SLICE_X31Y55         FDCE                                         r  U_ISP/prv_video_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.829     1.957    U_ISP/clk
    SLICE_X31Y55         FDCE                                         r  U_ISP/prv_video_reg_reg[1]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X31Y55         FDCE (Hold_fdce_C_D)         0.066     1.779    U_ISP/prv_video_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel__46/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/video_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.830%)  route 0.398ns (68.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.561     1.444    U_FrameBuffer/clk
    SLICE_X33Y55         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  U_FrameBuffer/mem_reg_mux_sel__46/Q
                         net (fo=17, routed)          0.398     1.984    U_FrameBuffer/mem_reg_mux_sel__46_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.045     2.029 r  U_FrameBuffer/video_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.029    U_ISP/D[15]
    SLICE_X35Y45         FDCE                                         r  U_ISP/video_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.831     1.958    U_ISP/clk
    SLICE_X35Y45         FDCE                                         r  U_ISP/video_reg_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.091     1.805    U_ISP/video_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_ISP/i_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/i_reg_reg[1]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.975%)  route 0.179ns (49.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.565     1.448    U_ISP/clk
    SLICE_X51Y99         FDCE                                         r  U_ISP/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_ISP/i_reg_reg[1]/Q
                         net (fo=45, routed)          0.179     1.768    U_ISP/i_reg_reg[1]
    SLICE_X50Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  U_ISP/i_reg[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_ISP/i_reg[1]_rep__2_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  U_ISP/i_reg_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.835     1.963    U_ISP/clk
    SLICE_X50Y99         FDCE                                         r  U_ISP/i_reg_reg[1]_rep__2/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.121     1.582    U_ISP/i_reg_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_ISP/video_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/prv_video_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.964%)  route 0.424ns (75.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.562     1.445    U_ISP/clk
    SLICE_X35Y44         FDCE                                         r  U_ISP/video_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_ISP/video_reg_reg[11]/Q
                         net (fo=3, routed)           0.424     2.010    U_ISP/Q[11]
    SLICE_X31Y57         FDCE                                         r  U_ISP/prv_video_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.956    U_ISP/clk
    SLICE_X31Y57         FDCE                                         r  U_ISP/prv_video_reg_reg[11]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.066     1.778    U_ISP/prv_video_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_ISP/i_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/i_reg_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.308%)  route 0.495ns (72.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.476    U_ISP/clk
    SLICE_X58Y99         FDCE                                         r  U_ISP/i_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_ISP/i_reg_reg[2]_rep/Q
                         net (fo=121, routed)         0.495     2.112    U_ISP/i_reg_reg[2]_rep_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.157 r  U_ISP/i_reg[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.157    U_ISP/i_reg[1]_rep__0_i_1_n_0
    SLICE_X50Y100        FDCE                                         r  U_ISP/i_reg_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.920     2.048    U_ISP/clk
    SLICE_X50Y100        FDCE                                         r  U_ISP/i_reg_reg[1]_rep__0/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.120     1.919    U_ISP/i_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_ISP/i_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/i_reg_reg[1]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.646     1.530    U_ISP/clk
    SLICE_X51Y101        FDCE                                         r  U_ISP/i_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  U_ISP/i_reg_reg[9]_rep/Q
                         net (fo=112, routed)         0.341     2.011    U_ISP/i_reg_reg[9]_rep_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.056 r  U_ISP/i_reg[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     2.056    U_ISP/i_reg[1]_rep__5_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  U_ISP/i_reg_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.835     1.963    U_ISP/clk
    SLICE_X51Y99         FDCE                                         r  U_ISP/i_reg_reg[1]_rep__5/C
                         clock pessimism             -0.249     1.714    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.092     1.806    U_ISP/i_reg_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_ISP/i_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISP/i_reg_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.066%)  route 0.157ns (42.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.646     1.530    U_ISP/clk
    SLICE_X52Y101        FDCE                                         r  U_ISP/i_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.164     1.694 r  U_ISP/i_reg_reg[9]/Q
                         net (fo=66, routed)          0.157     1.851    U_ISP/i_reg_reg[9]
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  U_ISP/i_reg[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_ISP/i_reg[9]_rep__0_i_1_n_0
    SLICE_X51Y101        FDCE                                         r  U_ISP/i_reg_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.920     2.048    U_ISP/clk
    SLICE_X51Y101        FDCE                                         r  U_ISP/i_reg_reg[9]_rep__0/C
                         clock pessimism             -0.502     1.546    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.092     1.638    U_ISP/i_reg_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13   U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8    U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6    U_FrameBuffer/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3    U_FrameBuffer/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12   U_FrameBuffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5    U_FrameBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13   U_FrameBuffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11   U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8    U_FrameBuffer/mem_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12   U_FrameBuffer/mem_reg_1_13/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y105  U_ISP/video_reg_reg[10]_rep__2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y69   U_ISP/video_reg_reg[10]_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  U_ISP/video_reg_reg[10]_rep__6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y103  U_ISP/video_reg_reg[1]_rep__2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44   U_ISP/video_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44   U_ISP/video_reg_reg[1]_rep__6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44   U_ISP/video_reg_reg[1]_rep__7/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y104  U_ISP/video_reg_reg[2]_rep__2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y104  U_ISP/video_reg_reg[2]_rep__4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y55   U_FrameBuffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y55   U_FrameBuffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55   U_ISP/prv_video_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55   U_ISP/prv_video_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55   U_ISP/prv_video_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55   U_ISP/prv_video_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   U_ISP/prv_video_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   U_ISP/prv_video_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   U_ISP/prv_video_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   U_ISP/prv_video_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_11__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 2.459ns (20.539%)  route 9.514ns (79.461%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.419     1.973 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=20, routed)          1.830     3.803    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.299     4.102 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2/O
                         net (fo=18, routed)          1.152     5.254    U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.000     5.378    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.958 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38/O[2]
                         net (fo=1, routed)           1.404     7.361    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[9]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.064 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.398 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[1]
                         net (fo=48, routed)          5.128    13.527    U_FrameBuffer/addr0[4]
    RAMB36_X1Y0          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_11__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.495    14.836    U_FrameBuffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.238    14.598    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    13.853    U_FrameBuffer/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_8__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 2.509ns (20.494%)  route 9.734ns (79.506%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          0.895    10.030    U_FrameBuffer/addr0[9]
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.302    10.332 r  U_FrameBuffer/mem_reg_1_0__0_i_2/O
                         net (fo=16, routed)          3.464    13.797    U_FrameBuffer/mem_reg_1_0__0_i_2_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.470    14.811    U_FrameBuffer/clk
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.000    14.811    
                         clock uncertainty           -0.238    14.573    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.130    U_FrameBuffer/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_1__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 2.509ns (20.538%)  route 9.707ns (79.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          0.895    10.030    U_FrameBuffer/addr0[9]
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.302    10.332 r  U_FrameBuffer/mem_reg_1_0__0_i_2/O
                         net (fo=16, routed)          3.438    13.770    U_FrameBuffer/mem_reg_1_0__0_i_2_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_1__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.482    14.823    U_FrameBuffer/clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_1__0/CLKBWRCLK
                         clock pessimism              0.000    14.823    
                         clock uncertainty           -0.238    14.585    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.142    U_FrameBuffer/mem_reg_1_1__0
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_5__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.910ns  (logic 2.459ns (20.647%)  route 9.451ns (79.353%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.419     1.973 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=20, routed)          1.830     3.803    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.299     4.102 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2/O
                         net (fo=18, routed)          1.152     5.254    U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.000     5.378    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.958 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38/O[2]
                         net (fo=1, routed)           1.404     7.361    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[9]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.064 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.398 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[1]
                         net (fo=48, routed)          5.065    13.464    U_FrameBuffer/addr0[4]
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_5__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.494    14.835    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_5__0/CLKBWRCLK
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.238    14.597    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    13.852    U_FrameBuffer/mem_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_12__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.190ns  (logic 2.509ns (20.582%)  route 9.681ns (79.418%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          0.895    10.030    U_FrameBuffer/addr0[9]
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.302    10.332 r  U_FrameBuffer/mem_reg_1_0__0_i_2/O
                         net (fo=16, routed)          3.412    13.744    U_FrameBuffer/mem_reg_1_0__0_i_2_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_12__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.478    14.819    U_FrameBuffer/clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_12__0/CLKBWRCLK
                         clock pessimism              0.000    14.819    
                         clock uncertainty           -0.238    14.581    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.138    U_FrameBuffer/mem_reg_1_12__0
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.116ns  (logic 2.509ns (20.709%)  route 9.607ns (79.291%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 f  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          2.353    11.489    U_FrameBuffer/addr0[9]
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.302    11.791 f  U_FrameBuffer/mem_reg_0_4_ENBWREN_cooolgate_en_gate_86/O
                         net (fo=1, routed)           1.879    13.670    U_FrameBuffer/mem_reg_0_4_ENBWREN_cooolgate_en_sig_44
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.490    14.831    U_FrameBuffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    14.831    
                         clock uncertainty           -0.238    14.593    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.150    U_FrameBuffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 2.509ns (20.725%)  route 9.597ns (79.275%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 f  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          1.898    11.033    U_FrameBuffer/addr0[9]
    SLICE_X12Y55         LUT5 (Prop_lut5_I4_O)        0.302    11.335 f  U_FrameBuffer/mem_reg_0_13_ENBWREN_cooolgate_en_gate_76/O
                         net (fo=1, routed)           2.325    13.660    U_FrameBuffer/mem_reg_0_13_ENBWREN_cooolgate_en_sig_39
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.482    14.823    U_FrameBuffer/clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000    14.823    
                         clock uncertainty           -0.238    14.585    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.142    U_FrameBuffer/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 2.685ns (22.818%)  route 9.082ns (77.182%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.419     1.973 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=20, routed)          1.830     3.803    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.299     4.102 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2/O
                         net (fo=18, routed)          1.152     5.254    U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.000     5.378    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.928 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.928    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.150 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/O[0]
                         net (fo=1, routed)           1.529     7.678    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[11]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.527 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.527    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.749 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[0]
                         net (fo=48, routed)          4.572    13.321    U_FrameBuffer/addr0[7]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.472    14.813    U_FrameBuffer/clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/CLKBWRCLK
                         clock pessimism              0.000    14.813    
                         clock uncertainty           -0.238    14.575    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    13.834    U_FrameBuffer/mem_reg_1_15__0
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_11/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.740ns  (logic 2.493ns (21.236%)  route 9.247ns (78.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.419     1.973 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=20, routed)          1.830     3.803    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.299     4.102 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2/O
                         net (fo=18, routed)          1.152     5.254    U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.000     5.378    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.928 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.928    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.150 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/O[0]
                         net (fo=1, routed)           1.529     7.678    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[11]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.557 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[2]
                         net (fo=48, routed)          4.736    13.294    U_FrameBuffer/addr0[5]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_11/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.489    14.830    U_FrameBuffer/clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_11/CLKBWRCLK
                         clock pessimism              0.000    14.830    
                         clock uncertainty           -0.238    14.592    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    13.848    U_FrameBuffer/mem_reg_1_11
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_11/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.804ns  (logic 2.503ns (21.204%)  route 9.301ns (78.796%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     1.575    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.554     1.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.964     3.974    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_8/O
                         net (fo=1, routed)           1.612     5.710    U_VGA_Controller/U_Pixel_Counter/y_pixel[6]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.236 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.458 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_3/O[0]
                         net (fo=1, routed)           1.798     8.256    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[15]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     9.135 f  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          2.227    11.363    U_FrameBuffer/addr0[9]
    SLICE_X55Y32         LUT5 (Prop_lut5_I4_O)        0.296    11.659 f  U_FrameBuffer/mem_reg_0_11_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           1.700    13.358    U_FrameBuffer/mem_reg_0_11_ENBWREN_cooolgate_en_sig_37
    RAMB36_X2Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_11/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.493    14.834    U_FrameBuffer/clk
    RAMB36_X2Y2          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_11/CLKBWRCLK
                         clock pessimism              0.000    14.834    
                         clock uncertainty           -0.238    14.596    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    13.924    U_FrameBuffer/mem_reg_0_11
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_mux_sel__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.540ns (36.917%)  route 2.632ns (63.083%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X34Y53         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.418     1.852 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=7, routed)           1.416     3.267    U_VGA_Controller/U_Pixel_Counter/v_counter[4]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.100     3.367 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_49/O
                         net (fo=1, routed)           0.000     3.367    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_49_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.556 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_38/O[2]
                         net (fo=1, routed)           1.216     4.772    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[9]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.549     5.321 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.321    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.413 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.413    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.605 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[2]
                         net (fo=34, routed)          0.000     5.605    U_FrameBuffer/addr0[9]
    SLICE_X33Y55         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    U_FrameBuffer/clk
    SLICE_X33Y55         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel__14/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.287     5.599    U_FrameBuffer/mem_reg_mux_sel__14
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_mux_sel__46/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.609ns (37.950%)  route 2.631ns (62.050%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436     1.436    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y52         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.337     1.773 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=20, routed)          1.414     3.187    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.241     3.428 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_12/O
                         net (fo=1, routed)           0.000     3.428    U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_12_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.461     3.889 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_4/O[3]
                         net (fo=1, routed)           1.217     5.105    U_VGA_Controller/U_Pixel_Counter/U_ISP/addr1[14]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.570     5.675 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel__14_i_2/O[1]
                         net (fo=34, routed)          0.000     5.675    U_FrameBuffer/addr0[8]
    SLICE_X33Y55         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel__46/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    U_FrameBuffer/clk
    SLICE_X33Y55         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel__46/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.287     5.599    U_FrameBuffer/mem_reg_mux_sel__46
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.675    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.467ns (11.114%)  route 3.735ns (88.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.436     1.436    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X33Y51         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.367     1.803 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=18, routed)          1.724     3.527    U_VGA_Controller/U_Pixel_Counter/v_counter[8]
    SLICE_X32Y54         LUT5 (Prop_lut5_I1_O)        0.100     3.627 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel__14_i_5/O
                         net (fo=18, routed)          2.010     5.637    U_FrameBuffer/pwropt_4
    SLICE_X36Y45         FDCE                                         r  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.565     5.086    U_FrameBuffer/clk
    SLICE_X36Y45         FDCE                                         r  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.238     5.325    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.192     5.517    U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -5.517    
                         arrival time                           5.637    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_8/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.467ns (10.415%)  route 4.017ns (89.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=15, routed)          0.958     2.758    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.100     2.858 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_6_i_15/O
                         net (fo=18, routed)          3.059     5.917    U_FrameBuffer/mem_reg_0_6_0[1]
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.587     5.108    U_FrameBuffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8/CLKBWRCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.238     5.347    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.360     5.707    U_FrameBuffer/mem_reg_1_8
  -------------------------------------------------------------------
                         required time                         -5.707    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_9/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.467ns (10.330%)  route 4.054ns (89.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=15, routed)          0.958     2.758    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.100     2.858 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_6_i_15/O
                         net (fo=18, routed)          3.096     5.953    U_FrameBuffer/mem_reg_0_6_0[1]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_9/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.582     5.103    U_FrameBuffer/clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000     5.103    
                         clock uncertainty            0.238     5.342    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.360     5.702    U_FrameBuffer/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_2__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.467ns (10.202%)  route 4.111ns (89.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y59         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=7, routed)           0.797     2.596    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.100     2.696 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=18, routed)          3.314     6.010    U_FrameBuffer/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_2__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.601     5.122    U_FrameBuffer/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_2__0/CLKBWRCLK
                         clock pessimism              0.000     5.122    
                         clock uncertainty            0.238     5.361    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.721    U_FrameBuffer/mem_reg_1_2__0
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_3__0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.578ns (12.553%)  route 4.027ns (87.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.432     1.432    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.337     1.769 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=87, routed)          0.884     2.653    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.241     2.894 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=18, routed)          3.143     6.036    U_FrameBuffer/ADDRBWRADDR[2]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_3__0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.612     5.133    U_FrameBuffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_3__0/CLKBWRCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.238     5.371    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.360     5.731    U_FrameBuffer/mem_reg_1_3__0
  -------------------------------------------------------------------
                         required time                         -5.731    
                         arrival time                           6.036    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_13/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.192ns (9.053%)  route 1.929ns (90.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     0.549    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          0.560     0.560    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y59         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=7, routed)           0.374     1.074    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.051     1.125 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_15/O
                         net (fo=12, routed)          1.555     2.681    U_FrameBuffer/mem_reg_0_12_0[3]
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.876     2.004    U_FrameBuffer/clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.238     2.242    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.118     2.360    U_FrameBuffer/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_9/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.463ns (10.467%)  route 3.961ns (89.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.432     1.432    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.367     1.799 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=82, routed)          0.748     2.547    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X37Y61         LUT4 (Prop_lut4_I2_O)        0.096     2.643 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_6_i_13/O
                         net (fo=18, routed)          3.213     5.855    U_FrameBuffer/mem_reg_0_6_0[3]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_9/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.582     5.103    U_FrameBuffer/clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000     5.103    
                         clock uncertainty            0.238     5.342    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.192     5.534    U_FrameBuffer/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.855    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.488ns (10.953%)  route 3.967ns (89.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457     1.457    U_CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=28, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X36Y60         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=15, routed)          0.688     2.488    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X37Y58         LUT4 (Prop_lut4_I3_O)        0.121     2.609 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_17/O
                         net (fo=12, routed)          3.279     5.888    U_FrameBuffer/mem_reg_0_12_0[1]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.600     5.121    U_FrameBuffer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/CLKBWRCLK
                         clock pessimism              0.000     5.121    
                         clock uncertainty            0.238     5.360    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.197     5.557    U_FrameBuffer/mem_reg_1_13__0
  -------------------------------------------------------------------
                         required time                         -5.557    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.331    





