# ECED4260Project
Brad and Sean 's genius level FPGA craps game implementation in VHDL.
Utilizes logic all the way down to the gate level and doesn't even require an actual state register.