#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 28 09:18:19 2024
# Process ID: 16740
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15320 D:\Desktop\Estimating-battery-SOC-using-neural-network-main\FPGA\LSTM\LSTM.xpr
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/vivado.log
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
set_property is_enabled false [get_files  D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_mutiply_large.v]
update_compile_order -fileset sources_1
set_property top matrix_multiply [current_fileset]
update_compile_order -fileset sources_1
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vector_dot_product [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v w ]
add_files -fileset sim_1 D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vector_dot_product_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source vector_dot_product_tb.tcl
close_sim
launch_simulation
source vector_dot_product_tb.tcl
run all
close_sim
launch_simulation
source vector_dot_product_tb.tcl
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 78
restart
run all
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 86
run all
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 99
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 95
run all
run all
run all
close_sim
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_simulation
source vector_dot_product_tb.tcl
step
step
step
step
step
step
step
run all
run all
run all
run all
run all
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 95
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 99
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 86
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 78
restart
run all
close_sim
launch_simulation
source vector_dot_product_tb.tcl
close_sim
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_simulation
source vector_dot_product_tb.tcl
close_sim
launch_simulation
source vector_dot_product_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source mux_tb.tcl
close_sim
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_simulation
source mux_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vector_dot_product_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source vector_dot_product_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/vector_dot_product_tb/uut/sum}} 
restart
run all
close_sim
launch_simulation
source vector_dot_product_tb.tcl
close_sim
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_simulation
source vector_dot_product_tb.tcl
close_sim
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top matrix_vector_multiplication [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
