verilog axi_infrastructure_v1_1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_19 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/8c45/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_21 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_processing_system7_0_0/sim/zynq_design_processing_system7_0_0.v" \

verilog xlconstant_v1_1_9 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_0/sim/bd_375a_one_0.v" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_2/sim/bd_375a_arinsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_3/sim/bd_375a_rinsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_4/sim/bd_375a_awinsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_5/sim/bd_375a_winsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_6/sim/bd_375a_binsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_7/sim/bd_375a_aroutsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_8/sim/bd_375a_routsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_9/sim/bd_375a_awoutsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_10/sim/bd_375a_woutsw_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_11/sim/bd_375a_boutsw_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_12/sim/bd_375a_arni_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_13/sim/bd_375a_rni_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_14/sim/bd_375a_awni_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_15/sim/bd_375a_wni_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_16/sim/bd_375a_bni_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f49a/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_17/sim/bd_375a_s00mmu_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_18/sim/bd_375a_s00tr_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/63ed/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_19/sim/bd_375a_s00sic_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_20/sim/bd_375a_s00a2s_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_21/sim/bd_375a_sarn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_22/sim/bd_375a_srn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_23/sim/bd_375a_sawn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_24/sim/bd_375a_swn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_25/sim/bd_375a_sbn_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_26/sim/bd_375a_m00s2a_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_27/sim/bd_375a_m00arn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_28/sim/bd_375a_m00rn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_29/sim/bd_375a_m00awn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_30/sim/bd_375a_m00wn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_31/sim/bd_375a_m00bn_0.sv" \

sv smartconnect_v1_0 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/37bc/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_32/sim/bd_375a_m00e_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_33/sim/bd_375a_m01s2a_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_34/sim/bd_375a_m01arn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_35/sim/bd_375a_m01rn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_36/sim/bd_375a_m01awn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_37/sim/bd_375a_m01wn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_38/sim/bd_375a_m01bn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_39/sim/bd_375a_m01e_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_40/sim/bd_375a_m02s2a_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_41/sim/bd_375a_m02arn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_42/sim/bd_375a_m02rn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_43/sim/bd_375a_m02awn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_44/sim/bd_375a_m02wn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_45/sim/bd_375a_m02bn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_46/sim/bd_375a_m02e_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_47/sim/bd_375a_m03s2a_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_48/sim/bd_375a_m03arn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_49/sim/bd_375a_m03rn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_50/sim/bd_375a_m03awn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_51/sim/bd_375a_m03wn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_52/sim/bd_375a_m03bn_0.sv" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_53/sim/bd_375a_m03e_0.sv" \

verilog xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/sim/bd_375a.v" \

verilog axi_register_slice_v2_1_33 --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "F:/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" \
"../../../bd/zynq_design/ip/zynq_design_axi_smc_1/sim/zynq_design_axi_smc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
