


                              IC Compiler II (TM)

                Version R-2020.09-SP3 for linux64 - Jan 19, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
 
source ../../common/common.tcl
/home/m112/m112061576/ASoC-Final-Project/fsic/rtl/lab_formal_release/lab1_planning/work/../../results/user_prj0.pt.v.gz
################################################################################Set_Library
set link_library          "$Std_cell_lib $Ram_lib"
/home/course/ee5252/lab_snps_flow/SAED14_EDK_LAB/SAED14_EDK_LAB/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db 
set target_library        "$Std_cell_lib $Ram_lib"
/home/course/ee5252/lab_snps_flow/SAED14_EDK_LAB/SAED14_EDK_LAB/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db 
################################################################################Open_Lib
open_lib $ARC_TOP
Information: Loading library file '/home/m112/m112061576/ASoC-Final-Project/fsic/rtl/lab_formal_release/results/user_prj0' (FILE-007)
Information: Loading library file '/home/m112/m112061576/ASoC-Final-Project/fsic/rtl/lab_formal_release/lab1_planning/work/CLIBs/saed14rvt_tt0p8v25c.ndm' (FILE-007)
Information: Loading library file '/home/m112/m112061576/ASoC-Final-Project/fsic/rtl/lab_formal_release/lab1_planning/work/CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/m112/m112061576/ASoC-Final-Project/fsic/rtl/lab_formal_release/lab1_planning/work/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_tt0p8v25c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'user_prj0'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_tt0p8v25c_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'user_prj0'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'user_prj0'. (NDM-102)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
{user_prj0}
copy_block -from_block ${DESIGN_NAME}_1_data_setup -to temp_data_setup
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
{user_prj0:temp_data_setup.design}
open_block temp_data_setup
Information: Incrementing open_count of block 'user_prj0:temp_data_setup.design' to 2. (DES-021)
{user_prj0:temp_data_setup.design}
################################################################################Reports
report_clocks -skew -attributes
Using libraries: user_prj0 saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only EXPLORE_physical_only
Visiting block user_prj0:temp_data_setup.design
Design 'user_prj0' was successfully linked.
****************************************
Report : clock
Design : user_prj0
Mode   : default
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:33 2024
****************************************


Attributes:
    p - Propagated clock
    G - Generated  clock
    U - Unexpanded generated clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
axi_clk          2.00   {0 1}                         {axi_clk}

****************************************
Report : clock_skew
Design : user_prj0
Mode   : default
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:33 2024
****************************************

              Min Rise  Min Fall  Max Rise  Max Fall     Hold          Setup        Related
Object          Delay     Delay     Delay     Delay   Uncertainty   Uncertainty      Clock          Scenario      Origin
-----------------------------------------------------------------------------------------------------------------------------
axi_clk             -         -         -         -             -          0.30         --          default         user

               Min Rise    Min Fall    Max Rise    Max Fall 
Object        Transition  Transition  Transition  Transition  Scenario
----------------------------------------------------------------------
axi_clk             0.20        0.20        0.20        0.20  default

1
report_exceptions
****************************************
Report : exceptions
Design : user_prj0
Mode   : default
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:33 2024
****************************************

1
report_disable_timing
Information: Timer using 1 threads
****************************************
Report : disable_timing
Design : user_prj0
Mode   : default
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:33 2024
****************************************

Attributes
    c - case-analysis
    C - Conditional arc
    d - default conditional arc
    f - false net-arc
    l - loop breaking
    L - db inherited loopbreaking
    m - mode
    p - propagated constant
    u - user-defined
    U - User-defined library arcs
    n - negative power supply


Cell or Port                From    To      Sense           Flag  Reason
--------------------------------------------------------------------------------
High_pri_req                                                      High_pri_req = 0
la_data_o[0]                                                      la_data_o[0] = 0
la_data_o[10]                                                     la_data_o[10] = 0
la_data_o[11]                                                     la_data_o[11] = 0
la_data_o[12]                                                     la_data_o[12] = 0
la_data_o[13]                                                     la_data_o[13] = 0
la_data_o[14]                                                     la_data_o[14] = 0
la_data_o[15]                                                     la_data_o[15] = 0
la_data_o[16]                                                     la_data_o[16] = 0
la_data_o[17]                                                     la_data_o[17] = 0
la_data_o[18]                                                     la_data_o[18] = 0
la_data_o[19]                                                     la_data_o[19] = 0
la_data_o[1]                                                      la_data_o[1] = 0
la_data_o[20]                                                     la_data_o[20] = 0
la_data_o[21]                                                     la_data_o[21] = 0
la_data_o[22]                                                     la_data_o[22] = 0
la_data_o[23]                                                     la_data_o[23] = 0
la_data_o[2]                                                      la_data_o[2] = 0
la_data_o[3]                                                      la_data_o[3] = 0
la_data_o[4]                                                      la_data_o[4] = 0
la_data_o[5]                                                      la_data_o[5] = 0
la_data_o[6]                                                      la_data_o[6] = 0
la_data_o[7]                                                      la_data_o[7] = 0
la_data_o[8]                                                      la_data_o[8] = 0
la_data_o[9]                                                      la_data_o[9] = 0
low__pri_irq                                                      low__pri_irq = 0
sm_tid[0]                                                         sm_tid[0] = 0
sm_tid[1]                                                         sm_tid[1] = 0
sm_tid[2]                                                         sm_tid[2] = 0
sm_tkeep[0]                                                       sm_tkeep[0] = 0
sm_tkeep[1]                                                       sm_tkeep[1] = 0
sm_tkeep[2]                                                       sm_tkeep[2] = 0
sm_tkeep[3]                                                       sm_tkeep[3] = 0
sm_tstrb[0]                                                       sm_tstrb[0] = 0
sm_tstrb[1]                                                       sm_tstrb[1] = 0
sm_tstrb[2]                                                       sm_tstrb[2] = 0
sm_tstrb[3]                                                       sm_tstrb[3] = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_key_in_rsci_inst/AES128_EN_run_key_in_rsci_key_in_wait_ctrl_inst/U2
                            A1      X       positive_unate  p     A1 = 1
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      Q       rising_edge     C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      D       setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      D       hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SE      setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      SE      hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_1_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SE      hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      Q       rising_edge     C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SE      setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      D       setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      D       hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_2_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      Q       rising_edge     C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      D       setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      D       hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SI      setup_clk_rise  p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SI      hold_clk_rise   p     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SE      setup_clk_rise  C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      SE      hold_clk_rise   C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      recovery_rise_clk_rise
                                                            C     SI = 0
u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_staller_inst/run_flen_shf_3_reg
                            CK      RD      removal_rise_clk_rise
                                                            C     SI = 0
1
################################################################################Set_Power/Ground_Nets_And_Pins 
set power                           "VDD"
VDD
set ground                          "VSS"
VSS
set powerPort                       "VDD"
VDD
set groundPort                      "VSS"
VSS
set ndm_logic0_net                  "VSS"
VSS
set ndm_logic1_net                  "VDD"
VDD
################################################################################Set_Options
set_app_option -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
set_app_option -name time.disable_case_analysis -value false
time.disable_case_analysis false
group_path -name INPUT  -from [all_inputs]
1
group_path -name OUTPUT -to   [all_outputs]
1
group_path -name COMBO -from [all_inputs] -to [all_outputs]
1
################################################################################Save_Block
save_block -as temp_floorplan_init
Information: Saving 'user_prj0:temp_data_setup.design' to 'user_prj0:temp_floorplan_init.design'. (DES-028)
1
################################################################################Defining_Prefered_Routing_Directions
set_ignored_layers -min_routing_layer ${route_min_layer} -max_routing_layer ${pns_hlayer}
1
set_attribute [get_layers M1] routing_direction vertical
Information: The design specific attribute override for layer 'M1' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
set_attribute [get_layers M2] routing_direction horizontal
Information: The design specific attribute override for layer 'M2' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
set_attribute [get_layers M3] routing_direction vertical
Information: The design specific attribute override for layer 'M3' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
set_attribute [get_layers M4] routing_direction horizontal
Information: The design specific attribute override for layer 'M4' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
set_attribute [get_layers M5] routing_direction vertical
Information: The design specific attribute override for layer 'M5' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
set_attribute [get_layers M6] routing_direction horizontal
Information: The design specific attribute override for layer 'M6' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
set_attribute [get_layers M7] routing_direction vertical
Information: The design specific attribute override for layer 'M7' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
#only for SAED14nm lib porpose 
set_attribute [get_layers {M1}] track_offset 0.037
Information: The design specific attribute override for layer 'M1' is set in the current block 'temp_data_setup', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
################################################################################Create_Floorplan
initialize_floorplan -core_utilization 0.2 			-core_offset {10 10 10 10}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 20.02%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
################################################################################Ports_Placement
place_pins -ports [get_ports *]
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-06-19 04:36:34 / Session: 0.13 hr / Command: 0.00 hr / Memory: 297 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 

Min routing layer: M1
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 223
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 223
CPU Time for Pin Creation: 00:00:00.18u 00:00:00.00s 00:00:00.18e: 
Total Pin Placement CPU Time: 00:00:00.21u 00:00:00.00s 00:00:00.21e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2024-06-19 04:36:34 / Session: 0.13 hr / Command: 0.00 hr / Memory: 303 MB (FLW-8100)
1
################################################################################Defining_Power/Ground_Nets_And_Pins
set_attribute -objects [get_nets VDD] -name net_type -value power
Warning: No net objects matched 'VDD' (SEL-004)
set_attribute -objects [get_nets VSS] -name net_type -value ground
Warning: No net objects matched 'VSS' (SEL-004)
check_mv_design
Information: The command 'check_mv_design' cleared the undo history. (UNDO-016)
****************************************
Report : check_mv_design
Design : user_prj0
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:34 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
################################################################################Save_Block
save_block -as temp_floorplane
Information: Saving 'user_prj0:temp_data_setup.design' to 'user_prj0:temp_floorplane.design'. (DES-028)
1
################################################################################Create_Floorplane_Placement
create_placement -floorplan -effort high -timing_driven
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-06-19 04:36:35 / Session: 0.13 hr / Command: 0.00 hr / Memory: 303 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ws31
  No distributed processing
Command Option Settings Summary
  -floorplan -effort high
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for temp_data_setup, hor/vert channel sizes are 3.6/3.6
Placing top level std cells.
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Running timing driven standard cell placement
No editable block found.
Running virtual optimization on full netlist ...
Cannot create estimated_corner because current_corner is the default corner without user settings.Creating appropriate block views (if needed)...
Generating automatic soft blockages for temp_data_setup, hor/vert channel sizes are 3.6/3.6
Placing top level std cells.
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : user_prj0
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:39 2024
****************************************

  Wire length report (all)
  ==================
  wire length in design temp_data_setup: 62064.235 microns.
  wire length in design temp_data_setup (see through blk pins): 62064.235 microns.
  ------------------
  Total wire length: 62064.235 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design temp_data_setup:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design temp_data_setup:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design temp_data_setup: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view temp_data_setup_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.56. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.02. (DPUI-903)
Information: Peak memory usage for create_placement : 435 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-06-19 04:36:39 / Session: 0.13 hr / Command: 0.00 hr / Memory: 435 MB (FLW-8100)
1
legalize_placement 
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-06-19 04:36:39 / Session: 0.13 hr / Command: 0.00 hr / Memory: 435 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design user_prj0 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 88 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14555.7         6408        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6408
number of references:                88
number of site rows:                201
number of locations attempted:   109215
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        6408 (65632 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.179 um ( 0.30 row height)
rms weighted cell displacement:   0.179 um ( 0.30 row height)
max cell displacement:            0.391 um ( 0.65 row height)
avg cell displacement:            0.158 um ( 0.26 row height)
avg weighted cell displacement:   0.158 um ( 0.26 row height)
number of cells moved:             6408
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_AES128_EN/AES128_EN_run_inst/U1150 (SAEDRVT14_OAI22_1)
  Input location: (65.9431,115.391)
  Legal location: (65.944,115)
  Displacement:   0.391 um ( 0.65 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/U1385 (SAEDRVT14_OAI21_0P75)
  Input location: (100.15,95.5819)
  Legal location: (100.132,95.2)
  Displacement:   0.382 um ( 0.64 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_key_in_rsci_inst/key_in_rsci/U73 (SAEDRVT14_BUF_S_1)
  Input location: (100.185,67.9207)
  Legal location: (99.984,67.6)
  Displacement:   0.379 um ( 0.63 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_ciphertext_out_rsci_inst/ciphertext_out_rsci/U6 (SAEDRVT14_BUF_S_1)
  Input location: (42.8282,109.825)
  Legal location: (42.856,110.2)
  Displacement:   0.377 um ( 0.63 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_key_in_rsci_inst/AES128_EN_run_key_in_rsci_key_in_wait_dp_inst/U433 (SAEDRVT14_INV_1)
  Input location: (103.403,76.2356)
  Legal location: (103.388,76.6)
  Displacement:   0.365 um ( 0.61 row height)
Cell: U1312 (SAEDRVT14_INV_1)
  Input location: (88.2333,55.3638)
  Legal location: (88.218,55)
  Displacement:   0.364 um ( 0.61 row height)
Cell: U1227 (SAEDRVT14_ND2_CDC_1)
  Input location: (115.983,96.7603)
  Legal location: (115.968,96.4)
  Displacement:   0.361 um ( 0.60 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/U1874 (SAEDRVT14_OAI21_0P75)
  Input location: (97.4384,114.644)
  Legal location: (97.468,115)
  Displacement:   0.358 um ( 0.60 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/U318 (SAEDRVT14_BUF_S_1)
  Input location: (54.9472,120.034)
  Legal location: (55.214,119.8)
  Displacement:   0.355 um ( 0.59 row height)
Cell: u_AES128_EN/AES128_EN_run_inst/AES128_EN_run_key_in_rsci_inst/AES128_EN_run_key_in_rsci_key_in_wait_dp_inst/U252 (SAEDRVT14_OAI22_1)
  Input location: (82.7116,70.8984)
  Legal location: (82.52,70.6)
  Displacement:   0.355 um ( 0.59 row height)

Legalization succeeded.
Total Legalizer CPU: 2.149
Total Legalizer Wall Time: 2.298
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-06-19 04:36:42 / Session: 0.13 hr / Command: 0.00 hr / Memory: 435 MB (FLW-8100)
1
route_global -congestion_map_only true -effort high  
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 2551 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range.
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDPQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 2551 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,140.69,140.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   40  Proc 2551 
Net statistics:
Total number of nets     = 6834
Number of nets to route  = 6637
Number of single or zero port nets = 197
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   43  Proc 2551 
Average gCell capacity  6.10	 on layer (1)	 M1
Average gCell capacity  9.70	 on layer (2)	 M2
Average gCell capacity  8.08	 on layer (3)	 M3
Average gCell capacity  8.08	 on layer (4)	 M4
Average gCell capacity  4.98	 on layer (5)	 M5
Average gCell capacity  4.98	 on layer (6)	 M6
Average gCell capacity  4.98	 on layer (7)	 M7
Average gCell capacity  4.98	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.09	 on layer (1)	 M1
Average number of tracks per gCell 9.97	 on layer (2)	 M2
Average number of tracks per gCell 8.09	 on layer (3)	 M3
Average number of tracks per gCell 8.09	 on layer (4)	 M4
Average number of tracks per gCell 5.00	 on layer (5)	 M5
Average number of tracks per gCell 4.99	 on layer (6)	 M6
Average number of tracks per gCell 5.00	 on layer (7)	 M7
Average number of tracks per gCell 4.99	 on layer (8)	 M8
Average number of tracks per gCell 5.00	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 552250
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    7  Proc    9 
[End of Build Congestion map] Total (MB): Used   50  Alloctr   50  Proc 2560 
Net Count 6637, Total HPWL 64447 microns
HPWL   0 ~  100 microns: Net Count     6617	Total HPWL      61700 microns
HPWL 100 ~  200 microns: Net Count       18	Total HPWL       2277 microns
HPWL 200 ~  300 microns: Net Count        2	Total HPWL        469 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   11  Alloctr   11  Proc    9 
[End of Build Data] Total (MB): Used   50  Alloctr   50  Proc 2560 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  212  Alloctr  212  Proc  208 
[End of Blocked Pin Detection] Total (MB): Used  262  Alloctr  262  Proc 2768 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc   14 
[End of Initial Routing] Total (MB): Used  266  Alloctr  267  Proc 2783 
Initial. Routing result:
Initial. Both Dirs: Overflow =   355 Max = 4 GRCs =   593 (0.54%)
Initial. H routing: Overflow =   228 Max = 3 (GRCs =  8) GRCs =   363 (0.66%)
Initial. V routing: Overflow =   127 Max = 4 (GRCs =  1) GRCs =   230 (0.42%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   226 Max = 3 (GRCs =  8) GRCs =   352 (0.64%)
Initial. M3         Overflow =   127 Max = 4 (GRCs =  1) GRCs =   229 (0.41%)
Initial. M4         Overflow =     1 Max = 1 (GRCs = 11) GRCs =    11 (0.02%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66451.20
Initial. Layer M1 wire length = 520.36
Initial. Layer M2 wire length = 23918.74
Initial. Layer M3 wire length = 28842.75
Initial. Layer M4 wire length = 8827.59
Initial. Layer M5 wire length = 3944.98
Initial. Layer M6 wire length = 318.42
Initial. Layer M7 wire length = 78.37
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 43357
Initial. Via VIA12SQ_C count = 18628
Initial. Via VIA23SQ_C count = 22453
Initial. Via VIA34SQ_C count = 1689
Initial. Via VIA45SQ count = 533
Initial. Via VIA56SQ count = 44
Initial. Via VIA67SQ_C count = 10
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 19 04:36:45 2024
numPartCol 2 numPartRow 2 numCol 128 numRow 128
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  267  Alloctr  268  Proc 2783 
phase1. Routing result:
phase1. Both Dirs: Overflow =    58 Max = 3 GRCs =    94 (0.09%)
phase1. H routing: Overflow =    58 Max = 3 (GRCs =  1) GRCs =    93 (0.17%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    58 Max = 3 (GRCs =  1) GRCs =    93 (0.17%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66595.07
phase1. Layer M1 wire length = 520.80
phase1. Layer M2 wire length = 22797.81
phase1. Layer M3 wire length = 28096.60
phase1. Layer M4 wire length = 9977.88
phase1. Layer M5 wire length = 4657.93
phase1. Layer M6 wire length = 384.25
phase1. Layer M7 wire length = 159.81
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44170
phase1. Via VIA12SQ_C count = 18631
phase1. Via VIA23SQ_C count = 22659
phase1. Via VIA34SQ_C count = 2130
phase1. Via VIA45SQ count = 676
phase1. Via VIA56SQ count = 58
phase1. Via VIA67SQ_C count = 16
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 19 04:36:46 2024
numPartCol 2 numPartRow 2 numCol 128 numRow 128
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  267  Alloctr  267  Proc 2783 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 66601.06
phase2. Layer M1 wire length = 520.80
phase2. Layer M2 wire length = 22794.78
phase2. Layer M3 wire length = 28102.00
phase2. Layer M4 wire length = 9981.50
phase2. Layer M5 wire length = 4657.93
phase2. Layer M6 wire length = 384.25
phase2. Layer M7 wire length = 159.81
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 44190
phase2. Via VIA12SQ_C count = 18631
phase2. Via VIA23SQ_C count = 22677
phase2. Via VIA34SQ_C count = 2132
phase2. Via VIA45SQ count = 676
phase2. Via VIA56SQ count = 58
phase2. Via VIA67SQ_C count = 16
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jun 19 04:36:46 2024
numPartCol 2 numPartRow 2 numCol 128 numRow 128
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  267  Alloctr  267  Proc 2783 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 66601.06
phase3. Layer M1 wire length = 520.80
phase3. Layer M2 wire length = 22794.78
phase3. Layer M3 wire length = 28102.00
phase3. Layer M4 wire length = 9981.50
phase3. Layer M5 wire length = 4657.93
phase3. Layer M6 wire length = 384.25
phase3. Layer M7 wire length = 159.81
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 44190
phase3. Via VIA12SQ_C count = 18631
phase3. Via VIA23SQ_C count = 22677
phase3. Via VIA34SQ_C count = 2132
phase3. Via VIA45SQ count = 676
phase3. Via VIA56SQ count = 58
phase3. Via VIA67SQ_C count = 16
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  228  Alloctr  228  Proc  232 
[End of Whole Chip Routing] Total (MB): Used  267  Alloctr  267  Proc 2783 

Congestion utilization per direction:
Average vertical track utilization   =  5.19 %
Peak    vertical track utilization   = 68.42 %
Average horizontal track utilization =  4.95 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  260  Alloctr  261  Proc 2783 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  253  Alloctr  254  Proc  232 
[GR: Done] Total (MB): Used  260  Alloctr  261  Proc 2783 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -37  Alloctr  -37  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2783 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  232 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2783 
report_placement
****************************************
Report : report_placement
Design : user_prj0
Version: R-2020.09-SP3
Date   : Wed Jun 19 04:36:47 2024
****************************************

  Wire length report (all)
  ==================
  wire length in design temp_data_setup: 62104.580 microns.
  wire length in design temp_data_setup (see through blk pins): 62104.580 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design temp_data_setup:
     0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design temp_data_setup:
     0 cells placed outside the voltage area which they belong to.

Information: Default error view temp_data_setup_dpplace.err is created in GUI error browser. (DPP-054)
1
################################################################################Save_Block
save_block -as temp_floorplane_placed
Information: Saving 'user_prj0:temp_data_setup.design' to 'user_prj0:temp_floorplane_placed.design'. (DES-028)
1
################################################################################Save_Block
save_block -as ${DESIGN_NAME}_2_floorplan_ends
Information: Saving 'user_prj0:temp_data_setup.design' to 'user_prj0:user_prj0_2_floorplan_ends.design'. (DES-028)
1
save_lib
Saving library 'user_prj0'
1
################################################################################
close_block
Information: Decrementing open_count of block 'user_prj0:temp_data_setup.design' to 1. (DES-022)
1
close_lib
Closing library 'user_prj0'
1
exit
Maximum memory usage for this session: 667.33 MB
Maximum memory usage for this session including child processes: 667.33 MB
CPU usage for this session:     33 seconds (  0.01 hours)
Elapsed time for this session:    491 seconds (  0.14 hours)
Thank you for using IC Compiler II.
