00:50:08 INFO  : Registering command handlers for SDK TCF services
00:50:13 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
00:50:15 INFO  : XSCT server has started successfully.
00:50:15 INFO  : Successfully done setting XSCT server connection channel  
00:50:15 INFO  : Successfully done setting SDK workspace  
00:50:15 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
00:52:18 ERROR : (XSDB Server)Terminato

19:54:21 INFO  : Registering command handlers for SDK TCF services
19:54:23 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:54:25 INFO  : XSCT server has started successfully.
19:54:25 INFO  : Successfully done setting XSCT server connection channel  
19:54:25 INFO  : Successfully done setting SDK workspace  
19:54:25 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
19:54:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:54:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1594031275000,  Project:1593989374000
19:54:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
19:54:34 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:54:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:54:46 INFO  : 
19:54:46 INFO  : Clearing existing target manager status.
19:54:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:54:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:21:21 INFO  : Registering command handlers for SDK TCF services
20:21:21 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
20:21:23 INFO  : XSCT server has started successfully.
20:21:23 INFO  : Successfully done setting XSCT server connection channel  
20:21:23 INFO  : Successfully done setting SDK workspace  
20:21:23 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
20:21:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:45:04 INFO  : No changes in MSS file content so not generating sources.
13:00:28 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
13:00:30 INFO  : XSCT server has started successfully.
13:00:30 INFO  : Successfully done setting XSCT server connection channel  
13:00:40 INFO  : Successfully done setting SDK workspace  
13:00:43 INFO  : Registering command handlers for SDK TCF services
13:00:44 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
13:00:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:03:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
13:03:36 INFO  : XSCT server has started successfully.
13:03:43 INFO  : Successfully done setting XSCT server connection channel  
13:03:43 INFO  : Successfully done setting SDK workspace  
13:03:46 INFO  : Registering command handlers for SDK TCF services
13:03:47 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
13:03:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:06:10 INFO  : Attempting to launch Hardware server...
13:06:11 INFO  : Hardware server is launched successfully.
13:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:07:41 INFO  : 'jtag frequency' command is executed.
13:07:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:07:45 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:07:45 INFO  : Context for 'APU' is selected.
13:07:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:45 INFO  : Context for 'APU' is selected.
13:07:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:07:46 INFO  : 'psu_init' command is executed.
13:07:46 INFO  : 'catch {psu_protection}' command is executed.
13:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:07:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:11:58 INFO  : Disconnected from the channel tcfchan#1.
13:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:13:09 INFO  : 'jtag frequency' command is executed.
13:13:09 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:13:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:14 INFO  : Context for 'APU' is selected.
13:13:20 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:20 INFO  : Context for 'APU' is selected.
13:13:20 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:13:21 INFO  : 'psu_init' command is executed.
13:13:21 INFO  : 'catch {psu_protection}' command is executed.
13:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:13:21 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:19:04 INFO  : Disconnected from the channel tcfchan#2.
13:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:19:05 INFO  : 'jtag frequency' command is executed.
13:19:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:19:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:19:10 INFO  : Context for 'APU' is selected.
13:19:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:16 INFO  : Context for 'APU' is selected.
13:19:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:19:17 INFO  : 'psu_init' command is executed.
13:19:17 INFO  : 'catch {psu_protection}' command is executed.
13:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:19:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:19:12 INFO  : 'jtag frequency' command is executed.
14:19:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:19:12 INFO  : Context for 'APU' is selected.
14:19:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

14:19:12 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:19:54 INFO  : Disconnected from the channel tcfchan#3.
14:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:19:56 INFO  : 'jtag frequency' command is executed.
14:19:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:19:56 INFO  : Context for 'APU' is selected.
14:20:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

14:20:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:41:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:41:43 INFO  : XSCT server has started successfully.
15:41:50 INFO  : Successfully done setting XSCT server connection channel  
15:41:50 INFO  : Successfully done setting SDK workspace  
15:41:53 INFO  : Registering command handlers for SDK TCF services
15:41:54 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:41:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:23:25 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:23:27 INFO  : XSCT server has started successfully.
17:23:27 INFO  : Successfully done setting XSCT server connection channel  
17:23:35 INFO  : Successfully done setting SDK workspace  
17:23:39 INFO  : Registering command handlers for SDK TCF services
17:23:40 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:23:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:26:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:27:22 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:29:31 INFO  : 'jtag frequency' command is executed.
17:29:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:29:31 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : System reset is completed.
17:29:35 INFO  : 'after 3000' command is executed.
17:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:29:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:42 INFO  : Context for 'APU' is selected.
17:29:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:43 INFO  : Context for 'APU' is selected.
17:29:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:29:44 INFO  : 'psu_init' command is executed.
17:29:45 INFO  : 'after 1000' command is executed.
17:29:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:29:46 INFO  : 'after 1000' command is executed.
17:29:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:29:46 INFO  : 'catch {psu_protection}' command is executed.
17:29:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:46 INFO  : 'con' command is executed.
17:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:29:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:31:35 INFO  : Refreshed build settings on project prova1
17:32:01 INFO  : Disconnected from the channel tcfchan#1.
17:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:33:55 INFO  : 'jtag frequency' command is executed.
17:33:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:33:55 INFO  : Context for 'APU' is selected.
17:33:56 INFO  : System reset is completed.
17:33:59 INFO  : 'after 3000' command is executed.
17:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:34:04 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:04 INFO  : Context for 'APU' is selected.
17:34:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:05 INFO  : Context for 'APU' is selected.
17:34:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:34:06 INFO  : 'psu_init' command is executed.
17:34:07 INFO  : 'after 1000' command is executed.
17:34:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:34:08 INFO  : 'after 1000' command is executed.
17:34:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:34:08 INFO  : 'catch {psu_protection}' command is executed.
17:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:08 INFO  : 'con' command is executed.
17:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:34:08 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:34:42 INFO  : Disconnected from the channel tcfchan#2.
17:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:34:50 INFO  : 'jtag frequency' command is executed.
17:34:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:34:50 INFO  : Context for 'APU' is selected.
17:34:50 INFO  : System reset is completed.
17:34:53 INFO  : 'after 3000' command is executed.
17:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:34:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:59 INFO  : Context for 'APU' is selected.
17:34:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:59 INFO  : Context for 'APU' is selected.
17:34:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:35:00 INFO  : 'psu_init' command is executed.
17:35:01 INFO  : 'after 1000' command is executed.
17:35:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:35:02 INFO  : 'after 1000' command is executed.
17:35:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:35:02 INFO  : 'catch {psu_protection}' command is executed.
17:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:02 INFO  : 'con' command is executed.
17:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:35:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:42:57 INFO  : Disconnected from the channel tcfchan#3.
17:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8020 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:44:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:44:44 INFO  : XSCT server has started successfully.
17:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:45:14 INFO  : 'jtag frequency' command is executed.
17:45:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:45:14 INFO  : Context for 'APU' is selected.
17:45:14 INFO  : System reset is completed.
17:45:17 INFO  : 'after 3000' command is executed.
17:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:45:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:21 INFO  : Context for 'APU' is selected.
17:45:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:21 INFO  : Context for 'APU' is selected.
17:45:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:45:22 INFO  : 'psu_init' command is executed.
17:45:23 INFO  : 'after 1000' command is executed.
17:45:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:45:24 INFO  : 'after 1000' command is executed.
17:45:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:45:24 INFO  : 'catch {psu_protection}' command is executed.
17:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:45:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:24 INFO  : 'con' command is executed.
17:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:45:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
