var structstm32_1_1registers_1_1rtc_1_1RtcRegDef =
[
    [ "ALRH", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH" ],
    [ "ALRL", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL" ],
    [ "CNTH", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH" ],
    [ "CNTL", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL" ],
    [ "CRH", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH" ],
    [ "CRL", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL" ],
    [ "DIVH", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH" ],
    [ "DIVL", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL" ],
    [ "PRLH", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH" ],
    [ "PRLL", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html", "unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL" ],
    [ "ALRH", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a5ac24bfa97554fae770b853b8c9f2371", null ],
    [ "ALRL", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a5a36401c1384555e44c04bcccc064d60", null ],
    [ "CNTH", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a1d0738f27725b8c996efcf704cb2696b", null ],
    [ "CNTL", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#afbad90f618be9a2606dcf067a24ba1cd", null ],
    [ "CRH", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a0762b1136277343f8596ac23c111133f", null ],
    [ "CRL", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a6396316da3dca3fdfbd485bcc5d376c6", null ],
    [ "DIVH", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#af6dcdb82bf797fd040cca2483478bb22", null ],
    [ "DIVL", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#ae3bed6f76232b77459c044194caf23e7", null ],
    [ "PRLH", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a072a7582f8e744d18b0454f056d6f83c", null ],
    [ "PRLL", "structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html#a8ff70b56966e27f6e0e824a85053faf3", null ]
];