$date
	Fri Apr 25 19:31:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 8 ! result [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 2 & opcode [1:0] $end
$scope module DUT $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 2 ) opcode [1:0] $end
$var reg 8 * result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
x%
bx $
bx #
bx !
$end
#1
0%
b10 !
b10 *
b0 &
b0 )
b1 $
b1 (
b1 #
b1 '
#5
1%
#10
0%
#15
1%
#20
0%
#25
1%
#30
0%
#35
1%
#40
0%
#45
b0 !
b0 *
b1 &
b1 )
1%
#50
0%
#55
1%
#60
0%
#65
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
#95
b1 !
b1 *
b10 &
b10 )
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
b11 &
b11 )
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
