<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='62' type='512'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='112' u='r' c='_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='505' u='r' c='_ZN4llvm20getRenamableRegStateEb'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='61'>/// Register that may be renamed.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1413' u='r' c='_ZN12_GLOBAL__N_18MIParser17parseRegisterFlagERj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1569' u='r' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='121' u='r' c='_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='399' u='r' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='400' u='r' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='147' u='r' c='_ZL11getMopStateRKN4llvm14MachineOperandE'/>
