{
  "design": {
    "design_info": {
      "boundary_crc": "0x832F359E328AADB4",
      "device": "xc7a35ticsg324-1L",
      "name": "core",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "uart_to_axi4_master_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_cc": ""
        }
      },
      "axi_gpio_0": "",
      "clk_rst": {
        "proc_sys_reset_0": "",
        "clk_wiz_0": ""
      },
      "identifier_0": "",
      "frequency_counter_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_1": "",
      "vga_subsys_wpr_0": ""
    },
    "interface_ports": {
      "uart": {
        "mode": "MirroredMaster",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "TxD": {
            "physical_name": "uart_txd",
            "direction": "I"
          },
          "RxD": {
            "physical_name": "uart_rxd",
            "direction": "O"
          }
        }
      },
      "rgb_led": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "rgb_led_tri_i",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "rgb_led_tri_o",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "rgb_led_tri_t",
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "dip_switches_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "dip_switches_4bits_tri_i",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "core_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "vga_hsync": {
        "direction": "O"
      },
      "vga_b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_vsync": {
        "direction": "O"
      }
    },
    "components": {
      "uart_to_axi4_master_0": {
        "vlnv": "lvin:interfaces:uart_to_axi4_master:1.0",
        "xci_name": "core_uart_to_axi4_master_0_1",
        "xci_path": "ip\\core_uart_to_axi4_master_0_1\\core_uart_to_axi4_master_0_1.xci",
        "inst_hier_path": "uart_to_axi4_master_0",
        "parameters": {
          "BAUD_RATE": {
            "value": "1000000"
          },
          "BAUD_RATE_SIM": {
            "value": "1000000"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\core_axi_interconnect_0_1\\core_axi_interconnect_0_1.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "core_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "core_xbar_1",
            "xci_path": "ip\\core_xbar_1\\core_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "core_auto_pc_0",
                "xci_path": "ip\\core_auto_pc_0\\core_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "core_auto_cc_0",
                "xci_path": "ip\\core_auto_cc_0\\core_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "core_axi_gpio_0_1",
        "xci_path": "ip\\core_axi_gpio_0_1\\core_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "GPIO2_BOARD_INTERFACE": {
            "value": "dip_switches_4bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "rgb_led"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_rst": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          }
        },
        "components": {
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "core_proc_sys_reset_0_1",
            "xci_path": "ip\\core_proc_sys_reset_0_1\\core_proc_sys_reset_0_1.xci",
            "inst_hier_path": "clk_rst/proc_sys_reset_0"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "core_clk_wiz_0_1",
            "xci_path": "ip\\core_clk_wiz_0_1\\core_clk_wiz_0_1.xci",
            "inst_hier_path": "clk_rst/clk_wiz_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "130.958"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "98.575"
              },
              "CLKOUT2_JITTER": {
                "value": "159.371"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "98.575"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "40"
              },
              "CLKOUT2_USED": {
                "value": "false"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "sys_clock"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "10.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "1"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "aclk",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "proc_sys_reset_0/dcm_locked",
              "locked"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "proc_sys_reset_0/ext_reset_in",
              "clk_wiz_0/resetn"
            ]
          },
          "sys_clock_1": {
            "ports": [
              "sys_clock",
              "clk_wiz_0/clk_in1"
            ]
          }
        }
      },
      "identifier_0": {
        "vlnv": "lvin:versioning:identifier:1.0",
        "xci_name": "core_identifier_0_1",
        "xci_path": "ip\\core_identifier_0_1\\core_identifier_0_1.xci",
        "inst_hier_path": "identifier_0",
        "parameters": {
          "MAJOR_VERSION": {
            "value": "2"
          },
          "MINOR_VERSION": {
            "value": "0"
          },
          "NAME": {
            "value": "Main build"
          }
        },
        "interface_ports": {
          "ctrl": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "ctrl"
          }
        }
      },
      "frequency_counter_0": {
        "vlnv": "lvin:meters:frequency_counter:1.0",
        "xci_name": "core_frequency_counter_0_1",
        "xci_path": "ip\\core_frequency_counter_0_1\\core_frequency_counter_0_1.xci",
        "inst_hier_path": "frequency_counter_0",
        "interface_ports": {
          "ctrl": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "ctrl"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "core_clk_wiz_0_2",
        "xci_path": "ip\\core_clk_wiz_0_2\\core_clk_wiz_0_2.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "254.866"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "297.890"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "65"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "50.375"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          }
        },
        "interface_ports": {
          "s_axi_lite": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_lite"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_lite": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "core_proc_sys_reset_0_2",
        "xci_path": "ip\\core_proc_sys_reset_0_2\\core_proc_sys_reset_0_2.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "vga_subsys_wpr_0": {
        "vlnv": "xilinx.com:module_ref:vga_subsys_wpr:1.0",
        "xci_name": "core_vga_subsys_wpr_0_0",
        "xci_path": "ip\\core_vga_subsys_wpr_0_0\\core_vga_subsys_wpr_0_0.xci",
        "inst_hier_path": "vga_subsys_wpr_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_subsys_wpr",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "65000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "memory_map_ref": "ctrl",
            "port_maps": {
              "AWADDR": {
                "physical_name": "ctrl_awaddr",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "ctrl_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "ctrl_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "ctrl_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "ctrl_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "ctrl_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "ctrl_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "ctrl_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "ctrl_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "ctrl_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "ctrl_araddr",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ctrl_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "ctrl_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "ctrl_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "ctrl_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "ctrl_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "ctrl_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "ctrl",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "65000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "vga_vsync": {
            "direction": "O"
          },
          "vga_hsync": {
            "direction": "O"
          },
          "vga_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "uart",
          "uart_to_axi4_master_0/uart"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "rgb_led",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "dip_switches_4bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "identifier_0/ctrl"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "frequency_counter_0/ctrl"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "clk_wiz_0/s_axi_lite"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "vga_subsys_wpr_0/ctrl"
        ]
      },
      "uart_to_axi4_master_0_m_axi": {
        "interface_ports": [
          "uart_to_axi4_master_0/m_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "clk_rst/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "M04_ARESETN_1": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axi_interconnect_0/M04_ARESETN",
          "vga_subsys_wpr_0/aresetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_rst/aclk",
          "uart_to_axi4_master_0/aclk",
          "axi_interconnect_0/ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "identifier_0/aclk",
          "frequency_counter_0/aclk",
          "clk_wiz_0/s_axi_aclk",
          "clk_wiz_0/clk_in1",
          "axi_interconnect_0/M03_ACLK"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "frequency_counter_0/sen_clk",
          "proc_sys_reset_1/slowest_sync_clk",
          "axi_interconnect_0/M04_ACLK",
          "vga_subsys_wpr_0/aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "clk_rst/peripheral_aresetn",
          "uart_to_axi4_master_0/aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "identifier_0/aresetn",
          "frequency_counter_0/aresetn",
          "clk_wiz_0/s_axi_aresetn",
          "axi_interconnect_0/M03_ARESETN"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_rst/reset",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_rst/sys_clock"
        ]
      },
      "vga_subsys_wpr_0_vga_b": {
        "ports": [
          "vga_subsys_wpr_0/vga_b",
          "vga_b"
        ]
      },
      "vga_subsys_wpr_0_vga_g": {
        "ports": [
          "vga_subsys_wpr_0/vga_g",
          "vga_g"
        ]
      },
      "vga_subsys_wpr_0_vga_hsync": {
        "ports": [
          "vga_subsys_wpr_0/vga_hsync",
          "vga_hsync"
        ]
      },
      "vga_subsys_wpr_0_vga_r": {
        "ports": [
          "vga_subsys_wpr_0/vga_r",
          "vga_r"
        ]
      },
      "vga_subsys_wpr_0_vga_vsync": {
        "ports": [
          "vga_subsys_wpr_0/vga_vsync",
          "vga_vsync"
        ]
      }
    },
    "addressing": {
      "/uart_to_axi4_master_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40002000",
                "range": "4K"
              },
              "SEG_clk_wiz_0_Reg": {
                "address_block": "/clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_frequency_counter_0_reg0": {
                "address_block": "/frequency_counter_0/ctrl/reg0",
                "offset": "0x40001000",
                "range": "4K"
              },
              "SEG_identifier_0_reg0": {
                "address_block": "/identifier_0/ctrl/reg0",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_vga_subsys_wpr_0_reg0": {
                "address_block": "/vga_subsys_wpr_0/ctrl/reg0",
                "offset": "0x40003000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}