Source Block: oh/spi/hdl/spi.v@50:60@HdlIdDef

   /*AUTOINPUT*/
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v

Diff Content:
- 55    wire			access;			// From spi_rx of spi_rx.v

Clone Blocks:
Clone Blocks 1:
oh/spi/hdl/spi.v@51:61
   /*AUTOINPUT*/
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v

Clone Blocks 2:
oh/spi/hdl/spi.v@52:62
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v

