#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 26 21:54:50 2020
# Process ID: 23399
# Current directory: /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/Pynq/Ultra96/grayscale-accel/ip_repo/GrayScale_Accel_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_GrayScale_Accel_1_0/design_1_GrayScale_Accel_1_0.dcp' for cell 'design_1_i/GrayScale_Accel_1'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.dcp' for cell 'design_1_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.dcp' for cell 'design_1_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2362.449 ; gain = 59.016 ; free physical = 1609 ; free virtual = 12744
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1616 ; free virtual = 12754
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2538.535 ; gain = 1150.484 ; free physical = 1616 ; free virtual = 12754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1606 ; free virtual = 12746

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ebdd023a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1583 ; free virtual = 12723

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 24 inverter(s) to 2289 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[9]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[2]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f62d6baf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1531 ; free virtual = 12671
INFO: [Opt 31-389] Phase Retarget created 200 cells and removed 536 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[9]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[2]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 13e3631f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1531 ; free virtual = 12671
INFO: [Opt 31-389] Phase Constant propagation created 569 cells and removed 1563 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f94054c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1531 ; free virtual = 12670
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1251 cells
INFO: [Opt 31-1021] In phase Sweep, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f94054c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1530 ; free virtual = 12670
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c923f8a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1529 ; free virtual = 12669
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c923f8a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1529 ; free virtual = 12669
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             200  |             536  |                                             16  |
|  Constant propagation         |             569  |            1563  |                                             15  |
|  Sweep                        |               0  |            1251  |                                             79  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1529 ; free virtual = 12669
Ending Logic Optimization Task | Checksum: c923f8a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2538.535 ; gain = 0.000 ; free physical = 1529 ; free virtual = 12669

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.965 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 139c81eff

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 674 ; free virtual = 11530
Ending Power Optimization Task | Checksum: 139c81eff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 4204.520 ; gain = 1665.984 ; free physical = 684 ; free virtual = 11540

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 720eb513

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 684 ; free virtual = 11542
Ending Final Cleanup Task | Checksum: 720eb513

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 684 ; free virtual = 11542

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 684 ; free virtual = 11542
Ending Netlist Obfuscation Task | Checksum: 720eb513

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 684 ; free virtual = 11542
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4204.520 ; gain = 1665.984 ; free physical = 684 ; free virtual = 11542
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 684 ; free virtual = 11542
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 674 ; free virtual = 11541
INFO: [Common 17-1381] The checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 664 ; free virtual = 11538
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1783c709

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 664 ; free virtual = 11538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 664 ; free virtual = 11538

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 48a65cb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 649 ; free virtual = 11527

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7ae747b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 630 ; free virtual = 11511

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7ae747b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 630 ; free virtual = 11511
Phase 1 Placer Initialization | Checksum: 7ae747b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 630 ; free virtual = 11511

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 65a13820

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 605 ; free virtual = 11488

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 593 ; free virtual = 11478

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b08b5c56

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 593 ; free virtual = 11478
Phase 2 Global Placement | Checksum: e1a5d248

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 594 ; free virtual = 11479

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e1a5d248

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 594 ; free virtual = 11479

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bf9146c1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 592 ; free virtual = 11477

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b1ee96f5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 592 ; free virtual = 11477

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: c7ef020b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11473

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 15e670024

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 589 ; free virtual = 11475

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 10124ec1c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 583 ; free virtual = 11468

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 156e1d843

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 584 ; free virtual = 11469

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f7cb69ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 584 ; free virtual = 11469

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15811178c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 584 ; free virtual = 11470
Phase 3 Detail Placement | Checksum: 15811178c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 584 ; free virtual = 11470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da3d2626

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: da3d2626

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11474
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.068. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 196126d71

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11474
Phase 4.1 Post Commit Optimization | Checksum: 196126d71

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11474

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 196126d71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 582 ; free virtual = 11467

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20792f950

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 582 ; free virtual = 11467

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 582 ; free virtual = 11467
Phase 4.4 Final Placement Cleanup | Checksum: 1a0fb71f2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 582 ; free virtual = 11467
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0fb71f2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 582 ; free virtual = 11467
Ending Placer Task | Checksum: b8e4b58a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 598 ; free virtual = 11483
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 598 ; free virtual = 11483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 598 ; free virtual = 11483
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 591 ; free virtual = 11481
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 574 ; free virtual = 11478
INFO: [Common 17-1381] The checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 577 ; free virtual = 11469
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 588 ; free virtual = 11480
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2c703c7a ConstDB: 0 ShapeSum: 1af3ed31 RouteDB: 71808bdf

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15468ebf8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 445 ; free virtual = 11340
Post Restoration Checksum: NetGraph: 24c55aa8 NumContArr: 3d62744f Constraints: d59c9072 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137c45f69

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 416 ; free virtual = 11312

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137c45f69

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 396 ; free virtual = 11291

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137c45f69

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 396 ; free virtual = 11291

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 11fadfec5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 383 ; free virtual = 11279

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 182c95eac

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 383 ; free virtual = 11285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.208  | TNS=0.000  | WHS=-0.055 | THS=-4.501 |

Phase 2 Router Initialization | Checksum: 1cc7edcca

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 375 ; free virtual = 11280

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 317f930f7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 355 ; free virtual = 11270

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1752
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.011  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 26d4ad41a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 309 ; free virtual = 11270

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22086cc1e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 309 ; free virtual = 11270
Phase 4 Rip-up And Reroute | Checksum: 22086cc1e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 309 ; free virtual = 11270

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17f344c45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 311 ; free virtual = 11273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f344c45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 311 ; free virtual = 11273
Phase 5 Delay and Skew Optimization | Checksum: 17f344c45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 311 ; free virtual = 11273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e62be904

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 303 ; free virtual = 11271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.011  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d026021d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 303 ; free virtual = 11271
Phase 6 Post Hold Fix | Checksum: 1d026021d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 303 ; free virtual = 11271

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.09188 %
  Global Horizontal Routing Utilization  = 1.50061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e6630be5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 302 ; free virtual = 11270

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6630be5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 302 ; free virtual = 11270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e6630be5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 305 ; free virtual = 11273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.011  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e6630be5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 306 ; free virtual = 11274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 334 ; free virtual = 11302

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 334 ; free virtual = 11302
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 334 ; free virtual = 11302
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 326 ; free virtual = 11298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4204.520 ; gain = 0.000 ; free physical = 310 ; free virtual = 11300
INFO: [Common 17-1381] The checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.531 ; gain = 0.000 ; free physical = 271 ; free virtual = 11246
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/GrayScale_Accel_1/inst/S0__0 output design_1_i/GrayScale_Accel_1/inst/S0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/GrayScale_Accel_1/inst/S0__0 multiplier stage design_1_i/GrayScale_Accel_1/inst/S0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4221.531 ; gain = 0.000 ; free physical = 230 ; free virtual = 11239
INFO: [Common 17-206] Exiting Vivado at Tue May 26 21:58:28 2020...
