{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487231255259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487231255260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 23:47:35 2017 " "Processing started: Wed Feb 15 23:47:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487231255260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487231255260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_HelloWorld -c proj_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_HelloWorld -c proj_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487231255260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487231255852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/proj_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/proj_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys " "Found entity 1: proj_qsys" {  } { { "proj_qsys/synthesis/proj_qsys.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255985 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_004 " "Found entity 2: proj_qsys_mm_interconnect_0_router_004" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255989 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255994 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231255994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231255994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487231255999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256000 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_router " "Found entity 2: proj_qsys_mm_interconnect_0_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_uart_0_scfifo_w " "Found entity 2: proj_qsys_jtag_uart_0_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_uart_0_scfifo_r " "Found entity 4: proj_qsys_jtag_uart_0_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag_uart_0 " "Found entity 5: proj_qsys_jtag_uart_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_onchip_memory2_0 " "Found entity 1: proj_qsys_onchip_memory2_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_register_bank_a_module " "Found entity 1: proj_qsys_nios2_gen2_0_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios2_gen2_0_register_bank_b_module " "Found entity 2: proj_qsys_nios2_gen2_0_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios2_gen2_0_nios2_oci_debug " "Found entity 3: proj_qsys_nios2_gen2_0_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios2_gen2_0_ociram_sp_ram_module " "Found entity 4: proj_qsys_nios2_gen2_0_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios2_gen2_0_nios2_ocimem " "Found entity 5: proj_qsys_nios2_gen2_0_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios2_gen2_0_nios2_avalon_reg " "Found entity 6: proj_qsys_nios2_gen2_0_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios2_gen2_0_nios2_oci_break " "Found entity 7: proj_qsys_nios2_gen2_0_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios2_gen2_0_nios2_oci_xbrk " "Found entity 8: proj_qsys_nios2_gen2_0_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios2_gen2_0_nios2_oci_dbrk " "Found entity 9: proj_qsys_nios2_gen2_0_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios2_gen2_0_nios2_oci_itrace " "Found entity 10: proj_qsys_nios2_gen2_0_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios2_gen2_0_nios2_oci_td_mode " "Found entity 11: proj_qsys_nios2_gen2_0_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios2_gen2_0_nios2_oci_dtrace " "Found entity 12: proj_qsys_nios2_gen2_0_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc " "Found entity 15: proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios2_gen2_0_nios2_oci_fifo " "Found entity 16: proj_qsys_nios2_gen2_0_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios2_gen2_0_nios2_oci_pib " "Found entity 17: proj_qsys_nios2_gen2_0_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios2_gen2_0_nios2_oci_im " "Found entity 18: proj_qsys_nios2_gen2_0_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios2_gen2_0_nios2_performance_monitors " "Found entity 19: proj_qsys_nios2_gen2_0_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios2_gen2_0_nios2_oci " "Found entity 20: proj_qsys_nios2_gen2_0_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios2_gen2_0 " "Found entity 21: proj_qsys_nios2_gen2_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 3113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk " "Found entity 1: proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_jtag_debug_slave_tck " "Found entity 1: proj_qsys_nios2_gen2_0_jtag_debug_slave_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_tck.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper " "Found entity 1: proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_oci_test_bench " "Found entity 1: proj_qsys_nios2_gen2_0_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_oci_test_bench.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios2_gen2_0_test_bench " "Found entity 1: proj_qsys_nios2_gen2_0_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_test_bench.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256080 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios2_gen2_0.v(1602) " "Verilog HDL or VHDL warning at proj_qsys_nios2_gen2_0.v(1602): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1602 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1487231256091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios2_gen2_0.v(1604) " "Verilog HDL or VHDL warning at proj_qsys_nios2_gen2_0.v(1604): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1604 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1487231256091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios2_gen2_0.v(1760) " "Verilog HDL or VHDL warning at proj_qsys_nios2_gen2_0.v(1760): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1760 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1487231256091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios2_gen2_0.v(2542) " "Verilog HDL or VHDL warning at proj_qsys_nios2_gen2_0.v(2542): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2542 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1487231256095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_qsys " "Elaborating entity \"proj_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487231256200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0 proj_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"proj_qsys_nios2_gen2_0\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios2_gen2_0" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_test_bench proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_test_bench:the_proj_qsys_nios2_gen2_0_test_bench " "Elaborating entity \"proj_qsys_nios2_gen2_0_test_bench\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_test_bench:the_proj_qsys_nios2_gen2_0_test_bench\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_test_bench" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 3810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_register_bank_a_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a " "Elaborating entity \"proj_qsys_nios2_gen2_0_register_bank_a_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "proj_qsys_nios2_gen2_0_register_bank_a" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_altsyncram" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256286 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_a_module:proj_qsys_nios2_gen2_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_register_bank_b_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_b_module:proj_qsys_nios2_gen2_0_register_bank_b " "Elaborating entity \"proj_qsys_nios2_gen2_0_register_bank_b_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_register_bank_b_module:proj_qsys_nios2_gen2_0_register_bank_b\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "proj_qsys_nios2_gen2_0_register_bank_b" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 4310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 4787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_debug proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_debug\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_debug" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_altera_std_synchronizer" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_debug:the_proj_qsys_nios2_gen2_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256385 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_ocimem proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_ocimem\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_ocimem" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_ociram_sp_ram_module proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram " "Elaborating entity \"proj_qsys_nios2_gen2_0_ociram_sp_ram_module\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "proj_qsys_nios2_gen2_0_ociram_sp_ram" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_altsyncram" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256397 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_ocimem:the_proj_qsys_nios2_gen2_0_nios2_ocimem\|proj_qsys_nios2_gen2_0_ociram_sp_ram_module:proj_qsys_nios2_gen2_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_avalon_reg proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_avalon_reg:the_proj_qsys_nios2_gen2_0_nios2_avalon_reg " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_avalon_reg\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_avalon_reg:the_proj_qsys_nios2_gen2_0_nios2_avalon_reg\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_avalon_reg" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_break proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_break:the_proj_qsys_nios2_gen2_0_nios2_oci_break " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_break\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_break:the_proj_qsys_nios2_gen2_0_nios2_oci_break\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_break" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_xbrk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_xbrk:the_proj_qsys_nios2_gen2_0_nios2_oci_xbrk " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_xbrk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_xbrk:the_proj_qsys_nios2_gen2_0_nios2_oci_xbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_xbrk" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_dbrk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dbrk:the_proj_qsys_nios2_gen2_0_nios2_oci_dbrk " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_dbrk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dbrk:the_proj_qsys_nios2_gen2_0_nios2_oci_dbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_dbrk" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_itrace proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_itrace:the_proj_qsys_nios2_gen2_0_nios2_oci_itrace " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_itrace\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_itrace:the_proj_qsys_nios2_gen2_0_nios2_oci_itrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_itrace" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_dtrace proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_nios2_oci_dtrace " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_dtrace\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_nios2_oci_dtrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_dtrace" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_td_mode proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_nios2_oci_dtrace\|proj_qsys_nios2_gen2_0_nios2_oci_td_mode:proj_qsys_nios2_gen2_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_td_mode\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_dtrace:the_proj_qsys_nios2_gen2_0_nios2_oci_dtrace\|proj_qsys_nios2_gen2_0_nios2_oci_td_mode:proj_qsys_nios2_gen2_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "proj_qsys_nios2_gen2_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_fifo proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_fifo\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_fifo" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_compute_input_tm_cnt" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_wrptr_inc" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_fifo_cnt_inc" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_oci_test_bench proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_oci_test_bench:the_proj_qsys_nios2_gen2_0_oci_test_bench " "Elaborating entity \"proj_qsys_nios2_gen2_0_oci_test_bench\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_fifo:the_proj_qsys_nios2_gen2_0_nios2_oci_fifo\|proj_qsys_nios2_gen2_0_oci_test_bench:the_proj_qsys_nios2_gen2_0_oci_test_bench\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_oci_test_bench" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_pib proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_pib:the_proj_qsys_nios2_gen2_0_nios2_oci_pib " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_pib\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_pib:the_proj_qsys_nios2_gen2_0_nios2_oci_pib\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_pib" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_nios2_oci_im proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_im:the_proj_qsys_nios2_gen2_0_nios2_oci_im " "Elaborating entity \"proj_qsys_nios2_gen2_0_nios2_oci_im\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_nios2_oci_im:the_proj_qsys_nios2_gen2_0_nios2_oci_im\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_nios2_oci_im" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 2988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper " "Elaborating entity \"proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" "the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_jtag_debug_slave_tck proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_jtag_debug_slave_tck:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_tck " "Elaborating entity \"proj_qsys_nios2_gen2_0_jtag_debug_slave_tck\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_jtag_debug_slave_tck:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_tck\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "the_proj_qsys_nios2_gen2_0_jtag_debug_slave_tck" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk " "Elaborating entity \"proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "the_proj_qsys_nios2_gen2_0_jtag_debug_slave_sysclk" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "proj_qsys_nios2_gen2_0_jtag_debug_slave_phy" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy " "Instantiated megafunction \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256520 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy " "Elaborated megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proj_qsys_nios2_gen2_0:nios2_gen2_0\|proj_qsys_nios2_gen2_0_nios2_oci:the_proj_qsys_nios2_gen2_0_nios2_oci\|proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper:the_proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios2_gen2_0_jtag_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_nios2_gen2_0_jtag_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_onchip_memory2_0 proj_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"proj_qsys_onchip_memory2_0\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "onchip_memory2_0" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"proj_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256535 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgj1 " "Found entity 1: altsyncram_qgj1" {  } { { "db/altsyncram_qgj1.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/altsyncram_qgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgj1 proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated " "Elaborating entity \"altsyncram_qgj1\" for hierarchy \"proj_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0 proj_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"proj_qsys_jtag_uart_0\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "jtag_uart_0" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0_scfifo_w proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"proj_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "the_proj_qsys_jtag_uart_0_scfifo_w" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "wfifo" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256690 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231256690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/EE371/lab371/lab4/NIOSII/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/EE371/lab371/lab4/NIOSII/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231256937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/EE371/lab371/lab4/NIOSII/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487231256999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487231256999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_w:the_proj_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/EE371/lab371/lab4/NIOSII/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_uart_0_scfifo_r proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_r:the_proj_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"proj_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|proj_qsys_jtag_uart_0_scfifo_r:the_proj_qsys_jtag_uart_0_scfifo_r\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "the_proj_qsys_jtag_uart_0_scfifo_r" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "proj_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231257131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"proj_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:proj_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257132 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" "" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487231257132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0 proj_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proj_qsys_mm_interconnect_0\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "mm_interconnect_0" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router " "Elaborating entity \"proj_qsys_mm_interconnect_0_router\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\|proj_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router:router\|proj_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_001" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_001_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\|proj_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_001:router_001\|proj_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_002 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_002\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_002" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_002_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\|proj_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_002:router_002\|proj_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_004 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_004\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "router_004" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_router_004_default_decode proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_004:router_004\|proj_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_router_004:router_004\|proj_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_demux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_demux_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_mux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_mux_002 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_demux_002 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_mux proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_mux_001 proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_irq_mapper proj_qsys_irq_mapper:irq_mapper " "Elaborating entity \"proj_qsys_irq_mapper\" for hierarchy \"proj_qsys_irq_mapper:irq_mapper\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "irq_mapper" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "rst_controller" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/proj_qsys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/EE371/lab371/lab4/NIOSII/proj_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487231257253 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1487231260538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231261692 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487231262594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE371/lab371/lab4/NIOSII/output_files/proj_qsys.map.smsg " "Generated suppressed messages file C:/EE371/lab371/lab4/NIOSII/output_files/proj_qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487231262746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487231263662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487231263662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1549 " "Implemented 1549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487231264001 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487231264001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1398 " "Implemented 1398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487231264001 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487231264001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487231264001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487231264172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 23:47:44 2017 " "Processing ended: Wed Feb 15 23:47:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487231264172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487231264172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487231264172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487231264172 ""}
