#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  5 18:03:40 2020
# Process ID: 2936
# Current directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5160 D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr
# Log file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
# Journal file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 818.691 ; gain = 125.371
open_run impl_1
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.141 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1801.973 ; gain = 973.984
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.012 ; gain = 30.559
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  8 11:51:45 2020...
