# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1880 \
    name layer2_output_tile \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile \
    op interface \
    ports { layer2_output_tile_address0 { O 10 vector } layer2_output_tile_ce0 { O 1 bit } layer2_output_tile_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1881 \
    name layer2_output_tile_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_1 \
    op interface \
    ports { layer2_output_tile_1_address0 { O 10 vector } layer2_output_tile_1_ce0 { O 1 bit } layer2_output_tile_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1882 \
    name layer2_output_tile_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_2 \
    op interface \
    ports { layer2_output_tile_2_address0 { O 10 vector } layer2_output_tile_2_ce0 { O 1 bit } layer2_output_tile_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1883 \
    name layer2_output_tile_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_3 \
    op interface \
    ports { layer2_output_tile_3_address0 { O 10 vector } layer2_output_tile_3_ce0 { O 1 bit } layer2_output_tile_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1884 \
    name layer2_output_tile_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_4 \
    op interface \
    ports { layer2_output_tile_4_address0 { O 10 vector } layer2_output_tile_4_ce0 { O 1 bit } layer2_output_tile_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1885 \
    name layer2_output_tile_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_5 \
    op interface \
    ports { layer2_output_tile_5_address0 { O 10 vector } layer2_output_tile_5_ce0 { O 1 bit } layer2_output_tile_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1886 \
    name layer2_output_tile_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_6 \
    op interface \
    ports { layer2_output_tile_6_address0 { O 10 vector } layer2_output_tile_6_ce0 { O 1 bit } layer2_output_tile_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1887 \
    name layer2_output_tile_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_7 \
    op interface \
    ports { layer2_output_tile_7_address0 { O 10 vector } layer2_output_tile_7_ce0 { O 1 bit } layer2_output_tile_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1888 \
    name layer2_output_tile_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_8 \
    op interface \
    ports { layer2_output_tile_8_address0 { O 10 vector } layer2_output_tile_8_ce0 { O 1 bit } layer2_output_tile_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1889 \
    name layer2_output_tile_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_9 \
    op interface \
    ports { layer2_output_tile_9_address0 { O 10 vector } layer2_output_tile_9_ce0 { O 1 bit } layer2_output_tile_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1890 \
    name layer2_output_tile_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_10 \
    op interface \
    ports { layer2_output_tile_10_address0 { O 10 vector } layer2_output_tile_10_ce0 { O 1 bit } layer2_output_tile_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1891 \
    name layer2_output_tile_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_11 \
    op interface \
    ports { layer2_output_tile_11_address0 { O 10 vector } layer2_output_tile_11_ce0 { O 1 bit } layer2_output_tile_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1892 \
    name layer2_output_tile_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_12 \
    op interface \
    ports { layer2_output_tile_12_address0 { O 10 vector } layer2_output_tile_12_ce0 { O 1 bit } layer2_output_tile_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1893 \
    name layer2_output_tile_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_13 \
    op interface \
    ports { layer2_output_tile_13_address0 { O 10 vector } layer2_output_tile_13_ce0 { O 1 bit } layer2_output_tile_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1894 \
    name layer2_output_tile_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_14 \
    op interface \
    ports { layer2_output_tile_14_address0 { O 10 vector } layer2_output_tile_14_ce0 { O 1 bit } layer2_output_tile_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1895 \
    name layer2_output_tile_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_15 \
    op interface \
    ports { layer2_output_tile_15_address0 { O 10 vector } layer2_output_tile_15_ce0 { O 1 bit } layer2_output_tile_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1896 \
    name layer2_output_tile_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer2_output_tile_16 \
    op interface \
    ports { layer2_output_tile_16_address0 { O 10 vector } layer2_output_tile_16_ce0 { O 1 bit } layer2_output_tile_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_16'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name conv2_to_conv3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_to_conv3 \
    op interface \
    ports { conv2_to_conv3_din { O 32 vector } conv2_to_conv3_num_data_valid { I 10 vector } conv2_to_conv3_fifo_cap { I 10 vector } conv2_to_conv3_full_n { I 1 bit } conv2_to_conv3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName srcnn_flow_control_loop_pipe_sequential_init_U
set CompName srcnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix srcnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


