# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 10.0 Internal Build 185 04/22/2010 PN Full Version
# Date created = 08:18:29  April 28, 2010
#
# -------------------------------------------------------------------------- #

# Project-Wide Assignments
# ========================
set_global_assignment -name PROJECT_SHOW_ENTITY_NAME ON
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:18:29  APRIL 28, 2010"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Standard Edition"

# Pin & Location Assignments
# ==========================

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Arria V"
set_global_assignment -name TOP_LEVEL_ENTITY arria_v_two_sfp_link

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE 5AGTFC7H3F35I3
set_global_assignment -name ENABLE_DEVICE_WIDE_RESET OFF
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name AUTO_ENABLE_SMART_COMPILE ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name VCCA_L_USER_VOLTAGE 2.5V
set_global_assignment -name VCCA_R_USER_VOLTAGE 2.5V
set_global_assignment -name VCCH_GXBL_USER_VOLTAGE 1.5V
set_global_assignment -name VCCH_GXBR_USER_VOLTAGE 1.5V
set_global_assignment -name POWER_HSSI_LEFT "Opportunistically power off"
set_global_assignment -name POWER_HSSI_RIGHT "Opportunistically power off"
set_global_assignment -name POWER_HSSI_VCCHIP_LEFT "Opportunistically power off"
set_global_assignment -name POWER_HSSI_VCCHIP_RIGHT "Opportunistically power off"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT "NEAR END"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name USE_CHECKSUM_AS_USERCODE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to altera_internal_jtag~TCKUTAP
set_instance_assignment -name POWER_UP_LEVEL HIGH -to *pif_interface_sel
set_instance_assignment -name POWER_UP_LEVEL HIGH -to *pif_ser_shift_load

set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name SEARCH_PATH low_latency_10g_1ch/synthesis/ -tag from_archive
set_global_assignment -name SEARCH_PATH low_latency_10g_1ch/synthesis/submodules/ -tag from_archive
set_global_assignment -name SEARCH_PATH megafunctions/ -tag from_archive
set_location_assignment PIN_AL5 -to C50mhz
set_location_assignment PIN_U9 -to C15625mhz
set_instance_assignment -name IO_STANDARD LVDS -to C15625mhz
set_location_assignment PIN_U8 -to "C15625mhz(n)"
set_location_assignment PIN_AN6 -to SFPA_TXDISABLE
set_location_assignment PIN_AM6 -to SFPA_MOD1_SCL
set_location_assignment PIN_AN5 -to SFPA_MOD2_SDA
set_location_assignment PIN_AP3 -to SFPB_MOD1_SCL
set_location_assignment PIN_AM3 -to SFPB_MOD2_SDA
set_location_assignment PIN_AP4 -to SFPB_TXDISABLE
set_location_assignment PIN_AG8 -to clk100mhz_pll_lock
set_location_assignment PIN_AF8 -to xcvr_ll_pll_lock
set_location_assignment PIN_D5 -to button
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to SFPA_RX_p
set_location_assignment PIN_P1 -to SFPA_RX_p
set_location_assignment PIN_P2 -to "SFPA_RX_p(n)"
set_location_assignment PIN_N3 -to SFPA_TX_p
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to SFPA_TX_p
set_location_assignment PIN_N4 -to "SFPA_TX_p(n)"
set_location_assignment PIN_V1 -to SFPB_RX_p
set_location_assignment PIN_U3 -to SFPB_TX_p
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to SFPB_RX_p
set_location_assignment PIN_V2 -to "SFPB_RX_p(n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to SFPB_TX_p
set_location_assignment PIN_U4 -to "SFPB_TX_p(n)"
set_global_assignment -name VERILOG_FILE src/arria_v_two_sfp_link.v
set_global_assignment -name QSYS_FILE qsys_core/low_latency_10g_1ch.qsys
set_global_assignment -name SDC_FILE src/arria_v_two_sfp_link.sdc
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top