
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003401                       # Number of seconds simulated
sim_ticks                                  3400800500                       # Number of ticks simulated
final_tick                                 3400800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47760                       # Simulator instruction rate (inst/s)
host_op_rate                                   101339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43376056                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212168                       # Number of bytes of host memory used
host_seconds                                    78.40                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61248                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30656                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                479                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                957                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1436                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              9014348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             18009877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27024226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         9014348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            9014348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             9014348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            18009877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27024226                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1133.534240                       # Cycle average of tags in use
system.l2.total_refs                             6476                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1219                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.312551                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           214.905857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             428.673704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             489.954678                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052467                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.104657                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119618                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.276742                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6079                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6375                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              339                       # number of Writeback hits
system.l2.Writeback_hits::total                   339                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6079                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   305                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6384                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6079                       # number of overall hits
system.l2.overall_hits::cpu.data                  305                       # number of overall hits
system.l2.overall_hits::total                    6384                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                480                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   993                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 444                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 480                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 957                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1437                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                480                       # number of overall misses
system.l2.overall_misses::cpu.data                957                       # number of overall misses
system.l2.overall_misses::total                  1437                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25643500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27704000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53347500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23333500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76681000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25643500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51037500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76681000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7368                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               453                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6559                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7821                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6559                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7821                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.073182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.634116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134772                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980132                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.073182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.758320                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183736                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.073182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.758320                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183736                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53423.958333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54003.898635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53723.564955                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52552.927928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52552.927928                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53423.958333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53330.721003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53361.864997                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53423.958333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53330.721003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53361.864997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           480                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              993                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            444                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19810500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21437000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41247500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17924500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59172000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19810500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59172000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.073182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.634116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134772                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980132                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.073182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.758320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.073182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.758320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183736                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41271.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41787.524366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41538.267875                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40370.495495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40370.495495                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41271.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41130.094044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41177.453027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41271.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41130.094044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41177.453027                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1415539                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1415539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            130555                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               734947                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  717076                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.568396                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          6802576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             929126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5595039                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1415539                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             717076                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3427940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  798636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                1672499                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    795085                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 39715                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6697693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.724662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.875156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3367507     50.28%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   331241      4.95%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   294251      4.39%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   187263      2.80%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2517431     37.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6697693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208089                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.822488                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1311757                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1499590                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3069010                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                149323                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 668013                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11153524                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 668013                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1517584                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1086063                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2996322                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                410471                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10891068                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44094                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 172794                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 64573                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12438515                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26913582                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24798562                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2115020                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3160568                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1355                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1357                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    626096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               999123                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              957030                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             23823                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9984                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10362922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1393                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9370700                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            270424                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2405051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3719368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6697693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.399094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.426431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2811592     41.98%     41.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1031993     15.41%     57.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              792331     11.83%     69.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1493063     22.29%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              568714      8.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6697693                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  358753     88.59%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 46194     11.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            211581      2.26%      2.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7174283     76.56%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              234302      2.50%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               928142      9.90%     91.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              822392      8.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9370700                       # Type of FU issued
system.cpu.iq.rate                           1.377522                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      404947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043214                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24821090                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12055289                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8447511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1293374                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             714117                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       611769                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8897155                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  666911                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            43694                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       265045                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       198627                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          673                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 668013                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  543072                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                109313                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10364315                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6754                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                999123                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               957030                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1354                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  82716                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41377                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       140500                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               181877                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9171074                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                883578                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            199626                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1666185                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1071739                       # Number of branches executed
system.cpu.iew.exec_stores                     782607                       # Number of stores executed
system.cpu.iew.exec_rate                     1.348177                       # Inst execution rate
system.cpu.iew.wb_sent                        9072931                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9059280                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6211398                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9660164                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.331743                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.642991                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2419358                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            130570                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6029680                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.317691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.626642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3168337     52.55%     52.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       716632     11.89%     64.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       421620      6.99%     71.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       506979      8.41%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1216112     20.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6029680                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1216112                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     15178183                       # The number of ROB reads
system.cpu.rob.rob_writes                    21397338                       # The number of ROB writes
system.cpu.timesIdled                           20316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          104883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.816695                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.816695                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.550450                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.550450                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17714959                       # number of integer regfile reads
system.cpu.int_regfile_writes                10127166                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    781966                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   221474                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3653858                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6166                       # number of replacements
system.cpu.icache.tagsinuse                359.625688                       # Cycle average of tags in use
system.cpu.icache.total_refs                   788311                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6557                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 120.224340                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     359.625688                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.702394                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.702394                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       788311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          788311                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        788311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           788311                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       788311                       # number of overall hits
system.cpu.icache.overall_hits::total          788311                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6774                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6774                       # number of overall misses
system.cpu.icache.overall_misses::total          6774                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    111638500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111638500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    111638500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111638500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    111638500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111638500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       795085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       795085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       795085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       795085                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       795085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       795085                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008520                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008520                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16480.439917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16480.439917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16480.439917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16480.439917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16480.439917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16480.439917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          215                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          215                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          215                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6559                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6559                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6559                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6559                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6559                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6559                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     92993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     92993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     92993500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92993500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008249                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14177.999695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14177.999695                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14177.999695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14177.999695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14177.999695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14177.999695                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    750                       # number of replacements
system.cpu.dcache.tagsinuse                509.003988                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1597060                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1262                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1265.499208                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               43784000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.003988                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994148                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994148                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       838561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          838561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758499                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1597060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1597060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1597060                       # number of overall hits
system.cpu.dcache.overall_hits::total         1597060                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2055                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2510                       # number of overall misses
system.cpu.dcache.overall_misses::total          2510                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     88209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88209000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24879000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    113088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    113088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    113088000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    113088000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       840616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       840616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1599570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1599570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1599570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1599570                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002445                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001569                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42924.087591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42924.087591                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54679.120879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54679.120879                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45054.980080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45054.980080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45054.980080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45054.980080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1246                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1248                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          453                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1262                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23876500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23876500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55369000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38927.688504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38927.688504                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52707.505519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52707.505519                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43874.009509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43874.009509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43874.009509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43874.009509                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
