{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710672439597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710672439597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 14:17:17 2024 " "Processing started: Sun Mar 17 14:17:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710672439597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710672439597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710672439597 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1710672440047 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1710672440047 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710672440491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "animation.v(57) " "Verilog HDL information at animation.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1710672440540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 1 1 " "Found 1 design units, including 1 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 myRam " "Found entity 1: myRam" {  } { { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock_sig animation.v(175) " "Verilog HDL Implicit Net warning at animation.v(175): created implicit net for \"inclock_sig\"" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710672440569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710672440697 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "xPointer animation.v(51) " "Verilog HDL warning at animation.v(51): initial value for variable xPointer should be constant" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 51 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1710672440699 "|animation"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "yPointer animation.v(51) " "Verilog HDL warning at animation.v(51): initial value for variable yPointer should be constant" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 51 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1710672440699 "|animation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440870 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710672440870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptd1 " "Found entity 1: altsyncram_ptd1" {  } { { "db/altsyncram_ptd1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_ptd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptd1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated " "Elaborating entity \"altsyncram_ptd1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pno1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pno1 " "Found entity 1: altsyncram_pno1" {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_pno1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672440997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672440997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pno1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1 " "Elaborating entity \"altsyncram_pno1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\"" {  } { { "db/altsyncram_ptd1.tdf" "altsyncram1" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_ptd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672440998 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_pno1.tdf" 37 2 0 } } { "db/altsyncram_ptd1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_ptd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 213 0 0 } } { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 158 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1710672441007 "|animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672441058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672441058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_pno1.tdf" "decode3" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_pno1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_pno1.tdf" "decode_a" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_pno1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672441124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672441124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_pno1.tdf" "mux5" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_pno1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441225 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710672441225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRam myRam:myRam_inst " "Elaborating entity \"myRam\" for hierarchy \"myRam:myRam_inst\"" {  } { { "animation.v" "myRam_inst" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myRam:myRam_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myRam:myRam_inst\|altsyncram:altsyncram_component\"" {  } { { "myRam.v" "altsyncram_component" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myRam:myRam_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myRam:myRam_inst\|altsyncram:altsyncram_component\"" {  } { { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myRam:myRam_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"myRam:myRam_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.mif " "Parameter \"init_file\" = \"image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441259 ""}  } { { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710672441259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpc1 " "Found entity 1: altsyncram_cpc1" {  } { { "db/altsyncram_cpc1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_cpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710672441312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710672441312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpc1 myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated " "Elaborating entity \"altsyncram_cpc1\" for hierarchy \"myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710672441314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710672441855 "|animation|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710672441855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1710672441937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.map.smsg " "Generated suppressed messages file C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1710672442029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710672442301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710672442301 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cpc1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_cpc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } } { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 178 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1710672442535 "|animation|myRam:myRam_inst|altsyncram:altsyncram_component|altsyncram_cpc1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cpc1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_cpc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } } { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 178 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1710672442536 "|animation|myRam:myRam_inst|altsyncram:altsyncram_component|altsyncram_cpc1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"myRam:myRam_inst\|altsyncram:altsyncram_component\|altsyncram_cpc1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cpc1.tdf" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/db/altsyncram_cpc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "myRam.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/myRam.v" 85 0 0 } } { "animation.v" "" { Text "C:/Users/kazza/Documents/FPGA/Lab/2/part3_1test/animation.v" 178 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1710672442536 "|animation|myRam:myRam_inst|altsyncram:altsyncram_component|altsyncram_cpc1:auto_generated|ram_block1a0"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710672442568 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710672442568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710672442568 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710672442568 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1710672442568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710672442568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710672442591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 14:17:22 2024 " "Processing ended: Sun Mar 17 14:17:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710672442591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710672442591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710672442591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710672442591 ""}
