; generated by ARM C/C++ Compiler, 5.02 [Build 28]
; commandline ArmCC [--list --debug -c --asm --interleave -o.\Debug\Exe\mdr32f9qx_iwdg.o --asm_dir=.\Debug\Lst\ --list_dir=.\Debug\Lst\ --depend=.\Debug\Exe\mdr32f9qx_iwdg.d --cpu=Cortex-M3 --apcs=interwork -O0 -I..\..\..\..\Libraries\CMSIS\CM3\CoreSupport -I..\..\..\..\Libraries\CMSIS\CM3\DeviceSupport\MDR32F9Qx\inc -I..\..\..\..\Libraries\CMSIS\CM3\DeviceSupport\MDR32F9Qx\startup\arm -I..\..\..\..\Libraries\MDR32F9Qx_StdPeriph_Driver\inc -I..\..\..\..\Libraries\MDR32F9Qx_StdPeriph_Driver\inc\USB_Library -I..\..\inc -I..\..\Config -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Milandr\MDR32F9x --omf_browse=.\Debug\Exe\mdr32f9qx_iwdg.crf ..\..\..\..\Libraries\MDR32F9Qx_StdPeriph_Driver\src\MDR32F9Qx_iwdg.c]
                          THUMB

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  IWDG_WriteAccessEnable PROC
;;;82       */
;;;83     void IWDG_WriteAccessEnable(void)
000000  f2455055          MOV      r0,#0x5555
;;;84     {
;;;85       MDR_IWDG->KR = KR_KEY_WriteEnable;
000004  490f              LDR      r1,|L1.68|
000006  6008              STR      r0,[r1,#0]
;;;86     }
000008  4770              BX       lr
;;;87     
                          ENDP

                  IWDG_WriteAccessDisable PROC
;;;92       */
;;;93     void IWDG_WriteAccessDisable(void)
00000a  2000              MOVS     r0,#0
;;;94     {
;;;95       MDR_IWDG->KR = KR_KEY_WriteDisable;
00000c  490d              LDR      r1,|L1.68|
00000e  6008              STR      r0,[r1,#0]
;;;96     }
000010  4770              BX       lr
;;;97     
                          ENDP

                  IWDG_SetPrescaler PROC
;;;110      */
;;;111    void IWDG_SetPrescaler(uint32_t IWDG_Prescaler)
000012  490c              LDR      r1,|L1.68|
;;;112    {
;;;113      /* Check the parameters */
;;;114      assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
;;;115    
;;;116      MDR_IWDG->PR = IWDG_Prescaler;
000014  6048              STR      r0,[r1,#4]
;;;117    }
000016  4770              BX       lr
;;;118    
                          ENDP

                  IWDG_SetReload PROC
;;;124      */
;;;125    void IWDG_SetReload(uint32_t Reload)
000018  490a              LDR      r1,|L1.68|
;;;126    {
;;;127      /* Check the parameters */
;;;128      assert_param(IS_IWDG_RELOAD(Reload));
;;;129    
;;;130      MDR_IWDG->RLR = Reload;
00001a  6088              STR      r0,[r1,#8]
;;;131    }
00001c  4770              BX       lr
;;;132    
                          ENDP

                  IWDG_ReloadCounter PROC
;;;138      */
;;;139    void IWDG_ReloadCounter(void)
00001e  f64a20aa          MOV      r0,#0xaaaa
;;;140    {
;;;141      MDR_IWDG->KR = KR_KEY_Reload;
000022  4908              LDR      r1,|L1.68|
000024  6008              STR      r0,[r1,#0]
;;;142    }
000026  4770              BX       lr
;;;143    
                          ENDP

                  IWDG_Enable PROC
;;;148      */
;;;149    void IWDG_Enable(void)
000028  f64c40cc          MOV      r0,#0xcccc
;;;150    {
;;;151      MDR_IWDG->KR = KR_KEY_Enable;
00002c  4905              LDR      r1,|L1.68|
00002e  6008              STR      r0,[r1,#0]
;;;152    }
000030  4770              BX       lr
;;;153    
                          ENDP

                  IWDG_GetFlagStatus PROC
;;;161      */
;;;162    FlagStatus IWDG_GetFlagStatus(uint32_t IWDG_FLAG)
000032  4601              MOV      r1,r0
;;;163    {
;;;164      FlagStatus bitstatus;
;;;165      /* Check the parameters */
;;;166      assert_param(IS_IWDG_FLAG(IWDG_FLAG));
;;;167      if ((MDR_IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
000034  4a03              LDR      r2,|L1.68|
000036  68d2              LDR      r2,[r2,#0xc]
000038  420a              TST      r2,r1
00003a  d001              BEQ      |L1.64|
;;;168      {
;;;169        bitstatus = SET;
00003c  2001              MOVS     r0,#1
00003e  e000              B        |L1.66|
                  |L1.64|
;;;170      }
;;;171      else
;;;172      {
;;;173        bitstatus = RESET;
000040  2000              MOVS     r0,#0
                  |L1.66|
;;;174      }
;;;175      /* Return the flag status */
;;;176      return bitstatus;
;;;177    }
000042  4770              BX       lr
;;;178    
                          ENDP

                  |L1.68|
                          DCD      0x40068000

;*** Start embedded assembler ***

#line 1 "..\\..\\..\\..\\Libraries\\MDR32F9Qx_StdPeriph_Driver\\src\\MDR32F9Qx_iwdg.c"
	AREA ||.rev16_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___16_MDR32F9Qx_iwdg_c_16c9fce5____REV16|
#line 129 "..\\..\\..\\..\\Libraries\\CMSIS\\CM3\\CoreSupport\\core_cmInstr.h"
|__asm___16_MDR32F9Qx_iwdg_c_16c9fce5____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___16_MDR32F9Qx_iwdg_c_16c9fce5____REVSH|
#line 144
|__asm___16_MDR32F9Qx_iwdg_c_16c9fce5____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
