INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/To_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module To_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/lab4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_top
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/lab4_top.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Desktop/Lab05/Lab05.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
