
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Sep 24 18:56:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/ck/Desktop/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ck/Desktop/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a15tiftg256-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Device 21-403] Loading part xc7a15tiftg256-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 105914
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.402 ; gain = 183.773 ; free physical = 46838 ; free virtual = 62957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-3491] module 'microblaze_wrapper' declared at '/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:15' bound to instance 'microblaze_i' of component 'microblaze_wrapper' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:152]
INFO: [Synth 8-638] synthesizing module 'microblaze_wrapper' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'microblaze' declared at '/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:531' bound to instance 'microblaze_i' of component 'microblaze' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:44]
INFO: [Synth 8-638] synthesizing module 'microblaze' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-3491] module 'microblaze_axi_gpio_0_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'microblaze_axi_gpio_0_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_gpio_0_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_gpio_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'microblaze_axi_quad_spi_0_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:6' bound to instance 'axi_quad_spi_0' of component 'microblaze_axi_quad_spi_0_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_quad_spi_0_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'microblaze_axi_smc_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'microblaze_axi_smc_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_smc_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_smc_0_stub.vhdl:115]
INFO: [Synth 8-3491] module 'microblaze_axi_timer_0_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_timer_0_0_stub.vhdl:6' bound to instance 'axi_timer_0' of component 'microblaze_axi_timer_0_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_timer_0_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_timer_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'microblaze_axi_uartlite_0_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'microblaze_axi_uartlite_0_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1201]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_uartlite_0_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'microblaze_mdm_1_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_mdm_1_1_stub.vhdl:6' bound to instance 'mdm_1' of component 'microblaze_mdm_1_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'microblaze_mdm_1_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_mdm_1_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'microblaze_microblaze_0_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_microblaze_0_1_stub.vhdl:6' bound to instance 'microblaze_0' of component 'microblaze_microblaze_0_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'microblaze_microblaze_0_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_microblaze_0_1_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_dlmb_bram_if_cntlr_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_dlmb_bram_if_cntlr_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:213]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_bram_if_cntlr_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_dlmb_v10_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_dlmb_v10_1_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'microblaze_dlmb_v10_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:267]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_v10_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_dlmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_ilmb_bram_if_cntlr_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_ilmb_bram_if_cntlr_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:295]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_bram_if_cntlr_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_ilmb_v10_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_ilmb_v10_1_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'microblaze_ilmb_v10_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:349]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_v10_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_ilmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_lmb_bram_1' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_lmb_bram_1_stub.vhdl:6' bound to instance 'lmb_bram' of component 'microblaze_lmb_bram_1' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:377]
INFO: [Synth 8-638] synthesizing module 'microblaze_lmb_bram_1' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_lmb_bram_1_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_rst_clk_100MHz_100M_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:6' bound to instance 'rst_clk_100MHz_100M' of component 'microblaze_rst_clk_100MHz_100M_0' [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1318]
INFO: [Synth 8-638] synthesizing module 'microblaze_rst_clk_100MHz_100M_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'microblaze_wrapper' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'adc' declared at '/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:5' bound to instance 'adc_i' of component 'adc' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:182]
INFO: [Synth 8-638] synthesizing module 'adc' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adc' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:19]
INFO: [Synth 8-3491] module 'usb_sync' declared at '/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:12' bound to instance 'usb_sync_i' of component 'usb_sync' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:197]
INFO: [Synth 8-638] synthesizing module 'usb_sync' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:37]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'rx_dcfifo' of component 'fifo_generator_0' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:86]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/fifo_generator_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-105853-ck-MS-7E62/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'tx_dcfifo' of component 'fifo_generator_0' [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'usb_sync' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element rx_empty_prev_reg was removed.  [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:185]
WARNING: [Synth 8-3848] Net ADF_TXDATA in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:15]
WARNING: [Synth 8-3848] Net ADF_LE in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:19]
WARNING: [Synth 8-3848] Net LED1 in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:39]
WARNING: [Synth 8-3848] Net PA_EN in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:42]
WARNING: [Synth 8-3848] Net MIX_EN in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:45]
WARNING: [Synth 8-3848] Net EXT1 in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:48]
WARNING: [Synth 8-3848] Net EXT2 in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:49]
WARNING: [Synth 8-3848] Net SD_CLK in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:54]
WARNING: [Synth 8-3848] Net SPI_CS in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:58]
WARNING: [Synth 8-3848] Net SPI_MOSI in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:59]
WARNING: [Synth 8-3848] Net s_spi0_miso in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:124]
WARNING: [Synth 8-3848] Net uart_rtl_0_rxd in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:121]
WARNING: [Synth 8-3848] Net s_read_n in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:137]
WARNING: [Synth 8-3848] Net s_write_n in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:138]
WARNING: [Synth 8-3848] Net s_chipselect in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:139]
WARNING: [Synth 8-3848] Net s_writedata in module/entity top_module does not have driver. [/home/ck/Desktop/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:141]
WARNING: [Synth 8-3917] design top_module has port ADC_OE[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_OE[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_SHDN[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_SHDN[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port USB_SIWUA driven by constant 1
WARNING: [Synth 8-7129] Port ADF_TXDATA in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_LE in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED1 in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PA_EN in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port MIX_EN in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[5] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[4] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[5] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[4] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CLK in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_CS in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CMD in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_DONE in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_MUXOUT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port USB_SUSPEND in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CARD_DETECT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.340 ; gain = 268.711 ; free physical = 46837 ; free virtual = 62958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2519.246 ; gain = 277.617 ; free physical = 46836 ; free virtual = 62957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2519.246 ; gain = 277.617 ; free physical = 46836 ; free virtual = 62957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.246 ; gain = 0.000 ; free physical = 46836 ; free virtual = 62957
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_gpio_0'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_gpio_0'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_quad_spi_0'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_uartlite_0'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_timer_0'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_timer_0'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_microblaze_0_1/microblaze_microblaze_0_1/microblaze_microblaze_0_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_microblaze_0_1/microblaze_microblaze_0_1/microblaze_microblaze_0_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/mdm_1'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/mdm_1'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/rst_clk_100MHz_100M'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/rst_clk_100MHz_100M'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_smc_0/microblaze_axi_smc_0/microblaze_axi_smc_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_smc'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_smc_0/microblaze_axi_smc_0/microblaze_axi_smc_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_smc'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/rx_dcfifo'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/rx_dcfifo'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/tx_dcfifo'
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/tx_dcfifo'
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'ft2232h', please type 'create_clock -help' for usage info. [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'USB_CLKOUT_IBUF'. [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc:7]
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ck/Desktop/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.984 ; gain = 0.000 ; free physical = 46828 ; free virtual = 62949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.020 ; gain = 0.000 ; free physical = 46828 ; free virtual = 62949
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.020 ; gain = 390.391 ; free physical = 46828 ; free virtual = 62949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tiftg256-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.988 ; gain = 398.359 ; free physical = 46828 ; free virtual = 62949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IS_IP_OOC_CELL could not find object (constraint file  /home/ck/Desktop/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc, line 3).
WARNING: set_property KEEP_HIERARCHY could not find object (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.988 ; gain = 398.359 ; free physical = 46828 ; free virtual = 62949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.988 ; gain = 398.359 ; free physical = 46828 ; free virtual = 62951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port ADC_OE[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_OE[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_SHDN[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ADC_SHDN[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port USB_SIWUA driven by constant 1
WARNING: [Synth 8-7129] Port ADF_TXDATA in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_LE in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED1 in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PA_EN in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port MIX_EN in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[5] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[4] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT1[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[5] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[4] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT2[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CLK in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_CS in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CMD in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_DONE in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADF_MUXOUT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[11] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[10] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[9] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[8] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[7] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[6] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[5] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[4] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_DATA[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_OF[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_OF[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port USB_SUSPEND in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CARD_DETECT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2639.988 ; gain = 398.359 ; free physical = 46812 ; free virtual = 62939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.988 ; gain = 440.359 ; free physical = 46720 ; free virtual = 62846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.988 ; gain = 441.359 ; free physical = 46720 ; free virtual = 62846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.020 ; gain = 460.391 ; free physical = 46705 ; free virtual = 62831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |microblaze_axi_gpio_0_0          |         1|
|2     |microblaze_axi_quad_spi_0_0      |         1|
|3     |microblaze_axi_smc_0             |         1|
|4     |microblaze_axi_timer_0_0         |         1|
|5     |microblaze_axi_uartlite_0_0      |         1|
|6     |microblaze_mdm_1_1               |         1|
|7     |microblaze_microblaze_0_1        |         1|
|8     |microblaze_rst_clk_100MHz_100M_0 |         1|
|9     |microblaze_dlmb_bram_if_cntlr_1  |         1|
|10    |microblaze_dlmb_v10_1            |         1|
|11    |microblaze_ilmb_bram_if_cntlr_1  |         1|
|12    |microblaze_ilmb_v10_1            |         1|
|13    |microblaze_lmb_bram_1            |         1|
|14    |fifo_generator_0                 |         2|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |fifo_generator_0_bbox                 |     2|
|3     |microblaze_axi_gpio_0_0_bbox          |     1|
|4     |microblaze_axi_quad_spi_0_0_bbox      |     1|
|5     |microblaze_axi_smc_0_bbox             |     1|
|6     |microblaze_axi_timer_0_0_bbox         |     1|
|7     |microblaze_axi_uartlite_0_0_bbox      |     1|
|8     |microblaze_dlmb_bram_if_cntlr_1_bbox  |     1|
|9     |microblaze_dlmb_v10_1_bbox            |     1|
|10    |microblaze_ilmb_bram_if_cntlr_1_bbox  |     1|
|11    |microblaze_ilmb_v10_1_bbox            |     1|
|12    |microblaze_lmb_bram_1_bbox            |     1|
|13    |microblaze_mdm_1_1_bbox               |     1|
|14    |microblaze_microblaze_0_1_bbox        |     1|
|15    |microblaze_rst_clk_100MHz_100M_0_bbox |     1|
|16    |BUFG                                  |     1|
|17    |LUT1                                  |     1|
|18    |LUT2                                  |     1|
|19    |LUT3                                  |     4|
|20    |LUT4                                  |     8|
|21    |LUT5                                  |     2|
|22    |LUT6                                  |     2|
|23    |FDRE                                  |     3|
|24    |IBUF                                  |     5|
|25    |IOBUF                                 |     8|
|26    |OBUF                                  |    11|
|27    |OBUFT                                 |    20|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.832 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2867.832 ; gain = 513.430 ; free physical = 46548 ; free virtual = 62674
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.840 ; gain = 626.203 ; free physical = 46548 ; free virtual = 62674
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.840 ; gain = 0.000 ; free physical = 46706 ; free virtual = 62832
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.859 ; gain = 0.000 ; free physical = 46716 ; free virtual = 62840
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete | Checksum: 359b8e35
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 105 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2923.895 ; gain = 1067.570 ; free physical = 46716 ; free virtual = 62840
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2052.778; main = 2052.778; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2923.863; main = 2923.863; forked = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.871 ; gain = 0.000 ; free physical = 46716 ; free virtual = 62840
INFO: [Common 17-1381] The checkpoint '/home/ck/Desktop/FMCW3/FMCW3.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 18:56:39 2025...
