{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603829986992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603829986993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 14:19:46 2020 " "Processing started: Tue Oct 27 14:19:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603829986993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1603829986993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1603829986993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1603829988849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1603829988849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab3/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab3/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../lab2/regfile_2D_memory.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../lab2/mux_2_to_1.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000417 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../lab2/mux.v " "Entity \"mux\" obtained from \"../lab2/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1603830000431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../lab1/hex2seg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IRreg " "Found entity 1: tb_IRreg" {  } { { "tb_IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603830000538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603830000538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1603830000699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab4.v" "registers" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab4.v" "muxSrc" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immMux\"" {  } { { "lab4.v" "immMux" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logicBox " "Elaborating entity \"alu\" for hierarchy \"alu:logicBox\"" {  } { { "lab4.v" "logicBox" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:memory " "Elaborating entity \"bram\" for hierarchy \"bram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000880 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 65535 bram.v(23) " "Verilog HDL warning at bram.v(23): number of words (5) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1603830000888 "|lab4|bram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:prog_count " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:prog_count\"" {  } { { "lab4.v" "prog_count" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:Instr_Reg " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:Instr_Reg\"" {  } { { "lab4.v" "Instr_Reg" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:test " "Elaborating entity \"fsm\" for hierarchy \"fsm:test\"" {  } { { "lab4.v" "test" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603830000911 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ren fsm.v(6) " "Output port \"Ren\" at fsm.v(6) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "branch fsm.v(5) " "Output port \"branch\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jump fsm.v(5) " "Output port \"jump\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCen fsm.v(5) " "Output port \"PCen\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RegOrImm fsm.v(5) " "Output port \"RegOrImm\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WE fsm.v(5) " "Output port \"WE\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IEn fsm.v(5) " "Output port \"IEn\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU_MUX_CNTL fsm.v(5) " "Output port \"ALU_MUX_CNTL\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LS_CNTL fsm.v(5) " "Output port \"LS_CNTL\" at fsm.v(5) has no driver" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1603830000912 "|lab4|fsm:test"}
{ "Warning" "WSGN_EMPTY_SHELL" "fsm " "Entity \"fsm\" contains only dangling pins" {  } { { "lab4.v" "test" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 177 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1603830000912 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1603830001344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603830001453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 14:20:01 2020 " "Processing ended: Tue Oct 27 14:20:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603830001453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603830001453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603830001453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1603830001453 ""}
