Timing Report Max Delay Analysis

SmartTime Version v9.0
Actel Corporation - Actel Designer Software Release v9.0 (Version 9.0.0.15)
Copyright (c) 1989-2010
Date: Tue Oct 26 23:51:03 2010


Design: main
Family: IGLOO
Die: AGLN125V5Z
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Advanced
Min Operating Condition: BEST
Max Operating Condition: WORST
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               osc48m
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      6.263
Max Clock-To-Out (ns):      9.878

Clock Domain:               pld_ctr[2]
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        3.428
External Hold (ns):         0.351
Min Clock-To-Out (ns):      4.844
Max Clock-To-Out (ns):      12.764

Clock Domain:               u0/osc48m_out:Q
Period (ns):                25.523
Frequency (MHz):            39.180
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLC
Period (ns):                8.926
Frequency (MHz):            112.032
Required Period (ns):       10.416
Required Frequency (MHz):   96.006
External Setup (ns):        2.112
External Hold (ns):         1.638
Min Clock-To-Out (ns):      8.043
Max Clock-To-Out (ns):      15.919

Clock Domain:               u2/u1/next_state:Q
Period (ns):                6.610
Frequency (MHz):            151.286
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        1.010
External Hold (ns):         1.091
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u2/u2/read_clk:Q
Period (ns):                6.942
Frequency (MHz):            144.051
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLB
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       124.998
Required Frequency (MHz):   8.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLA
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       166.664
Required Frequency (MHz):   6.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             4.085
Max Delay (ns):             10.144

END SUMMARY
-----------------------------------------------------

Clock Domain osc48m

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin osc48m_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u0/u0/Core:CLKA
  To:                          mcu_osc
  Delay (ns):                  7.780
  Slack (ns):
  Arrival (ns):                9.878
  Required (ns):
  Clock to Out (ns):           9.878

Path 2
  From:                        u0/u0/Core:CLKA
  To:                          usb_osc
  Delay (ns):                  7.325
  Slack (ns):
  Arrival (ns):                9.423
  Required (ns):
  Clock to Out (ns):           9.423


Expanded Path 1
  From: u0/u0/Core:CLKA
  To: mcu_osc
  data required time                             N/C
  data arrival time                          -   9.878
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        osc48m
               +     0.000          Clock source
  0.000                        osc48m (r)
               +     0.000          net: osc48m
  0.000                        osc48m_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        osc48m_pad/U0/U0:Y (r)
               +     0.000          net: osc48m_pad/U0/NET1
  1.189                        osc48m_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        osc48m_pad/U0/U1:Y (r)
               +     0.721          net: osc48m_c
  2.098                        u0/u0/Core:CLKA (r)
               +     3.921          cell: ADLIB:PLL
  6.019                        u0/u0/Core:GLB (r)
               +     0.734          net: mcu_osc_c
  6.753                        mcu_osc_pad/U0/U1:D (r)
               +     0.885          cell: ADLIB:IOTRI_OB_EB
  7.638                        mcu_osc_pad/U0/U1:DOUT (r)
               +     0.000          net: mcu_osc_pad/U0/NET1
  7.638                        mcu_osc_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  9.878                        mcu_osc_pad/U0/U0:PAD (r)
               +     0.000          net: mcu_osc
  9.878                        mcu_osc (r)
                                    
  9.878                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          osc48m
               +     0.000          Clock source
  N/C                          osc48m (r)
                                    
  N/C                          mcu_osc (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pld_ctr[2]

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin pld_ctr_pad[2]/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_ctr[0]
  To:                          mode[0]:D
  Delay (ns):                  4.383
  Slack (ns):
  Arrival (ns):                4.383
  Required (ns):
  Setup (ns):                  0.784
  External Setup (ns):         3.428

Path 2
  From:                        pld_ctr[1]
  To:                          mode[1]:D
  Delay (ns):                  1.647
  Slack (ns):
  Arrival (ns):                1.647
  Required (ns):
  Setup (ns):                  0.836
  External Setup (ns):         0.744


Expanded Path 1
  From: pld_ctr[0]
  To: mode[0]:D
  data required time                             N/C
  data arrival time                          -   4.383
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[0] (r)
               +     0.000          net: pld_ctr[0]
  0.000                        pld_ctr_pad[0]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[0]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[0]/U0/NET1
  1.189                        pld_ctr_pad[0]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[0]/U0/U1:Y (r)
               +     1.178          net: pld_ctr_c[0]_CLKINT_DRIVER
  2.555                        pld_ctr_pad[0]_CLKINT:A (r)
               +     1.197          cell: ADLIB:CLKINT
  3.752                        pld_ctr_pad[0]_CLKINT:Y (r)
               +     0.631          net: pld_ctr_c[0]
  4.383                        mode[0]:D (r)
                                    
  4.383                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  N/C                          pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  N/C                          pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  N/C                          pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  N/C                          pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  N/C                          mode[0]:CLK (r)
               -     0.784          Library setup time: ADLIB:DFN1
  N/C                          mode[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        mode[1]:CLK
  To:                          mote_tdi
  Delay (ns):                  11.025
  Slack (ns):
  Arrival (ns):                12.764
  Required (ns):
  Clock to Out (ns):           12.764

Path 2
  From:                        mode[0]:CLK
  To:                          mote_tdi
  Delay (ns):                  10.623
  Slack (ns):
  Arrival (ns):                12.362
  Required (ns):
  Clock to Out (ns):           12.362

Path 3
  From:                        mode[1]:CLK
  To:                          mote_tck
  Delay (ns):                  10.542
  Slack (ns):
  Arrival (ns):                12.281
  Required (ns):
  Clock to Out (ns):           12.281

Path 4
  From:                        mode[0]:CLK
  To:                          mote_tms
  Delay (ns):                  10.463
  Slack (ns):
  Arrival (ns):                12.202
  Required (ns):
  Clock to Out (ns):           12.202

Path 5
  From:                        mode[1]:CLK
  To:                          mote_tms
  Delay (ns):                  10.075
  Slack (ns):
  Arrival (ns):                11.814
  Required (ns):
  Clock to Out (ns):           11.814


Expanded Path 1
  From: mode[1]:CLK
  To: mote_tdi
  data required time                             N/C
  data arrival time                          -   12.764
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[2]
               +     0.000          Clock source
  0.000                        pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  0.000                        pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  1.189                        pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  1.739                        mode[1]:CLK (r)
               +     0.617          cell: ADLIB:DFN1
  2.356                        mode[1]:Q (r)
               +     3.677          net: mode[1]
  6.033                        mote_tdi_pad_RNO_0:S (r)
               +     1.007          cell: ADLIB:MX2C
  7.040                        mote_tdi_pad_RNO_0:Y (r)
               +     0.248          net: mote_tdi_iv_i_s_0
  7.288                        mote_tdi_pad_RNO:A (r)
               +     0.616          cell: ADLIB:OR2A
  7.904                        mote_tdi_pad_RNO:Y (f)
               +     1.555          net: N_22_c
  9.459                        mote_tdi_pad/U0/U1:D (f)
               +     0.916          cell: ADLIB:IOTRI_OB_EB
  10.375                       mote_tdi_pad/U0/U1:DOUT (f)
               +     0.000          net: mote_tdi_pad/U0/NET1
  10.375                       mote_tdi_pad/U0/U0:D (f)
               +     2.389          cell: ADLIB:IOPAD_TRI
  12.764                       mote_tdi_pad/U0/U0:PAD (f)
               +     0.000          net: mote_tdi
  12.764                       mote_tdi (f)
                                    
  12.764                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
                                    
  N/C                          mote_tdi (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/osc48m_out:Q

SET Register to Register

Path 1
  From:                        u2/u2/min[1]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  24.763
  Slack (ns):
  Arrival (ns):                27.725
  Required (ns):
  Setup (ns):                  0.757
  Minimum Period (ns):         25.523

Path 2
  From:                        u2/u2/max[3]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  24.233
  Slack (ns):
  Arrival (ns):                27.172
  Required (ns):
  Setup (ns):                  0.757
  Minimum Period (ns):         24.970

Path 3
  From:                        u2/u2/min[1]/U1:CLK
  To:                          u2/u2/mid[8]/U1:D
  Delay (ns):                  23.932
  Slack (ns):
  Arrival (ns):                26.894
  Required (ns):
  Setup (ns):                  0.757
  Minimum Period (ns):         24.693

Path 4
  From:                        u2/u2/min[2]/U1:CLK
  To:                          u2/u2/mid[3]/U1:D
  Delay (ns):                  23.893
  Slack (ns):
  Arrival (ns):                26.843
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.689

Path 5
  From:                        u2/u2/min[2]/U1:CLK
  To:                          u2/u2/mid[5]/U1:D
  Delay (ns):                  23.480
  Slack (ns):
  Arrival (ns):                26.430
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.276


Expanded Path 1
  From: u2/u2/min[1]/U1:CLK
  To: u2/u2/mid[9]/U1:D
  data required time                             N/C
  data arrival time                          -   27.725
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/osc48m_out:Q
               +     0.000          Clock source
  0.000                        u0/osc48m_out:Q (r)
               +     1.010          net: u0/mem_clk_i
  1.010                        u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  2.207                        u0/osc48m_out_RNIQM56:Y (r)
               +     0.755          net: mem_clk
  2.962                        u2/u2/min[1]/U1:CLK (r)
               +     0.886          cell: ADLIB:DFN1C1
  3.848                        u2/u2/min[1]/U1:Q (f)
               +     4.349          net: u2/u2/min[1]
  8.197                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I11_CO1:B (f)
               +     0.754          cell: ADLIB:NOR2A
  8.951                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I11_CO1:Y (r)
               +     0.353          net: u2/u2/N122
  9.304                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I31_Y_0:A (r)
               +     0.709          cell: ADLIB:AO18
  10.013                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I31_Y_0:Y (f)
               +     1.237          net: u2/u2/SUB_10x10_medium_area_I31_Y_0
  11.250                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I31_Y:A (f)
               +     0.560          cell: ADLIB:OR2B
  11.810                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I31_Y:Y (r)
               +     2.004          net: u2/u2/N172
  13.814                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y:B (r)
               +     0.840          cell: ADLIB:AO1B
  14.654                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y:Y (r)
               +     2.900          net: u2/u2/N162
  17.554                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I47_Y:A (r)
               +     1.490          cell: ADLIB:AO18
  19.044                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I47_Y:Y (f)
               +     0.211          net: u2/u2/N176_i
  19.255                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I59_Y_0:A (f)
               +     0.672          cell: ADLIB:XNOR2
  19.927                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I59_Y_0:Y (f)
               +     0.283          net: u2/u2/un3_mid[8]
  20.210                       u2/u2/un2_mid_ADD_10x10_medium_area_I7_S_0:A (f)
               +     0.689          cell: ADLIB:XOR2
  20.899                       u2/u2/un2_mid_ADD_10x10_medium_area_I7_S_0:Y (f)
               +     0.211          net: u2/u2/N148
  21.110                       u2/u2/un2_mid_ADD_10x10_medium_area_I10_Y:A (f)
               +     0.661          cell: ADLIB:NOR2B
  21.771                       u2/u2/un2_mid_ADD_10x10_medium_area_I10_Y:Y (f)
               +     0.969          net: u2/u2/N158
  22.740                       u2/u2/un2_mid_ADD_10x10_medium_area_I19_Y_1:B (f)
               +     1.358          cell: ADLIB:AOI1B
  24.098                       u2/u2/un2_mid_ADD_10x10_medium_area_I19_Y_1:Y (r)
               +     0.372          net: u2/u2/ADD_10x10_medium_area_I19_Y_1
  24.470                       u2/u2/un2_mid_ADD_10x10_medium_area_I27_un1_Y:A (r)
               +     0.596          cell: ADLIB:AO1B
  25.066                       u2/u2/un2_mid_ADD_10x10_medium_area_I27_un1_Y:Y (r)
               +     0.262          net: u2/u2/I27_un1_Y
  25.328                       u2/u2/un2_mid_ADD_10x10_medium_area_I39_Y_0:A (r)
               +     1.004          cell: ADLIB:AX1E
  26.332                       u2/u2/un2_mid_ADD_10x10_medium_area_I39_Y_0:Y (r)
               +     0.262          net: u2/u2/un2_mid[9]
  26.594                       u2/u2/mid[9]/U0:B (r)
               +     0.869          cell: ADLIB:MX2
  27.463                       u2/u2/mid[9]/U0:Y (r)
               +     0.262          net: u2/u2/mid[9]/Y
  27.725                       u2/u2/mid[9]/U1:D (r)
                                    
  27.725                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/osc48m_out:Q
               +     0.000          Clock source
  N/C                          u0/osc48m_out:Q (r)
               +     1.010          net: u0/mem_clk_i
  N/C                          u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  N/C                          u0/osc48m_out_RNIQM56:Y (r)
               +     0.752          net: mem_clk
  N/C                          u2/u2/mid[9]/U1:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1C1
  N/C                          u2/u2/mid[9]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLC

SET Register to Register

Path 1
  From:                        search_result_reg[6]:CLK
  To:                          pc_poll_rx:D
  Delay (ns):                  8.169
  Slack (ns):                  1.490
  Arrival (ns):                14.961
  Required (ns):               16.451
  Setup (ns):                  0.757
  Minimum Period (ns):         8.926

Path 2
  From:                        u1/u0/bit_count[2]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.657
  Slack (ns):                  1.929
  Arrival (ns):                14.436
  Required (ns):               16.365
  Setup (ns):                  0.808
  Minimum Period (ns):         8.487

Path 3
  From:                        u1/u0/bit_count[3]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.442
  Slack (ns):                  2.195
  Arrival (ns):                14.221
  Required (ns):               16.416
  Setup (ns):                  0.757
  Minimum Period (ns):         8.221

Path 4
  From:                        u1/u0/next_state[8]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.203
  Slack (ns):                  2.387
  Arrival (ns):                13.978
  Required (ns):               16.365
  Setup (ns):                  0.808
  Minimum Period (ns):         8.029

Path 5
  From:                        search_result_reg[5]:CLK
  To:                          pc_poll_rx:D
  Delay (ns):                  7.259
  Slack (ns):                  2.400
  Arrival (ns):                14.051
  Required (ns):               16.451
  Setup (ns):                  0.757
  Minimum Period (ns):         8.016


Expanded Path 1
  From: search_result_reg[6]:CLK
  To: pc_poll_rx:D
  data required time                             16.451
  data arrival time                          -   14.961
  slack                                          1.490
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.773          net: main_clk
  6.792                        search_result_reg[6]:CLK (r)
               +     0.886          cell: ADLIB:DFN1E1
  7.678                        search_result_reg[6]:Q (f)
               +     0.211          net: search_result_reg[6]
  7.889                        pc_poll_rx_RNO_21:A (f)
               +     0.598          cell: ADLIB:XNOR2
  8.487                        pc_poll_rx_RNO_21:Y (r)
               +     0.262          net: un1_search_result_6_i
  8.749                        pc_poll_rx_RNO_20:C (r)
               +     0.870          cell: ADLIB:XA1A
  9.619                        pc_poll_rx_RNO_20:Y (r)
               +     0.262          net: un1_search_result_NE_3
  9.881                        pc_poll_rx_RNO_13:C (r)
               +     1.000          cell: ADLIB:NOR3C
  10.881                       pc_poll_rx_RNO_13:Y (r)
               +     0.999          net: un1_search_result_NE_9
  11.880                       pc_poll_rx_RNO_4:C (r)
               +     0.955          cell: ADLIB:NOR3C
  12.835                       pc_poll_rx_RNO_4:Y (r)
               +     0.262          net: un1_search_result_NE_12
  13.097                       pc_poll_rx_RNO_0:C (r)
               +     0.941          cell: ADLIB:OR3C
  14.038                       pc_poll_rx_RNO_0:Y (f)
               +     0.211          net: pc_poll_rx4
  14.249                       pc_poll_rx_RNO:A (f)
               +     0.491          cell: ADLIB:AO1B
  14.740                       pc_poll_rx_RNO:Y (f)
               +     0.221          net: pc_poll_rx_5
  14.961                       pc_poll_rx:D (f)
                                    
  14.961                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.773          net: main_clk
  17.208                       pc_poll_rx:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1E0
  16.451                       pc_poll_rx:D
                                    
  16.451                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        mote_tdo
  To:                          u1/u0/data_out[7]/U1:D
  Delay (ns):                  8.188
  Slack (ns):
  Arrival (ns):                8.188
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         2.112

Path 2
  From:                        mote_tdo
  To:                          u1/u0/data_out[0]/U1:D
  Delay (ns):                  7.855
  Slack (ns):
  Arrival (ns):                7.855
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         1.813

Path 3
  From:                        pld_ctr[4]
  To:                          pc_poll_rx:D
  Delay (ns):                  4.866
  Slack (ns):
  Arrival (ns):                4.866
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         -1.169


Expanded Path 1
  From: mote_tdo
  To: u1/u0/data_out[7]/U1:D
  data required time                             N/C
  data arrival time                          -   8.188
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        mote_tdo (r)
               +     0.000          net: mote_tdo
  0.000                        mote_tdo_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        mote_tdo_pad/U0/U0:Y (r)
               +     0.000          net: mote_tdo_pad/U0/NET1
  1.189                        mote_tdo_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        mote_tdo_pad/U0/U1:Y (r)
               +     3.205          net: mote_tdo_c
  4.582                        u1/u0/data_out_RNO_0[7]:B (r)
               +     1.218          cell: ADLIB:OR2
  5.800                        u1/u0/data_out_RNO_0[7]:Y (r)
               +     0.264          net: u1/u0/data_out_3[7]
  6.064                        u1/u0/data_out_RNO[7]:A (r)
               +     0.870          cell: ADLIB:MX2
  6.934                        u1/u0/data_out_RNO[7]:Y (r)
               +     0.264          net: u1/u0/data_out_5[7]
  7.198                        u1/u0/data_out[7]/U0:A (r)
               +     0.728          cell: ADLIB:MX2
  7.926                        u1/u0/data_out[7]/U0:Y (r)
               +     0.262          net: u1/u0/data_out[7]/Y
  8.188                        u1/u0/data_out[7]/U1:D (r)
                                    
  8.188                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
               +     0.814          net: main_clk
  N/C                          u1/u0/data_out[7]/U1:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1C1
  N/C                          u1/u0/data_out[7]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u1/u0/tdi/U1:CLK
  To:                          mote_tdi
  Delay (ns):                  9.155
  Slack (ns):
  Arrival (ns):                15.919
  Required (ns):
  Clock to Out (ns):           15.919

Path 2
  From:                        u1/u0/tck/U1:CLK
  To:                          mote_tck
  Delay (ns):                  9.100
  Slack (ns):
  Arrival (ns):                15.864
  Required (ns):
  Clock to Out (ns):           15.864

Path 3
  From:                        u1/u0/tms:CLK
  To:                          mote_tms
  Delay (ns):                  8.655
  Slack (ns):
  Arrival (ns):                15.412
  Required (ns):
  Clock to Out (ns):           15.412

Path 4
  From:                        search_result_reg[10]:CLK
  To:                          pld_data[10]
  Delay (ns):                  7.694
  Slack (ns):
  Arrival (ns):                14.486
  Required (ns):
  Clock to Out (ns):           14.486

Path 5
  From:                        search_result_reg[12]:CLK
  To:                          pld_data[12]
  Delay (ns):                  6.438
  Slack (ns):
  Arrival (ns):                13.295
  Required (ns):
  Clock to Out (ns):           13.295


Expanded Path 1
  From: u1/u0/tdi/U1:CLK
  To: mote_tdi
  data required time                             N/C
  data arrival time                          -   15.919
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.745          net: main_clk
  6.764                        u1/u0/tdi/U1:CLK (r)
               +     0.886          cell: ADLIB:DFN1P1
  7.650                        u1/u0/tdi/U1:Q (f)
               +     1.677          net: shift_tdi
  9.327                        mote_tdi_pad_RNO_0:B (f)
               +     0.868          cell: ADLIB:MX2C
  10.195                       mote_tdi_pad_RNO_0:Y (r)
               +     0.248          net: mote_tdi_iv_i_s_0
  10.443                       mote_tdi_pad_RNO:A (r)
               +     0.616          cell: ADLIB:OR2A
  11.059                       mote_tdi_pad_RNO:Y (f)
               +     1.555          net: N_22_c
  12.614                       mote_tdi_pad/U0/U1:D (f)
               +     0.916          cell: ADLIB:IOTRI_OB_EB
  13.530                       mote_tdi_pad/U0/U1:DOUT (f)
               +     0.000          net: mote_tdi_pad/U0/NET1
  13.530                       mote_tdi_pad/U0/U0:D (f)
               +     2.389          cell: ADLIB:IOPAD_TRI
  15.919                       mote_tdi_pad/U0/U0:PAD (f)
               +     0.000          net: mote_tdi
  15.919                       mote_tdi (f)
                                    
  15.919                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
                                    
  N/C                          mote_tdi (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[13]/U1:CLR
  Delay (ns):                  4.041
  Slack (ns):                  6.120
  Arrival (ns):                10.898
  Required (ns):               17.018
  Recovery (ns):               0.231
  Minimum Period (ns):         4.296
  Skew (ns):                   0.024

Path 2
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/tdi/U1:PRE
  Delay (ns):                  3.950
  Slack (ns):                  6.142
  Arrival (ns):                10.807
  Required (ns):               16.949
  Recovery (ns):               0.231
  Minimum Period (ns):         4.274
  Skew (ns):                   0.093

Path 3
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[4]:CLR
  Delay (ns):                  3.950
  Slack (ns):                  6.142
  Arrival (ns):                10.807
  Required (ns):               16.949
  Recovery (ns):               0.231
  Minimum Period (ns):         4.274
  Skew (ns):                   0.093

Path 4
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[15]/U1:CLR
  Delay (ns):                  3.849
  Slack (ns):                  6.312
  Arrival (ns):                10.706
  Required (ns):               17.018
  Recovery (ns):               0.231
  Minimum Period (ns):         4.104
  Skew (ns):                   0.024

Path 5
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[4]/U1:CLR
  Delay (ns):                  3.566
  Slack (ns):                  6.595
  Arrival (ns):                10.423
  Required (ns):               17.018
  Recovery (ns):               0.231
  Minimum Period (ns):         3.821
  Skew (ns):                   0.024


Expanded Path 1
  From: u1/jtag_reset_1:CLK
  To: u1/u0/data_out[13]/U1:CLR
  data required time                             17.018
  data arrival time                          -   10.898
  slack                                          6.120
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.838          net: main_clk
  6.857                        u1/jtag_reset_1:CLK (r)
               +     0.886          cell: ADLIB:DFN1
  7.743                        u1/jtag_reset_1:Q (f)
               +     3.155          net: u1/jtag_reset_1
  10.898                       u1/u0/data_out[13]/U1:CLR (f)
                                    
  10.898                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.814          net: main_clk
  17.249                       u1/u0/data_out[13]/U1:CLK (r)
               -     0.231          Library recovery time: ADLIB:DFN1C1
  17.018                       u1/u0/data_out[13]/U1:CLR
                                    
  17.018                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u1/next_state:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C3:CLKA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_data[15]
  To:                          u2/u0/program_table_mem_R0C3:DINA3
  Delay (ns):                  3.992
  Slack (ns):
  Arrival (ns):                3.992
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.010

Path 2
  From:                        pld_data[6]
  To:                          u2/u0/program_table_mem_R0C1:DINA2
  Delay (ns):                  3.925
  Slack (ns):
  Arrival (ns):                3.925
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         0.951

Path 3
  From:                        pld_data[11]
  To:                          u2/u0/program_table_mem_R0C2:DINA3
  Delay (ns):                  3.860
  Slack (ns):
  Arrival (ns):                3.860
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         0.886

Path 4
  From:                        pld_data[5]
  To:                          u2/u0/program_table_mem_R0C1:DINA1
  Delay (ns):                  3.848
  Slack (ns):
  Arrival (ns):                3.848
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         0.874

Path 5
  From:                        pld_data[0]
  To:                          u2/u0/program_table_mem_R0C0:DINA0
  Delay (ns):                  3.811
  Slack (ns):
  Arrival (ns):                3.811
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         0.837


Expanded Path 1
  From: pld_data[15]
  To: u2/u0/program_table_mem_R0C3:DINA3
  data required time                             N/C
  data arrival time                          -   3.992
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_data[15] (r)
               +     0.000          net: pld_data[15]
  0.000                        pld_data_pad[15]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_BI
  1.189                        pld_data_pad[15]/U0/U0:Y (r)
               +     0.000          net: pld_data_pad[15]/U0/NET3
  1.189                        pld_data_pad[15]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOBI_IB_OB_EB
  1.377                        pld_data_pad[15]/U0/U1:Y (r)
               +     2.615          net: pld_data_in[15]
  3.992                        u2/u0/program_table_mem_R0C3:DINA3 (r)
                                    
  3.992                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u2/u1/next_state:Q
               +     0.000          Clock source
  N/C                          u2/u1/next_state:Q (r)
               +     1.369          net: u2/u1/next_state_i
  N/C                          u2/u1/next_state_RNIC0J4:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          u2/u1/next_state_RNIC0J4:Y (r)
               +     0.916          net: u2/wclk
  N/C                          u2/u0/program_table_mem_R0C3:CLKA (r)
               -     0.549          Library setup time: ADLIB:RAM4K9
  N/C                          u2/u0/program_table_mem_R0C3:DINA3


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u2/read_clk:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C0:CLKB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        pld_data[8]
  To:                          mote_tms
  Delay (ns):                  10.144
  Slack (ns):
  Arrival (ns):                10.144
  Required (ns):

Path 2
  From:                        pld_data[11]
  To:                          mote_tck
  Delay (ns):                  9.987
  Slack (ns):
  Arrival (ns):                9.987
  Required (ns):

Path 3
  From:                        mote_tdo
  To:                          pld_data[10]
  Delay (ns):                  9.848
  Slack (ns):
  Arrival (ns):                9.848
  Required (ns):

Path 4
  From:                        pld_data[9]
  To:                          mote_tdi
  Delay (ns):                  9.249
  Slack (ns):
  Arrival (ns):                9.249
  Required (ns):

Path 5
  From:                        usb_connect
  To:                          usb_osc
  Delay (ns):                  6.308
  Slack (ns):
  Arrival (ns):                6.308
  Required (ns):


Expanded Path 1
  From: pld_data[8]
  To: mote_tms
  data required time                             N/C
  data arrival time                          -   10.144
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_data[8] (r)
               +     0.000          net: pld_data[8]
  0.000                        pld_data_pad[8]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_BI
  1.189                        pld_data_pad[8]/U0/U0:Y (r)
               +     0.000          net: pld_data_pad[8]/U0/NET3
  1.189                        pld_data_pad[8]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOBI_IB_OB_EB
  1.377                        pld_data_pad[8]/U0/U1:Y (r)
               +     1.835          net: pld_data_in[8]
  3.212                        mote_tms_pad_RNO_0:A (r)
               +     1.080          cell: ADLIB:MX2B
  4.292                        mote_tms_pad_RNO_0:Y (r)
               +     0.264          net: mote_tms_iv_i_0
  4.556                        mote_tms_pad_RNO:A (r)
               +     0.595          cell: ADLIB:NOR2A
  5.151                        mote_tms_pad_RNO:Y (r)
               +     1.784          net: N_24_i_0
  6.935                        mote_tms_pad/U0/U1:D (r)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  7.904                        mote_tms_pad/U0/U1:DOUT (r)
               +     0.000          net: mote_tms_pad/U0/NET1
  7.904                        mote_tms_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  10.144                       mote_tms_pad/U0/U0:PAD (r)
               +     0.000          net: mote_tms
  10.144                       mote_tms (r)
                                    
  10.144                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_data[8] (r)
                                    cell: main
  N/C                          mote_tms (r)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

