(dp0
S'vendorid'
p1
S'000000000000a1ba'
p2
sS'product'
p3
S'00000609'
p4
sS'name'
p5
S'SPI'
p6
sS'devname'
p7
S'SPI'
p8
sS'regs'
p9
(dp10
S'CTL_TX'
p11
(dp12
S'access'
p13
S' READ_WRITE'
p14
sS'bit_position'
p15
I14
sS'address'
p16
I3
sS'description'
p17
S'This bit indicates if a data transmission is required.'
p18
sS'size'
p19
I1
ssS'CTL_RX_DATA'
p20
(dp21
g13
S' READ_ONLY'
p22
sg15
I0
sg16
I1
sg17
S'32-bit length register with the data received via SPI bus.'
p23
sg19
I32
ssS'STAT_READY'
p24
(dp25
g13
S' READ_ONLY'
p26
sg15
I0
sg16
I2
sg17
S"Its value is '0' while SPI bus is busy, '1' when the communication has ended and bus is free."
p27
sg19
I1
ssS'CTL_TX_DATA_LENGTH'
p28
(dp29
g13
S' READ_WRITE'
p30
sg15
I8
sg16
I3
sg17
S'Length of the data to transmit. From the 32-bit length spi_config_ctl_tx_data register, only the less significant bits indicated by this field will be transmitted. Accepatble values from 0 to 32.'
p31
sg19
I6
ssS'CTL_START'
p32
(dp33
g13
S' READ_WRITE'
p34
sg15
I21
sg16
I3
sg17
S"This bit starts SPI communication when is set to '1'. All the fields in the spi_config_ctl and spi_config_ctl_tx_data registers must be correctly set and stable before this bit is set to '1', in order to make a correct communication procedure."
p35
sg19
I1
ssS'STAT_ERROR_CODE'
p36
(dp37
g13
S' READ_ONLY'
p38
sg15
I1
sg16
I2
sg17
S'Shows if the SPI module state machine ended with an error:\\n 0 - No error\\n 1 - Requested TX with length 0\\n 2 - Requested RX with length 0\\n 3 - Requested TX and RX with both lengths 0\\n 4 - No TX or RX requested after address decoding'
p39
sg19
I3
ssS'CTL_RX'
p40
(dp41
g13
S' READ_WRITE'
p42
sg15
I6
sg16
I3
sg17
S'This bit indicates if a data reception is required.'
p43
sg19
I1
ssS'STAT_STATE_MACHINE'
p44
(dp45
g13
S' READ_ONLY'
p46
sg15
I4
sg16
I2
sg17
S'Shows the current state of the State Machine that manages SPI bus communication:\\n 0 - IDLE\\n 1 - WAIT_1\\n 2 - ADDR_GEN_1\\n 3 - ADDR_GEN_2\\n 4 - TX_ON\\n 5 - RX_ON'
p47
sg19
I3
ssS'CTL_RX_DATA_LENGTH'
p48
(dp49
g13
S' READ_WRITE'
p50
sg15
I0
sg16
I3
sg17
S'Length of the data to receive via SPI bus. After SPI communication ends, in the spi_config_ctl_rx_data register the less significant bits indicated by this field will contain received data. Accepatble values from 0 to 32.'
p51
sg19
I6
ssS'CTL_TX_DATA'
p52
(dp53
g13
S' READ_WRITE'
p54
sg15
I0
sg16
I0
sg17
S'32-bit length register with the data to transmit via SPI bus.'
p55
sg19
I32
ssS'CTL_SPI_ADDR'
p56
(dp57
g13
S' READ_WRITE'
p58
sg15
I16
sg16
I3
sg17
S'Address of the communication target device. Up to 32 devices can be selected.'
p59
sg19
I5
sssS'description'
p60
S'SPI core for HW configuration-monitoring. Flexible TX and RX, with 5 bits coded address.'
p61
s.