/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  wire [19:0] _02_;
  reg [9:0] _03_;
  wire [33:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[34] ? in_data[7] : in_data[36];
  assign celloutsig_0_5z = ~celloutsig_0_2z[1];
  assign celloutsig_1_9z = celloutsig_1_0z | ~(celloutsig_1_8z[11]);
  assign celloutsig_1_12z = celloutsig_1_10z | ~(celloutsig_1_1z);
  assign celloutsig_1_13z = celloutsig_1_2z[26] | ~(celloutsig_1_9z);
  assign celloutsig_0_21z = celloutsig_0_15z | ~(_00_);
  assign celloutsig_0_15z = celloutsig_0_14z[1] ^ celloutsig_0_2z[2];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 12'h000;
    else _01_ <= { in_data[83:77], celloutsig_0_2z };
  reg [19:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 20'h00000;
    else _12_ <= in_data[34:15];
  assign { _02_[19:9], _00_, _02_[7:0] } = _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 10'h000;
    else _03_ <= _01_[11:2];
  assign celloutsig_1_8z = in_data[191:180] & { in_data[151:141], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[30:29], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z } & { _03_[8:5], celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_2z[3:1], celloutsig_0_6z, celloutsig_0_8z } & { _02_[4:2], celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[61:28] / { 1'h1, in_data[33:1] };
  assign celloutsig_1_19z = { in_data[126:113], celloutsig_1_1z, celloutsig_1_4z } > { in_data[134:121], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_14z } > { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[169:159] > in_data[114:104];
  assign celloutsig_1_10z = { celloutsig_1_2z[22:18], celloutsig_1_4z, celloutsig_1_6z } && { celloutsig_1_8z[4], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_8z = ! { in_data[11:9], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = ! { celloutsig_0_7z[6:5], celloutsig_0_2z };
  assign celloutsig_1_6z = ! { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[101] & ~(in_data[143]);
  assign celloutsig_0_2z = celloutsig_0_0z[10:6] % { 1'h1, celloutsig_0_0z[15:12] };
  assign celloutsig_0_3z = { in_data[70:69], celloutsig_0_2z } != celloutsig_0_0z[29:23];
  assign celloutsig_0_13z = { celloutsig_0_9z[3], _03_, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z } != { _02_[4:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[152:143] != { celloutsig_1_2z[23:18], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[184:183], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } != { in_data[188:187], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_2z[2:0] !== { celloutsig_0_2z[4:3], celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[35:23] !== { in_data[44:34], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[147:120], celloutsig_1_1z } | { in_data[186:162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_23z = ^ { celloutsig_0_17z[2:1], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[14:2], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[112:110] << { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_2z[22:20], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z } >>> { in_data[165:163], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } >>> in_data[23:16];
  assign celloutsig_0_9z = { in_data[72:70], celloutsig_0_5z, celloutsig_0_1z } ^ _01_[9:5];
  assign _02_[8] = _00_;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
