#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 22:37:01 2019
# Process ID: 22236
# Current directory: D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22260 D:\git\DMA-S2MM-and-MM2S-\project\DMA_simulation\DMA_simulation.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
source myip_v1_0_tb.tcl
run all
run all
run all
run all
run all
run all
run all
run all
set_property -name {xsim.simulate.runtime} -value {200us} -objects [get_filesets sim_1]
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/m_axi_full_wdata}} 
save_wave_config {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/m_axi_full_rdata}} 
restart
run all
run all
run all
run all
run all
run all
run all
run all
save_wave_config {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/full}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/empty}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/almost_full}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/almost_empty}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/wr_en}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_en}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/data_in}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/data_out}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/clk}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/wr_en}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/data_in}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/data_out}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/full}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/empty}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/almost_full}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/almost_empty}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/rnext}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_full}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_almost_full}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/M_AXIS_TVALID}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/M_AXIS_TREADY}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_empty}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_almost_empty}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/tx_en}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/C_M_AXIS_TDATA_WIDTH}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/MM_data}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/wnext}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_empty}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_almost_empty}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/S_AXIS_ACLK}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/S_AXIS_TDATA}} 
add_wave {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/S_AXIS_TREADY}} {{/myip_v1_0_tb/DUT/myip_v1_0_bfm_1_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/S_AXIS_TVALID}} 
relaunch_sim
run all
run all
run all
run all
run all
run all
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S-/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  myip_v1_0_bfm_1_User_DMA_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips myip_v1_0_bfm_1_User_DMA_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_User_DMA_0_1] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_xbar_1] }
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
launch_runs -jobs 4 {myip_v1_0_bfm_1_axis_data_fifo_0_0_synth_1 myip_v1_0_bfm_1_xbar_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1 myip_v1_0_bfm_1_xbar_1_synth_1 myip_v1_0_bfm_1_User_DMA_0_1_synth_1}
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
source myip_v1_0_tb.tcl
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
startgroup
set_property -dict [list CONFIG.REG_DATA_VALUE_3 {0xFF000063}] [get_bd_cells AXI_LITE_master_IP_0]
endgroup
startgroup
set_property -dict [list CONFIG.REG_DATA_VALUE_1 {0xFF000063}] [get_bd_cells AXI_LITE_master_IP_1]
endgroup
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
close_sim
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
save_bd_design
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0] }
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
launch_runs -jobs 4 {myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1}
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
source myip_v1_0_tb.tcl
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S-/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  myip_v1_0_bfm_1_User_DMA_0_1] -log ip_upgrade.log
