
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2025.03M-SP1-1
Install: C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis

# Written on Mon Jan 19 02:47:56 2026

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\designer\BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock                        Clock                     Clock
Level     Clock                                         Frequency     Period        Type                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK                                       50.0 MHz      20.000        declared                     default_clkgroup          1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from REF_CLK)     async1_1                  2606 
                                                                                                                                                
0 -       System                                        100.0 MHz     10.000        system                       system_clkgroup           0    
                                                                                                                                                
0 -       TCK                                           6.0 MHz       166.670       declared                     async1_2                  0    
                                                                                                                                                
0 -       COREJTAGDEBUG_Z1|N_2_inferred_clock           100.0 MHz     10.000        inferred                     Inferred_clkgroup_0_2     184  
================================================================================================================================================


Clock Load Summary
******************

                                            Clock     Source                                                                                                   Clock Pin                                                                                                                                  Non-clock Pin     Non-clock Pin                                                                                                  
Clock                                       Load      Pin                                                                                                      Seq Example                                                                                                                                Seq Example       Comb Example                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK                                     1         REF_CLK(port)                                                                                            PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                               -                 CLKBUF_0.I(BUFGP)                                                                                              
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     2606      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                             sram_test_module_0.st0.C                                                                                                                   -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                           
System                                      0         -                                                                                                        -                                                                                                                                          -                 -                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                           
TCK                                         0         TCK(port)                                                                                                -                                                                                                                                          -                 -                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_Z1|N_2_inferred_clock         184       CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.genblk1\.rst_synch_reg[1:0].C     -                 MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.un1_jtag_tck.I[0](inv)
===========================================================================================================================================================================================================================================================================================================================================================================================================================================
