// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config11_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44;
output  [18:0] ap_return_0;
output  [18:0] ap_return_1;
output  [18:0] ap_return_2;
output  [18:0] ap_return_3;
output  [18:0] ap_return_4;
output  [18:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[18:0] ap_return_0;
reg[18:0] ap_return_1;
reg[18:0] ap_return_2;
reg[18:0] ap_return_3;
reg[18:0] ap_return_4;
reg[18:0] ap_return_5;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_1764_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] outidx_59_address0;
wire   [1:0] outidx_59_q0;
wire   [7:0] w11_address0;
wire   [9:0] w11_q0;
reg   [0:0] do_init_reg_274;
reg   [7:0] w_index21_reg_290;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1072_reg_304;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1073_reg_318;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1074_reg_332;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1075_reg_346;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1076_reg_360;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1077_reg_374;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1078_reg_388;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1079_reg_402;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1080_reg_416;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1081_reg_430;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1082_reg_444;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1083_reg_458;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1084_reg_472;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1085_reg_486;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1086_reg_500;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1087_reg_514;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1088_reg_528;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1089_reg_542;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1090_reg_556;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1091_reg_570;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1092_reg_584;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1093_reg_598;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1094_reg_612;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1095_reg_626;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1096_reg_640;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1097_reg_654;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1098_reg_668;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1099_reg_682;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1100_reg_696;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1101_reg_710;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1102_reg_724;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1103_reg_738;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1104_reg_752;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1105_reg_766;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1106_reg_780;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_221_reg_794;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_222_reg_808;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_223_reg_822;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_224_reg_836;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_225_reg_850;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_226_reg_864;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_227_reg_878;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_228_reg_892;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_229_reg_906;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_230_reg_920;
reg   [31:0] in_index22_reg_934;
reg   [18:0] acc19_reg_948;
reg   [18:0] acc_3417_reg_962;
reg   [18:0] acc_3516_reg_976;
reg   [18:0] acc_3613_reg_990;
reg   [18:0] acc_3712_reg_1004;
reg   [18:0] acc_3810_reg_1018;
wire   [7:0] w_index_fu_1758_p2;
reg   [7:0] w_index_reg_2509;
reg   [0:0] icmp_ln135_reg_2514;
wire   [18:0] acc_32_fu_2082_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [18:0] acc_31_fu_2090_p3;
wire   [18:0] acc_fu_2098_p3;
wire   [18:0] acc_35_fu_2164_p3;
wire   [18:0] acc_34_fu_2178_p3;
wire   [18:0] acc_33_fu_2186_p3;
wire   [31:0] in_index_fu_2206_p3;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_278_p6;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_w_index21_phi_fu_294_p6;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1036_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1048_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1060_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1072_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1084_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1096_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1108_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1120_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1132_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1144_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1156_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1168_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1180_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1192_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1204_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1216_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1228_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1240_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1252_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1264_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1276_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1288_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1300_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1312_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1324_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1336_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1348_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1360_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1372_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1384_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1396_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1408_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1420_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1432_p4;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1444_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1456_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1468_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1480_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1492_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1504_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1516_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1528_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1540_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1552_p4;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1564_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560;
wire   [63:0] zext_ln135_fu_1752_p1;
reg    outidx_59_ce0_local;
reg    w11_ce0_local;
wire   [5:0] a_fu_1774_p91;
wire   [5:0] a_fu_1774_p92;
wire   [5:0] a_fu_1774_p93;
wire  signed [5:0] w_fu_1962_p1;
wire   [18:0] tmp_i_fu_1978_p7;
wire  signed [18:0] tmp_i_fu_1978_p9;
wire  signed [19:0] grp_fu_2254_p3;
wire   [0:0] icmp_ln144_4_fu_2008_p2;
wire   [0:0] icmp_ln144_5_fu_2014_p2;
wire   [0:0] or_ln144_fu_2019_p2;
wire   [0:0] icmp_ln144_fu_2002_p2;
wire   [0:0] or_ln144_2_fu_2025_p2;
wire  signed [3:0] tmp_fu_2042_p4;
wire   [18:0] tmp_i_71_fu_2056_p7;
wire   [0:0] or_ln144_3_fu_2076_p2;
wire   [18:0] acc_36_fu_2031_p3;
wire   [18:0] acc_37_fu_2039_p1;
wire  signed [18:0] tmp_i_71_fu_2056_p9;
wire  signed [19:0] grp_fu_2264_p3;
wire   [0:0] icmp_ln144_6_fu_2110_p2;
wire   [0:0] xor_ln144_fu_2115_p2;
wire   [0:0] or_ln144_4_fu_2121_p2;
wire   [0:0] or_ln144_5_fu_2127_p2;
wire   [0:0] and_ln144_fu_2141_p2;
wire   [0:0] icmp_ln144_7_fu_2158_p2;
wire   [18:0] acc_40_fu_2155_p1;
wire   [18:0] acc_39_fu_2133_p3;
wire   [0:0] or_ln144_6_fu_2172_p2;
wire   [18:0] acc_38_fu_2147_p3;
wire   [31:0] in_index_4_fu_2194_p2;
wire   [0:0] icmp_ln154_fu_2200_p2;
wire   [5:0] grp_fu_2254_p1;
wire   [5:0] grp_fu_2264_p0;
reg   [18:0] ap_return_0_preg;
reg   [18:0] ap_return_1_preg;
reg   [18:0] ap_return_2_preg;
reg   [18:0] ap_return_3_preg;
reg   [18:0] ap_return_4_preg;
reg   [18:0] ap_return_5_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] grp_fu_2254_p10;
wire   [9:0] grp_fu_2264_p00;
reg    ap_condition_434;
reg    ap_condition_37;
wire   [5:0] a_fu_1774_p1;
wire   [5:0] a_fu_1774_p3;
wire   [5:0] a_fu_1774_p5;
wire   [5:0] a_fu_1774_p7;
wire   [5:0] a_fu_1774_p9;
wire   [5:0] a_fu_1774_p11;
wire   [5:0] a_fu_1774_p13;
wire   [5:0] a_fu_1774_p15;
wire   [5:0] a_fu_1774_p17;
wire   [5:0] a_fu_1774_p19;
wire   [5:0] a_fu_1774_p21;
wire   [5:0] a_fu_1774_p23;
wire   [5:0] a_fu_1774_p25;
wire   [5:0] a_fu_1774_p27;
wire   [5:0] a_fu_1774_p29;
wire   [5:0] a_fu_1774_p31;
wire   [5:0] a_fu_1774_p33;
wire   [5:0] a_fu_1774_p35;
wire   [5:0] a_fu_1774_p37;
wire   [5:0] a_fu_1774_p39;
wire   [5:0] a_fu_1774_p41;
wire   [5:0] a_fu_1774_p43;
wire   [5:0] a_fu_1774_p45;
wire   [5:0] a_fu_1774_p47;
wire   [5:0] a_fu_1774_p49;
wire   [5:0] a_fu_1774_p51;
wire   [5:0] a_fu_1774_p53;
wire   [5:0] a_fu_1774_p55;
wire   [5:0] a_fu_1774_p57;
wire   [5:0] a_fu_1774_p59;
wire   [5:0] a_fu_1774_p61;
wire   [5:0] a_fu_1774_p63;
wire  signed [5:0] a_fu_1774_p65;
wire  signed [5:0] a_fu_1774_p67;
wire  signed [5:0] a_fu_1774_p69;
wire  signed [5:0] a_fu_1774_p71;
wire  signed [5:0] a_fu_1774_p73;
wire  signed [5:0] a_fu_1774_p75;
wire  signed [5:0] a_fu_1774_p77;
wire  signed [5:0] a_fu_1774_p79;
wire  signed [5:0] a_fu_1774_p81;
wire  signed [5:0] a_fu_1774_p83;
wire  signed [5:0] a_fu_1774_p85;
wire  signed [5:0] a_fu_1774_p87;
wire  signed [5:0] a_fu_1774_p89;
wire   [1:0] tmp_i_fu_1978_p1;
wire   [1:0] tmp_i_fu_1978_p3;
wire  signed [1:0] tmp_i_fu_1978_p5;
wire   [1:0] tmp_i_71_fu_2056_p1;
wire   [1:0] tmp_i_71_fu_2056_p3;
wire  signed [1:0] tmp_i_71_fu_2056_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 19'd0;
#0 ap_return_1_preg = 19'd0;
#0 ap_return_2_preg = 19'd0;
#0 ap_return_3_preg = 19'd0;
#0 ap_return_4_preg = 19'd0;
#0 ap_return_5_preg = 19'd0;
end

myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config11_mult_s_outidx_59_ROShg #(
    .DataWidth( 2 ),
    .AddressRange( 135 ),
    .AddressWidth( 8 ))
outidx_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_59_address0),
    .ce0(outidx_59_ce0_local),
    .q0(outidx_59_q0)
);

myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config11_mult_s_w11_ROM_NP_BThq #(
    .DataWidth( 10 ),
    .AddressRange( 135 ),
    .AddressWidth( 8 ))
w11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w11_address0),
    .ce0(w11_ce0_local),
    .q0(w11_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_91_6_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 6 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 6 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 6 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 6 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 6 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 6 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 6 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 6 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 6 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 6 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 6 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 6 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 6 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 6 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 6 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 6 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 6 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 6 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 6 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 6 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 6 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 6 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 6 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 6 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 6 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 6 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 6 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 6 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 6 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 6 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 6 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 6 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 6 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 6 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 6 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 6 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 6 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 6 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 6 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 6 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 6 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
sparsemux_91_6_6_1_1_U459(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1564_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1552_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1540_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1528_p4),
    .din4(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1516_p4),
    .din5(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1504_p4),
    .din6(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1492_p4),
    .din7(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1480_p4),
    .din8(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1468_p4),
    .din9(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1456_p4),
    .din10(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1444_p4),
    .din11(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1432_p4),
    .din12(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1420_p4),
    .din13(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1408_p4),
    .din14(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1396_p4),
    .din15(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1384_p4),
    .din16(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1372_p4),
    .din17(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1360_p4),
    .din18(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1348_p4),
    .din19(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1336_p4),
    .din20(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1324_p4),
    .din21(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1312_p4),
    .din22(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1300_p4),
    .din23(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1288_p4),
    .din24(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1276_p4),
    .din25(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1264_p4),
    .din26(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1252_p4),
    .din27(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1240_p4),
    .din28(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1228_p4),
    .din29(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1216_p4),
    .din30(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1204_p4),
    .din31(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1192_p4),
    .din32(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1180_p4),
    .din33(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1168_p4),
    .din34(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1156_p4),
    .din35(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1144_p4),
    .din36(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1132_p4),
    .din37(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1120_p4),
    .din38(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1108_p4),
    .din39(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1096_p4),
    .din40(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1084_p4),
    .din41(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1072_p4),
    .din42(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1060_p4),
    .din43(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1048_p4),
    .din44(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1036_p4),
    .def(a_fu_1774_p91),
    .sel(a_fu_1774_p92),
    .dout(a_fu_1774_p93)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 19 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 19 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 19 ),
    .def_WIDTH( 19 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 19 ))
sparsemux_7_2_19_1_1_U460(
    .din0(acc19_reg_948),
    .din1(acc_3417_reg_962),
    .din2(acc_3516_reg_976),
    .def(tmp_i_fu_1978_p7),
    .sel(outidx_59_q0),
    .dout(tmp_i_fu_1978_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 19 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 19 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 19 ),
    .def_WIDTH( 19 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 19 ))
sparsemux_7_2_19_1_1_U461(
    .din0(acc_3613_reg_990),
    .din1(acc_3712_reg_1004),
    .din2(acc_3810_reg_1018),
    .def(tmp_i_71_fu_2056_p7),
    .sel(outidx_59_q0),
    .dout(tmp_i_71_fu_2056_p9)
);

myproject_mac_muladd_6s_6ns_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_6s_6ns_19s_20_1_1_U462(
    .din0(w_fu_1962_p1),
    .din1(grp_fu_2254_p1),
    .din2(tmp_i_fu_1978_p9),
    .dout(grp_fu_2254_p3)
);

myproject_mac_muladd_6ns_4s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_6ns_4s_19s_20_1_1_U463(
    .din0(grp_fu_2264_p0),
    .din1(tmp_fu_2042_p4),
    .din2(tmp_i_71_fu_2056_p9),
    .dout(grp_fu_2264_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= acc_fu_2098_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= acc_31_fu_2090_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= acc_32_fu_2082_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= acc_33_fu_2186_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= acc_34_fu_2178_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= acc_35_fu_2164_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc19_reg_948 <= acc_fu_2098_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc19_reg_948 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3417_reg_962 <= acc_31_fu_2090_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc_3417_reg_962 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3516_reg_976 <= acc_32_fu_2082_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc_3516_reg_976 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3613_reg_990 <= acc_33_fu_2186_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc_3613_reg_990 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3712_reg_1004 <= acc_34_fu_2178_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc_3712_reg_1004 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3810_reg_1018 <= acc_35_fu_2164_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        acc_3810_reg_1018 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_278_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_274 <= 1'd0;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_274 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index22_reg_934 <= in_index_fu_2206_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_index22_reg_934 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index21_reg_290 <= w_index_reg_2509;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_index21_reg_290 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_2514 <= icmp_ln135_fu_1764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1072_reg_304 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1036_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1073_reg_318 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1048_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1074_reg_332 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1060_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1075_reg_346 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1072_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1076_reg_360 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1084_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1077_reg_374 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1096_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1078_reg_388 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1108_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1079_reg_402 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1120_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1080_reg_416 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1132_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1081_reg_430 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1144_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1082_reg_444 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1156_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1083_reg_458 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1168_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1084_reg_472 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1180_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1085_reg_486 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1192_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1086_reg_500 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1204_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1087_reg_514 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1216_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1088_reg_528 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1228_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1089_reg_542 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1240_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1090_reg_556 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1252_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1091_reg_570 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1264_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1092_reg_584 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1276_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1093_reg_598 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1288_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1094_reg_612 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1300_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1095_reg_626 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1312_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1096_reg_640 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1324_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1097_reg_654 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1336_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1098_reg_668 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1348_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1099_reg_682 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1360_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1100_reg_696 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1372_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1101_reg_710 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1384_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1102_reg_724 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1396_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1103_reg_738 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1408_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1104_reg_752 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1420_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1105_reg_766 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1432_p4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1106_reg_780 <= ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1444_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_221_reg_794 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1456_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_222_reg_808 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1468_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_223_reg_822 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1480_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_224_reg_836 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1492_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_225_reg_850 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1504_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_226_reg_864 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1516_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_227_reg_878 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1528_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_228_reg_892 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1540_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_229_reg_906 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1552_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_230_reg_920 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1564_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2509 <= w_index_fu_1758_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_434)) begin
        if ((icmp_ln135_reg_2514 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_278_p6 = 1'd1;
        end else if ((icmp_ln135_reg_2514 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_278_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_278_p6 = do_init_reg_274;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_278_p6 = do_init_reg_274;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1036_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1072_reg_304;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1036_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1048_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1073_reg_318;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1048_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1060_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1074_reg_332;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1060_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1072_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1075_reg_346;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1072_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1084_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1076_reg_360;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1084_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1096_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1077_reg_374;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1096_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1108_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1078_reg_388;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1108_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1120_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1079_reg_402;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1120_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1132_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1080_reg_416;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1132_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1144_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1081_reg_430;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1144_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1156_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1082_reg_444;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1156_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1168_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1083_reg_458;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1168_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1180_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1084_reg_472;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1180_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1192_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1085_reg_486;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1192_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1204_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1086_reg_500;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1204_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1216_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1087_reg_514;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1216_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1228_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1088_reg_528;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1228_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1240_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1089_reg_542;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1240_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1252_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1090_reg_556;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1252_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1264_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1091_reg_570;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1264_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1276_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1092_reg_584;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1276_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1288_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1093_reg_598;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1288_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1300_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1094_reg_612;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1300_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1312_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1095_reg_626;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1312_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1324_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1096_reg_640;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1324_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1336_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1097_reg_654;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1336_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1348_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1098_reg_668;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1348_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1360_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1099_reg_682;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1360_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1372_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1100_reg_696;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1372_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1384_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1101_reg_710;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1384_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1396_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1102_reg_724;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1396_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1408_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1103_reg_738;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1408_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1420_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1104_reg_752;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1420_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1432_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1105_reg_766;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1432_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1444_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1106_reg_780;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1444_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1456_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_221_reg_794;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1456_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1468_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_222_reg_808;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1468_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1480_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_223_reg_822;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1480_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1492_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_224_reg_836;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1492_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1504_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_225_reg_850;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1504_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1516_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_226_reg_864;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1516_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1528_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_227_reg_878;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1528_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1540_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_228_reg_892;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1540_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1552_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_229_reg_906;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1552_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548;
    end
end

always @ (*) begin
    if ((do_init_reg_274 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1564_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_230_reg_920;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1564_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_434)) begin
        if ((icmp_ln135_reg_2514 == 1'd1)) begin
            ap_phi_mux_w_index21_phi_fu_294_p6 = 8'd0;
        end else if ((icmp_ln135_reg_2514 == 1'd0)) begin
            ap_phi_mux_w_index21_phi_fu_294_p6 = w_index_reg_2509;
        end else begin
            ap_phi_mux_w_index21_phi_fu_294_p6 = w_index21_reg_290;
        end
    end else begin
        ap_phi_mux_w_index21_phi_fu_294_p6 = w_index21_reg_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln135_fu_1764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = acc_fu_2098_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = acc_31_fu_2090_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = acc_32_fu_2082_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = acc_33_fu_2186_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = acc_34_fu_2178_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln135_reg_2514 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = acc_35_fu_2164_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_59_ce0_local = 1'b1;
    end else begin
        outidx_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w11_ce0_local = 1'b1;
    end else begin
        w11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1774_p91 = 'bx;

assign a_fu_1774_p92 = in_index22_reg_934[5:0];

assign acc_31_fu_2090_p3 = ((icmp_ln144_4_fu_2008_p2[0:0] == 1'b1) ? acc_37_fu_2039_p1 : acc_3417_reg_962);

assign acc_32_fu_2082_p3 = ((or_ln144_3_fu_2076_p2[0:0] == 1'b1) ? acc_36_fu_2031_p3 : acc_37_fu_2039_p1);

assign acc_33_fu_2186_p3 = ((icmp_ln144_fu_2002_p2[0:0] == 1'b1) ? acc_40_fu_2155_p1 : acc_3613_reg_990);

assign acc_34_fu_2178_p3 = ((or_ln144_6_fu_2172_p2[0:0] == 1'b1) ? acc_38_fu_2147_p3 : acc_40_fu_2155_p1);

assign acc_35_fu_2164_p3 = ((icmp_ln144_7_fu_2158_p2[0:0] == 1'b1) ? acc_40_fu_2155_p1 : acc_39_fu_2133_p3);

assign acc_36_fu_2031_p3 = ((or_ln144_2_fu_2025_p2[0:0] == 1'b1) ? acc_3516_reg_976 : 19'd0);

assign acc_37_fu_2039_p1 = grp_fu_2254_p3[18:0];

assign acc_38_fu_2147_p3 = ((and_ln144_fu_2141_p2[0:0] == 1'b1) ? 19'd0 : acc_3712_reg_1004);

assign acc_39_fu_2133_p3 = ((or_ln144_5_fu_2127_p2[0:0] == 1'b1) ? acc_3810_reg_1018 : 19'd0);

assign acc_40_fu_2155_p1 = grp_fu_2264_p3[18:0];

assign acc_fu_2098_p3 = ((icmp_ln144_fu_2002_p2[0:0] == 1'b1) ? acc_37_fu_2039_p1 : acc19_reg_948);

assign and_ln144_fu_2141_p2 = (icmp_ln144_6_fu_2110_p2 & icmp_ln144_4_fu_2008_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_434 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1032 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1044 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1056 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1068 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1080 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1092 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1104 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1116 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1128 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1140 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1152 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1164 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1176 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1188 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1200 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1212 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1224 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1236 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1248 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1260 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1272 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1284 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1296 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1308 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1320 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1332 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1344 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1356 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1368 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1380 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1392 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1404 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1416 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1428 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1440 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1452 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1464 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1476 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1488 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1500 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1512 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1524 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1536 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1548 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1560 = 'bx;

assign grp_fu_2254_p1 = grp_fu_2254_p10;

assign grp_fu_2254_p10 = a_fu_1774_p93;

assign grp_fu_2264_p0 = grp_fu_2264_p00;

assign grp_fu_2264_p00 = a_fu_1774_p93;

assign icmp_ln135_fu_1764_p2 = ((ap_phi_mux_w_index21_phi_fu_294_p6 == 8'd134) ? 1'b1 : 1'b0);

assign icmp_ln144_4_fu_2008_p2 = ((outidx_59_q0 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln144_5_fu_2014_p2 = ((grp_fu_2254_p3 != 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln144_6_fu_2110_p2 = ((grp_fu_2264_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln144_7_fu_2158_p2 = ((outidx_59_q0 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_2002_p2 = ((outidx_59_q0 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_2200_p2 = (($signed(in_index_4_fu_2194_p2) > $signed(32'd44)) ? 1'b1 : 1'b0);

assign in_index_4_fu_2194_p2 = (in_index22_reg_934 + 32'd1);

assign in_index_fu_2206_p3 = ((icmp_ln154_fu_2200_p2[0:0] == 1'b1) ? 32'd0 : in_index_4_fu_2194_p2);

assign or_ln144_2_fu_2025_p2 = (or_ln144_fu_2019_p2 | icmp_ln144_fu_2002_p2);

assign or_ln144_3_fu_2076_p2 = (icmp_ln144_fu_2002_p2 | icmp_ln144_4_fu_2008_p2);

assign or_ln144_4_fu_2121_p2 = (xor_ln144_fu_2115_p2 | icmp_ln144_fu_2002_p2);

assign or_ln144_5_fu_2127_p2 = (or_ln144_4_fu_2121_p2 | icmp_ln144_4_fu_2008_p2);

assign or_ln144_6_fu_2172_p2 = (icmp_ln144_fu_2002_p2 | icmp_ln144_7_fu_2158_p2);

assign or_ln144_fu_2019_p2 = (icmp_ln144_5_fu_2014_p2 | icmp_ln144_4_fu_2008_p2);

assign outidx_59_address0 = zext_ln135_fu_1752_p1;

assign tmp_fu_2042_p4 = {{w11_q0[9:6]}};

assign tmp_i_71_fu_2056_p7 = 'bx;

assign tmp_i_fu_1978_p7 = 'bx;

assign w11_address0 = zext_ln135_fu_1752_p1;

assign w_fu_1962_p1 = w11_q0[5:0];

assign w_index_fu_1758_p2 = (ap_phi_mux_w_index21_phi_fu_294_p6 + 8'd1);

assign xor_ln144_fu_2115_p2 = (icmp_ln144_6_fu_2110_p2 ^ 1'd1);

assign zext_ln135_fu_1752_p1 = ap_phi_mux_w_index21_phi_fu_294_p6;

endmodule //myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config11_mult_s
