// Seed: 449999436
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6
);
  parameter id_8 = 1;
  logic [1 : 1 'b0] id_9;
  assign id_1 = id_9;
  wire id_10;
  ;
  assign id_9 = $clog2(53);
  ;
  wire id_11;
  wire id_12;
  assign id_9 = -1'd0 && (id_9);
endmodule
module module_1 #(
    parameter id_0 = 32'd68,
    parameter id_1 = 32'd93,
    parameter id_3 = 32'd18,
    parameter id_4 = 32'd5
) (
    input wor _id_0,
    input tri0 _id_1,
    output uwire id_2,
    input tri _id_3,
    input tri0 _id_4,
    input wand id_5,
    output tri0 id_6,
    output wand id_7,
    output supply0 id_8
);
  wire id_10;
  wire [{  -1  ,  id_0  } : id_3] id_11;
  wire id_12;
  wire id_13;
  logic [id_4 : id_1] id_14;
  logic id_15;
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_17;
endmodule
