{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601866495419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601866495420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 10:54:55 2020 " "Processing started: Mon Oct 05 10:54:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601866495420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601866495420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nco_da -c nco_da " "Command: quartus_map --read_settings_files=on --write_settings_files=off nco_da -c nco_da" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601866495420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601866496226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/nco_da/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/nco_da/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco_da/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866496312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866496312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866496315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866496315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_st " "Found entity 1: nco_st" {  } { { "ipcore/nco_st.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866496320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866496320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "ipcore/nco.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866496323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866496323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/add.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "ipcore/add.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866496326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866496326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid top.v(35) " "Verilog HDL Implicit Net warning at top.v(35): created implicit net for \"out_valid\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco_da/rtl/top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866496346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601866498640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/top.v" "u_pll" { Text "F:/Code/FPGA_project/nco_da/rtl/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866498897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866499395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499409 ""}  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866499409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Code/FPGA_project/nco_da/par/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866499603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866499603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:u_nco " "Elaborating entity \"nco\" for hierarchy \"nco:u_nco\"" {  } { { "../rtl/top.v" "u_nco" { Text "F:/Code/FPGA_project/nco_da/rtl/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_st nco:u_nco\|nco_st:nco_st_inst " "Elaborating entity \"nco_st\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\"" {  } { { "ipcore/nco.v" "nco_st_inst" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "cord_init.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866499825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866499825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init nco:u_nco\|nco_st:nco_st_inst\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cord_init:ci\"" {  } { { "ipcore/nco_st.v" "ci" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866499906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866499906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs nco:u_nco\|nco_st:nco_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cord_fs:cfs\"" {  } { { "ipcore/nco_st.v" "cfs" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866499947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866499947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel nco:u_nco\|nco_st:nco_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cord_seg_sel:css\"" {  } { { "ipcore/nco_st.v" "css" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866499955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866499995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866499995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "ipcore/nco_st.v" "ux000" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866500066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500067 ""}  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866500067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15i " "Found entity 1: add_sub_15i" {  } { { "db/add_sub_15i.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_15i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15i nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated " "Elaborating entity \"add_sub_15i\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g nco:u_nco\|nco_st:nco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx_g:ux001\"" {  } { { "ipcore/nco_st.v" "ux001" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\"" {  } { { "ipcore/nco_st.v" "ux002" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866500275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500275 ""}  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866500275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qth " "Found entity 1: add_sub_qth" {  } { { "db/add_sub_qth.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_qth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qth nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_qth:auto_generated " "Elaborating entity \"add_sub_qth\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_qth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "asj_nco_aprid_dxx.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_aprid_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx nco:u_nco\|nco_st:nco_st_inst\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_aprid_dxx:ux0219\"" {  } { { "ipcore/nco_st.v" "ux0219" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "ipcore/nco_st.v" "u3" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866500464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500464 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866500464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_trg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_trg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_trg " "Found entity 1: add_sub_trg" {  } { { "db/add_sub_trg.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_trg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_trg nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_trg:auto_generated " "Elaborating entity \"add_sub_trg\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_trg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "ipcore/nco_st.v" "u4" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "cordic_sxor_1p_lpm.v" "u0" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866500625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500625 ""}  } { { "cordic_sxor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866500625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_srg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_srg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_srg " "Found entity 1: add_sub_srg" {  } { { "db/add_sub_srg.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_srg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_srg nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_srg:auto_generated " "Elaborating entity \"add_sub_srg\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_srg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "ipcore/nco_st.v" "u5" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866500772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500772 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866500772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_98h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_98h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_98h " "Found entity 1: add_sub_98h" {  } { { "db/add_sub_98h.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_98h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866500851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866500851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_98h nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_98h:auto_generated " "Elaborating entity \"add_sub_98h\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_98h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "ipcore/nco_st.v" "u6" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "ipcore/nco_st.v" "u7" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "ipcore/nco_st.v" "u8" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "ipcore/nco_st.v" "u9" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "ipcore/nco_st.v" "u10" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "ipcore/nco_st.v" "u11" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "ipcore/nco_st.v" "u12" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "ipcore/nco_st.v" "u13" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "ipcore/nco_st.v" "u14" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "ipcore/nco_st.v" "u15" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "ipcore/nco_st.v" "u16" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "ipcore/nco_st.v" "u17" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "ipcore/nco_st.v" "u18" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866500994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "ipcore/nco_st.v" "u19" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "ipcore/nco_st.v" "u20" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "ipcore/nco_st.v" "u21" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "ipcore/nco_st.v" "u22" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "ipcore/nco_st.v" "u23" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "ipcore/nco_st.v" "u24" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "ipcore/nco_st.v" "u25" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "ipcore/nco_st.v" "u26" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "ipcore/nco_st.v" "u27" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "ipcore/nco_st.v" "u28" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "ipcore/nco_st.v" "u29" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u30\"" {  } { { "ipcore/nco_st.v" "u30" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u31\"" {  } { { "ipcore/nco_st.v" "u31" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u32\"" {  } { { "ipcore/nco_st.v" "u32" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u33\"" {  } { { "ipcore/nco_st.v" "u33" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u34\"" {  } { { "ipcore/nco_st.v" "u34" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u35\"" {  } { { "ipcore/nco_st.v" "u35" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u36 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u36\"" {  } { { "ipcore/nco_st.v" "u36" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u37 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u37\"" {  } { { "ipcore/nco_st.v" "u37" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u38 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u38\"" {  } { { "ipcore/nco_st.v" "u38" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u39 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u39\"" {  } { { "ipcore/nco_st.v" "u39" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u40 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u40\"" {  } { { "ipcore/nco_st.v" "u40" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u41 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u41\"" {  } { { "ipcore/nco_st.v" "u41" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u42 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_zxor_1p_lpm:u42\"" {  } { { "ipcore/nco_st.v" "u42" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u43 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_sxor_1p_lpm:u43\"" {  } { { "ipcore/nco_st.v" "u43" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u44 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cordic_axor_1p_lpm:u44\"" {  } { { "ipcore/nco_st.v" "u44" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c nco:u_nco\|nco_st:nco_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|cord_2c:cordinv\"" {  } { { "ipcore/nco_st.v" "cordinv" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd nco:u_nco\|nco_st:nco_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_crd:ux005\"" {  } { { "ipcore/nco_st.v" "ux005" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg nco:u_nco\|nco_st:nco_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|dop_reg:dop\"" {  } { { "ipcore/nco_st.v" "dop" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "ipcore/nco_st.v" "ux710isdr" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866501656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501656 ""}  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866501656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qri " "Found entity 1: cntr_qri" {  } { { "db/cntr_qri.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_qri.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qri nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_qri:auto_generated " "Elaborating entity \"cntr_qri\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_qri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:u_add " "Elaborating entity \"add\" for hierarchy \"add:u_add\"" {  } { { "../rtl/top.v" "u_add" { Text "F:/Code/FPGA_project/nco_da/rtl/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add:u_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add:u_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ipcore/add.v" "LPM_ADD_SUB_component" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/add.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add:u_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add:u_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ipcore/add.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/add.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add:u_add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add:u_add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501793 ""}  } { { "ipcore/add.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/add.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866501793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tmh " "Found entity 1: add_sub_tmh" {  } { { "db/add_sub_tmh.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/add_sub_tmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866501869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866501869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tmh add:u_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmh:auto_generated " "Elaborating entity \"add_sub_tmh\" for hierarchy \"add:u_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866501869 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 21 22 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "ipcore/nco_st.v" "ux0219" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1601866502122 "|top|nco:u_nco|nco_st:nco_st_inst|asj_nco_aprid_dxx:ux0219"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6124 " "Found entity 1: altsyncram_6124" {  } { { "db/altsyncram_6124.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/altsyncram_6124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866503825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866503825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866504991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866504991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866505094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866505094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866505256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866505256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866505347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866505347 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866505490 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33 " "Parameter TAP_DISTANCE set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866507947 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1601866507947 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866507947 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1601866507947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866508034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33 " "Parameter \"TAP_DISTANCE\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866508034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dkm " "Found entity 1: shift_taps_dkm" {  } { { "db/shift_taps_dkm.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/shift_taps_dkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1b1 " "Found entity 1: altsyncram_u1b1" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/altsyncram_u1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_gah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866508416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601866508416 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601866508416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ckm " "Found entity 1: shift_taps_ckm" {  } { { "db/shift_taps_ckm.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/shift_taps_ckm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1b1 " "Found entity 1: altsyncram_m1b1" {  } { { "db/altsyncram_m1b1.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/altsyncram_m1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601866508730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601866508730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601866509565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_dkm.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/shift_taps_dkm.tdf" 38 2 0 } } { "asj_dxx_g.v" "" { Text "F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx_g.v" 35 -1 0 } } { "db/shift_taps_ckm.tdf" "" { Text "F:/Code/FPGA_project/nco_da/par/db/shift_taps_ckm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601866509733 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601866509734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866510210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1601866511009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601866511269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601866511269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601866511336 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601866511336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866511473 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 89 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1601866513062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601866513182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601866513182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2987 " "Implemented 2987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601866514414 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601866514414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2904 " "Implemented 2904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601866514414 ""} { "Info" "ICUT_CUT_TM_RAMS" "59 " "Implemented 59 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601866514414 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1601866514414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601866514414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601866514473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 10:55:14 2020 " "Processing ended: Mon Oct 05 10:55:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601866514473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601866514473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601866514473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601866514473 ""}
