$date
	Thu Jun 22 14:52:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_2b_tb $end
$var reg 1 ! clk $end
$var reg 1 " test_rst $end
$var reg 1 # test_up $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # up $end
$var reg 2 $ curr_numero [1:0] $end
$var reg 1 % enable_up $end
$var reg 2 & next_numero [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
bx $
x#
1"
0!
$end
#50000
b0 &
b0 $
1!
#100000
0!
0"
#150000
1!
#200000
b1 &
0!
1#
#250000
b10 &
0%
b1 $
1!
#300000
0!
#350000
1!
#400000
0!
#450000
1!
#500000
0!
#550000
1!
#600000
0!
#650000
1!
#700000
0!
1"
#750000
b1 &
b0 $
1!
#800000
0!
0"
#850000
1!
#900000
b0 &
0!
0#
#950000
1%
1!
#1000000
b1 &
0!
1#
#1050000
b10 &
0%
b1 $
1!
#1100000
b1 &
0!
0#
#1150000
1%
1!
#1200000
b10 &
0!
1#
#1250000
b11 &
0%
b10 $
1!
#1300000
b10 &
0!
0#
#1350000
1%
1!
#1400000
b11 &
0!
1#
#1450000
b0 &
0%
b11 $
1!
#1500000
b11 &
0!
0#
#1550000
1%
1!
#1600000
b0 &
0!
1#
#1650000
b1 &
0%
b0 $
1!
#1700000
b0 &
0!
0#
#1750000
1%
1!
#1800000
b1 &
0!
1#
#1850000
b10 &
0%
b1 $
1!
#1900000
b1 &
0!
0#
#1950000
1%
1!
#2000000
b10 &
0!
1#
#2050000
b11 &
0%
b10 $
1!
#2100000
b10 &
0!
0#
#2150000
1%
1!
#2200000
0!
#2250000
1!
#2300000
0!
#2350000
1!
#2400000
0!
#2450000
1!
#2500000
0!
#2550000
1!
#2600000
0!
#2650000
1!
#2700000
0!
#2750000
1!
#2800000
0!
#2850000
1!
#2900000
0!
#2950000
1!
#3000000
0!
#3050000
1!
#3100000
0!
#3150000
1!
#3200000
0!
#3250000
1!
#3300000
0!
#3350000
1!
#3400000
0!
#3450000
1!
#3500000
0!
#3550000
1!
#3600000
0!
#3650000
1!
#3700000
0!
#3750000
1!
#3800000
0!
#3850000
1!
#3900000
0!
#3950000
1!
#4000000
0!
#4050000
1!
#4100000
0!
