$date
	Tue Jan 16 16:37:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder $end
$scope module dut $end
$var wire 1 ! en $end
$var wire 5 " in [4:0] $end
$var wire 32 # out [31:0] $end
$var wire 4 $ dec [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
b0 "
1!
$end
#20
b10 #
b1 "
#40
b100 #
b10 "
#60
b1000 #
b11 "
#80
b10000 #
b100 "
#100
b100000 #
b101 "
#120
b1000000 #
b110 "
#140
b10000000 #
b111 "
#160
b10 $
b100000000 #
b1000 "
#180
b1000000000 #
b1001 "
#200
b10000000000 #
b1010 "
#220
b100000000000 #
b1011 "
#240
b1000000000000 #
b1100 "
#260
b10000000000000 #
b1101 "
#280
b100000000000000 #
b1110 "
#300
b1000000000000000 #
b1111 "
#320
b100 $
b10000000000000000 #
b10000 "
#340
b100000000000000000 #
b10001 "
#360
b1000000000000000000 #
b10010 "
#380
b10000000000000000000 #
b10011 "
#400
b100000000000000000000 #
b10100 "
#420
b1000000000000000000000 #
b10101 "
#440
b10000000000000000000000 #
b10110 "
#460
b100000000000000000000000 #
b10111 "
#480
b1000 $
b1000000000000000000000000 #
b11000 "
#500
b10000000000000000000000000 #
b11001 "
#520
b100000000000000000000000000 #
b11010 "
#540
b1000000000000000000000000000 #
b11011 "
#560
b10000000000000000000000000000 #
b11100 "
#580
b100000000000000000000000000000 #
b11101 "
#600
b1000000000000000000000000000000 #
b11110 "
#620
b10000000000000000000000000000000 #
b11111 "
#640
