// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="windex_windex,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.744000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=366,HLS_SYN_LUT=604,HLS_VERSION=2021_2}" *)

module windex (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        pout8_TDATA,
        pout8_TVALID,
        pout8_TREADY,
        pout8_TKEEP,
        pout8_TSTRB,
        pout8_TLAST,
        word_TDATA,
        word_TVALID,
        word_TREADY,
        word_TKEEP,
        word_TSTRB,
        word_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input  [7:0] pout8_TDATA;
input   pout8_TVALID;
output   pout8_TREADY;
input  [0:0] pout8_TKEEP;
input  [0:0] pout8_TSTRB;
input  [0:0] pout8_TLAST;
output  [7:0] word_TDATA;
output   word_TVALID;
input   word_TREADY;
output  [0:0] word_TKEEP;
output  [0:0] word_TSTRB;
output  [0:0] word_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire   [31:0] recv;
wire   [31:0] sent;
reg   [6:0] cname_address0;
reg    cname_ce0;
wire   [5:0] cname_q0;
wire   [6:0] add_ln21_1_fu_133_p2;
reg   [6:0] add_ln21_1_reg_160;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] p_vld_fu_109_p1;
wire   [31:0] sub16_fu_144_p2;
reg   [31:0] sub16_reg_169;
wire    ap_CS_fsm_state3;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_done;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_idle;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_ready;
wire   [31:0] grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out_ap_vld;
wire   [6:0] grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_address0;
wire    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_ce0;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_done;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_idle;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_ready;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TREADY;
wire   [7:0] grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TDATA;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID;
wire   [0:0] grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TKEEP;
wire   [0:0] grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TSTRB;
wire   [0:0] grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TLAST;
wire   [6:0] grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_address0;
wire    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_ce0;
reg    grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg;
wire    ap_CS_fsm_state4;
wire   [0:0] empty_nbread_fu_72_p5_0;
wire   [3:0] trunc_ln21_2_fu_121_p1;
wire   [6:0] tmp_cast_fu_125_p3;
wire   [6:0] trunc_ln21_fu_117_p1;
reg   [4:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    regslice_both_word_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state5;
wire    regslice_both_pout8_V_data_V_U_apdone_blk;
wire   [7:0] pout8_TDATA_int_regslice;
wire    pout8_TVALID_int_regslice;
reg    pout8_TREADY_int_regslice;
wire    regslice_both_pout8_V_data_V_U_ack_in;
wire    regslice_both_pout8_V_keep_V_U_apdone_blk;
wire   [0:0] pout8_TKEEP_int_regslice;
wire    regslice_both_pout8_V_keep_V_U_vld_out;
wire    regslice_both_pout8_V_keep_V_U_ack_in;
wire    regslice_both_pout8_V_strb_V_U_apdone_blk;
wire   [0:0] pout8_TSTRB_int_regslice;
wire    regslice_both_pout8_V_strb_V_U_vld_out;
wire    regslice_both_pout8_V_strb_V_U_ack_in;
wire    regslice_both_pout8_V_last_V_U_apdone_blk;
wire   [0:0] pout8_TLAST_int_regslice;
wire    regslice_both_pout8_V_last_V_U_vld_out;
wire    regslice_both_pout8_V_last_V_U_ack_in;
wire    word_TVALID_int_regslice;
wire    word_TREADY_int_regslice;
wire    regslice_both_word_V_data_V_U_vld_out;
wire    regslice_both_word_V_keep_V_U_apdone_blk;
wire    regslice_both_word_V_keep_V_U_ack_in_dummy;
wire    regslice_both_word_V_keep_V_U_vld_out;
wire    regslice_both_word_V_strb_V_U_apdone_blk;
wire    regslice_both_word_V_strb_V_U_ack_in_dummy;
wire    regslice_both_word_V_strb_V_U_vld_out;
wire    regslice_both_word_V_last_V_U_apdone_blk;
wire    regslice_both_word_V_last_V_U_ack_in_dummy;
wire    regslice_both_word_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg = 1'b0;
#0 grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg = 1'b0;
end

windex_cname_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
cname_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cname_address0),
    .ce0(cname_ce0),
    .q0(cname_q0)
);

windex_windex_Pipeline_VITIS_LOOP_21_1 grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start),
    .ap_done(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_done),
    .ap_idle(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_idle),
    .ap_ready(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_ready),
    .add_ln21_1(add_ln21_1_reg_160),
    .len_out(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out),
    .len_out_ap_vld(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out_ap_vld),
    .cname_address0(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_address0),
    .cname_ce0(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_ce0),
    .cname_q0(cname_q0)
);

windex_windex_Pipeline_VITIS_LOOP_24_2 grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start),
    .ap_done(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_done),
    .ap_idle(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_idle),
    .ap_ready(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_ready),
    .word_TREADY(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TREADY),
    .trunc_ln(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out),
    .add_ln21_1(add_ln21_1_reg_160),
    .sub16(sub16_reg_169),
    .word_TDATA(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TDATA),
    .word_TVALID(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID),
    .word_TKEEP(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TKEEP),
    .word_TSTRB(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TSTRB),
    .word_TLAST(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TLAST),
    .cname_address0(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_address0),
    .cname_ce0(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_ce0),
    .cname_q0(cname_q0)
);

windex_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .recv(recv),
    .sent(sent),
    .ap_local_deadlock(ap_local_deadlock)
);

windex_regslice_both #(
    .DataWidth( 8 ))
regslice_both_pout8_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pout8_TDATA),
    .vld_in(pout8_TVALID),
    .ack_in(regslice_both_pout8_V_data_V_U_ack_in),
    .data_out(pout8_TDATA_int_regslice),
    .vld_out(pout8_TVALID_int_regslice),
    .ack_out(pout8_TREADY_int_regslice),
    .apdone_blk(regslice_both_pout8_V_data_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_pout8_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pout8_TKEEP),
    .vld_in(pout8_TVALID),
    .ack_in(regslice_both_pout8_V_keep_V_U_ack_in),
    .data_out(pout8_TKEEP_int_regslice),
    .vld_out(regslice_both_pout8_V_keep_V_U_vld_out),
    .ack_out(pout8_TREADY_int_regslice),
    .apdone_blk(regslice_both_pout8_V_keep_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_pout8_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pout8_TSTRB),
    .vld_in(pout8_TVALID),
    .ack_in(regslice_both_pout8_V_strb_V_U_ack_in),
    .data_out(pout8_TSTRB_int_regslice),
    .vld_out(regslice_both_pout8_V_strb_V_U_vld_out),
    .ack_out(pout8_TREADY_int_regslice),
    .apdone_blk(regslice_both_pout8_V_strb_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_pout8_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pout8_TLAST),
    .vld_in(pout8_TVALID),
    .ack_in(regslice_both_pout8_V_last_V_U_ack_in),
    .data_out(pout8_TLAST_int_regslice),
    .vld_out(regslice_both_pout8_V_last_V_U_vld_out),
    .ack_out(pout8_TREADY_int_regslice),
    .apdone_blk(regslice_both_pout8_V_last_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 8 ))
regslice_both_word_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TDATA),
    .vld_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID),
    .ack_in(word_TREADY_int_regslice),
    .data_out(word_TDATA),
    .vld_out(regslice_both_word_V_data_V_U_vld_out),
    .ack_out(word_TREADY),
    .apdone_blk(regslice_both_word_V_data_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_word_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TKEEP),
    .vld_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID),
    .ack_in(regslice_both_word_V_keep_V_U_ack_in_dummy),
    .data_out(word_TKEEP),
    .vld_out(regslice_both_word_V_keep_V_U_vld_out),
    .ack_out(word_TREADY),
    .apdone_blk(regslice_both_word_V_keep_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_word_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TSTRB),
    .vld_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID),
    .ack_in(regslice_both_word_V_strb_V_U_ack_in_dummy),
    .data_out(word_TSTRB),
    .vld_out(regslice_both_word_V_strb_V_U_vld_out),
    .ack_out(word_TREADY),
    .apdone_blk(regslice_both_word_V_strb_V_U_apdone_blk)
);

windex_regslice_both #(
    .DataWidth( 1 ))
regslice_both_word_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TLAST),
    .vld_in(grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID),
    .ack_in(regslice_both_word_V_last_V_U_ack_in_dummy),
    .data_out(word_TLAST),
    .vld_out(regslice_both_word_V_last_V_U_vld_out),
    .ack_out(word_TREADY),
    .apdone_blk(regslice_both_word_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (p_vld_fu_109_p1 == 1'd1))) begin
            grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_ready == 1'b1)) begin
            grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_ready == 1'b1)) begin
            grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (p_vld_fu_109_p1 == 1'd1))) begin
        add_ln21_1_reg_160 <= add_ln21_1_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sub16_reg_169 <= sub16_fu_144_p2;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

always @ (*) begin
    if ((grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_word_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cname_address0 = grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cname_address0 = grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_address0;
    end else begin
        cname_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cname_ce0 = grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_cname_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cname_ce0 = grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_cname_ce0;
    end else begin
        cname_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((pout8_TVALID_int_regslice == 1'b1) & ((1'b1 == ap_CS_fsm_state1) | ((pout8_TVALID_int_regslice == 1'b1) & ((1'b1 == ap_CS_fsm_state1) | ((pout8_TVALID_int_regslice == 1'b1) & ((1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state1) & (pout8_TVALID_int_regslice == 1'b1))))))))) begin
        pout8_TREADY_int_regslice = 1'b1;
    end else begin
        pout8_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (p_vld_fu_109_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (regslice_both_word_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_1_fu_133_p2 = (tmp_cast_fu_125_p3 + trunc_ln21_fu_117_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_nbread_fu_72_p5_0 = pout8_TVALID_int_regslice;

assign grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start = grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_ap_start_reg;

assign grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start = grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_ap_start_reg;

assign grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TREADY = (word_TREADY_int_regslice & ap_CS_fsm_state4);

assign p_vld_fu_109_p1 = empty_nbread_fu_72_p5_0;

assign pout8_TREADY = regslice_both_pout8_V_data_V_U_ack_in;

assign sub16_fu_144_p2 = ($signed(grp_windex_Pipeline_VITIS_LOOP_21_1_fu_84_len_out) + $signed(32'd4294967295));

assign tmp_cast_fu_125_p3 = {{trunc_ln21_2_fu_121_p1}, {3'd0}};

assign trunc_ln21_2_fu_121_p1 = pout8_TDATA_int_regslice[3:0];

assign trunc_ln21_fu_117_p1 = pout8_TDATA_int_regslice[6:0];

assign word_TVALID = regslice_both_word_V_data_V_U_vld_out;

assign word_TVALID_int_regslice = grp_windex_Pipeline_VITIS_LOOP_24_2_fu_92_word_TVALID;

endmodule //windex
