-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_F5 : STD_LOGIC_VECTOR (7 downto 0) := "11110101";
    constant ap_const_lv8_F3 : STD_LOGIC_VECTOR (7 downto 0) := "11110011";
    constant ap_const_lv8_19 : STD_LOGIC_VECTOR (7 downto 0) := "00011001";
    constant ap_const_lv8_FC : STD_LOGIC_VECTOR (7 downto 0) := "11111100";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln124_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal outidx_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal outidx_3_ce0 : STD_LOGIC;
    signal outidx_3_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal w2_V_ce0 : STD_LOGIC;
    signal w2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal w2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal w2_V_ce1 : STD_LOGIC;
    signal w2_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal do_init_reg_130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ir31_reg_145 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_index32_reg_284 : STD_LOGIC_VECTOR (3 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V30_reg_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_5628_reg_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_5726_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_5824_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_5922_reg_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_6020_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_6118_reg_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_6216_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_do_init_phi_fu_133_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir_fu_575_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ir_reg_1004 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln124_reg_1009 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_1009_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_1013 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_reg_1022 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_8_reg_1028 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_index_fu_667_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_index_reg_1034 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_V_68_fu_753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_67_fu_761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_66_fu_769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_65_fu_783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_72_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_71_fu_862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_70_fu_870_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_69_fu_884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_ir31_phi_fu_148_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_in_index32_phi_fu_288_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V30_phi_fu_410_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_phi_mux_acc_V_5628_phi_fu_424_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_5726_phi_fu_438_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_5824_phi_fu_452_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_5922_phi_fu_466_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_6020_phi_fu_480_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_6118_phi_fu_494_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_6216_phi_fu_508_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln124_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_i_fu_570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_4_fu_560_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_55_fu_564_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_V_fu_587_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1270_fu_619_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1273_9_fu_615_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1270_fu_619_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1270_8_fu_639_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1270_8_fu_639_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_index_2_fu_655_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln141_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_fu_675_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln813_fu_688_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln813_16_fu_692_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1420_fu_695_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln808_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_2_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_1_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_1_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_2_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_V_63_fu_748_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln813_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_V_62_fu_740_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_8_fu_791_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln813_17_fu_804_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln813_18_fu_808_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1420_8_fu_811_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1420_8_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_4_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_3_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_5_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_V_64_fu_849_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln813_1_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_V_fu_841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_178 : BOOLEAN;
    signal ap_condition_191 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mux_94_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_mul_8s_8s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mux_42_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_3_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe_no_ap_cont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    outidx_3_U : component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_3_dEe
    generic map (
        DataWidth => 2,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_3_address0,
        ce0 => outidx_3_ce0,
        q0 => outidx_3_q0);

    w2_V_U : component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 72,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_V_address0,
        ce0 => w2_V_ce0,
        q0 => w2_V_q0,
        address1 => w2_V_address1,
        ce1 => w2_V_ce1,
        q1 => w2_V_q1);

    mux_94_8_1_1_U12 : component myproject_mux_94_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4,
        din3 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4,
        din4 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4,
        din5 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4,
        din6 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4,
        din7 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4,
        din8 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4,
        din9 => ap_phi_mux_in_index32_phi_fu_288_p6,
        dout => a_V_fu_587_p11);

    mul_8s_8s_15_1_1_U13 : component myproject_mul_8s_8s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => w2_V_q1,
        din1 => mul_ln1270_fu_619_p1,
        dout => mul_ln1270_fu_619_p2);

    mul_8s_8s_15_1_1_U14 : component myproject_mul_8s_8s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        din0 => w2_V_q0,
        din1 => mul_ln1270_8_fu_639_p1,
        dout => mul_ln1270_8_fu_639_p2);

    mux_42_8_1_1_U15 : component myproject_mux_42_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_acc_V30_phi_fu_410_p6,
        din1 => ap_phi_mux_acc_V_5628_phi_fu_424_p6,
        din2 => ap_phi_mux_acc_V_5726_phi_fu_438_p6,
        din3 => ap_phi_mux_acc_V_5824_phi_fu_452_p6,
        din4 => out_index_reg_1013,
        dout => lhs_fu_675_p6);

    mux_42_8_1_1_U16 : component myproject_mux_42_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_acc_V_5922_phi_fu_466_p6,
        din1 => ap_phi_mux_acc_V_6020_phi_fu_480_p6,
        din2 => ap_phi_mux_acc_V_6118_phi_fu_494_p6,
        din3 => ap_phi_mux_acc_V_6216_phi_fu_508_p6,
        din4 => out_index_reg_1013,
        dout => lhs_8_fu_791_p6);

    flow_control_loop_pipe_no_ap_cont_U : component myproject_flow_control_loop_pipe_no_ap_cont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_0_preg <= acc_V_65_fu_783_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_1_preg <= acc_V_66_fu_769_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_2_preg <= acc_V_67_fu_761_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_3_preg <= acc_V_68_fu_753_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_4_preg <= acc_V_69_fu_884_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_5_preg <= acc_V_70_fu_870_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_6_preg <= acc_V_71_fu_862_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv8_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_7_preg <= acc_V_72_fu_854_p3;
                end if; 
            end if;
        end if;
    end process;


    acc_V30_reg_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V30_reg_406 <= ap_const_lv8_0;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V30_reg_406 <= acc_V_65_fu_783_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_5628_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_5628_reg_420 <= ap_const_lv8_F5;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_5628_reg_420 <= acc_V_66_fu_769_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_5726_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_5726_reg_434 <= ap_const_lv8_F3;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_5726_reg_434 <= acc_V_67_fu_761_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_5824_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_5824_reg_448 <= ap_const_lv8_19;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_5824_reg_448 <= acc_V_68_fu_753_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_5922_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_5922_reg_462 <= ap_const_lv8_0;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_5922_reg_462 <= acc_V_69_fu_884_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_6020_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_6020_reg_476 <= ap_const_lv8_0;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_6020_reg_476 <= acc_V_70_fu_870_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_6118_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_6118_reg_490 <= ap_const_lv8_FC;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_6118_reg_490 <= acc_V_71_fu_862_p3;
                end if;
            end if; 
        end if;
    end process;

    acc_V_6216_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) then 
                    acc_V_6216_reg_504 <= ap_const_lv8_FD;
                elsif ((icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0)) then 
                    acc_V_6216_reg_504 <= acc_V_72_fu_854_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((ap_phi_mux_do_init_phi_fu_133_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_0))) then 
                do_init_reg_130 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                do_init_reg_130 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index32_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0))) then 
                in_index32_reg_284 <= in_index_reg_1034;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                in_index32_reg_284 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    ir31_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_0))) then 
                ir31_reg_145 <= ir_reg_1004;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ir31_reg_145 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((do_init_reg_130 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln124_reg_1009 <= icmp_ln124_fu_581_p2;
                icmp_ln124_reg_1009_pp0_iter1_reg <= icmp_ln124_reg_1009;
                out_index_reg_1013 <= outidx_3_q0;
                rhs_8_reg_1028 <= mul_ln1270_8_fu_639_p2(14 downto 7);
                rhs_reg_1022 <= mul_ln1270_fu_619_p2(14 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in_index_reg_1034 <= in_index_fu_667_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ir_reg_1004 <= ir_fu_575_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_V_62_fu_740_p3 <= 
        ap_phi_mux_acc_V30_phi_fu_410_p6 when (or_ln808_2_fu_734_p2(0) = '1') else 
        ap_const_lv8_0;
    acc_V_63_fu_748_p2 <= std_logic_vector(signed(rhs_reg_1022) + signed(lhs_fu_675_p6));
    acc_V_64_fu_849_p2 <= std_logic_vector(signed(rhs_8_reg_1028) + signed(lhs_8_fu_791_p6));
    acc_V_65_fu_783_p3 <= 
        acc_V_62_fu_740_p3 when (or_ln813_fu_777_p2(0) = '1') else 
        acc_V_63_fu_748_p2;
    acc_V_66_fu_769_p3 <= 
        acc_V_63_fu_748_p2 when (icmp_ln808_2_fu_711_p2(0) = '1') else 
        ap_phi_mux_acc_V_5628_phi_fu_424_p6;
    acc_V_67_fu_761_p3 <= 
        acc_V_63_fu_748_p2 when (icmp_ln808_1_fu_706_p2(0) = '1') else 
        ap_phi_mux_acc_V_5726_phi_fu_438_p6;
    acc_V_68_fu_753_p3 <= 
        acc_V_63_fu_748_p2 when (icmp_ln808_fu_701_p2(0) = '1') else 
        ap_phi_mux_acc_V_5824_phi_fu_452_p6;
    acc_V_69_fu_884_p3 <= 
        acc_V_fu_841_p3 when (or_ln813_1_fu_878_p2(0) = '1') else 
        acc_V_64_fu_849_p2;
    acc_V_70_fu_870_p3 <= 
        acc_V_64_fu_849_p2 when (icmp_ln808_2_fu_711_p2(0) = '1') else 
        ap_phi_mux_acc_V_6020_phi_fu_480_p6;
    acc_V_71_fu_862_p3 <= 
        acc_V_64_fu_849_p2 when (icmp_ln808_1_fu_706_p2(0) = '1') else 
        ap_phi_mux_acc_V_6118_phi_fu_494_p6;
    acc_V_72_fu_854_p3 <= 
        acc_V_64_fu_849_p2 when (icmp_ln808_fu_701_p2(0) = '1') else 
        ap_phi_mux_acc_V_6216_phi_fu_508_p6;
    acc_V_fu_841_p3 <= 
        ap_phi_mux_acc_V_5922_phi_fu_466_p6 when (or_ln808_5_fu_835_p2(0) = '1') else 
        ap_const_lv8_0;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_178_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_178 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_191_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_191 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln124_fu_581_p2)
    begin
        if (((icmp_ln124_fu_581_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_acc_V30_phi_fu_410_p6_assign_proc : process(acc_V30_reg_406, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V30_phi_fu_410_p6 <= ap_const_lv8_0;
        else 
            ap_phi_mux_acc_V30_phi_fu_410_p6 <= acc_V30_reg_406;
        end if; 
    end process;


    ap_phi_mux_acc_V_5628_phi_fu_424_p6_assign_proc : process(acc_V_5628_reg_420, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_5628_phi_fu_424_p6 <= ap_const_lv8_F5;
        else 
            ap_phi_mux_acc_V_5628_phi_fu_424_p6 <= acc_V_5628_reg_420;
        end if; 
    end process;


    ap_phi_mux_acc_V_5726_phi_fu_438_p6_assign_proc : process(acc_V_5726_reg_434, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_5726_phi_fu_438_p6 <= ap_const_lv8_F3;
        else 
            ap_phi_mux_acc_V_5726_phi_fu_438_p6 <= acc_V_5726_reg_434;
        end if; 
    end process;


    ap_phi_mux_acc_V_5824_phi_fu_452_p6_assign_proc : process(acc_V_5824_reg_448, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_5824_phi_fu_452_p6 <= ap_const_lv8_19;
        else 
            ap_phi_mux_acc_V_5824_phi_fu_452_p6 <= acc_V_5824_reg_448;
        end if; 
    end process;


    ap_phi_mux_acc_V_5922_phi_fu_466_p6_assign_proc : process(acc_V_5922_reg_462, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_5922_phi_fu_466_p6 <= ap_const_lv8_0;
        else 
            ap_phi_mux_acc_V_5922_phi_fu_466_p6 <= acc_V_5922_reg_462;
        end if; 
    end process;


    ap_phi_mux_acc_V_6020_phi_fu_480_p6_assign_proc : process(acc_V_6020_reg_476, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_6020_phi_fu_480_p6 <= ap_const_lv8_0;
        else 
            ap_phi_mux_acc_V_6020_phi_fu_480_p6 <= acc_V_6020_reg_476;
        end if; 
    end process;


    ap_phi_mux_acc_V_6118_phi_fu_494_p6_assign_proc : process(acc_V_6118_reg_490, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_6118_phi_fu_494_p6 <= ap_const_lv8_FC;
        else 
            ap_phi_mux_acc_V_6118_phi_fu_494_p6 <= acc_V_6118_reg_490;
        end if; 
    end process;


    ap_phi_mux_acc_V_6216_phi_fu_508_p6_assign_proc : process(acc_V_6216_reg_504, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_acc_V_6216_phi_fu_508_p6 <= ap_const_lv8_FD;
        else 
            ap_phi_mux_acc_V_6216_phi_fu_508_p6 <= acc_V_6216_reg_504;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_133_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, do_init_reg_130, icmp_ln124_reg_1009, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_0))) then 
            ap_phi_mux_do_init_phi_fu_133_p6 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_133_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_133_p6 <= do_init_reg_130;
        end if; 
    end process;


    ap_phi_mux_in_index32_phi_fu_288_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, in_index32_reg_284, icmp_ln124_reg_1009_pp0_iter1_reg, in_index_reg_1034, ap_block_pp0_stage0, ap_loop_init_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_in_index32_phi_fu_288_p6 <= in_index_reg_1034;
        elsif ((((ap_loop_init_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_in_index32_phi_fu_288_p6 <= ap_const_lv4_0;
        else 
            ap_phi_mux_in_index32_phi_fu_288_p6 <= in_index32_reg_284;
        end if; 
    end process;


    ap_phi_mux_ir31_phi_fu_148_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ir31_reg_145, ir_reg_1004, icmp_ln124_reg_1009, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_0))) then 
            ap_phi_mux_ir31_phi_fu_148_p6 <= ir_reg_1004;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln124_reg_1009 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_ir31_phi_fu_148_p6 <= ap_const_lv6_0;
        else 
            ap_phi_mux_ir31_phi_fu_148_p6 <= ir31_reg_145;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4_assign_proc : process(do_init_reg_130, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394)
    begin
        if ((do_init_reg_130 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= "XXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_65_fu_783_p3, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_0 <= acc_V_65_fu_783_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_66_fu_769_p3, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_1 <= acc_V_66_fu_769_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_67_fu_761_p3, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_2 <= acc_V_67_fu_761_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_68_fu_753_p3, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_3 <= acc_V_68_fu_753_p3;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_69_fu_884_p3, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_4 <= acc_V_69_fu_884_p3;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_70_fu_870_p3, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_5 <= acc_V_70_fu_870_p3;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_71_fu_862_p3, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_6 <= acc_V_71_fu_862_p3;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln124_reg_1009_pp0_iter1_reg, acc_V_72_fu_854_p3, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1009_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_7 <= acc_V_72_fu_854_p3;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;

    empty_55_fu_564_p2 <= std_logic_vector(unsigned(zext_ln124_4_fu_560_p1) + unsigned(ap_const_lv7_24));
    icmp_ln124_fu_581_p2 <= "1" when (ap_phi_mux_ir31_phi_fu_148_p6 = ap_const_lv6_23) else "0";
    icmp_ln141_fu_661_p2 <= "1" when (unsigned(in_index_2_fu_655_p2) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln1420_8_fu_817_p2 <= "0" when (sext_ln813_18_fu_808_p1 = sub_ln1420_8_fu_811_p2) else "1";
    icmp_ln1420_fu_716_p2 <= "0" when (sext_ln813_16_fu_692_p1 = sub_ln1420_fu_695_p2) else "1";
    icmp_ln808_1_fu_706_p2 <= "1" when (out_index_reg_1013 = ap_const_lv2_2) else "0";
    icmp_ln808_2_fu_711_p2 <= "1" when (out_index_reg_1013 = ap_const_lv2_1) else "0";
    icmp_ln808_fu_701_p2 <= "1" when (out_index_reg_1013 = ap_const_lv2_3) else "0";
    in_index_2_fu_655_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index32_phi_fu_288_p6) + unsigned(ap_const_lv4_1));
    in_index_fu_667_p3 <= 
        ap_const_lv4_0 when (icmp_ln141_fu_661_p2(0) = '1') else 
        in_index_2_fu_655_p2;
    ir_fu_575_p2 <= std_logic_vector(unsigned(ap_phi_mux_ir31_phi_fu_148_p6) + unsigned(ap_const_lv6_1));
    mul_ln1270_8_fu_639_p1 <= sext_ln1273_9_fu_615_p1(8 - 1 downto 0);
    mul_ln1270_fu_619_p1 <= sext_ln1273_9_fu_615_p1(8 - 1 downto 0);
    or_ln808_1_fu_728_p2 <= (icmp_ln808_2_fu_711_p2 or icmp_ln808_1_fu_706_p2);
    or_ln808_2_fu_734_p2 <= (or_ln808_fu_722_p2 or or_ln808_1_fu_728_p2);
    or_ln808_3_fu_823_p2 <= (icmp_ln808_1_fu_706_p2 or icmp_ln1420_8_fu_817_p2);
    or_ln808_4_fu_829_p2 <= (icmp_ln808_fu_701_p2 or icmp_ln808_2_fu_711_p2);
    or_ln808_5_fu_835_p2 <= (or_ln808_4_fu_829_p2 or or_ln808_3_fu_823_p2);
    or_ln808_fu_722_p2 <= (icmp_ln808_fu_701_p2 or icmp_ln1420_fu_716_p2);
    or_ln813_1_fu_878_p2 <= (or_ln808_4_fu_829_p2 or icmp_ln808_1_fu_706_p2);
    or_ln813_fu_777_p2 <= (or_ln808_1_fu_728_p2 or icmp_ln808_fu_701_p2);
    outidx_3_address0 <= zext_ln124_fu_554_p1(6 - 1 downto 0);

    outidx_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_3_ce0 <= ap_const_logic_1;
        else 
            outidx_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_i_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_55_fu_564_p2),64));
        sext_ln1273_9_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_V_fu_587_p11),15));

        sext_ln813_16_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_reg_1022),9));

        sext_ln813_17_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_8_fu_791_p6),9));

        sext_ln813_18_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_8_reg_1028),9));

        sext_ln813_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_fu_675_p6),9));

    sub_ln1420_8_fu_811_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln813_17_fu_804_p1));
    sub_ln1420_fu_695_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln813_fu_688_p1));
    w2_V_address0 <= p_cast_i_fu_570_p1(7 - 1 downto 0);
    w2_V_address1 <= zext_ln124_fu_554_p1(7 - 1 downto 0);

    w2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_V_ce0 <= ap_const_logic_1;
        else 
            w2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_V_ce1 <= ap_const_logic_1;
        else 
            w2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln124_4_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir31_phi_fu_148_p6),7));
    zext_ln124_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir31_phi_fu_148_p6),64));
end behav;
