<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_4142d037</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037')">rsnoc_z_H_R_N_A_G2_U_U_4142d037</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.78</td>
<td class="s9 cl rt"><a href="mod957.html#Line" > 95.16</a></td>
<td class="s9 cl rt"><a href="mod957.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod957.html#Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod957.html#Branch" > 92.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod957.html#inst_tag_79172"  onclick="showContent('inst_tag_79172')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 86.78</td>
<td class="s9 cl rt"><a href="mod957.html#Line" > 95.16</a></td>
<td class="s9 cl rt"><a href="mod957.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod957.html#Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod957.html#Branch" > 92.73</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<hr>
<a name="inst_tag_79172"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_79172" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.78</td>
<td class="s9 cl rt"><a href="mod957.html#Line" > 95.16</a></td>
<td class="s9 cl rt"><a href="mod957.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod957.html#Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod957.html#Branch" > 92.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.06</td>
<td class="s9 cl rt"> 96.53</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 74.06</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.63</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod442.html#inst_tag_32189" >Periph_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37235" id="tag_urg_inst_37235">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229733" id="tag_urg_inst_229733">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190674" id="tag_urg_inst_190674">ummd90eb2</a></td>
<td class="s8 cl rt"> 85.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190675" id="tag_urg_inst_190675">ummd90eb2_268</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190676" id="tag_urg_inst_190676">ummd90eb2_283</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172474" id="tag_urg_inst_172474">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170392" id="tag_urg_inst_170392">ur</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251122" id="tag_urg_inst_251122">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251121" id="tag_urg_inst_251121">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251115" id="tag_urg_inst_251115">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251123" id="tag_urg_inst_251123">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251116" id="tag_urg_inst_251116">ursrrrg207</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251124" id="tag_urg_inst_251124">ursrrrg208</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251117" id="tag_urg_inst_251117">ursrrrg210</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251125" id="tag_urg_inst_251125">ursrrrg211</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251118" id="tag_urg_inst_251118">ursrrrg213</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251126" id="tag_urg_inst_251126">ursrrrg214</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251119" id="tag_urg_inst_251119">ursrrrg216</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251127" id="tag_urg_inst_251127">ursrrrg217</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251120" id="tag_urg_inst_251120">ursrrrg219</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251128" id="tag_urg_inst_251128">ursrrrg220</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146097" id="tag_urg_inst_146097">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146096" id="tag_urg_inst_146096">us6abbdefa_255</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod86.html#inst_tag_11996" id="tag_urg_inst_11996">uu28ffddff0f</a></td>
<td class="s7 cl rt"> 73.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod274.html#inst_tag_28631" id="tag_urg_inst_28631">uu99110120</a></td>
<td class="s7 cl rt"> 74.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod957.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>62</td><td>59</td><td>95.16</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17038</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17043</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17051</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17140</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>17164</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17176</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17181</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17189</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17265</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17270</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17275</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17303</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17311</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17319</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>17422</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17037                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17038      1/1          		if ( ! Sys_Clk_RstN )
17039      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
17040      1/1          		else if ( CntCe )
17041      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
17042                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
17043      1/1          		case ( CurState )
17044      1/1          			2'b10   : PSelSetV = u_14e ;
17045      1/1          			2'b01   : PSelSetV = u_c602 ;
17046      1/1          			2'b0    : PSelSetV = u_e7c7 ;
17047      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
17048                   		endcase
17049                   	end
17050                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17051      1/1          		if ( ! Sys_Clk_RstN )
17052      1/1          			u_f325 &lt;= #1.0 ( 3'b0 );
17053      1/1          		else if ( StartCnt )
17054      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
17055                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
17056                   		.Clk( Sys_Clk )
17057                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17058                   	,	.Clk_En( Sys_Clk_En )
17059                   	,	.Clk_EnS( Sys_Clk_EnS )
17060                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17061                   	,	.Clk_RstN( Sys_Clk_RstN )
17062                   	,	.Clk_Tm( Sys_Clk_Tm )
17063                   	,	.O( ApbA_0_PSel )
17064                   	,	.Reset( PRdy )
17065                   	,	.Set( PSelSetV &amp; SlvNum == 3'b0 )
17066                   	);
17067                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
17068                   		.Clk( Sys_Clk )
17069                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17070                   	,	.Clk_En( Sys_Clk_En )
17071                   	,	.Clk_EnS( Sys_Clk_EnS )
17072                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17073                   	,	.Clk_RstN( Sys_Clk_RstN )
17074                   	,	.Clk_Tm( Sys_Clk_Tm )
17075                   	,	.O( ApbA_1_PSel )
17076                   	,	.Reset( PRdy )
17077                   	,	.Set( PSelSetV &amp; SlvNum == 3'b001 )
17078                   	);
17079                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
17080                   		.Clk( Sys_Clk )
17081                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17082                   	,	.Clk_En( Sys_Clk_En )
17083                   	,	.Clk_EnS( Sys_Clk_EnS )
17084                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17085                   	,	.Clk_RstN( Sys_Clk_RstN )
17086                   	,	.Clk_Tm( Sys_Clk_Tm )
17087                   	,	.O( ApbA_2_PSel )
17088                   	,	.Reset( PRdy )
17089                   	,	.Set( PSelSetV &amp; SlvNum == 3'b010 )
17090                   	);
17091                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg213(
17092                   		.Clk( Sys_Clk )
17093                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17094                   	,	.Clk_En( Sys_Clk_En )
17095                   	,	.Clk_EnS( Sys_Clk_EnS )
17096                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17097                   	,	.Clk_RstN( Sys_Clk_RstN )
17098                   	,	.Clk_Tm( Sys_Clk_Tm )
17099                   	,	.O( ApbA_3_PSel )
17100                   	,	.Reset( PRdy )
17101                   	,	.Set( PSelSetV &amp; SlvNum == 3'b011 )
17102                   	);
17103                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg216(
17104                   		.Clk( Sys_Clk )
17105                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17106                   	,	.Clk_En( Sys_Clk_En )
17107                   	,	.Clk_EnS( Sys_Clk_EnS )
17108                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17109                   	,	.Clk_RstN( Sys_Clk_RstN )
17110                   	,	.Clk_Tm( Sys_Clk_Tm )
17111                   	,	.O( ApbA_4_PSel )
17112                   	,	.Reset( PRdy )
17113                   	,	.Set( PSelSetV &amp; SlvNum == 3'b100 )
17114                   	);
17115                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg219(
17116                   		.Clk( Sys_Clk )
17117                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17118                   	,	.Clk_En( Sys_Clk_En )
17119                   	,	.Clk_EnS( Sys_Clk_EnS )
17120                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17121                   	,	.Clk_RstN( Sys_Clk_RstN )
17122                   	,	.Clk_Tm( Sys_Clk_Tm )
17123                   	,	.O( ApbA_5_PSel )
17124                   	,	.Reset( PRdy )
17125                   	,	.Set( PSelSetV &amp; SlvNum == 3'b101 )
17126                   	);
17127                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
17128                   		.Clk( Sys_Clk )
17129                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17130                   	,	.Clk_En( Sys_Clk_En )
17131                   	,	.Clk_EnS( Sys_Clk_EnS )
17132                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17133                   	,	.Clk_RstN( Sys_Clk_RstN )
17134                   	,	.Clk_Tm( Sys_Clk_Tm )
17135                   	,	.O( PEn )
17136                   	,	.Reset( PRdy )
17137                   	,	.Set( PSel )
17138                   	);
17139                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
17140      1/1          		case ( CurState )
17141      1/1          			2'b10   : PSelSet = u_b9a5 ;
17142      1/1          			2'b01   : PSelSet = u_b081 ;
17143      1/1          			2'b0    : PSelSet = u_825f ;
17144      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
17145                   		endcase
17146                   	end
17147                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
17148                   		.Clk( Sys_Clk )
17149                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17150                   	,	.Clk_En( Sys_Clk_En )
17151                   	,	.Clk_EnS( Sys_Clk_EnS )
17152                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17153                   	,	.Clk_RstN( Sys_Clk_RstN )
17154                   	,	.Clk_Tm( Sys_Clk_Tm )
17155                   	,	.O( PSel )
17156                   	,	.Reset( PRdy )
17157                   	,	.Set( PSelSet )
17158                   	);
17159                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
17160                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
17161                   	);
17162                   	assign uRdData1_caseSel = { ApbA_5_PSel , ApbA_4_PSel , ApbA_3_PSel , ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
17163                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or ApbA_3_PRData or ApbA_4_PRData or ApbA_5_PRData or uRdData1_caseSel ) begin
17164      1/1          		case ( uRdData1_caseSel )
17165      1/1          			6'b000001 : RdData1 = ApbA_0_PRData ;
17166      1/1          			6'b000010 : RdData1 = ApbA_1_PRData ;
17167      1/1          			6'b000100 : RdData1 = ApbA_2_PRData ;
17168      <font color = "red">0/1     ==>  			6'b001000 : RdData1 = ApbA_3_PRData ;</font>
17169      1/1          			6'b010000 : RdData1 = ApbA_4_PRData ;
17170      1/1          			6'b100000 : RdData1 = ApbA_5_PRData ;
17171      1/1          			default   : RdData1 = 32'b0 ;
17172                   		endcase
17173                   	end
17174                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_255( .I( RdData1 ) , .O( RdData ) );
17175                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17176      1/1          		if ( ! Sys_Clk_RstN )
17177      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
17178      1/1          		else if ( Sm_RD &amp; PRdy )
17179      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
17180                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17181      1/1          		if ( ! Sys_Clk_RstN )
17182      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 3'b0 );
17183      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
17184      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
17185                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
17186                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
17187                   	);
17188                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17189      1/1          		if ( ! Sys_Clk_RstN )
17190      1/1          			GErr &lt;= #1.0 ( 1'b0 );
17191      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
17192      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
17193                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_283(
17194                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
17195                   	);
17196                   	rsnoc_z_H_R_G_U_P_U_99110120 uu99110120(
17197                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
17198                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
17199                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
17200                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
17201                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
17202                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
17203                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
17204                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
17205                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
17206                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
17207                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
17208                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
17209                   	,	.GenLcl_Req_User( GenLcl_Req_User )
17210                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
17211                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
17212                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
17213                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
17214                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
17215                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
17216                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
17217                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
17218                   	,	.GenPrt_Req_Addr( u_Req_Addr )
17219                   	,	.GenPrt_Req_Be( u_Req_Be )
17220                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
17221                   	,	.GenPrt_Req_Data( u_Req_Data )
17222                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
17223                   	,	.GenPrt_Req_Last( u_Req_Last )
17224                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
17225                   	,	.GenPrt_Req_Lock( u_Req_Lock )
17226                   	,	.GenPrt_Req_Opc( u_Req_Opc )
17227                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
17228                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
17229                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
17230                   	,	.GenPrt_Req_User( u_Req_User )
17231                   	,	.GenPrt_Req_Vld( u_Req_Vld )
17232                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
17233                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
17234                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
17235                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
17236                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
17237                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
17238                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
17239                   	);
17240                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
17241                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
17242                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
17243                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
17244                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
17245                   		.Clk( Sys_Clk )
17246                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17247                   	,	.Clk_En( Sys_Clk_En )
17248                   	,	.Clk_EnS( Sys_Clk_EnS )
17249                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17250                   	,	.Clk_RstN( Sys_Clk_RstN )
17251                   	,	.Clk_Tm( Sys_Clk_Tm )
17252                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
17253                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
17254                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
17255                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
17256                   	,	.CurState( u_bdb6 )
17257                   	,	.NextState( u_b9ec )
17258                   	);
17259                   	assign CurState = u_bdb6;
17260                   	assign Sm_IDLE = CurState == 2'b00;
17261                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
17262                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
17263                   	assign Apb_0_paddr = ApbA_0_PAddr;
17264                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17265      1/1          		if ( ! Sys_Clk_RstN )
17266      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
17267      1/1          		else if ( StartCnt )
17268      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
17269                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17270      1/1          		if ( ! Sys_Clk_RstN )
17271      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
17272      1/1          		else if ( StartCnt )
17273      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
17274                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17275      1/1          		if ( ! Sys_Clk_RstN )
17276      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
17277      1/1          		else if ( PSelSet )
17278      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
17279                   	assign Apb_0_psel = ApbA_0_PSel;
17280                   	assign Apb_0_penable = ApbA_0_PEnable;
17281                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
17282                   		.Clk( Sys_Clk )
17283                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17284                   	,	.Clk_En( Sys_Clk_En )
17285                   	,	.Clk_EnS( Sys_Clk_EnS )
17286                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17287                   	,	.Clk_RstN( Sys_Clk_RstN )
17288                   	,	.Clk_Tm( Sys_Clk_Tm )
17289                   	,	.O( ApbA_0_PEnable )
17290                   	,	.Reset( PRdy )
17291                   	,	.Set( Apb_0_psel )
17292                   	);
17293                   	assign ApbA_0_PWBe = WrBe1;
17294                   	assign Apb_0_pwbe = ApbA_0_PWBe;
17295                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
17296                   		.Dflt( 1'b0 )
17297                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
17298                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
17299                   	,	.O( WDCe )
17300                   	,	.Sel( CurState )
17301                   	);
17302                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17303      1/1          		if ( ! Sys_Clk_RstN )
17304      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
17305      1/1          		else if ( WDCe )
17306      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
17307                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
17308                   	assign ApbA_0_PWData = WrData1;
17309                   	assign Apb_0_pwdata = ApbA_0_PWData;
17310                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17311      1/1          		if ( ! Sys_Clk_RstN )
17312      1/1          			WrData &lt;= #1.0 ( 32'b0 );
17313      1/1          		else if ( WDCe )
17314      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
17315                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
17316                   	assign ApbA_0_PWrite = WriteEn;
17317                   	assign Apb_0_pwrite = ApbA_0_PWrite;
17318                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17319      1/1          		if ( ! Sys_Clk_RstN )
17320      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
17321      1/1          		else if ( StartCnt )
17322      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
17323                   	assign Apb_1_paddr = ApbA_0_PAddr;
17324                   	assign Apb_1_psel = ApbA_1_PSel;
17325                   	assign Apb_1_penable = ApbA_1_PEnable;
17326                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
17327                   		.Clk( Sys_Clk )
17328                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17329                   	,	.Clk_En( Sys_Clk_En )
17330                   	,	.Clk_EnS( Sys_Clk_EnS )
17331                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17332                   	,	.Clk_RstN( Sys_Clk_RstN )
17333                   	,	.Clk_Tm( Sys_Clk_Tm )
17334                   	,	.O( ApbA_1_PEnable )
17335                   	,	.Reset( PRdy )
17336                   	,	.Set( Apb_1_psel )
17337                   	);
17338                   	assign Apb_1_pwbe = ApbA_0_PWBe;
17339                   	assign Apb_1_pwdata = ApbA_0_PWData;
17340                   	assign Apb_1_pwrite = ApbA_0_PWrite;
17341                   	assign Apb_2_paddr = ApbA_0_PAddr;
17342                   	assign Apb_2_psel = ApbA_2_PSel;
17343                   	assign Apb_2_penable = ApbA_2_PEnable;
17344                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
17345                   		.Clk( Sys_Clk )
17346                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17347                   	,	.Clk_En( Sys_Clk_En )
17348                   	,	.Clk_EnS( Sys_Clk_EnS )
17349                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17350                   	,	.Clk_RstN( Sys_Clk_RstN )
17351                   	,	.Clk_Tm( Sys_Clk_Tm )
17352                   	,	.O( ApbA_2_PEnable )
17353                   	,	.Reset( PRdy )
17354                   	,	.Set( Apb_2_psel )
17355                   	);
17356                   	assign Apb_2_pwbe = ApbA_0_PWBe;
17357                   	assign Apb_2_pwdata = ApbA_0_PWData;
17358                   	assign Apb_2_pwrite = ApbA_0_PWrite;
17359                   	assign Apb_3_paddr = ApbA_0_PAddr;
17360                   	assign Apb_3_psel = ApbA_3_PSel;
17361                   	assign Apb_3_penable = ApbA_3_PEnable;
17362                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg214(
17363                   		.Clk( Sys_Clk )
17364                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17365                   	,	.Clk_En( Sys_Clk_En )
17366                   	,	.Clk_EnS( Sys_Clk_EnS )
17367                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17368                   	,	.Clk_RstN( Sys_Clk_RstN )
17369                   	,	.Clk_Tm( Sys_Clk_Tm )
17370                   	,	.O( ApbA_3_PEnable )
17371                   	,	.Reset( PRdy )
17372                   	,	.Set( Apb_3_psel )
17373                   	);
17374                   	assign Apb_3_pwbe = ApbA_0_PWBe;
17375                   	assign Apb_3_pwdata = ApbA_0_PWData;
17376                   	assign Apb_3_pwrite = ApbA_0_PWrite;
17377                   	assign Apb_4_paddr = ApbA_0_PAddr;
17378                   	assign Apb_4_psel = ApbA_4_PSel;
17379                   	assign Apb_4_penable = ApbA_4_PEnable;
17380                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg217(
17381                   		.Clk( Sys_Clk )
17382                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17383                   	,	.Clk_En( Sys_Clk_En )
17384                   	,	.Clk_EnS( Sys_Clk_EnS )
17385                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17386                   	,	.Clk_RstN( Sys_Clk_RstN )
17387                   	,	.Clk_Tm( Sys_Clk_Tm )
17388                   	,	.O( ApbA_4_PEnable )
17389                   	,	.Reset( PRdy )
17390                   	,	.Set( Apb_4_psel )
17391                   	);
17392                   	assign Apb_4_pwbe = ApbA_0_PWBe;
17393                   	assign Apb_4_pwdata = ApbA_0_PWData;
17394                   	assign Apb_4_pwrite = ApbA_0_PWrite;
17395                   	assign Apb_5_paddr = ApbA_0_PAddr;
17396                   	assign Apb_5_psel = ApbA_5_PSel;
17397                   	assign Apb_5_penable = ApbA_5_PEnable;
17398                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg220(
17399                   		.Clk( Sys_Clk )
17400                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17401                   	,	.Clk_En( Sys_Clk_En )
17402                   	,	.Clk_EnS( Sys_Clk_EnS )
17403                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17404                   	,	.Clk_RstN( Sys_Clk_RstN )
17405                   	,	.Clk_Tm( Sys_Clk_Tm )
17406                   	,	.O( ApbA_5_PEnable )
17407                   	,	.Reset( PRdy )
17408                   	,	.Set( Apb_5_psel )
17409                   	);
17410                   	assign Apb_5_pwbe = ApbA_0_PWBe;
17411                   	assign Apb_5_pwdata = ApbA_0_PWData;
17412                   	assign Apb_5_pwrite = ApbA_0_PWrite;
17413                   	assign NiuEmpty = 1'b1;
17414                   	assign SmPwr_Idle = Sm_IDLE;
17415                   	assign Sys_Pwr_Idle = SmPwr_Idle;
17416                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
17417                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
17418                   	assign WakeUp_Gen = GenLcl_Req_Vld;
17419                   	// synopsys translate_off
17420                   	// synthesis translate_off
17421                   	always @( posedge Sys_Clk )
17422      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
17423      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
17424      <font color = "grey">unreachable  </font>				dontStop = 0;
17425      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
17426      <font color = "grey">unreachable  </font>				if (!dontStop) begin
17427      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
17428      <font color = "grey">unreachable  </font>					$stop;
17429                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
17430                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod957.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16928
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16976
 EXPRESSION (u_1197 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17041
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17191
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17261
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod957.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">86</td>
<td class="rt">45</td>
<td class="rt">52.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1556</td>
<td class="rt">1077</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">549</td>
<td class="rt">70.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">528</td>
<td class="rt">67.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">86</td>
<td class="rt">45</td>
<td class="rt">52.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1556</td>
<td class="rt">1077</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">549</td>
<td class="rt">70.57 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">528</td>
<td class="rt">67.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_prdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod957.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">55</td>
<td class="rt">51</td>
<td class="rt">92.73 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16928</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16976</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17261</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17038</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">17043</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17051</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">17140</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">17164</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17176</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17181</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17189</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17265</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17270</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17275</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17303</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17311</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17319</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16928      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16976      	assign GenLcl_Rsp_Status = u_1197 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17261      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17038      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17039      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
17040      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
17041      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17043      		case ( CurState )
           		<font color = "red">-1-</font>  
17044      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
17045      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
17046      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
17047      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17051      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17052      			u_f325 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
17053      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
17054      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17140      		case ( CurState )
           		<font color = "red">-1-</font>  
17141      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
17142      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
17143      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
17144      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17164      		case ( uRdData1_caseSel )
           		<font color = "red">-1-</font>                
17165      			6'b000001 : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
17166      			6'b000010 : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
17167      			6'b000100 : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
17168      			6'b001000 : RdData1 = ApbA_3_PRData ;
           <font color = "red">			==></font>
17169      			6'b010000 : RdData1 = ApbA_4_PRData ;
           <font color = "green">			==></font>
17170      			6'b100000 : RdData1 = ApbA_5_PRData ;
           <font color = "green">			==></font>
17171      			default   : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17176      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17177      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17178      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
17179      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17181      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17182      			GenLcl_Rsp_FlowId <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
17183      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
17184      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17189      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17190      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17191      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
17192      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17265      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17266      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17267      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
17268      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17270      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17271      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17272      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
17273      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17275      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17276      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
17277      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
17278      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17303      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17304      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17305      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
17306      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17311      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17312      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17313      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
17314      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17319      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17320      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17321      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
17322      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79172">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
