

================================================================
== Vivado HLS Report for 'myloop'
================================================================
* Date:           Sun Mar 25 17:23:59 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pipeline
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     13.03|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  140|  140|         9|          8|          1|    17|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	11  / (exitcond) | (!exitcond & exitcond_1)
	7  / (!exitcond & !exitcond_1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 

* FSM state operations: 

 <State 1> : 1.35ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_V), !map !29"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %b_V), !map !35"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %outp_V), !map !39"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @myloop_str) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %outp_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [top.cpp:9]
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %1" [top.cpp:13]

 <State 2> : 6.51ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%val_assign = phi float [ 0.000000e+00, %0 ], [ %tmp_1, %3 ]" [top.cpp:16]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i16 [ 0, %0 ], [ %i_1_1, %3 ]" [top.cpp:13]
ST_2 : Operation 20 [1/1] (1.97ns)   --->   "%exitcond = icmp eq i16 %i, 33" [top.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [5/5] (6.51ns)   --->   "%tmp1 = fadd float %val_assign, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node exitcond_1)   --->   "%i_1_s = or i16 %i, 1" [top.cpp:13]
ST_2 : Operation 23 [1/1] (1.97ns) (out node of the LUT)   --->   "%exitcond_1 = icmp eq i16 %i_1_s, 33" [top.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.51ns
ST_3 : Operation 24 [1/1] (1.35ns)   --->   "br i1 %exitcond, label %4, label %2" [top.cpp:13]
ST_3 : Operation 25 [4/5] (6.51ns)   --->   "%tmp1 = fadd float %val_assign, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 6.51ns
ST_4 : Operation 26 [3/5] (6.51ns)   --->   "%tmp1 = fadd float %val_assign, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.51ns
ST_5 : Operation 27 [2/5] (6.51ns)   --->   "%tmp1 = fadd float %val_assign, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 13.03ns
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind" [top.cpp:13]
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str2)" [top.cpp:13]
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [top.cpp:14]
ST_6 : Operation 32 [1/5] (6.51ns)   --->   "%tmp1 = fadd float %val_assign, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str2, i32 %tmp)" [top.cpp:17]
ST_6 : Operation 34 [1/1] (1.35ns)   --->   "br i1 %exitcond_1, label %4, label %3" [top.cpp:13]
ST_6 : Operation 35 [5/5] (6.51ns)   --->   "%tmp_1 = fadd float %tmp1, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.51ns
ST_7 : Operation 36 [4/5] (6.51ns)   --->   "%tmp_1 = fadd float %tmp1, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 6.51ns
ST_8 : Operation 37 [3/5] (6.51ns)   --->   "%tmp_1 = fadd float %tmp1, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 6.51ns
ST_9 : Operation 38 [2/5] (6.51ns)   --->   "%tmp_1 = fadd float %tmp1, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 39 [1/1] (1.84ns)   --->   "%i_1_1 = add i16 %i, 2" [top.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 6.51ns
ST_10 : Operation 40 [1/5] (6.51ns)   --->   "%tmp_1 = fadd float %tmp1, 1.000000e+00" [top.cpp:16]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [top.cpp:13]

 <State 11> : 6.18ns
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %val_assign, %1 ], [ %tmp1, %2 ]" [top.cpp:16]
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:318->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:319->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4_i_i_i_cast2 = zext i25 %tmp_4_i_i_i to i63" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast1 = zext i8 %loc_V to i9" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 49 [1/1] (1.71ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast1" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 51 [1/1] (1.71ns)   --->   "%tmp_6_i_i_i = sub i8 127, %loc_V" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6_i_i_i_cast = sext i8 %tmp_6_i_i_i to i9" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 53 [1/1] (1.15ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_6_i_i_i_cast, i9 %sh_assign" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_8_i_i_i = zext i32 %sh_assign_1_cast to i63" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_9_i_i_i = lshr i25 %tmp_4_i_i_i, %sh_assign_1_cast_cas" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_1_i_i_i = shl i63 %tmp_4_i_i_i_cast2, %tmp_8_i_i_i" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_9_i_i_i, i32 24)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_3 = zext i1 %tmp_6 to i16" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_1_i_i_i, i32 24, i32 39)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]
ST_11 : Operation 62 [1/1] (3.30ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %isNeg, i16 %tmp_3, i16 %tmp_4" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %outp_V, i16 %p_Val2_3)" [top.cpp:19]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [top.cpp:20]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('val_assign', top.cpp:16) with incoming values : ('tmp_1', top.cpp:16) [11]  (1.35 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'phi' operation ('val_assign', top.cpp:16) with incoming values : ('tmp_1', top.cpp:16) [11]  (0 ns)
	'fadd' operation ('tmp1', top.cpp:16) [20]  (6.51 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp1', top.cpp:16) [20]  (6.51 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp1', top.cpp:16) [20]  (6.51 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp1', top.cpp:16) [20]  (6.51 ns)

 <State 6>: 13ns
The critical path consists of the following:
	'fadd' operation ('tmp1', top.cpp:16) [20]  (6.51 ns)
	'fadd' operation ('tmp_1', top.cpp:16) [26]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', top.cpp:16) [26]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', top.cpp:16) [26]  (6.51 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', top.cpp:16) [26]  (6.51 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', top.cpp:16) [26]  (6.51 ns)

 <State 11>: 6.18ns
The critical path consists of the following:
	'phi' operation ('x', top.cpp:16) with incoming values : ('tmp1', top.cpp:16) ('tmp_1', top.cpp:16) [30]  (0 ns)
	'add' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19) [37]  (1.72 ns)
	'select' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19) [41]  (1.15 ns)
	'lshr' operation ('tmp_9_i_i_i', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19) [45]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->top.cpp:19) [50]  (3.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
