FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C27xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
001C: 7D 0D 44 LJMP  PSoC_GPIO_ISR      (0145)     ljmp	PSoC_GPIO_ISR
001F: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
0020: 7D 0B 7B LJMP  _Timer8Main_ISR    (0149)     ljmp	_Timer8Main_ISR
0023: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
0024: 7D 0B 89 LJMP  _Timer8UsTrig_ISR  (0153)     ljmp	_Timer8UsTrig_ISR
0027: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 0B F9 LJMP  _Timer16UsEcho_ISR (0161)     ljmp	_Timer16UsEcho_ISR
002F: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
0034: 7D 04 1E LJMP  _ServoPWM_ISR      (0169)     ljmp	_ServoPWM_ISR
0037: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0181)     // call	void_handler
0060: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0185)     // call	void_handler
0064: 7E       RETI                     (0186)     reti
0068: 71 10    OR    F,0x10             
                                        (0187)     ;---------------------------------------------------
                                        (0188)     ; Insert your custom code above this banner
                                        (0189)     ;---------------------------------------------------
                                        (0190)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0191) 
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  Start of Execution.
                                        (0194) ;-----------------------------------------------------------------------------
                                        (0195) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0196) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0197) ;
                                        (0198) 
                                        (0199) IF	(TOOLCHAIN & HITECH)
                                        (0200)  	AREA PD_startup(CODE, REL, CON)
                                        (0201) ELSE
                                        (0202)     org 68h
                                        (0203) ENDIF
                                        (0204) __Start:
                                        (0205) 
                                        (0206)     ; initialize SMP values for voltage stabilization, if required,
                                        (0207)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0208)     ; least for now. 
                                        (0209)     ;
                                        (0210)     M8C_SetBank1
006A: 62 E3 87 MOV   REG[0xE3],0x87     (0211)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,0xEF             
006F: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0212)     M8C_SetBank0
                                        (0213) 
                                        (0214) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0215) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0216)     M8C_EnableWatchDog
                                        (0217) ENDIF
                                        (0218) 
                                        (0219) IF ( SELECT_32K )
                                        (0220)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0221) ELSE
0072: 41 FE FB AND   REG[0xFE],0xFB     (0222)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0223) ENDIF
                                        (0224) 
                                        (0225) IF	(TOOLCHAIN & HITECH) 
                                        (0226)     ;---------------------------
                                        (0227)     ; Set up the Temporary stack
                                        (0228)     ;---------------------------
                                        (0229)     ; A temporary stack is set up for the SSC instructions.
                                        (0230)     ; The real stack start will be assigned later.
                                        (0231)     ;
                                        (0232) 	global		__Lstackps
                                        (0233) 	mov     a,low __Lstackps
                                        (0234) 	swap    a,sp
                                        (0235) ELSE
                                        (0236)     ;------------------
                                        (0237)     ; Set up the stack
                                        (0238)     ;------------------
0075: 50 38    MOV   A,0x38             (0239)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A               (0240)     swap  SP, A                    ; This is only temporary if going to LMM
0078: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0241) ENDIF
                                        (0242) 
                                        (0243)     ;-----------------------------------------------
                                        (0244)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0245)     ;-----------------------------------------------
                                        (0246) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0247) IF ( SUPPLY_VOLTAGE )         ; 1 means 5.0V
                                        (0248)  IF ( AGND_BYPASS )
                                        (0249)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0250)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0251)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0252)     ; value using the proper trim values.
                                        (0253)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0254)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0255)  ENDIF
                                        (0256) ELSE    ; 3.3 V Operation, not 5.0V
                                        (0257)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0258) ENDIF ;(SUPPLY_VOLTAGE)
                                        (0259) 
007B: 55 F8 00 MOV   [0xF8],0x0         (0260)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
007E: 55 F9 00 MOV   [0xF9],0x0         (0261)     mov  [bSSC_KEYSP], 0
0081: 71 10    OR    F,0x10             
                                        (0262) 
                                        (0263)     ;---------------------------------------
                                        (0264)     ; Initialize Crystal Oscillator and PLL
                                        (0265)     ;---------------------------------------
                                        (0266) 
                                        (0267) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0268)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0269)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0270)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0271)     ; the ECO to stabilize.
                                        (0272)     ;
                                        (0273)     M8C_SetBank1
                                        (0274)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0275)     M8C_SetBank0
                                        (0276)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0277)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0278)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0279) .WaitFor1s:
                                        (0280)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0281)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0282)                                           ;   since interrupts are not globally enabled
                                        (0283) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0284)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0285)     M8C_SetBank1
0083: 62 E0 02 MOV   REG[0xE0],0x2      (0286)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0086: 70 EF    AND   F,0xEF             
0088: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0287)     M8C_SetBank0
                                        (0288)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0289) 
                                        (0290) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0291) 
                                        (0292) IF ( PLL_MODE )
                                        (0293)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0294)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0295)     ;
                                        (0296)     M8C_SetBank1
                                        (0297)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0298)     M8C_SetBank0
                                        (0299)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0300)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0301) 
                                        (0302) .WaitFor16ms:
                                        (0303)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0304)     jz   .WaitFor16ms
                                        (0305)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0306)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0307)     M8C_SetBank0
                                        (0308) 
                                        (0309) IF      ( WAIT_FOR_32K )
                                        (0310) ELSE ; !( WAIT_FOR_32K )
                                        (0311)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0312)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0313) ENDIF ;(WAIT_FOR_32K)
                                        (0314) ENDIF ;(PLL_MODE)
                                        (0315) 
                                        (0316) 	;-------------------------------------------------------
                                        (0317)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0318)     ;-------------------------------------------------------
                                        (0319) 
                                        (0320)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0321) 
                                        (0322) IF (SYSCLK_SOURCE)
                                        (0323)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0324) ENDIF
                                        (0325)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0326) 
                                        (0327)     ;------------------------
                                        (0328)     ; Close CT leakage path.
                                        (0329)     ;------------------------
008B: 62 71 05 MOV   REG[0x71],0x5      (0330)     mov   reg[ACB00CR0], 05h
008E: 62 75 05 MOV   REG[0x75],0x5      (0331)     mov   reg[ACB01CR0], 05h
0091: 62 79 05 MOV   REG[0x79],0x5      (0332)     mov   reg[ACB02CR0], 05h
0094: 62 7D 05 MOV   REG[0x7D],0x5      (0333)     mov   reg[ACB03CR0], 05h
                                        (0334) 
                                        (0335)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0336)     ;---------------------------------------------------
                                        (0337)     ; Insert your custom code below this banner
                                        (0338)     ;---------------------------------------------------
                                        (0339) 
                                        (0340)     ;---------------------------------------------------
                                        (0341)     ; Insert your custom code above this banner
                                        (0342)     ;---------------------------------------------------
                                        (0343)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0344) 
                                        (0345)     ;-------------------------
                                        (0346)     ; Load Base Configuration
                                        (0347)     ;-------------------------
                                        (0348)     ; Load global parameter settings and load the user modules in the
                                        (0349)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0350)     ; to minimize start up time; (2) We may still need to play with the
                                        (0351)     ; Sleep Timer.
                                        (0352)     ;
0097: 7C 02 D1 LCALL 0x02D1             (0353)     lcall LoadConfigInit
                                        (0354) 
                                        (0355)     ;-----------------------------------
                                        (0356)     ; Initialize C Run-Time Environment
                                        (0357)     ;-----------------------------------
                                        (0358) IF ( C_LANGUAGE_SUPPORT )
009A: 50 00    MOV   A,0x0              (0359)     mov  A,0                           ; clear the 'bss' segment to zero
009C: 55 34 38 MOV   [__r0],0x38        (0360)     mov  [__r0],<__bss_start
                                        (0361) BssLoop:
009F: 3C 34 38 CMP   [__r0],0x38        (0362)     cmp  [__r0],<__bss_end
00A2: A0 05    JZ    0x00A8             (0363)     jz   BssDone
00A4: 3F 34    MVI   [__r0],A           (0364)     mvi  [__r0],A
00A6: 8F F8    JMP   0x009F             (0365)     jmp  BssLoop
                                        (0366) BssDone:
00A8: 50 01    MOV   A,0x1              (0367)     mov  A,>__idata_start              ; copy idata to data segment
00AA: 57 E6    MOV   X,0xE6             (0368)     mov  X,<__idata_start
00AC: 55 34 00 MOV   [__r0],0x0         (0369)     mov  [__r0],<__data_start
                                        (0370) IDataLoop:
00AF: 3C 34 26 CMP   [__r0],0x26        (0371)     cmp  [__r0],<__data_end
00B2: A0 0B    JZ    0x00BE             (0372)     jz   C_RTE_Done
00B4: 08       PUSH  A                  (0373)     push A
00B5: 28       ROMX                     (0374)     romx
00B6: 3F 34    MVI   [__r0],A           (0375)     mvi  [__r0],A
00B8: 18       POP   A                  (0376)     pop  A
00B9: 75       INC   X                  (0377)     inc  X
00BA: 09 00    ADC   A,0x0              (0378)     adc  A,0
00BC: 8F F2    JMP   0x00AF             (0379)     jmp  IDataLoop
00BE: 71 10    OR    F,0x10             
                                        (0380) 
                                        (0381) C_RTE_Done:
                                        (0382) 
                                        (0383) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0384) 
                                        (0385)     ;-------------------------------
                                        (0386)     ; Voltage Stabilization for SMP
                                        (0387)     ;-------------------------------
                                        (0388) 
                                        (0389) IF ( SUPPLY_VOLTAGE )                  ; 1 Means 5 Volts
                                        (0390) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0391)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0392)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0393)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0394)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0395)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0396)     M8C_SetBank1
                                        (0397)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0398)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0399)     M8C_SetBank0
                                        (0400)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0401)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0402) .WaitFor2ms:
                                        (0403)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0404)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0405) ENDIF ; ( SWITCH_MODE_PUMP ^ 1 )
                                        (0406) ENDIF ; ( SUPPLY_VOLTAGE )
                                        (0407) 
                                        (0408)     ;-------------------------------
                                        (0409)     ; Set Power-On Reset (POR) Level
                                        (0410)     ;-------------------------------
                                        (0411)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0412)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0413)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0414)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0415)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0416) 
                                        (0417)     M8C_SetBank1
                                        (0418) 
                                        (0419) IF ( SUPPLY_VOLTAGE )                       ; 1 Means 5 Volts
                                        (0420)  IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )  ;    Also 24MHz?
                                        (0421)                                             ;       no, set 4.5V POR in user code, if desired
                                        (0422)  ELSE ; 24HMz                               ;
00C0: 43 E3 20 OR    REG[0xE3],0x20     (0423)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
00C3: 70 EF    AND   F,0xEF             
                                        (0424)  ENDIF ; OSC_CRO_CPU_24MHz
                                        (0425) ENDIF ; 5V
                                        (0426) 
                                        (0427)     M8C_SetBank0
                                        (0428) 
                                        (0429)     ;----------------------------
                                        (0430)     ; Wrap up and invoke "main"
                                        (0431)     ;----------------------------
                                        (0432) 
                                        (0433)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0434)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0435)     ;
00C5: 62 E0 00 MOV   REG[0xE0],0x0      (0436)     mov  reg[INT_MSK0],0
00C8: 71 10    OR    F,0x10             
                                        (0437) 
                                        (0438)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0439)     ;
                                        (0440)     M8C_SetBank1
00CA: 62 E0 03 MOV   REG[0xE0],0x3      (0441)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
00CD: 70 EF    AND   F,0xEF             
                                        (0442)     M8C_SetBank0
                                        (0443) 
                                        (0444)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0445)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0446)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0447)     ;
00CF: 62 E2 00 MOV   REG[0xE2],0x0      (0448)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0449)                                    ; have been set during the boot process.
                                        (0450) IF	(TOOLCHAIN & HITECH)
                                        (0451) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0452) ELSE
                                        (0453) IF ENABLE_LJMP_TO_MAIN
                                        (0454)     ljmp  _main                    ; goto main (no return)
                                        (0455) ELSE
00D2: 7C 0C DD LCALL _main              (0456)     lcall _main                    ; call main
                                        (0457) .Exit:
00D5: 8F FF    JMP   0x00D5             (0458)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0459) ENDIF
                                        (0460) ENDIF ; TOOLCHAIN
                                        (0461) 
                                        (0462)     ;---------------------------------
                                        (0463)     ; Library Access to Global Parms
                                        (0464)     ;---------------------------------
                                        (0465)     ;
                                        (0466)  bGetPowerSetting:
                                        (0467) _bGetPowerSetting:
                                        (0468)     ; Synthesize the "power setting" value used by chips with SlowIMO mode.
                                        (0469)     ; Returns value of POWER_SETTING in the A register.
                                        (0470)     ; No inputs. No Side Effects.
                                        (0471)     ;
                                        (0472) IF ( SUPPLY_VOLTAGE )            ; 1 means 5.0V
00D7: 50 10    MOV   A,0x10             (0473)     mov   A, POWER_SET_5V0_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0474) ELSE        
                                        (0475)     mov   A, POWER_SET_3V3_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0476) ENDIF
00D9: 7F       RET                      (0477)     ret
                                        (0478) 
                                        (0479) IF	(TOOLCHAIN & HITECH)
                                        (0480) ELSE
                                        (0481)     ;---------------------------------
                                        (0482)     ; Order Critical RAM & ROM AREAs
                                        (0483)     ;---------------------------------
                                        (0484)     ;  'TOP' is all that has been defined so far...
                                        (0485) 
                                        (0486)     ;  ROM AREAs for C CONST, static & global items
                                        (0487)     ;
                                        (0488)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0489)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0490) __idata_start:
                                        (0491) 
                                        (0492)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0493) __func_lit_start:
                                        (0494) 
                                        (0495)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0496)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0497) 
                                        (0498)     ; CODE segment for general use
                                        (0499)     ;
                                        (0500)     AREA text (ROM, REL, CON)
                                        (0501) __text_start:
                                        (0502) 
                                        (0503)     ; RAM area usage
                                        (0504)     ;
                                        (0505)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0506) __data_start:
                                        (0507) 
                                        (0508)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0509)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0510)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0511) __bss_start:
                                        (0512) 
                                        (0513) ENDIF ; TOOLCHAIN
                                        (0514) 
                                        (0515) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.2946
020C: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_rawbot_Bank1
                                        (0019) export LoadConfigTBL_rawbot_Bank0
                                        (0020) export LoadConfigTBL_rawbot_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_rawbot_Bank0:
                                        (0023) ;  Instance name LCD, User Module LCD
                                        (0024) ;  Instance name ServoPWM, User Module PWM16
                                        (0025) ;       Instance name ServoPWM, Block Name PWM16_LSB(DBB10)
                                        (0026) 	db		33h, 00h		;ServoPWM_CONTROL_LSB_REG(DBB10CR0)
                                        (0027) 	db		31h, 9fh		;ServoPWM_PERIOD_LSB_REG(DBB10DR1)
                                        (0028) 	db		32h, 2ch		;ServoPWM_COMPARE_LSB_REG(DBB10DR2)
                                        (0029) ;       Instance name ServoPWM, Block Name PWM16_MSB(DBB11)
                                        (0030) 	db		37h, 00h		;ServoPWM_CONTROL_MSB_REG(DBB11CR0)
                                        (0031) 	db		35h, 0fh		;ServoPWM_PERIOD_MSB_REG(DBB11DR1)
                                        (0032) 	db		36h, 01h		;ServoPWM_COMPARE_MSB_REG(DBB11DR2)
                                        (0033) ;  Instance name Timer16UsEcho, User Module Timer16
                                        (0034) ;       Instance name Timer16UsEcho, Block Name TIMER16_LSB(DCB02)
                                        (0035) 	db		2bh, 00h		;Timer16UsEcho_CONTROL_LSB_REG(DCB02CR0)
                                        (0036) 	db		29h, 40h		;Timer16UsEcho_PERIOD_LSB_REG(DCB02DR1)
                                        (0037) 	db		2ah, 00h		;Timer16UsEcho_COMPARE_LSB_REG(DCB02DR2)
                                        (0038) ;       Instance name Timer16UsEcho, Block Name TIMER16_MSB(DCB03)
                                        (0039) 	db		2fh, 04h		;Timer16UsEcho_CONTROL_MSB_REG(DCB03CR0)
                                        (0040) 	db		2dh, b5h		;Timer16UsEcho_PERIOD_MSB_REG(DCB03DR1)
                                        (0041) 	db		2eh, 00h		;Timer16UsEcho_COMPARE_MSB_REG(DCB03DR2)
                                        (0042) ;  Instance name Timer8Main, User Module Timer8
                                        (0043) ;       Instance name Timer8Main, Block Name TIMER8(DBB00)
                                        (0044) 	db		23h, 04h		;Timer8Main_CONTROL_REG(DBB00CR0)
                                        (0045) 	db		21h, c7h		;Timer8Main_PERIOD_REG(DBB00DR1)
                                        (0046) 	db		22h, 00h		;Timer8Main_COMPARE_REG(DBB00DR2)
                                        (0047) ;  Instance name Timer8UsTrig, User Module Timer8
                                        (0048) ;       Instance name Timer8UsTrig, Block Name TIMER8(DBB01)
                                        (0049) 	db		27h, 04h		;Timer8UsTrig_CONTROL_REG(DBB01CR0)
                                        (0050) 	db		25h, 0ah		;Timer8UsTrig_PERIOD_REG(DBB01DR1)
                                        (0051) 	db		26h, 00h		;Timer8UsTrig_COMPARE_REG(DBB01DR2)
                                        (0052) ;  Global Register values Bank 0
                                        (0053) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0054) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0055) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0056) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0057) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0058) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0059) 	db		d6h, 00h		; I2CConfig register (I2CCFG)
                                        (0060) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0061) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0062) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0063) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0064) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0065) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0066) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0067) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0068) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0069) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0070) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0071) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0072) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0073) 	db		beh, 20h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0074) 	db		ffh
                                        (0075) LoadConfigTBL_rawbot_Bank1:
                                        (0076) ;  Instance name LCD, User Module LCD
                                        (0077) ;  Instance name ServoPWM, User Module PWM16
                                        (0078) ;       Instance name ServoPWM, Block Name PWM16_LSB(DBB10)
                                        (0079) 	db		30h, 01h		;ServoPWM_FUNC_LSB_REG(DBB10FN)
                                        (0080) 	db		31h, 16h		;ServoPWM_INPUT_LSB_REG(DBB10IN)
                                        (0081) 	db		32h, 40h		;ServoPWM_OUTPUT_LSB_REG(DBB10OU)
                                        (0082) ;       Instance name ServoPWM, Block Name PWM16_MSB(DBB11)
                                        (0083) 	db		34h, 21h		;ServoPWM_FUNC_MSB_REG(DBB11FN)
                                        (0084) 	db		35h, 36h		;ServoPWM_INPUT_MSB_REG(DBB11IN)
                                        (0085) 	db		36h, 47h		;ServoPWM_OUTPUT_MSB_REG(DBB11OU)
                                        (0086) ;  Instance name Timer16UsEcho, User Module Timer16
                                        (0087) ;       Instance name Timer16UsEcho, Block Name TIMER16_LSB(DCB02)
                                        (0088) 	db		28h, 00h		;Timer16UsEcho_FUNC_LSB_REG(DCB02FN)
                                        (0089) 	db		29h, 05h		;Timer16UsEcho_INPUT_LSB_REG(DCB02IN)
                                        (0090) 	db		2ah, 40h		;Timer16UsEcho_OUTPUT_LSB_REG(DCB02OU)
                                        (0091) ;       Instance name Timer16UsEcho, Block Name TIMER16_MSB(DCB03)
                                        (0092) 	db		2ch, 20h		;Timer16UsEcho_FUNC_MSB_REG(DCB03FN)
                                        (0093) 	db		2dh, 35h		;Timer16UsEcho_INPUT_MSB_REG(DCB03IN)
                                        (0094) 	db		2eh, 40h		;Timer16UsEcho_OUTPUT_MSB_REG(DCB03OU)
                                        (0095) ;  Instance name Timer8Main, User Module Timer8
                                        (0096) ;       Instance name Timer8Main, Block Name TIMER8(DBB00)
                                        (0097) 	db		20h, 20h		;Timer8Main_FUNC_REG(DBB00FN)
                                        (0098) 	db		21h, 06h		;Timer8Main_INPUT_REG(DBB00IN)
                                        (0099) 	db		22h, 40h		;Timer8Main_OUTPUT_REG(DBB00OU)
                                        (0100) ;  Instance name Timer8UsTrig, User Module Timer8
                                        (0101) ;       Instance name Timer8UsTrig, Block Name TIMER8(DBB01)
                                        (0102) 	db		24h, 20h		;Timer8UsTrig_FUNC_REG(DBB01FN)
                                        (0103) 	db		25h, 05h		;Timer8UsTrig_INPUT_REG(DBB01IN)
                                        (0104) 	db		26h, 40h		;Timer8UsTrig_OUTPUT_REG(DBB01OU)
                                        (0105) ;  Global Register values Bank 1
                                        (0106) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0107) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0108) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0109) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0110) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0111) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0112) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0113) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0114) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0115) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0116) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0117) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0118) 	db		e1h, b9h		; OscillatorControl_1 register (OSC_CR1)
                                        (0119) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0120) 	db		dfh, c7h		; OscillatorControl_3 register (OSC_CR3)
                                        (0121) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0122) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0123) 	db		ffh
                                        (0124) AREA psoc_config(rom, rel)
                                        (0125) LoadConfigTBL_rawbot_Ordered:
                                        (0126) ;  Ordered Global Register values
                                        (0127) 	M8C_SetBank0
020E: 62 00 00 MOV   REG[0x0],0x0       (0128) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0211: 71 10    OR    F,0x10             
                                        (0129) 	M8C_SetBank1
0213: 62 00 FF MOV   REG[0x0],0xFF      (0130) 	mov	reg[00h], ffh		; Port_0_DriveMode_0 register (PRT0DM0)
0216: 62 01 00 MOV   REG[0x1],0x0       (0131) 	mov	reg[01h], 00h		; Port_0_DriveMode_1 register (PRT0DM1)
0219: 70 EF    AND   F,0xEF             
                                        (0132) 	M8C_SetBank0
021B: 62 03 00 MOV   REG[0x3],0x0       (0133) 	mov	reg[03h], 00h		; Port_0_DriveMode_2 register (PRT0DM2)
021E: 62 02 80 MOV   REG[0x2],0x80      (0134) 	mov	reg[02h], 80h		; Port_0_GlobalSelect register (PRT0GS)
0221: 71 10    OR    F,0x10             
                                        (0135) 	M8C_SetBank1
0223: 62 02 00 MOV   REG[0x2],0x0       (0136) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0226: 62 03 00 MOV   REG[0x3],0x0       (0137) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0229: 70 EF    AND   F,0xEF             
                                        (0138) 	M8C_SetBank0
022B: 62 01 00 MOV   REG[0x1],0x0       (0139) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
022E: 62 04 00 MOV   REG[0x4],0x0       (0140) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
0231: 71 10    OR    F,0x10             
                                        (0141) 	M8C_SetBank1
0233: 62 04 00 MOV   REG[0x4],0x0       (0142) 	mov	reg[04h], 00h		; Port_1_DriveMode_0 register (PRT1DM0)
0236: 62 05 00 MOV   REG[0x5],0x0       (0143) 	mov	reg[05h], 00h		; Port_1_DriveMode_1 register (PRT1DM1)
0239: 70 EF    AND   F,0xEF             
                                        (0144) 	M8C_SetBank0
023B: 62 07 00 MOV   REG[0x7],0x0       (0145) 	mov	reg[07h], 00h		; Port_1_DriveMode_2 register (PRT1DM2)
023E: 62 06 00 MOV   REG[0x6],0x0       (0146) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0241: 71 10    OR    F,0x10             
                                        (0147) 	M8C_SetBank1
0243: 62 06 80 MOV   REG[0x6],0x80      (0148) 	mov	reg[06h], 80h		; Port_1_IntCtrl_0 register (PRT1IC0)
0246: 62 07 80 MOV   REG[0x7],0x80      (0149) 	mov	reg[07h], 80h		; Port_1_IntCtrl_1 register (PRT1IC1)
0249: 70 EF    AND   F,0xEF             
                                        (0150) 	M8C_SetBank0
024B: 62 05 80 MOV   REG[0x5],0x80      (0151) 	mov	reg[05h], 80h		; Port_1_IntEn register (PRT1IE)
024E: 62 08 00 MOV   REG[0x8],0x0       (0152) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0251: 71 10    OR    F,0x10             
                                        (0153) 	M8C_SetBank1
0253: 62 08 7F MOV   REG[0x8],0x7F      (0154) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
0256: 62 09 80 MOV   REG[0x9],0x80      (0155) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
0259: 70 EF    AND   F,0xEF             
                                        (0156) 	M8C_SetBank0
025B: 62 0B 80 MOV   REG[0xB],0x80      (0157) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
025E: 62 0A 00 MOV   REG[0xA],0x0       (0158) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0261: 71 10    OR    F,0x10             
                                        (0159) 	M8C_SetBank1
0263: 62 0A 00 MOV   REG[0xA],0x0       (0160) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0266: 62 0B 00 MOV   REG[0xB],0x0       (0161) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0269: 70 EF    AND   F,0xEF             
                                        (0162) 	M8C_SetBank0
026B: 62 09 00 MOV   REG[0x9],0x0       (0163) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
026E: 62 0C 00 MOV   REG[0xC],0x0       (0164) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0271: 71 10    OR    F,0x10             
                                        (0165) 	M8C_SetBank1
0273: 62 0C 00 MOV   REG[0xC],0x0       (0166) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0276: 62 0D 00 MOV   REG[0xD],0x0       (0167) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0279: 70 EF    AND   F,0xEF             
                                        (0168) 	M8C_SetBank0
027B: 62 0F 00 MOV   REG[0xF],0x0       (0169) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
027E: 62 0E 00 MOV   REG[0xE],0x0       (0170) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0281: 71 10    OR    F,0x10             
                                        (0171) 	M8C_SetBank1
0283: 62 0E 00 MOV   REG[0xE],0x0       (0172) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
0286: 62 0F 00 MOV   REG[0xF],0x0       (0173) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
0289: 70 EF    AND   F,0xEF             
                                        (0174) 	M8C_SetBank0
028B: 62 0D 00 MOV   REG[0xD],0x0       (0175) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
028E: 62 10 00 MOV   REG[0x10],0x0      (0176) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0291: 71 10    OR    F,0x10             
                                        (0177) 	M8C_SetBank1
0293: 62 10 00 MOV   REG[0x10],0x0      (0178) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
0296: 62 11 00 MOV   REG[0x11],0x0      (0179) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
0299: 70 EF    AND   F,0xEF             
                                        (0180) 	M8C_SetBank0
029B: 62 13 00 MOV   REG[0x13],0x0      (0181) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
029E: 62 12 00 MOV   REG[0x12],0x0      (0182) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02A1: 71 10    OR    F,0x10             
                                        (0183) 	M8C_SetBank1
02A3: 62 12 00 MOV   REG[0x12],0x0      (0184) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02A6: 62 13 00 MOV   REG[0x13],0x0      (0185) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02A9: 70 EF    AND   F,0xEF             
                                        (0186) 	M8C_SetBank0
02AB: 62 11 00 MOV   REG[0x11],0x0      (0187) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02AE: 62 14 00 MOV   REG[0x14],0x0      (0188) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02B1: 71 10    OR    F,0x10             
                                        (0189) 	M8C_SetBank1
02B3: 62 14 00 MOV   REG[0x14],0x0      (0190) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02B6: 62 15 00 MOV   REG[0x15],0x0      (0191) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02B9: 70 EF    AND   F,0xEF             
                                        (0192) 	M8C_SetBank0
02BB: 62 17 00 MOV   REG[0x17],0x0      (0193) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02BE: 62 16 00 MOV   REG[0x16],0x0      (0194) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02C1: 71 10    OR    F,0x10             
                                        (0195) 	M8C_SetBank1
02C3: 62 16 00 MOV   REG[0x16],0x0      (0196) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02C6: 62 17 00 MOV   REG[0x17],0x0      (0197) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02C9: 70 EF    AND   F,0xEF             
                                        (0198) 	M8C_SetBank0
02CB: 62 15 00 MOV   REG[0x15],0x0      (0199) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02CE: 70 EF    AND   F,0xEF             
                                        (0200) 	M8C_SetBank0
02D0: 7F       RET                      (0201) 	ret
                                        (0202) 
                                        (0203) 
                                        (0204) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_rawbot
                                        (0026) export _LoadConfig_rawbot
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
02D1: 55 35 00 MOV   [0x35],0x0         (0065) 	mov		[Port_2_Data_SHADE], 0h
02D4: 55 36 7F MOV   [0x36],0x7F        (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
02D7: 55 37 80 MOV   [0x37],0x80        (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
02DA: 7C 02 E1 LCALL 0x02E1             (0069) 	lcall	LoadConfig_rawbot
02DD: 7C 02 0C LCALL 0x020C             (0070) 	lcall	LoadConfigTBL_rawbot_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
02E0: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration rawbot
                                        (0078) ;
                                        (0079) ;    Load configuration registers for rawbot.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_rawbot:
                                        (0096)  LoadConfig_rawbot:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
02E1: 10       PUSH  X                  (0099) 	push	x
02E2: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
02E4: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
02E6: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
02E7: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_rawbot_Bank0
02E9: 57 50    MOV   X,0x50             (0105)     mov     X, <LoadConfigTBL_rawbot_Bank0
02EB: 7C 02 FC LCALL 0x02FC             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
02EE: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
02F0: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
02F1: 50 01    MOV   A,0x1              (0111)     mov     A, >LoadConfigTBL_rawbot_Bank1
02F3: 57 9F    MOV   X,0x9F             (0112)     mov     X, <LoadConfigTBL_rawbot_Bank1
02F5: 7C 02 FC LCALL 0x02FC             (0113)     lcall   LoadConfig              ; Load the bank 1 values
02F8: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
02FA: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
02FB: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
02FC: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
02FE: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
02FF: 08       PUSH  A                  (0143)     push    A
0300: 4F       MOV   X,SP               (0144)     mov     X, SP
0301: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
0304: D0 04    JNC   0x0309             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0306: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
0309: 18       POP   A                  (0149)     pop     A
030A: 20       POP   X                  (0150)     pop     X
030B: 70 EF    AND   F,0xEF             
030D: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0310: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
0311: 08       PUSH  A                  (0156)     push    A
0312: 28       ROMX                     (0157)     romx                            ; Load register address from table
0313: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
0315: A0 1F    JZ    0x0335             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
0317: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
0318: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
031B: A0 03    JZ    0x031F             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
031D: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
031F: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
0321: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
0322: 20       POP   X                  (0167)     pop     X
0323: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
0324: 09 00    ADC   A,0x0              (0169)     adc     A, 0
0326: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
0327: 08       PUSH  A                  (0171)     push    A
0328: 28       ROMX                     (0172)     romx                            ; load config data from the table
0329: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
032A: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
032C: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
032E: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
032F: 20       POP   X                  (0177)     pop     X
0330: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
0331: 09 00    ADC   A,0x0              (0179)     adc     A, 0
0333: 8F D7    JMP   0x030B             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
0335: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
0337: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\timer8ustrig.asm              (0001) ;;*****************************************************************************
0338: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer8UsTrig.asm
                                        (0004) ;;   Version: 2.70, Updated on 2013/5/19 at 10:44:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer8UsTrig.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer8UsTrig_EnableInt
                                        (0030) export _Timer8UsTrig_EnableInt
                                        (0031) export  Timer8UsTrig_DisableInt
                                        (0032) export _Timer8UsTrig_DisableInt
                                        (0033) export  Timer8UsTrig_Start
                                        (0034) export _Timer8UsTrig_Start
                                        (0035) export  Timer8UsTrig_Stop
                                        (0036) export _Timer8UsTrig_Stop
                                        (0037) export  Timer8UsTrig_WritePeriod
                                        (0038) export _Timer8UsTrig_WritePeriod
                                        (0039) export  Timer8UsTrig_WriteCompareValue
                                        (0040) export _Timer8UsTrig_WriteCompareValue
                                        (0041) export  Timer8UsTrig_bReadCompareValue
                                        (0042) export _Timer8UsTrig_bReadCompareValue
                                        (0043) export  Timer8UsTrig_bReadTimer
                                        (0044) export _Timer8UsTrig_bReadTimer
                                        (0045) export  Timer8UsTrig_bReadTimerSaveCV
                                        (0046) export _Timer8UsTrig_bReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  bTimer8UsTrig_ReadCompareValue  ; deprecated
                                        (0051) export _bTimer8UsTrig_ReadCompareValue  ; deprecated
                                        (0052) export  bTimer8UsTrig_ReadTimer         ; deprecated
                                        (0053) export _bTimer8UsTrig_ReadTimer         ; deprecated
                                        (0054) export  bTimer8UsTrig_ReadTimerSaveCV   ; deprecated
                                        (0055) export _bTimer8UsTrig_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  bTimer8UsTrig_ReadCounter       ; obsolete
                                        (0058) export _bTimer8UsTrig_ReadCounter       ; obsolete
                                        (0059) export  bTimer8UsTrig_CaptureCounter    ; obsolete
                                        (0060) export _bTimer8UsTrig_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA rawbot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer8UsTrig_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer8UsTrig_EnableInt:
                                        (0098) _Timer8UsTrig_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer8UsTrig_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
033B: 7F       RET                      (0102)    ret
033C: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer8UsTrig_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer8UsTrig_DisableInt:
                                        (0126) _Timer8UsTrig_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer8UsTrig_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
033F: 7F       RET                      (0130)    ret
0340: 43 27 01 OR    REG[0x27],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer8UsTrig_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer8UsTrig_Start:
                                        (0154) _Timer8UsTrig_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer8UsTrig_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0343: 7F       RET                      (0158)    ret
0344: 41 27 FE AND   REG[0x27],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer8UsTrig_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer8UsTrig_Stop:
                                        (0182) _Timer8UsTrig_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer8UsTrig_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
0347: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer8UsTrig_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 8-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS: 
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer8UsTrig_WritePeriod:
                                        (0211) _Timer8UsTrig_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
0348: 60 25    MOV   REG[0x25],A        (0213)    mov   reg[Timer8UsTrig_PERIOD_REG], A
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_1
034A: 7F       RET                      (0215)    ret
                                        (0216) 
                                        (0217) .ENDSECTION
                                        (0218) 
                                        (0219) 
                                        (0220) .SECTION
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;  FUNCTION NAME: Timer8UsTrig_WriteCompareValue
                                        (0223) ;
                                        (0224) ;  DESCRIPTION:
                                        (0225) ;     Writes compare value into the Compare register (DR2).
                                        (0226) ;
                                        (0227) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0228) ;           Compare register. (Call Timer8UsTrig_Stop to disable).
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0232) ;  RETURNS:      Nothing
                                        (0233) ;  SIDE EFFECTS: 
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240)  Timer8UsTrig_WriteCompareValue:
                                        (0241) _Timer8UsTrig_WriteCompareValue:
                                        (0242)    RAM_PROLOGUE RAM_USE_CLASS_1
034B: 60 26    MOV   REG[0x26],A        (0243)    mov   reg[Timer8UsTrig_COMPARE_REG], A
                                        (0244)    RAM_EPILOGUE RAM_USE_CLASS_1
034D: 7F       RET                      (0245)    ret
                                        (0246) 
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) 
                                        (0250) .SECTION
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;  FUNCTION NAME: Timer8UsTrig_bReadCompareValue
                                        (0253) ;
                                        (0254) ;  DESCRIPTION:
                                        (0255) ;     Reads the Compare register.
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;
                                        (0258) ;  ARGUMENTS:    None
                                        (0259) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0260) ;  SIDE EFFECTS: 
                                        (0261) ;    The A and X registers may be modified by this or future implementations
                                        (0262) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0263) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0264) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0265) ;    functions.
                                        (0266) ;
                                        (0267)  Timer8UsTrig_bReadCompareValue:
                                        (0268) _Timer8UsTrig_bReadCompareValue:
                                        (0269)  bTimer8UsTrig_ReadCompareValue:                 ; this name deprecated
                                        (0270) _bTimer8UsTrig_ReadCompareValue:                 ; this name deprecated
                                        (0271)    RAM_PROLOGUE RAM_USE_CLASS_1
034E: 5D 26    MOV   A,REG[0x26]        (0272)    mov   A, reg[Timer8UsTrig_COMPARE_REG]
                                        (0273)    RAM_EPILOGUE RAM_USE_CLASS_1
0350: 7F       RET                      (0274)    ret
                                        (0275) 
                                        (0276) .ENDSECTION
                                        (0277) 
                                        (0278) 
                                        (0279) .SECTION
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;  FUNCTION NAME: Timer8UsTrig_bReadTimerSaveCV
                                        (0282) ;
                                        (0283) ;  DESCRIPTION:
                                        (0284) ;     Returns the value in the Count register (DR0), preserving the
                                        (0285) ;     value in the compare register (DR2).
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0292) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0293) ;     3) The user module is stopped momentarily while the compare value is
                                        (0294) ;        restored.  This may cause the Count register to miss one or more
                                        (0295) ;        counts depending on the input clock speed.
                                        (0296) ;     4) The A and X registers may be modified by this or future implementations
                                        (0297) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0298) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0299) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0300) ;        functions.
                                        (0301) ;
                                        (0302) ;  THEORY of OPERATION:
                                        (0303) ;     1) Read and save the Compare register.
                                        (0304) ;     2) Read the Count register, causing its data to be latched into
                                        (0305) ;        the Compare register.
                                        (0306) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0307) ;        to the buffer.
                                        (0308) ;     4) Disable global interrupts
                                        (0309) ;     5) Halt the timer
                                        (0310) ;     6) Restore the Compare register values
                                        (0311) ;     7) Start the Timer again
                                        (0312) ;     8) Restore global interrupt state
                                        (0313) ;
                                        (0314)  Timer8UsTrig_bReadTimerSaveCV:
                                        (0315) _Timer8UsTrig_bReadTimerSaveCV:
                                        (0316)  bTimer8UsTrig_ReadTimerSaveCV:                  ; this name deprecated
                                        (0317) _bTimer8UsTrig_ReadTimerSaveCV:                  ; this name deprecated
                                        (0318)  bTimer8UsTrig_ReadCounter:                      ; this name deprecated
                                        (0319) _bTimer8UsTrig_ReadCounter:                      ; this name deprecated
                                        (0320) 
                                        (0321) CpuFlags:      equ   0
                                        (0322) bCount:        equ   1
                                        (0323) 
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_2
0351: 4F       MOV   X,SP               (0325)    mov   X, SP                                   ; X <- stack frame pointer
0352: 38 02    ADD   SP,0x2             (0326)    add   SP, 2                                   ; Reserve space for flags, count
0354: 5D 27    MOV   A,REG[0x27]        (0327)    mov   A, reg[Timer8UsTrig_CONTROL_REG]        ; save the Control register
0356: 08       PUSH  A                  (0328)    push  A
0357: 5D 26    MOV   A,REG[0x26]        (0329)    mov   A, reg[Timer8UsTrig_COMPARE_REG]        ; save the Compare register
0359: 08       PUSH  A                  (0330)    push  A
035A: 5D 24    MOV   A,REG[0x24]        (0331)    mov   A, reg[Timer8UsTrig_COUNTER_REG]        ; synchronous copy DR2 <- DR0
                                        (0332)                                                  ; This may cause an interrupt!
035C: 5D 26    MOV   A,REG[0x26]        (0333)    mov   A, reg[Timer8UsTrig_COMPARE_REG]        ; Now grab DR2 (DR0) and save
035E: 54 01    MOV   [X+1],A            (0334)    mov   [X+bCount], A
0360: 50 00    MOV   A,0x0              (0335)    mov   A, 0                                    ; Guess the global interrupt state
0362: 49 F7 01 TST   REG[0xF7],0x1      (0336)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
0365: A0 03    JZ    0x0369             (0337)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0367: 50 01    MOV   A,0x1              (0338)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0339) .SetupStatusFlag:                                ; and ...
0369: 54 00    MOV   [X+0],A            (0340)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
036B: 70 FE    AND   F,0xFE             
036D: 41 27 FE AND   REG[0x27],0xFE     
                                        (0341)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0342)    Timer8UsTrig_Stop_M                           ; Stop the timer
0370: 18       POP   A                  (0343)    pop   A                                       ; Restore the Compare register
0371: 60 26    MOV   REG[0x26],A        (0344)    mov   reg[Timer8UsTrig_COMPARE_REG], A
0373: 18       POP   A                  (0345)    pop   A                                       ; restore start state of the timer
0374: 60 27    MOV   REG[0x27],A        (0346)    mov   reg[Timer8UsTrig_CONTROL_REG], A
0376: 18       POP   A                  (0347)    pop   A                                       ; Return result stored in stack frame
                                        (0348)    RAM_EPILOGUE RAM_USE_CLASS_2
0377: 7E       RETI                     (0349)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0350) 
                                        (0351) .ENDSECTION
                                        (0352) 
                                        (0353) 
                                        (0354) .SECTION
                                        (0355) ;-----------------------------------------------------------------------------
                                        (0356) ;  FUNCTION NAME: Timer8UsTrig_bReadTimer
                                        (0357) ;
                                        (0358) ;  DESCRIPTION:
                                        (0359) ;     Performs a software capture of the Count register.  A synchronous
                                        (0360) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0361) ;
                                        (0362) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;
                                        (0365) ;  ARGUMENTS:    None
                                        (0366) ;  RETURNS:      fastcall16 BYTE bCount, (value of DR0 in the A register)
                                        (0367) ;  SIDE EFFECTS:
                                        (0368) ;    May cause an interrupt.
                                        (0369) ;
                                        (0370) ;    The A and X registers may be modified by this or future implementations
                                        (0371) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0372) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0373) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0374) ;    functions.
                                        (0375) ;
                                        (0376) ;  THEORY of OPERATION:
                                        (0377) ;     1) Read the Count register - this causes the count value to be
                                        (0378) ;        latched into the Compare register.
                                        (0379) ;     2) Read and return the Count register values from the Compare
                                        (0380) ;        registers into the return buffer.
                                        (0381) ;
                                        (0382)  Timer8UsTrig_bReadTimer:
                                        (0383) _Timer8UsTrig_bReadTimer:
                                        (0384)  bTimer8UsTrig_ReadTimer:                        ; this name deprecated
                                        (0385) _bTimer8UsTrig_ReadTimer:                        ; this name deprecated
                                        (0386)  bTimer8UsTrig_CaptureCounter:                   ; this name deprecated
                                        (0387) _bTimer8UsTrig_CaptureCounter:                   ; this name deprecated
                                        (0388) 
                                        (0389)    RAM_PROLOGUE RAM_USE_CLASS_1
0378: 5D 24    MOV   A,REG[0x24]        (0390)    mov   A, reg[Timer8UsTrig_COUNTER_REG]        ; synchronous copy DR2 <- DR0
                                        (0391)                                                  ; This may cause an interrupt!
037A: 5D 26    MOV   A,REG[0x26]        (0392)    mov   A, reg[Timer8UsTrig_COMPARE_REG]        ; Return DR2 (actually DR0)
                                        (0393)    RAM_EPILOGUE RAM_USE_CLASS_1
037C: 7F       RET                      (0394)    ret
                                        (0395) 
                                        (0396) .ENDSECTION
                                        (0397) 
                                        (0398) ; End of File Timer8UsTrig.asm
FILE: lib\timer8main.asm                (0001) ;;*****************************************************************************
037D: 43 E1 01 OR    REG[0xE1],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer8Main.asm
                                        (0004) ;;   Version: 2.70, Updated on 2013/5/19 at 10:44:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer8Main.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer8Main_EnableInt
                                        (0030) export _Timer8Main_EnableInt
                                        (0031) export  Timer8Main_DisableInt
                                        (0032) export _Timer8Main_DisableInt
                                        (0033) export  Timer8Main_Start
                                        (0034) export _Timer8Main_Start
                                        (0035) export  Timer8Main_Stop
                                        (0036) export _Timer8Main_Stop
                                        (0037) export  Timer8Main_WritePeriod
                                        (0038) export _Timer8Main_WritePeriod
                                        (0039) export  Timer8Main_WriteCompareValue
                                        (0040) export _Timer8Main_WriteCompareValue
                                        (0041) export  Timer8Main_bReadCompareValue
                                        (0042) export _Timer8Main_bReadCompareValue
                                        (0043) export  Timer8Main_bReadTimer
                                        (0044) export _Timer8Main_bReadTimer
                                        (0045) export  Timer8Main_bReadTimerSaveCV
                                        (0046) export _Timer8Main_bReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  bTimer8Main_ReadCompareValue  ; deprecated
                                        (0051) export _bTimer8Main_ReadCompareValue  ; deprecated
                                        (0052) export  bTimer8Main_ReadTimer         ; deprecated
                                        (0053) export _bTimer8Main_ReadTimer         ; deprecated
                                        (0054) export  bTimer8Main_ReadTimerSaveCV   ; deprecated
                                        (0055) export _bTimer8Main_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  bTimer8Main_ReadCounter       ; obsolete
                                        (0058) export _bTimer8Main_ReadCounter       ; obsolete
                                        (0059) export  bTimer8Main_CaptureCounter    ; obsolete
                                        (0060) export _bTimer8Main_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA rawbot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer8Main_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer8Main_EnableInt:
                                        (0098) _Timer8Main_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer8Main_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
0380: 7F       RET                      (0102)    ret
0381: 41 E1 FE AND   REG[0xE1],0xFE     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer8Main_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer8Main_DisableInt:
                                        (0126) _Timer8Main_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer8Main_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
0384: 7F       RET                      (0130)    ret
0385: 43 23 01 OR    REG[0x23],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer8Main_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer8Main_Start:
                                        (0154) _Timer8Main_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer8Main_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0388: 7F       RET                      (0158)    ret
0389: 41 23 FE AND   REG[0x23],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer8Main_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer8Main_Stop:
                                        (0182) _Timer8Main_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer8Main_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
038C: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer8Main_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 8-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS: 
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer8Main_WritePeriod:
                                        (0211) _Timer8Main_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
038D: 60 21    MOV   REG[0x21],A        (0213)    mov   reg[Timer8Main_PERIOD_REG], A
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_1
038F: 7F       RET                      (0215)    ret
                                        (0216) 
                                        (0217) .ENDSECTION
                                        (0218) 
                                        (0219) 
                                        (0220) .SECTION
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;  FUNCTION NAME: Timer8Main_WriteCompareValue
                                        (0223) ;
                                        (0224) ;  DESCRIPTION:
                                        (0225) ;     Writes compare value into the Compare register (DR2).
                                        (0226) ;
                                        (0227) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0228) ;           Compare register. (Call Timer8Main_Stop to disable).
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0232) ;  RETURNS:      Nothing
                                        (0233) ;  SIDE EFFECTS: 
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240)  Timer8Main_WriteCompareValue:
                                        (0241) _Timer8Main_WriteCompareValue:
                                        (0242)    RAM_PROLOGUE RAM_USE_CLASS_1
0390: 60 22    MOV   REG[0x22],A        (0243)    mov   reg[Timer8Main_COMPARE_REG], A
                                        (0244)    RAM_EPILOGUE RAM_USE_CLASS_1
0392: 7F       RET                      (0245)    ret
                                        (0246) 
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) 
                                        (0250) .SECTION
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;  FUNCTION NAME: Timer8Main_bReadCompareValue
                                        (0253) ;
                                        (0254) ;  DESCRIPTION:
                                        (0255) ;     Reads the Compare register.
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;
                                        (0258) ;  ARGUMENTS:    None
                                        (0259) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0260) ;  SIDE EFFECTS: 
                                        (0261) ;    The A and X registers may be modified by this or future implementations
                                        (0262) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0263) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0264) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0265) ;    functions.
                                        (0266) ;
                                        (0267)  Timer8Main_bReadCompareValue:
                                        (0268) _Timer8Main_bReadCompareValue:
                                        (0269)  bTimer8Main_ReadCompareValue:                   ; this name deprecated
                                        (0270) _bTimer8Main_ReadCompareValue:                   ; this name deprecated
                                        (0271)    RAM_PROLOGUE RAM_USE_CLASS_1
0393: 5D 22    MOV   A,REG[0x22]        (0272)    mov   A, reg[Timer8Main_COMPARE_REG]
                                        (0273)    RAM_EPILOGUE RAM_USE_CLASS_1
0395: 7F       RET                      (0274)    ret
                                        (0275) 
                                        (0276) .ENDSECTION
                                        (0277) 
                                        (0278) 
                                        (0279) .SECTION
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;  FUNCTION NAME: Timer8Main_bReadTimerSaveCV
                                        (0282) ;
                                        (0283) ;  DESCRIPTION:
                                        (0284) ;     Returns the value in the Count register (DR0), preserving the
                                        (0285) ;     value in the compare register (DR2).
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0292) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0293) ;     3) The user module is stopped momentarily while the compare value is
                                        (0294) ;        restored.  This may cause the Count register to miss one or more
                                        (0295) ;        counts depending on the input clock speed.
                                        (0296) ;     4) The A and X registers may be modified by this or future implementations
                                        (0297) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0298) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0299) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0300) ;        functions.
                                        (0301) ;
                                        (0302) ;  THEORY of OPERATION:
                                        (0303) ;     1) Read and save the Compare register.
                                        (0304) ;     2) Read the Count register, causing its data to be latched into
                                        (0305) ;        the Compare register.
                                        (0306) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0307) ;        to the buffer.
                                        (0308) ;     4) Disable global interrupts
                                        (0309) ;     5) Halt the timer
                                        (0310) ;     6) Restore the Compare register values
                                        (0311) ;     7) Start the Timer again
                                        (0312) ;     8) Restore global interrupt state
                                        (0313) ;
                                        (0314)  Timer8Main_bReadTimerSaveCV:
                                        (0315) _Timer8Main_bReadTimerSaveCV:
                                        (0316)  bTimer8Main_ReadTimerSaveCV:                    ; this name deprecated
                                        (0317) _bTimer8Main_ReadTimerSaveCV:                    ; this name deprecated
                                        (0318)  bTimer8Main_ReadCounter:                        ; this name deprecated
                                        (0319) _bTimer8Main_ReadCounter:                        ; this name deprecated
                                        (0320) 
                                        (0321) CpuFlags:      equ   0
                                        (0322) bCount:        equ   1
                                        (0323) 
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_2
0396: 4F       MOV   X,SP               (0325)    mov   X, SP                                   ; X <- stack frame pointer
0397: 38 02    ADD   SP,0x2             (0326)    add   SP, 2                                   ; Reserve space for flags, count
0399: 5D 23    MOV   A,REG[0x23]        (0327)    mov   A, reg[Timer8Main_CONTROL_REG]          ; save the Control register
039B: 08       PUSH  A                  (0328)    push  A
039C: 5D 22    MOV   A,REG[0x22]        (0329)    mov   A, reg[Timer8Main_COMPARE_REG]          ; save the Compare register
039E: 08       PUSH  A                  (0330)    push  A
039F: 5D 20    MOV   A,REG[0x20]        (0331)    mov   A, reg[Timer8Main_COUNTER_REG]          ; synchronous copy DR2 <- DR0
                                        (0332)                                                  ; This may cause an interrupt!
03A1: 5D 22    MOV   A,REG[0x22]        (0333)    mov   A, reg[Timer8Main_COMPARE_REG]          ; Now grab DR2 (DR0) and save
03A3: 54 01    MOV   [X+1],A            (0334)    mov   [X+bCount], A
03A5: 50 00    MOV   A,0x0              (0335)    mov   A, 0                                    ; Guess the global interrupt state
03A7: 49 F7 01 TST   REG[0xF7],0x1      (0336)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
03AA: A0 03    JZ    0x03AE             (0337)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
03AC: 50 01    MOV   A,0x1              (0338)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0339) .SetupStatusFlag:                                ; and ...
03AE: 54 00    MOV   [X+0],A            (0340)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
03B0: 70 FE    AND   F,0xFE             
03B2: 41 23 FE AND   REG[0x23],0xFE     
                                        (0341)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0342)    Timer8Main_Stop_M                             ; Stop the timer
03B5: 18       POP   A                  (0343)    pop   A                                       ; Restore the Compare register
03B6: 60 22    MOV   REG[0x22],A        (0344)    mov   reg[Timer8Main_COMPARE_REG], A
03B8: 18       POP   A                  (0345)    pop   A                                       ; restore start state of the timer
03B9: 60 23    MOV   REG[0x23],A        (0346)    mov   reg[Timer8Main_CONTROL_REG], A
03BB: 18       POP   A                  (0347)    pop   A                                       ; Return result stored in stack frame
                                        (0348)    RAM_EPILOGUE RAM_USE_CLASS_2
03BC: 7E       RETI                     (0349)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0350) 
                                        (0351) .ENDSECTION
                                        (0352) 
                                        (0353) 
                                        (0354) .SECTION
                                        (0355) ;-----------------------------------------------------------------------------
                                        (0356) ;  FUNCTION NAME: Timer8Main_bReadTimer
                                        (0357) ;
                                        (0358) ;  DESCRIPTION:
                                        (0359) ;     Performs a software capture of the Count register.  A synchronous
                                        (0360) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0361) ;
                                        (0362) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;
                                        (0365) ;  ARGUMENTS:    None
                                        (0366) ;  RETURNS:      fastcall16 BYTE bCount, (value of DR0 in the A register)
                                        (0367) ;  SIDE EFFECTS:
                                        (0368) ;    May cause an interrupt.
                                        (0369) ;
                                        (0370) ;    The A and X registers may be modified by this or future implementations
                                        (0371) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0372) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0373) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0374) ;    functions.
                                        (0375) ;
                                        (0376) ;  THEORY of OPERATION:
                                        (0377) ;     1) Read the Count register - this causes the count value to be
                                        (0378) ;        latched into the Compare register.
                                        (0379) ;     2) Read and return the Count register values from the Compare
                                        (0380) ;        registers into the return buffer.
                                        (0381) ;
                                        (0382)  Timer8Main_bReadTimer:
                                        (0383) _Timer8Main_bReadTimer:
                                        (0384)  bTimer8Main_ReadTimer:                          ; this name deprecated
                                        (0385) _bTimer8Main_ReadTimer:                          ; this name deprecated
                                        (0386)  bTimer8Main_CaptureCounter:                     ; this name deprecated
                                        (0387) _bTimer8Main_CaptureCounter:                     ; this name deprecated
                                        (0388) 
                                        (0389)    RAM_PROLOGUE RAM_USE_CLASS_1
03BD: 5D 20    MOV   A,REG[0x20]        (0390)    mov   A, reg[Timer8Main_COUNTER_REG]          ; synchronous copy DR2 <- DR0
                                        (0391)                                                  ; This may cause an interrupt!
03BF: 5D 22    MOV   A,REG[0x22]        (0392)    mov   A, reg[Timer8Main_COMPARE_REG]          ; Return DR2 (actually DR0)
                                        (0393)    RAM_EPILOGUE RAM_USE_CLASS_1
03C1: 7F       RET                      (0394)    ret
                                        (0395) 
                                        (0396) .ENDSECTION
                                        (0397) 
                                        (0398) ; End of File Timer8Main.asm
FILE: lib\timer16usecho.asm             (0001) ;;*****************************************************************************
03C2: 43 E1 08 OR    REG[0xE1],0x8      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer16UsEcho.asm
                                        (0004) ;;   Version: 2.6, Updated on 2013/5/19 at 10:44:39
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer16UsEcho.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer16UsEcho_EnableInt
                                        (0030) export _Timer16UsEcho_EnableInt
                                        (0031) export  Timer16UsEcho_DisableInt
                                        (0032) export _Timer16UsEcho_DisableInt
                                        (0033) export  Timer16UsEcho_Start
                                        (0034) export _Timer16UsEcho_Start
                                        (0035) export  Timer16UsEcho_Stop
                                        (0036) export _Timer16UsEcho_Stop
                                        (0037) export  Timer16UsEcho_WritePeriod
                                        (0038) export _Timer16UsEcho_WritePeriod
                                        (0039) export  Timer16UsEcho_WriteCompareValue
                                        (0040) export _Timer16UsEcho_WriteCompareValue
                                        (0041) export  Timer16UsEcho_wReadCompareValue
                                        (0042) export _Timer16UsEcho_wReadCompareValue
                                        (0043) export  Timer16UsEcho_wReadTimer
                                        (0044) export _Timer16UsEcho_wReadTimer
                                        (0045) export  Timer16UsEcho_wReadTimerSaveCV
                                        (0046) export _Timer16UsEcho_wReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  wTimer16UsEcho_ReadCompareValue  ; deprecated
                                        (0051) export _wTimer16UsEcho_ReadCompareValue  ; deprecated
                                        (0052) export  wTimer16UsEcho_ReadTimer         ; deprecated
                                        (0053) export _wTimer16UsEcho_ReadTimer         ; deprecated
                                        (0054) export  wTimer16UsEcho_ReadTimerSaveCV   ; deprecated
                                        (0055) export _wTimer16UsEcho_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  wTimer16UsEcho_ReadCounter       ; obsolete
                                        (0058) export _wTimer16UsEcho_ReadCounter       ; obsolete
                                        (0059) export  wTimer16UsEcho_CaptureCounter    ; obsolete
                                        (0060) export _wTimer16UsEcho_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA rawbot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer16UsEcho_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer16UsEcho_EnableInt:
                                        (0098) _Timer16UsEcho_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer16UsEcho_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
03C5: 7F       RET                      (0102)    ret
03C6: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer16UsEcho_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer16UsEcho_DisableInt:
                                        (0126) _Timer16UsEcho_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer16UsEcho_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
03C9: 7F       RET                      (0130)    ret
03CA: 43 2B 01 OR    REG[0x2B],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer16UsEcho_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer16UsEcho_Start:
                                        (0154) _Timer16UsEcho_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer16UsEcho_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
03CD: 7F       RET                      (0158)    ret
03CE: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer16UsEcho_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register of the LSB block.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer16UsEcho_Stop:
                                        (0182) _Timer16UsEcho_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer16UsEcho_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
03D1: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer16UsEcho_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 16-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS:
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer16UsEcho_WritePeriod:
                                        (0211) _Timer16UsEcho_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
03D2: 60 29    MOV   REG[0x29],A        (0213)    mov   reg[Timer16UsEcho_PERIOD_LSB_REG], A
03D4: 5B       MOV   A,X                (0214)    mov   A, X
03D5: 60 2D    MOV   REG[0x2D],A        (0215)    mov   reg[Timer16UsEcho_PERIOD_MSB_REG], A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_1
03D7: 7F       RET                      (0217)    ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) 
                                        (0222) .SECTION
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;  FUNCTION NAME: Timer16UsEcho_WriteCompareValue
                                        (0225) ;
                                        (0226) ;  DESCRIPTION:
                                        (0227) ;     Writes compare value into the Compare register (DR2).
                                        (0228) ;
                                        (0229) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0230) ;           Compare register. (Call Timer16UsEcho_Stop to disable).
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;
                                        (0233) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0234) ;  RETURNS:      Nothing
                                        (0235) ;  SIDE EFFECTS: 
                                        (0236) ;    The A and X registers may be modified by this or future implementations
                                        (0237) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0238) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0239) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0240) ;    functions.
                                        (0241) ;
                                        (0242)  Timer16UsEcho_WriteCompareValue:
                                        (0243) _Timer16UsEcho_WriteCompareValue:
                                        (0244)    RAM_PROLOGUE RAM_USE_CLASS_1
03D8: 60 2A    MOV   REG[0x2A],A        (0245)    mov   reg[Timer16UsEcho_COMPARE_LSB_REG], A
03DA: 5B       MOV   A,X                (0246)    mov   A, X
03DB: 60 2E    MOV   REG[0x2E],A        (0247)    mov   reg[Timer16UsEcho_COMPARE_MSB_REG], A
                                        (0248)    RAM_EPILOGUE RAM_USE_CLASS_1
03DD: 7F       RET                      (0249)    ret
                                        (0250) 
                                        (0251) .ENDSECTION
                                        (0252) 
                                        (0253) 
                                        (0254) .SECTION
                                        (0255) ;-----------------------------------------------------------------------------
                                        (0256) ;  FUNCTION NAME: Timer16UsEcho_wReadCompareValue
                                        (0257) ;
                                        (0258) ;  DESCRIPTION:
                                        (0259) ;     Reads the Compare registers.
                                        (0260) ;-----------------------------------------------------------------------------
                                        (0261) ;
                                        (0262) ;  ARGUMENTS:    None
                                        (0263) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0264) ;  SIDE EFFECTS: 
                                        (0265) ;    The A and X registers may be modified by this or future implementations
                                        (0266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0269) ;    functions.
                                        (0270) ;
                                        (0271)  Timer16UsEcho_wReadCompareValue:
                                        (0272) _Timer16UsEcho_wReadCompareValue:
                                        (0273)  wTimer16UsEcho_ReadCompareValue:                ; this name deprecated
                                        (0274) _wTimer16UsEcho_ReadCompareValue:                ; this name deprecated
                                        (0275)    RAM_PROLOGUE RAM_USE_CLASS_1
03DE: 5D 2E    MOV   A,REG[0x2E]        (0276)    mov   A, reg[Timer16UsEcho_COMPARE_MSB_REG]
03E0: 5C       MOV   X,A                (0277)    mov   X, A
03E1: 5D 2A    MOV   A,REG[0x2A]        (0278)    mov   A, reg[Timer16UsEcho_COMPARE_LSB_REG]
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_1
03E3: 7F       RET                      (0280)    ret
                                        (0281) 
                                        (0282) .ENDSECTION
                                        (0283) 
                                        (0284) 
                                        (0285) .SECTION
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;  FUNCTION NAME: Timer16UsEcho_wReadTimerSaveCV
                                        (0288) ;
                                        (0289) ;  DESCRIPTION:
                                        (0290) ;     Returns the value in the Count register (DR0), preserving the
                                        (0291) ;     value in the compare register (DR2).
                                        (0292) ;-----------------------------------------------------------------------------
                                        (0293) ;
                                        (0294) ;  ARGUMENTS: None
                                        (0295) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0296) ;  SIDE EFFECTS:
                                        (0297) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0298) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0299) ;     3) The user module is stopped momentarily while the compare value is
                                        (0300) ;        restored.  This may cause the Count register to miss one or more
                                        (0301) ;        counts depending on the input clock speed.
                                        (0302) ;     4) The A and X registers may be modified by this or future implementations
                                        (0303) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0304) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0305) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0306) ;        functions.
                                        (0307) ;
                                        (0308) ;  THEORY of OPERATION:
                                        (0309) ;     1) Read and save the Compare register.
                                        (0310) ;     2) Read the Count register, causing its data to be latched into
                                        (0311) ;        the Compare register.
                                        (0312) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0313) ;        to the buffer.
                                        (0314) ;     4) Disable global interrupts
                                        (0315) ;     5) Halt the timer
                                        (0316) ;     6) Restore the Compare register values
                                        (0317) ;     7) Start the Timer again
                                        (0318) ;     8) Restore global interrupt state
                                        (0319) ;
                                        (0320)  Timer16UsEcho_wReadTimerSaveCV:
                                        (0321) _Timer16UsEcho_wReadTimerSaveCV:
                                        (0322)  wTimer16UsEcho_ReadTimerSaveCV:                 ; this name deprecated
                                        (0323) _wTimer16UsEcho_ReadTimerSaveCV:                 ; this name deprecated
                                        (0324)  wTimer16UsEcho_ReadCounter:                     ; this name deprecated
                                        (0325) _wTimer16UsEcho_ReadCounter:                     ; this name deprecated
                                        (0326) 
                                        (0327) CpuFlags:      equ   0
                                        (0328) wCount_MSB:    equ   1
                                        (0329) wCount_LSB:    equ   2
                                        (0330) 
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_2
03E4: 4F       MOV   X,SP               (0332)    mov   X, SP                                   ; X <- stack frame pointer
03E5: 38 03    ADD   SP,0x3             (0333)    add   SP, 3                                   ; Reserve space for flags, count
03E7: 5D 2B    MOV   A,REG[0x2B]        (0334)    mov   A, reg[Timer16UsEcho_CONTROL_LSB_REG]   ; save the Control register
03E9: 08       PUSH  A                  (0335)    push  A
03EA: 5D 2A    MOV   A,REG[0x2A]        (0336)    mov   A, reg[Timer16UsEcho_COMPARE_LSB_REG]   ; save the Compare register
03EC: 08       PUSH  A                  (0337)    push  A
03ED: 5D 2E    MOV   A,REG[0x2E]        (0338)    mov   A, reg[Timer16UsEcho_COMPARE_MSB_REG]
03EF: 08       PUSH  A                  (0339)    push  A
03F0: 5D 28    MOV   A,REG[0x28]        (0340)    mov   A, reg[Timer16UsEcho_COUNTER_LSB_REG]   ; synchronous copy DR2 <- DR0
                                        (0341)                                                  ; This may cause an interrupt!
03F2: 5D 2E    MOV   A,REG[0x2E]        (0342)    mov   A, reg[Timer16UsEcho_COMPARE_MSB_REG]   ; Now grab DR2 (DR0) and save
03F4: 54 01    MOV   [X+1],A            (0343)    mov   [X+wCount_MSB], A
03F6: 5D 2A    MOV   A,REG[0x2A]        (0344)    mov   A, reg[Timer16UsEcho_COMPARE_LSB_REG]
03F8: 54 02    MOV   [X+2],A            (0345)    mov   [X+wCount_LSB], A
03FA: 50 00    MOV   A,0x0              (0346)    mov   A, 0                                    ; Guess the global interrupt state
03FC: 49 F7 01 TST   REG[0xF7],0x1      (0347)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
03FF: A0 03    JZ    0x0403             (0348)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0401: 50 01    MOV   A,0x1              (0349)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0350) .SetupStatusFlag:                                ; and ...
0403: 54 00    MOV   [X+0],A            (0351)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
0405: 70 FE    AND   F,0xFE             
0407: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0352)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0353)    Timer16UsEcho_Stop_M                          ; Disable (stop) the timer
040A: 18       POP   A                  (0354)    pop   A                                       ; Restore the Compare register
040B: 60 2E    MOV   REG[0x2E],A        (0355)    mov   reg[Timer16UsEcho_COMPARE_MSB_REG], A
040D: 18       POP   A                  (0356)    pop   A
040E: 60 2A    MOV   REG[0x2A],A        (0357)    mov   reg[Timer16UsEcho_COMPARE_LSB_REG], A
0410: 18       POP   A                  (0358)    pop   A                                       ; restore start state of the timer
0411: 60 2B    MOV   REG[0x2B],A        (0359)    mov   reg[Timer16UsEcho_CONTROL_LSB_REG], A
0413: 18       POP   A                  (0360)    pop   A                                       ; Return result stored in stack frame
0414: 20       POP   X                  (0361)    pop   X
                                        (0362)    RAM_EPILOGUE RAM_USE_CLASS_2
0415: 7E       RETI                     (0363)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0364) 
                                        (0365) .ENDSECTION
                                        (0366) 
                                        (0367) 
                                        (0368) .SECTION
                                        (0369) ;-----------------------------------------------------------------------------
                                        (0370) ;  FUNCTION NAME: Timer16UsEcho_wReadTimer
                                        (0371) ;
                                        (0372) ;  DESCRIPTION:
                                        (0373) ;     Performs a software capture of the Count register.  A synchronous
                                        (0374) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0375) ;
                                        (0376) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0377) ;-----------------------------------------------------------------------------
                                        (0378) ;
                                        (0379) ;  ARGUMENTS:    None
                                        (0380) ;  RETURNS:      fastcall16 WORD wCount, (value of DR0 in the X & A registers)
                                        (0381) ;  SIDE EFFECTS:
                                        (0382) ;    May cause an interrupt.
                                        (0383) ;
                                        (0384) ;    The A and X registers may be modified by this or future implementations
                                        (0385) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0386) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390) ;  THEORY of OPERATION:
                                        (0391) ;     1) Read the Count register - this causes the count value to be
                                        (0392) ;        latched into the Compare registers.
                                        (0393) ;     2) Read and return the Count register values from the Compare
                                        (0394) ;        registers into the return buffer.
                                        (0395) ;
                                        (0396)  Timer16UsEcho_wReadTimer:
                                        (0397) _Timer16UsEcho_wReadTimer:
                                        (0398)  wTimer16UsEcho_ReadTimer:                       ; this name deprecated
                                        (0399) _wTimer16UsEcho_ReadTimer:                       ; this name deprecated
                                        (0400)  wTimer16UsEcho_CaptureCounter:                  ; this name deprecated
                                        (0401) _wTimer16UsEcho_CaptureCounter:                  ; this name deprecated
                                        (0402) 
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
0416: 5D 28    MOV   A,REG[0x28]        (0404)    mov   A, reg[Timer16UsEcho_COUNTER_LSB_REG]   ; synchronous copy DR2 <- DR0
                                        (0405)                                                  ; This may cause an interrupt!
                                        (0406) 
0418: 5D 2E    MOV   A,REG[0x2E]        (0407)    mov   A, reg[Timer16UsEcho_COMPARE_MSB_REG]   ; Return DR2 (actually DR0)
041A: 5C       MOV   X,A                (0408)    mov   X, A
041B: 5D 2A    MOV   A,REG[0x2A]        (0409)    mov   A, reg[Timer16UsEcho_COMPARE_LSB_REG]
                                        (0410)    RAM_EPILOGUE RAM_USE_CLASS_1
041D: 7F       RET                      (0411)    ret
                                        (0412) 
                                        (0413) .ENDSECTION
                                        (0414) 
                                        (0415) ; End of File Timer16UsEcho.asm
FILE: lib\servopwmint.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ServoPWMINT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "ServoPWM.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _ServoPWM_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _ServoPWM_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _ServoPWM_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
041E: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file ServoPWMINT.asm
FILE: lib\servopwm.asm                  (0001) ;;*****************************************************************************
041F: 43 E1 20 OR    REG[0xE1],0x20     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ServoPWM.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "ServoPWM.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  ServoPWM_EnableInt
                                        (0030) export _ServoPWM_EnableInt
                                        (0031) export  ServoPWM_DisableInt
                                        (0032) export _ServoPWM_DisableInt
                                        (0033) export  ServoPWM_Start
                                        (0034) export _ServoPWM_Start
                                        (0035) export  ServoPWM_Stop
                                        (0036) export _ServoPWM_Stop
                                        (0037) export  ServoPWM_WritePeriod
                                        (0038) export _ServoPWM_WritePeriod
                                        (0039) export  ServoPWM_WritePulseWidth
                                        (0040) export _ServoPWM_WritePulseWidth
                                        (0041) export  ServoPWM_wReadPulseWidth
                                        (0042) export _ServoPWM_wReadPulseWidth
                                        (0043) export  ServoPWM_wReadCounter
                                        (0044) export _ServoPWM_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wServoPWM_ReadPulseWidth    ; deprecated
                                        (0049) export _wServoPWM_ReadPulseWidth    ; deprecated
                                        (0050) export  wServoPWM_ReadCounter       ; deprecated
                                        (0051) export _wServoPWM_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA rawbot_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: ServoPWM_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  ServoPWM_EnableInt:
                                        (0091) _ServoPWM_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    ServoPWM_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
0422: 7F       RET                      (0095)    ret
0423: 41 E1 DF AND   REG[0xE1],0xDF     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: ServoPWM_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  ServoPWM_DisableInt:
                                        (0119) _ServoPWM_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    ServoPWM_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
0426: 7F       RET                      (0123)    ret
0427: 43 33 01 OR    REG[0x33],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: ServoPWM_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  ServoPWM_Start:
                                        (0148) _ServoPWM_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    ServoPWM_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
042A: 7F       RET                      (0152)    ret
042B: 41 33 FE AND   REG[0x33],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: ServoPWM_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  ServoPWM_Stop:
                                        (0176) _ServoPWM_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    ServoPWM_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
042E: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: ServoPWM_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  ServoPWM_WritePeriod:
                                        (0206) _ServoPWM_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
042F: 60 31    MOV   REG[0x31],A        (0208)    mov   reg[ServoPWM_PERIOD_LSB_REG], A
0431: 5B       MOV   A,X                (0209)    mov   A, X
0432: 60 35    MOV   REG[0x35],A        (0210)    mov   reg[ServoPWM_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
0434: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: ServoPWM_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  ServoPWM_WritePulseWidth:
                                        (0235) _ServoPWM_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0435: 60 32    MOV   REG[0x32],A        (0237)    mov   reg[ServoPWM_COMPARE_LSB_REG], A
0437: 5B       MOV   A,X                (0238)    mov   A, X
0438: 60 36    MOV   REG[0x36],A        (0239)    mov   reg[ServoPWM_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
043A: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: ServoPWM_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  ServoPWM_wReadPulseWidth:
                                        (0264) _ServoPWM_wReadPulseWidth:
                                        (0265)  wServoPWM_ReadPulseWidth:                       ; this name deprecated
                                        (0266) _wServoPWM_ReadPulseWidth:                       ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
043B: 5D 36    MOV   A,REG[0x36]        (0268)    mov   A, reg[ServoPWM_COMPARE_MSB_REG]
043D: 5C       MOV   X,A                (0269)    mov   X, A
043E: 5D 32    MOV   A,REG[0x32]        (0270)    mov   A, reg[ServoPWM_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
0440: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: ServoPWM_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  ServoPWM_wReadCounter:
                                        (0299) _ServoPWM_wReadCounter:
                                        (0300)  wServoPWM_ReadCounter:                          ; this name deprecated
                                        (0301) _wServoPWM_ReadCounter:                          ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
0441: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
0442: 5D 36    MOV   A,REG[0x36]        (0310)    mov   A, reg[ServoPWM_COMPARE_MSB_REG]        ; Save the Compare register on the stack
0444: 08       PUSH  A                  (0311)    push  A                                          ;
0445: 5D 32    MOV   A,REG[0x32]        (0312)    mov   A, reg[ServoPWM_COMPARE_LSB_REG]        ;
0447: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
0448: 41 33 FE AND   REG[0x33],0xFE     
044B: 71 10    OR    F,0x10             
                                        (0314)    ServoPWM_Stop_M                               ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
044D: 5D 31    MOV   A,REG[0x31]        (0316)    mov   A, reg[ServoPWM_INPUT_LSB_REG]          ; save the LSB clock input setting
044F: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
0450: 62 31 00 MOV   REG[0x31],0x0      (0319)    mov   reg[ServoPWM_INPUT_LSB_REG], INPUT_REG_NULL
0453: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0455: 5D 34    MOV   A,REG[0x34]        (0321)    mov   A, reg[ServoPWM_COUNTER_MSB_REG]        ; DR2 <- DR0 (in the MSB block)
0457: 5D 36    MOV   A,REG[0x36]        (0322)    mov   A, reg[ServoPWM_COMPARE_MSB_REG]        ; Stash the Count MSB on the stack
0459: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
045A: 5D 30    MOV   A,REG[0x30]        (0324)    mov   A, reg[ServoPWM_COUNTER_LSB_REG]        ; DR2 <- DR0 (in the LSB block)
045C: 5D 32    MOV   A,REG[0x32]        (0325)    mov   A, reg[ServoPWM_COMPARE_LSB_REG]        ; Stash the Count LSB on the stack
045E: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
045F: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
0461: 60 36    MOV   REG[0x36],A        (0328)    mov   reg[ServoPWM_COMPARE_MSB_REG], A        ;
0463: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0465: 60 32    MOV   REG[0x32],A        (0330)    mov   reg[ServoPWM_COMPARE_LSB_REG], A        ;
0467: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
0469: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
046B: 60 31    MOV   REG[0x31],A        (0333)    mov   reg[ServoPWM_INPUT_LSB_REG], A          ;    and restore it
046D: 70 EF    AND   F,0xEF             
046F: 43 33 01 OR    REG[0x33],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    ServoPWM_Start_M                              ; Now re-enable the PWM function
0472: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
0473: 20       POP   X                  (0337)    pop   X                                          ;
0474: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
0476: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File ServoPWM.asm
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2013/5/19 at 10:43:48
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0477: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0478: 10       PUSH  X                  (0209)     push  X
0479: 28       ROMX                     (0210)     romx                               ; Get character from ROM
047A: B0 04    JNZ   0x047F             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
047C: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
047D: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
047E: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
047F: 90 3C    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(0218)     call  LCD_WriteData                ; Write data to LCD
0481: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
0482: 18       POP   A                  (0220)     pop   A
0483: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
0484: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
0486: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0487: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0499: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
049A: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
049B: 67       ASR   A                  (0262)     asr   A
049C: 67       ASR   A                  (0263)     asr   A
049D: 67       ASR   A                  (0264)     asr   A
049E: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
04A0: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
04A2: 90 19    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(0267)     call  LCD_WriteData                ; Write data to screen
04A4: 18       POP   A                  (0268)     pop   A                            ; Restore value
04A5: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
04A7: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
04A9: 90 12    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
04AB: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
04AC: 4B       SWAP  A,X                (0305)     swap  A,X
04AD: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
04AF: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
04B0: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
04B2: 7F       RET                      (0310)     ret
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
04B3: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
04B5: A0 06    JZ    0x04BC             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
04B7: 90 04    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(0349)     call  LCD_WriteData                ; Write data to screen
04B9: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
04BA: 8F F8    JMP   _LCD_PrString      (0351)     jmp   .Loop_PrString               ; Go get next character
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
04BC: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
04BD: 90 5F    CALL  0x051E             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
04BF: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
04C0: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
04C1: 67       ASR   A                  (0390)     asr   A
04C2: 67       ASR   A                  (0391)     asr   A
04C3: 67       ASR   A                  (0392)     asr   A
04C4: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
04C6: 90 38    CALL  0x0500             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
04C8: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
04C9: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
04CB: 40       NOP                      (0397)     nop
04CC: 40       NOP                      (0398)     nop
04CD: 40       NOP                      (0399)     nop
04CE: 90 30    CALL  0x0500             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
04D0: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
04D1: 90 4B    CALL  0x051E             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
04D3: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
04D4: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
04D5: 67       ASR   A                  (0436)     asr   A
04D6: 67       ASR   A                  (0437)     asr   A
04D7: 67       ASR   A                  (0438)     asr   A
04D8: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
04DA: 90 09    CALL  0x04E5             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
04DC: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
04DD: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
04DF: 40       NOP                      (0443)     nop
04E0: 40       NOP                      (0444)     nop
04E1: 40       NOP                      (0445)     nop
04E2: 90 01    CALL  0x04E5             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
04E4: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
04E5: 08       PUSH  A                  (0477)     push  A
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
04E6: 26 35 80 AND   [0x35],0x80        (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
04E9: 51 35    MOV   A,[0x35]           (0480)     mov   A,[Port_2_Data_SHADE]
04EB: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
04ED: 18       POP   A                  (0483)     pop   A
04EE: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
04F0: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
04F2: 2A 35    OR    A,[0x35]           (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
04F4: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
04F6: 53 35    MOV   [0x35],A           (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04F8: 40       NOP                      (0489)     nop
04F9: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
04FB: 53 35    MOV   [0x35],A           (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04FD: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
04FF: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
0500: 08       PUSH  A                  (0523)     push  A
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
0501: 26 35 80 AND   [0x35],0x80        (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0504: 2E 35 20 OR    [0x35],0x20        (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
0507: 51 35    MOV   A,[0x35]           (0527)     mov   A,[Port_2_Data_SHADE]
0509: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
050B: 18       POP   A                  (0530)     pop   A
050C: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
050E: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
0510: 2A 35    OR    A,[0x35]           (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
0512: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
0514: 53 35    MOV   [0x35],A           (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
0516: 40       NOP                      (0536)     NOP
0517: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
0519: 53 35    MOV   [0x35],A           (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
051B: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
051D: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
051E: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
051F: 26 35 80 AND   [0x35],0x80        (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
0522: 51 35    MOV   A,[0x35]           (0574)     mov   A,[Port_2_Data_SHADE]
0524: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
0526: 26 36 F0 AND   [0x36],0xF0        (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
0529: 51 36    MOV   A,[0x36]           (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
052B: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
052D: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
052F: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
0531: 2E 35 40 OR    [0x35],0x40        (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
0534: 51 35    MOV   A,[0x35]           (0584)     mov   A,[Port_2_Data_SHADE]
0536: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
0538: 40       NOP                      (0586)     NOP
                                        (0587) 
0539: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
053A: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
053C: 2E 35 50 OR    [0x35],0x50        (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
053F: 51 35    MOV   A,[0x35]           (0593)     mov   A,[Port_2_Data_SHADE]
0541: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
0543: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
0544: 40       NOP                      (0597)     nop
0545: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
0547: 08       PUSH  A                  (0610)     push  A
0548: 26 35 C0 AND   [0x35],0xC0        (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
054B: 51 35    MOV   A,[0x35]           (0612)     mov   A,[Port_2_Data_SHADE]
054D: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
054F: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0550: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0551: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0552: 2E 35 50 OR    [0x35],0x50        (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
0555: 51 35    MOV   A,[0x35]           (0620)     mov   A,[Port_2_Data_SHADE]
0557: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
0559: 40       NOP                      (0623)     nop
055A: 40       NOP                      (0624)     nop
                                        (0625) 
055B: 26 35 C0 AND   [0x35],0xC0        (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
055E: 51 35    MOV   A,[0x35]           (0627)     mov   A,[Port_2_Data_SHADE]
0560: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
0562: 18       POP   A                  (0630)     pop   A
0563: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
0565: A0 04    JZ    0x056A             (0633)     jz    .UNLOCK
0567: 79       DEC   X                  (0634)     dec   X
0568: BF D3    JNZ   0x053C             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
056A: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
056B: 2E 36 7F OR    [0x36],0x7F        (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
056E: 51 36    MOV   A,[0x36]           (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
0570: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0572: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
0574: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0576: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0577: 7F       RET                      (0646)     ret
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0578: 26 36 80 AND   [0x36],0x80        (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
057B: 2E 36 7F OR    [0x36],0x7F        (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
057E: 26 37 80 AND   [0x37],0x80        (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
0581: 51 36    MOV   A,[0x36]           (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0583: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0585: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0587: 51 37    MOV   A,[0x37]           (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0589: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
058B: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
058D: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
058F: 90 63    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
0591: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0593: 90 5F    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
0595: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0597: 9F 4C    CALL  0x04E5             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
0599: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
059B: 90 57    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
059D: 50 03    MOV   A,0x3              (0707)     mov   A,03h
059F: 9F 44    CALL  0x04E5             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
05A1: 90 5F    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
05A3: 90 5D    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
05A5: 90 5B    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
05A7: 50 03    MOV   A,0x3              (0714)     mov   A,03h
05A9: 9F 3A    CALL  0x04E5             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
05AB: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
05AD: 90 45    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
05AF: 50 02    MOV   A,0x2              (0720)     mov   A,02h
05B1: 9F 32    CALL  0x04E5             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
05B3: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
05B5: 90 3D    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
05B7: 50 08    MOV   A,0x8              (0726)     mov   A,08h
05B9: 9F 16    CALL  _LCD_Control       (0727)     call  LCD_Control
05BB: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
05BD: 90 35    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
05BF: 50 01    MOV   A,0x1              (0731)     mov   A,01h
05C1: 9F 0E    CALL  _LCD_Control       (0732)     call  LCD_Control
05C3: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
05C5: 90 2D    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
05C7: 50 06    MOV   A,0x6              (0736)     mov   A,06h
05C9: 9F 06    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
05CB: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
05CD: 9F 02    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
05CF: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
05D1: 9E FE    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
05D3: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
05D5: 9E FA    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
05D7: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
05D9: 9E F6    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
05DB: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
05DD: 9E F2    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
05DF: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
05E1: 90 11    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
05E3: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
05E8: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
05EA: 10       PUSH  X                  (0791)     push  X                            ; Store COL
05EB: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
05ED: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
05EE: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
05F0: 20       POP   X                  (0795)     pop   X
                                        (0796) 
05F1: 9E DE    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
05F3: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
05F4: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
05F6: 78       DEC   A                  (0828)     dec   A
05F7: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
05F9: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
0602: 08       PUSH  A                  (0871)     push  A
0603: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
0605: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
0607: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
0609: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
060B: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
060D: D0 06    JNC   0x0614             (0877)     jnc   .Delay50u_End
060F: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
0611: 78       DEC   A                  (0880)     dec   A                              ; [4]
0612: BF FE    JNZ   0x0611             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
0614: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
0615: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
0616: 10       PUSH  X                  (0943)     push  X
0617: 59 00    MOV   X,[X+0]            (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
0619: 9F CD    CALL  _LCD_Position      (0945)     call  LCD_Position                 ; Set cursor position
061B: 20       POP   X                  (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
061C: 3D FE 00 CMP   [X-2],0x0          (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
061F: B0 05    JNZ   0x0625             (0950)     jnz   .LCD_CHECK1X
0621: 50 00    MOV   A,0x0              (0951)     mov   A,00h                         ; Load empty character
0623: 80 11    JMP   0x0635             (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
0625: 3D FE 06 CMP   [X-2],0x6          (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
0628: D0 07    JNC   0x0630             (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
062A: 52 FE    MOV   A,[X-2]            (0957)     mov   A,[X+BG_LENGTHX]
062C: 15 FE    SUB   [X-2],A            (0958)     sub   [X+BG_LENGTHX],A
062E: 80 06    JMP   0x0635             (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
0630: 50 06    MOV   A,0x6              (0962)     mov   A, 06h
0632: 17 FE 05 SUB   [X-2],0x5          (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
0635: 9E 86    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
0637: 7B FF    DEC   [X-1]              (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
0639: BF E2    JNZ   0x061C             (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
063B: 7F       RET                      (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
063C: 4F       MOV   X,SP               (1015)     mov   X, SP
063D: 10       PUSH  X                  (1016)     push  X
063E: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
0640: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
0642: 9F A4    CALL  _LCD_Position      (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
0644: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
0645: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
0648: B0 05    JNZ   0x064E             (1026)     jnz   .LCD_CHECK1
064A: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
064C: 80 11    JMP   0x065E             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
064E: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
0651: D0 07    JNC   0x0659             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
0653: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
0655: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
0657: 80 06    JMP   0x065E             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
0659: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
065B: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
065E: 9E 5D    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
0660: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
0662: BF E2    JNZ   0x0645             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
0664: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
0665: 21 03    AND   A,0x3              (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
0667: 08       PUSH  A                  (1098)     push  A
0668: FF 7A    INDEX LCD_ROW_OFFSET     (1099)     index LCD_ROW_OFFSET  ; Get row offset
066A: 03 00    ADD   A,[X+0]            (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
066C: 9E 63    CALL  _LCD_Control       (1101)     call  LCD_Control                  ; Position Cursor
066E: 3D FE 00 CMP   [X-2],0x0          (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
0671: B0 05    JNZ   0x0677             (1103)     jnz   .VBG_NZ_SEGX
0673: 50 20    MOV   A,0x20             (1104)     mov   A,' '                        ; Load space character
0675: 80 13    JMP   0x0689             (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
0677: 3D FE 09 CMP   [X-2],0x9          (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
067A: D0 09    JNC   0x0684             (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
067C: 52 FE    MOV   A,[X-2]            (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
067E: 78       DEC   A                  (1111)     dec   A
067F: 56 FE 00 MOV   [X-2],0x0          (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
0682: 80 06    JMP   0x0689             (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
0684: 17 FE 08 SUB   [X-2],0x8          (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
0687: 50 07    MOV   A,0x7              (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
0689: 9E 32    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(1120)     call  LCD_WriteData                ; Write value
068B: 18       POP   A                  (1121)     pop   A
068C: 78       DEC   A                  (1122)     dec   A
068D: 7B FF    DEC   [X-1]              (1123)     dec   [X+VBG_CHAR_HEIGHTX]
068F: BF D7    JNZ   0x0667             (1124)     jnz   .VBG_LOOPX
0691: 7F       RET                      (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
0692: 4F       MOV   X,SP               (1168)     mov   X, SP
0693: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
0695: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
0697: 08       PUSH  A                  (1172)     push  A
0698: FF 4A    INDEX LCD_ROW_OFFSET     (1173)     index LCD_ROW_OFFSET  ; Get row offset
069A: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
069C: 9E 33    CALL  _LCD_Control       (1175)     call  LCD_Control                  ; Position Cursor
069E: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
06A1: B0 05    JNZ   0x06A7             (1177)     jnz   .VBG_NZ_SEG
06A3: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
06A5: 80 13    JMP   0x06B9             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
06A7: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
06AA: D0 09    JNC   0x06B4             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
06AC: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
06AE: 78       DEC   A                  (1185)     dec   A
06AF: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
06B2: 80 06    JMP   0x06B9             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
06B4: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
06B7: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
06B9: 9E 02    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(1194)     call  LCD_WriteData                ; Write value
06BB: 18       POP   A                  (1195)     pop   A
06BC: 78       DEC   A                  (1196)     dec   A
06BD: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
06BF: BF D7    JNZ   0x0697             (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
06C1: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
06C2: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
06C3: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
06C4: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
06C5: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
06C7: 9E 08    CALL  _LCD_Control       (1243)     call  LCD_Control                  ; Position the CG pointer
06C9: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
06CC: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
06CF: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
06D1: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
06D3: D0 05    JNC   0x06D9             (1251)     jnc   .VBG_SOLID
06D5: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
06D7: 80 03    JMP   0x06DB             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
06D9: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
06DB: 9D E0    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(1257)     call  LCD_WriteData                ; character data
06DD: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
06DF: BF EF    JNZ   0x06CF             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
06E1: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
06E3: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
06E6: BF E5    JNZ   0x06CC             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
06E8: 18       POP   A                  (1264)     pop  A
06E9: 18       POP   A                  (1265)     pop  A
06EA: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
06EC: 9D E3    CALL  _LCD_Control       (1267)     call LCD_Control                   ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
06EE: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
06FD: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
06FE: 38 03    ADD   SP,0x3             (1320)     add   SP,3
0700: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
0702: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
0704: 9D CB    CALL  _LCD_Control       (1324)     call  LCD_Control                  ; Position the CG pointer
0706: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
0709: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
070C: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
070E: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
0711: B0 05    JNZ   0x0717             (1332)     jnz   .BG_OTHER
0713: FF DA    INDEX LCD_BG_TYPE1       (1333)     index LCD_BG_TYPE1
0715: 80 03    JMP   0x0719             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
0717: FF DD    INDEX LCD_BG_TYPE2       (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
0719: 9D A2    CALL  _LCD_Write_Data|_LCD_WriteData|LCD_Write_Data|LCD_WriteData(1338)     call  LCD_WriteData
071B: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
071D: BF EE    JNZ   0x070C             (1340)     jnz   .BG_Loop2
071F: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
0721: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
0724: BF E4    JNZ   0x0709             (1343)     jnz   .BG_Loop1
                                        (1344) 
0726: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
0728: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_DISP_ON
072A: 9D A5    CALL  _LCD_Control       (1347)     call  LCD_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
072C: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: C:\Projects\RawBot\RawBot\functions.c
(0001) /*************
(0002) *  Includes  *
(0003) *************/
(0004) 
(0005) #include "Functions.h"
(0006) #include <m8c.h>
(0007) #include "PSoCAPI.h"
(0008) 
(0009) /**********
(0010) *  Servo  *
(0011) **********/
(0012) 
(0013) void servoStart(unsigned int period) {
__UserModules_end|_servoStart|__text_start|_servoStart:
  period               --> X-5
    072D: 10       PUSH  X
    072E: 4F       MOV   X,SP
(0014) 	ServoPWM_WritePeriod(period);
    072F: 10       PUSH  X
    0730: 52 FB    MOV   A,[X-5]
    0732: 08       PUSH  A
    0733: 52 FC    MOV   A,[X-4]
    0735: 20       POP   X
    0736: 7C 04 2F LCALL _ServoPWM_WritePeriod
(0015) 	ServoPWM_Start();	
    0739: 7C 04 27 LCALL _ServoPWM_Start
    073C: 20       POP   X
    073D: 20       POP   X
    073E: 7F       RET   
(0016) }
(0017) 
(0018) void servoStop(void) {
(0019) 	ServoPWM_Stop(); // Just for uniformity
_servoStop:
    073F: 10       PUSH  X
    0740: 7C 04 2B LCALL _ServoPWM_Stop
    0743: 20       POP   X
    0744: 7F       RET   
(0020) }
(0021) 
(0022) // Servo moving
(0023) void servoMove(int angle, unsigned int middle, unsigned int range) {
_servoMove:
  range                --> X-9
  middle               --> X-7
  angle                --> X-5
    0745: 10       PUSH  X
    0746: 4F       MOV   X,SP
(0024) 	ServoPWM_WritePulseWidth(middle + (angle*((range*2)/180)));
    0747: 52 F8    MOV   A,[X-8]
    0749: 53 33    MOV   [__r1],A
    074B: 52 F7    MOV   A,[X-9]
    074D: 53 34    MOV   [__r0],A
    074F: 65 33    ASL   [__r1]
    0751: 6B 34    RLC   [__r0]
    0753: 50 00    MOV   A,0x0
    0755: 08       PUSH  A
    0756: 50 B4    MOV   A,0xB4
    0758: 08       PUSH  A
    0759: 51 34    MOV   A,[__r0]
    075B: 08       PUSH  A
    075C: 51 33    MOV   A,[__r1]
    075E: 08       PUSH  A
    075F: 7C 0D 48 LCALL 0x0D48
    0762: 18       POP   A
    0763: 53 33    MOV   [__r1],A
    0765: 18       POP   A
    0766: 38 FE    ADD   SP,0xFE
    0768: 08       PUSH  A
    0769: 51 33    MOV   A,[__r1]
    076B: 08       PUSH  A
    076C: 52 FB    MOV   A,[X-5]
    076E: 08       PUSH  A
    076F: 52 FC    MOV   A,[X-4]
    0771: 08       PUSH  A
    0772: 7C 0D E4 LCALL 0x0DE4
    0775: 38 FC    ADD   SP,0xFC
    0777: 5F 33 28 MOV   [__r1],[__rX]
    077A: 5F 34 27 MOV   [__r0],[__rY]
    077D: 52 FA    MOV   A,[X-6]
    077F: 02 33    ADD   A,[__r1]
    0781: 53 33    MOV   [__r1],A
    0783: 52 F9    MOV   A,[X-7]
    0785: 0A 34    ADC   A,[__r0]
    0787: 10       PUSH  X
    0788: 08       PUSH  A
    0789: 51 33    MOV   A,[__r1]
    078B: 20       POP   X
    078C: 7C 04 35 LCALL _ServoPWM_WritePulseWidth
    078F: 20       POP   X
    0790: 20       POP   X
    0791: 7F       RET   
(0025) }
(0026) 
(0027) /***************
(0028) *  Ultrasound  *
(0029) ***************/
(0030) 
(0031) void usTrigSend(void) {
(0032) 	digitalWrite(0, 6, 1); // Start the trigger signal
_usTrigSend:
    0792: 50 01    MOV   A,0x1
    0794: 08       PUSH  A
    0795: 50 06    MOV   A,0x6
    0797: 08       PUSH  A
    0798: 50 00    MOV   A,0x0
    079A: 08       PUSH  A
    079B: 92 E1    CALL  _digitalWrite
    079D: 38 FD    ADD   SP,0xFD
(0033) 	Timer8UsTrig_Start(); // Used to measure 10us trigger pulse
    079F: 10       PUSH  X
    07A0: 7C 03 40 LCALL _Timer8UsTrig_Start
    07A3: 20       POP   X
    07A4: 7F       RET   
(0034) }
(0035) 
(0036) unsigned long usCalculateDistance(unsigned long usRawTime) {
_usCalculateDistance:
  usRawTime            --> X-7
    07A5: 10       PUSH  X
    07A6: 4F       MOV   X,SP
(0037) 	return (((46400 - usRawTime) / 2) / 58);
    07A7: 50 40    MOV   A,0x40
    07A9: 13 FC    SUB   A,[X-4]
    07AB: 53 31    MOV   [__r3],A
    07AD: 50 B5    MOV   A,0xB5
    07AF: 1B FB    SBB   A,[X-5]
    07B1: 53 32    MOV   [__r2],A
    07B3: 50 00    MOV   A,0x0
    07B5: 1B FA    SBB   A,[X-6]
    07B7: 53 33    MOV   [__r1],A
    07B9: 50 00    MOV   A,0x0
    07BB: 1B F9    SBB   A,[X-7]
    07BD: 53 34    MOV   [__r0],A
    07BF: 70 FB    AND   F,0xFB
    07C1: 6E 34    RRC   [__r0]
    07C3: 6E 33    RRC   [__r1]
    07C5: 6E 32    RRC   [__r2]
    07C7: 6E 31    RRC   [__r3]
    07C9: 50 00    MOV   A,0x0
    07CB: 08       PUSH  A
    07CC: 08       PUSH  A
    07CD: 08       PUSH  A
    07CE: 50 3A    MOV   A,0x3A
    07D0: 08       PUSH  A
    07D1: 51 34    MOV   A,[__r0]
    07D3: 08       PUSH  A
    07D4: 51 33    MOV   A,[__r1]
    07D6: 08       PUSH  A
    07D7: 51 32    MOV   A,[__r2]
    07D9: 08       PUSH  A
    07DA: 51 31    MOV   A,[__r3]
    07DC: 08       PUSH  A
    07DD: 7C 0D 4F LCALL 0x0D4F
    07E0: 18       POP   A
    07E1: 53 31    MOV   [__r3],A
    07E3: 18       POP   A
    07E4: 53 32    MOV   [__r2],A
    07E6: 18       POP   A
    07E7: 53 33    MOV   [__r1],A
    07E9: 18       POP   A
    07EA: 53 34    MOV   [__r0],A
    07EC: 38 FC    ADD   SP,0xFC
    07EE: 20       POP   X
    07EF: 7F       RET   
(0038) }
(0039) 
(0040) /************
(0041) *  Driving  *
(0042) ************/
(0043) 
(0044) // Connections : H-bridge is connected to
(0045) // Used to drive the H-Bridge; think of a numpad for controls
(0046) // IN1 = Port0 Pin0 , IN2 = Port0 Pin1 etc
(0047) void drive(unsigned char dir) {
_drive:
  dir                  --> X-4
    07F0: 10       PUSH  X
    07F1: 4F       MOV   X,SP
    07F2: 38 02    ADD   SP,0x2
(0048) 	switch (dir) {
    07F4: 52 FC    MOV   A,[X-4]
    07F6: 54 01    MOV   [X+1],A
    07F8: 56 00 00 MOV   [X+0],0x0
    07FB: 3D 00 00 CMP   [X+0],0x0
    07FE: B0 06    JNZ   0x0805
    0800: 3D 01 02 CMP   [X+1],0x2
    0803: A0 2B    JZ    0x082F
    0805: 3D 00 00 CMP   [X+0],0x0
    0808: B0 06    JNZ   0x080F
    080A: 3D 01 04 CMP   [X+1],0x4
    080D: A0 29    JZ    0x0837
    080F: 3D 00 00 CMP   [X+0],0x0
    0812: B0 06    JNZ   0x0819
    0814: 3D 01 05 CMP   [X+1],0x5
    0817: A0 27    JZ    0x083F
    0819: 3D 00 00 CMP   [X+0],0x0
    081C: B0 06    JNZ   0x0823
    081E: 3D 01 06 CMP   [X+1],0x6
    0821: A0 22    JZ    0x0844
    0823: 3D 00 00 CMP   [X+0],0x0
    0826: B0 06    JNZ   0x082D
    0828: 3D 01 08 CMP   [X+1],0x8
    082B: A0 20    JZ    0x084C
    082D: 80 26    JMP   0x0854
(0049) 		case 2: // Back (0101)
(0050) 			PRT0DR &= ~0x0A;
    082F: 41 00 F5 AND   REG[0x0],0xF5
(0051) 			PRT0DR |= 0x05;
    0832: 43 00 05 OR    REG[0x0],0x5
(0052) 			break;
    0835: 80 21    JMP   0x0857
(0053) 		case 4: // Left (0110)
(0054) 			PRT0DR &= ~0x09;
    0837: 41 00 F6 AND   REG[0x0],0xF6
(0055) 			PRT0DR |= 0x06;
    083A: 43 00 06 OR    REG[0x0],0x6
(0056) 			break;
    083D: 80 19    JMP   0x0857
(0057) 		case 5: // Stop
(0058) 			PRT0DR &= ~0x0F; // All pins low;
    083F: 41 00 F0 AND   REG[0x0],0xF0
(0059) 			break;
    0842: 80 14    JMP   0x0857
(0060) 		case 6: // Right (1001)
(0061) 			PRT0DR &= ~0x06;
    0844: 41 00 F9 AND   REG[0x0],0xF9
(0062) 			PRT0DR |= 0x09;
    0847: 43 00 09 OR    REG[0x0],0x9
(0063) 			break;
    084A: 80 0C    JMP   0x0857
(0064) 		case 8: // Forward (1010)
(0065) 			PRT0DR &= ~0x05;
    084C: 41 00 FA AND   REG[0x0],0xFA
(0066) 			PRT0DR |= 0x0A;
    084F: 43 00 0A OR    REG[0x0],0xA
(0067) 			break;
    0852: 80 04    JMP   0x0857
(0068) 		default:
(0069) 			PRT0DR &= ~0x0F; // All pins low;
    0854: 41 00 F0 AND   REG[0x0],0xF0
(0070) 			break;
    0857: 38 FE    ADD   SP,0xFE
    0859: 20       POP   X
    085A: 7F       RET   
(0071) 	}	
(0072) }
(0073) 
(0074) 
(0075) 
(0076) /*****************
(0077) *  General PSoC  *
(0078) *****************/
(0079) 
(0080) void backlight(unsigned char toggle) {
_backlight:
  toggle               --> X-4
    085B: 10       PUSH  X
    085C: 4F       MOV   X,SP
(0081) 	pinMode(2,7,1); // set the pin to strong
    085D: 50 01    MOV   A,0x1
    085F: 08       PUSH  A
    0860: 50 07    MOV   A,0x7
    0862: 08       PUSH  A
    0863: 50 02    MOV   A,0x2
    0865: 08       PUSH  A
    0866: 90 2C    CALL  _pinMode
    0868: 38 FD    ADD   SP,0xFD
(0082) 	if (toggle == 0) { BL_Data_ADDR=(BL_DataShadow&=~BL_MASK); }
    086A: 3D FC 00 CMP   [X-4],0x0
    086D: B0 0A    JNZ   0x0878
    086F: 26 35 7F AND   [0x35],0x7F
    0872: 51 35    MOV   A,[0x35]
    0874: 60 08    MOV   REG[0x8],A
    0876: 80 1B    JMP   0x0892
(0083) 	else if (toggle == 1) { BL_Data_ADDR=(BL_DataShadow|=BL_MASK); }
    0878: 3D FC 01 CMP   [X-4],0x1
    087B: B0 0A    JNZ   0x0886
    087D: 2E 35 80 OR    [0x35],0x80
    0880: 51 35    MOV   A,[0x35]
    0882: 60 08    MOV   REG[0x8],A
    0884: 80 0D    JMP   0x0892
(0084) 	else if (toggle == 2) { BL_Data_ADDR=(BL_DataShadow^=BL_MASK); }
    0886: 3D FC 02 CMP   [X-4],0x2
    0889: B0 08    JNZ   0x0892
    088B: 36 35 80 XOR   [0x35],0x80
    088E: 51 35    MOV   A,[0x35]
    0890: 60 08    MOV   REG[0x8],A
    0892: 20       POP   X
    0893: 7F       RET   
(0085) }
(0086) 
(0087) // Sets the pin mode
(0088) void pinMode(unsigned char port, unsigned char pin, unsigned char state) {
_pinMode:
  bitMask              --> X+2
  i                    --> X+0
  state                --> X-6
  pin                  --> X-5
  port                 --> X-4
    0894: 10       PUSH  X
    0895: 4F       MOV   X,SP
    0896: 38 05    ADD   SP,0x5
(0089) 	int i;
(0090) 	BYTE bitMask = 1;
    0898: 56 02 01 MOV   [X+2],0x1
(0091) 	for(i = 0; i < pin; i++) { bitMask *= 2; }
    089B: 56 01 00 MOV   [X+1],0x0
    089E: 56 00 00 MOV   [X+0],0x0
    08A1: 80 08    JMP   0x08AA
    08A3: 66 02    ASL   [X+2]
    08A5: 77 01    INC   [X+1]
    08A7: 0F 00 00 ADC   [X+0],0x0
    08AA: 52 FB    MOV   A,[X-5]
    08AC: 53 33    MOV   [__r1],A
    08AE: 52 01    MOV   A,[X+1]
    08B0: 12 33    SUB   A,[__r1]
    08B2: 50 00    MOV   A,0x0
    08B4: 31 80    XOR   A,0x80
    08B6: 53 28    MOV   [__rX],A
    08B8: 52 00    MOV   A,[X+0]
    08BA: 31 80    XOR   A,0x80
    08BC: 1A 28    SBB   A,[__rX]
    08BE: CF E4    JC    0x08A3
(0092) 
(0093) 	switch (state) {
    08C0: 52 FA    MOV   A,[X-6]
    08C2: 54 04    MOV   [X+4],A
    08C4: 56 03 00 MOV   [X+3],0x0
    08C7: 3D 03 00 CMP   [X+3],0x0
    08CA: B0 06    JNZ   0x08D1
    08CC: 3D 04 00 CMP   [X+4],0x0
    08CF: A0 17    JZ    0x08E7
    08D1: 3D 03 00 CMP   [X+3],0x0
    08D4: B0 06    JNZ   0x08DB
    08D6: 3D 04 01 CMP   [X+4],0x1
    08D9: A0 91    JZ    0x096B
    08DB: 3D 03 00 CMP   [X+3],0x0
    08DE: B0 06    JNZ   0x08E5
    08E0: 3D 04 03 CMP   [X+4],0x3
    08E3: A1 0E    JZ    0x09F2
    08E5: 81 94    JMP   0x0A7A
(0094) 		case 0: // Resistive Pulldown
(0095) 			if(port == 0) { PRT0DM2 &= ~bitMask; PRT0DM1 &= ~bitMask; PRT0DM0 &= ~bitMask; }
    08E7: 3D FC 00 CMP   [X-4],0x0
    08EA: B0 28    JNZ   0x0913
    08EC: 52 02    MOV   A,[X+2]
    08EE: 73       CPL   A
    08EF: 53 34    MOV   [__r0],A
    08F1: 5D 03    MOV   A,REG[0x3]
    08F3: 22 34    AND   A,[__r0]
    08F5: 60 03    MOV   REG[0x3],A
    08F7: 52 02    MOV   A,[X+2]
    08F9: 73       CPL   A
    08FA: 53 34    MOV   [__r0],A
    08FC: 71 10    OR    F,0x10
    08FE: 5D 01    MOV   A,REG[0x1]
    0900: 22 34    AND   A,[__r0]
    0902: 60 01    MOV   REG[0x1],A
    0904: 52 02    MOV   A,[X+2]
    0906: 73       CPL   A
    0907: 53 34    MOV   [__r0],A
    0909: 5D 00    MOV   A,REG[0x0]
    090B: 22 34    AND   A,[__r0]
    090D: 60 00    MOV   REG[0x0],A
    090F: 70 CF    AND   F,0xCF
    0911: 81 68    JMP   0x0A7A
(0096) 			else if(port == 1) { PRT1DM2 &= ~bitMask; PRT1DM1 &= ~bitMask; PRT1DM0 &= ~bitMask; }
    0913: 3D FC 01 CMP   [X-4],0x1
    0916: B0 28    JNZ   0x093F
    0918: 52 02    MOV   A,[X+2]
    091A: 73       CPL   A
    091B: 53 34    MOV   [__r0],A
    091D: 5D 07    MOV   A,REG[0x7]
    091F: 22 34    AND   A,[__r0]
    0921: 60 07    MOV   REG[0x7],A
    0923: 52 02    MOV   A,[X+2]
    0925: 73       CPL   A
    0926: 53 34    MOV   [__r0],A
    0928: 71 10    OR    F,0x10
    092A: 5D 05    MOV   A,REG[0x5]
    092C: 22 34    AND   A,[__r0]
    092E: 60 05    MOV   REG[0x5],A
    0930: 52 02    MOV   A,[X+2]
    0932: 73       CPL   A
    0933: 53 34    MOV   [__r0],A
    0935: 5D 04    MOV   A,REG[0x4]
    0937: 22 34    AND   A,[__r0]
    0939: 60 04    MOV   REG[0x4],A
    093B: 70 CF    AND   F,0xCF
    093D: 81 3C    JMP   0x0A7A
(0097) 			else if(port == 2) { PRT2DM2 &= ~bitMask; PRT2DM1 &= ~bitMask; PRT2DM0 &= ~bitMask; }
    093F: 3D FC 02 CMP   [X-4],0x2
    0942: B1 37    JNZ   0x0A7A
    0944: 52 02    MOV   A,[X+2]
    0946: 73       CPL   A
    0947: 53 34    MOV   [__r0],A
    0949: 5D 0B    MOV   A,REG[0xB]
    094B: 22 34    AND   A,[__r0]
    094D: 60 0B    MOV   REG[0xB],A
    094F: 52 02    MOV   A,[X+2]
    0951: 73       CPL   A
    0952: 53 34    MOV   [__r0],A
    0954: 71 10    OR    F,0x10
    0956: 5D 09    MOV   A,REG[0x9]
    0958: 22 34    AND   A,[__r0]
    095A: 60 09    MOV   REG[0x9],A
    095C: 52 02    MOV   A,[X+2]
    095E: 73       CPL   A
    095F: 53 34    MOV   [__r0],A
    0961: 5D 08    MOV   A,REG[0x8]
    0963: 22 34    AND   A,[__r0]
    0965: 60 08    MOV   REG[0x8],A
(0098) 			break;
    0967: 70 CF    AND   F,0xCF
    0969: 81 10    JMP   0x0A7A
(0099) 		case 1: // Strong
(0100) 			if(port == 0) { PRT0DM2 &= ~bitMask; PRT0DM1 &= ~bitMask; PRT0DM0 |= bitMask; }
    096B: 3D FC 00 CMP   [X-4],0x0
    096E: B0 29    JNZ   0x0998
    0970: 52 02    MOV   A,[X+2]
    0972: 73       CPL   A
    0973: 53 34    MOV   [__r0],A
    0975: 5D 03    MOV   A,REG[0x3]
    0977: 22 34    AND   A,[__r0]
    0979: 60 03    MOV   REG[0x3],A
    097B: 52 02    MOV   A,[X+2]
    097D: 73       CPL   A
    097E: 53 34    MOV   [__r0],A
    0980: 71 10    OR    F,0x10
    0982: 5D 01    MOV   A,REG[0x1]
    0984: 22 34    AND   A,[__r0]
    0986: 60 01    MOV   REG[0x1],A
    0988: 5D 00    MOV   A,REG[0x0]
    098A: 53 34    MOV   [__r0],A
    098C: 52 02    MOV   A,[X+2]
    098E: 2C 34    OR    [__r0],A
    0990: 51 34    MOV   A,[__r0]
    0992: 60 00    MOV   REG[0x0],A
    0994: 70 CF    AND   F,0xCF
    0996: 80 E3    JMP   0x0A7A
(0101) 			else if(port == 1) { PRT1DM2 &= ~bitMask; PRT1DM1 &= ~bitMask; PRT1DM0 |= bitMask; }
    0998: 3D FC 01 CMP   [X-4],0x1
    099B: B0 29    JNZ   0x09C5
    099D: 52 02    MOV   A,[X+2]
    099F: 73       CPL   A
    09A0: 53 34    MOV   [__r0],A
    09A2: 5D 07    MOV   A,REG[0x7]
    09A4: 22 34    AND   A,[__r0]
    09A6: 60 07    MOV   REG[0x7],A
    09A8: 52 02    MOV   A,[X+2]
    09AA: 73       CPL   A
    09AB: 53 34    MOV   [__r0],A
    09AD: 71 10    OR    F,0x10
    09AF: 5D 05    MOV   A,REG[0x5]
    09B1: 22 34    AND   A,[__r0]
    09B3: 60 05    MOV   REG[0x5],A
    09B5: 5D 04    MOV   A,REG[0x4]
    09B7: 53 34    MOV   [__r0],A
    09B9: 52 02    MOV   A,[X+2]
    09BB: 2C 34    OR    [__r0],A
    09BD: 51 34    MOV   A,[__r0]
    09BF: 60 04    MOV   REG[0x4],A
    09C1: 70 CF    AND   F,0xCF
    09C3: 80 B6    JMP   0x0A7A
(0102) 			else if(port == 2) { PRT2DM2 &= ~bitMask; PRT2DM1 &= ~bitMask; PRT2DM0 |= bitMask; }
    09C5: 3D FC 02 CMP   [X-4],0x2
    09C8: B0 B1    JNZ   0x0A7A
    09CA: 52 02    MOV   A,[X+2]
    09CC: 73       CPL   A
    09CD: 53 34    MOV   [__r0],A
    09CF: 5D 0B    MOV   A,REG[0xB]
    09D1: 22 34    AND   A,[__r0]
    09D3: 60 0B    MOV   REG[0xB],A
    09D5: 52 02    MOV   A,[X+2]
    09D7: 73       CPL   A
    09D8: 53 34    MOV   [__r0],A
    09DA: 71 10    OR    F,0x10
    09DC: 5D 09    MOV   A,REG[0x9]
    09DE: 22 34    AND   A,[__r0]
    09E0: 60 09    MOV   REG[0x9],A
    09E2: 5D 08    MOV   A,REG[0x8]
    09E4: 53 34    MOV   [__r0],A
    09E6: 52 02    MOV   A,[X+2]
    09E8: 2C 34    OR    [__r0],A
    09EA: 51 34    MOV   A,[__r0]
    09EC: 60 08    MOV   REG[0x8],A
(0103) 			break;
    09EE: 70 CF    AND   F,0xCF
    09F0: 80 89    JMP   0x0A7A
(0104) 		case 3: // Pull up
(0105) 			if(port == 0) { PRT0DM2 &= ~bitMask; PRT0DM1 |= bitMask; PRT0DM0 |= bitMask; }
    09F2: 3D FC 00 CMP   [X-4],0x0
    09F5: B0 2A    JNZ   0x0A20
    09F7: 52 02    MOV   A,[X+2]
    09F9: 73       CPL   A
    09FA: 53 34    MOV   [__r0],A
    09FC: 5D 03    MOV   A,REG[0x3]
    09FE: 22 34    AND   A,[__r0]
    0A00: 60 03    MOV   REG[0x3],A
    0A02: 71 10    OR    F,0x10
    0A04: 5D 01    MOV   A,REG[0x1]
    0A06: 53 34    MOV   [__r0],A
    0A08: 52 02    MOV   A,[X+2]
    0A0A: 2C 34    OR    [__r0],A
    0A0C: 51 34    MOV   A,[__r0]
    0A0E: 60 01    MOV   REG[0x1],A
    0A10: 5D 00    MOV   A,REG[0x0]
    0A12: 53 34    MOV   [__r0],A
    0A14: 52 02    MOV   A,[X+2]
    0A16: 2C 34    OR    [__r0],A
    0A18: 51 34    MOV   A,[__r0]
    0A1A: 60 00    MOV   REG[0x0],A
    0A1C: 70 CF    AND   F,0xCF
    0A1E: 80 5B    JMP   0x0A7A
(0106) 			else if(port == 1) { PRT1DM2 &= ~bitMask; PRT1DM1 |= bitMask; PRT1DM0 |= bitMask; }
    0A20: 3D FC 01 CMP   [X-4],0x1
    0A23: B0 2A    JNZ   0x0A4E
    0A25: 52 02    MOV   A,[X+2]
    0A27: 73       CPL   A
    0A28: 53 34    MOV   [__r0],A
    0A2A: 5D 07    MOV   A,REG[0x7]
    0A2C: 22 34    AND   A,[__r0]
    0A2E: 60 07    MOV   REG[0x7],A
    0A30: 71 10    OR    F,0x10
    0A32: 5D 05    MOV   A,REG[0x5]
    0A34: 53 34    MOV   [__r0],A
    0A36: 52 02    MOV   A,[X+2]
    0A38: 2C 34    OR    [__r0],A
    0A3A: 51 34    MOV   A,[__r0]
    0A3C: 60 05    MOV   REG[0x5],A
    0A3E: 5D 04    MOV   A,REG[0x4]
    0A40: 53 34    MOV   [__r0],A
    0A42: 52 02    MOV   A,[X+2]
    0A44: 2C 34    OR    [__r0],A
    0A46: 51 34    MOV   A,[__r0]
    0A48: 60 04    MOV   REG[0x4],A
    0A4A: 70 CF    AND   F,0xCF
    0A4C: 80 2D    JMP   0x0A7A
(0107) 			else if(port == 2) { PRT2DM2 &= ~bitMask; PRT2DM1 |= bitMask; PRT2DM0 |= bitMask; }
    0A4E: 3D FC 02 CMP   [X-4],0x2
    0A51: B0 28    JNZ   0x0A7A
    0A53: 52 02    MOV   A,[X+2]
    0A55: 73       CPL   A
    0A56: 53 34    MOV   [__r0],A
    0A58: 5D 0B    MOV   A,REG[0xB]
    0A5A: 22 34    AND   A,[__r0]
    0A5C: 60 0B    MOV   REG[0xB],A
    0A5E: 71 10    OR    F,0x10
    0A60: 5D 09    MOV   A,REG[0x9]
    0A62: 53 34    MOV   [__r0],A
    0A64: 52 02    MOV   A,[X+2]
    0A66: 2C 34    OR    [__r0],A
    0A68: 51 34    MOV   A,[__r0]
    0A6A: 60 09    MOV   REG[0x9],A
    0A6C: 5D 08    MOV   A,REG[0x8]
    0A6E: 53 34    MOV   [__r0],A
    0A70: 52 02    MOV   A,[X+2]
    0A72: 2C 34    OR    [__r0],A
    0A74: 51 34    MOV   A,[__r0]
    0A76: 60 08    MOV   REG[0x8],A
(0108) 			break;
(0109) 		default:
(0110) 			break;
    0A78: 70 CF    AND   F,0xCF
    0A7A: 38 FB    ADD   SP,0xFB
    0A7C: 20       POP   X
    0A7D: 7F       RET   
(0111) 	} 
(0112) }
(0113) 
(0114) 
(0115) // Function for setting pins
(0116) // 0 = low, 1 = high, 2 = toggle
(0117) void digitalWrite(unsigned char port, unsigned char pin, unsigned char state) {
_digitalWrite:
  bitMask              --> X+2
  i                    --> X+0
  state                --> X-6
  pin                  --> X-5
  port                 --> X-4
    0A7E: 10       PUSH  X
    0A7F: 4F       MOV   X,SP
    0A80: 38 05    ADD   SP,0x5
(0118) 	int i ;
(0119) 	BYTE bitMask = 1; 
    0A82: 56 02 01 MOV   [X+2],0x1
(0120) 	for(i = 0; i < pin; i++) { bitMask *= 2; }
    0A85: 56 01 00 MOV   [X+1],0x0
    0A88: 56 00 00 MOV   [X+0],0x0
    0A8B: 80 08    JMP   0x0A94
    0A8D: 66 02    ASL   [X+2]
    0A8F: 77 01    INC   [X+1]
    0A91: 0F 00 00 ADC   [X+0],0x0
    0A94: 52 FB    MOV   A,[X-5]
    0A96: 53 33    MOV   [__r1],A
    0A98: 52 01    MOV   A,[X+1]
    0A9A: 12 33    SUB   A,[__r1]
    0A9C: 50 00    MOV   A,0x0
    0A9E: 31 80    XOR   A,0x80
    0AA0: 53 28    MOV   [__rX],A
    0AA2: 52 00    MOV   A,[X+0]
    0AA4: 31 80    XOR   A,0x80
    0AA6: 1A 28    SBB   A,[__rX]
    0AA8: CF E4    JC    0x0A8D
(0121) 
(0122) 	switch (state) {
    0AAA: 52 FA    MOV   A,[X-6]
    0AAC: 54 04    MOV   [X+4],A
    0AAE: 56 03 00 MOV   [X+3],0x0
    0AB1: 3D 03 00 CMP   [X+3],0x0
    0AB4: B0 06    JNZ   0x0ABB
    0AB6: 3D 04 00 CMP   [X+4],0x0
    0AB9: A0 17    JZ    0x0AD1
    0ABB: 3D 03 00 CMP   [X+3],0x0
    0ABE: B0 06    JNZ   0x0AC5
    0AC0: 3D 04 01 CMP   [X+4],0x1
    0AC3: A0 43    JZ    0x0B07
    0AC5: 3D 03 00 CMP   [X+3],0x0
    0AC8: B0 06    JNZ   0x0ACF
    0ACA: 3D 04 02 CMP   [X+4],0x2
    0ACD: A0 72    JZ    0x0B40
    0ACF: 80 A7    JMP   0x0B77
(0123) 		case 0:
(0124) 			if(port == 0) PRT0DR &= ~bitMask;
    0AD1: 3D FC 00 CMP   [X-4],0x0
    0AD4: B0 0E    JNZ   0x0AE3
    0AD6: 52 02    MOV   A,[X+2]
    0AD8: 73       CPL   A
    0AD9: 53 34    MOV   [__r0],A
    0ADB: 5D 00    MOV   A,REG[0x0]
    0ADD: 22 34    AND   A,[__r0]
    0ADF: 60 00    MOV   REG[0x0],A
    0AE1: 80 95    JMP   0x0B77
(0125) 			else if(port == 1) PRT1DR &= ~bitMask;
    0AE3: 3D FC 01 CMP   [X-4],0x1
    0AE6: B0 0E    JNZ   0x0AF5
    0AE8: 52 02    MOV   A,[X+2]
    0AEA: 73       CPL   A
    0AEB: 53 34    MOV   [__r0],A
    0AED: 5D 04    MOV   A,REG[0x4]
    0AEF: 22 34    AND   A,[__r0]
    0AF1: 60 04    MOV   REG[0x4],A
    0AF3: 80 83    JMP   0x0B77
(0126) 			else if(port == 2) PRT2DR &= ~bitMask;
    0AF5: 3D FC 02 CMP   [X-4],0x2
    0AF8: B0 7E    JNZ   0x0B77
    0AFA: 52 02    MOV   A,[X+2]
    0AFC: 73       CPL   A
    0AFD: 53 34    MOV   [__r0],A
    0AFF: 5D 08    MOV   A,REG[0x8]
    0B01: 22 34    AND   A,[__r0]
    0B03: 60 08    MOV   REG[0x8],A
(0127) 			break;
    0B05: 80 71    JMP   0x0B77
(0128) 		case 1:
(0129) 			if(port == 0) PRT0DR |= bitMask;
    0B07: 3D FC 00 CMP   [X-4],0x0
    0B0A: B0 0F    JNZ   0x0B1A
    0B0C: 5D 00    MOV   A,REG[0x0]
    0B0E: 53 34    MOV   [__r0],A
    0B10: 52 02    MOV   A,[X+2]
    0B12: 2C 34    OR    [__r0],A
    0B14: 51 34    MOV   A,[__r0]
    0B16: 60 00    MOV   REG[0x0],A
    0B18: 80 5E    JMP   0x0B77
(0130) 			else if(port == 1) PRT1DR |= bitMask;
    0B1A: 3D FC 01 CMP   [X-4],0x1
    0B1D: B0 0F    JNZ   0x0B2D
    0B1F: 5D 04    MOV   A,REG[0x4]
    0B21: 53 34    MOV   [__r0],A
    0B23: 52 02    MOV   A,[X+2]
    0B25: 2C 34    OR    [__r0],A
    0B27: 51 34    MOV   A,[__r0]
    0B29: 60 04    MOV   REG[0x4],A
    0B2B: 80 4B    JMP   0x0B77
(0131) 			else if(port == 2) PRT2DR |= bitMask;
    0B2D: 3D FC 02 CMP   [X-4],0x2
    0B30: B0 46    JNZ   0x0B77
    0B32: 5D 08    MOV   A,REG[0x8]
    0B34: 53 34    MOV   [__r0],A
    0B36: 52 02    MOV   A,[X+2]
    0B38: 2C 34    OR    [__r0],A
    0B3A: 51 34    MOV   A,[__r0]
    0B3C: 60 08    MOV   REG[0x8],A
(0132) 			break; 
    0B3E: 80 38    JMP   0x0B77
(0133) 		case 2:
(0134) 			if(port == 0) PRT0DR ^= bitMask;
    0B40: 3D FC 00 CMP   [X-4],0x0
    0B43: B0 0F    JNZ   0x0B53
    0B45: 5D 00    MOV   A,REG[0x0]
    0B47: 53 34    MOV   [__r0],A
    0B49: 52 02    MOV   A,[X+2]
    0B4B: 34 34    XOR   [__r0],A
    0B4D: 51 34    MOV   A,[__r0]
    0B4F: 60 00    MOV   REG[0x0],A
    0B51: 80 25    JMP   0x0B77
(0135) 			else if(port == 1) PRT1DR ^= bitMask;
    0B53: 3D FC 01 CMP   [X-4],0x1
    0B56: B0 0F    JNZ   0x0B66
    0B58: 5D 04    MOV   A,REG[0x4]
    0B5A: 53 34    MOV   [__r0],A
    0B5C: 52 02    MOV   A,[X+2]
    0B5E: 34 34    XOR   [__r0],A
    0B60: 51 34    MOV   A,[__r0]
    0B62: 60 04    MOV   REG[0x4],A
    0B64: 80 12    JMP   0x0B77
(0136) 			else if(port == 2) PRT2DR ^= bitMask;
    0B66: 3D FC 02 CMP   [X-4],0x2
    0B69: B0 0D    JNZ   0x0B77
    0B6B: 5D 08    MOV   A,REG[0x8]
    0B6D: 53 34    MOV   [__r0],A
    0B6F: 52 02    MOV   A,[X+2]
    0B71: 34 34    XOR   [__r0],A
    0B73: 51 34    MOV   A,[__r0]
    0B75: 60 08    MOV   REG[0x8],A
(0137) 			break;
(0138) 		default:
(0139) 			break;
    0B77: 38 FB    ADD   SP,0xFB
(0140) 	}
(0141) }FILE: C:\Projects\RawBot\RawBot\main.c
(0001) /**********
(0002) *  Notes  *
(0003) **********/
(0004) 
(0005) // Connections:
(0006) // Port 0 - Outputs
(0007) //	P00 - HBRIDGE_IN1
(0008) //	P01 - HBRIDGE_IN2
(0009) //	P02 - HBRIDGE_IN3
(0010) //	P03 - HBRIDGE_IN4
(0011) //	P04 - 
(0012) //	P05 - 
(0013) //	P06 - US_TRIG
(0014) //	P07 - SERVO
(0015) // Port 1 - Inputs
(0016) //	P10 - Not usable
(0017) //	P11 - 
(0018) //	P12 - 
(0019) //	P13 - 
(0020) //	P14 - 
(0021) //	P15 - 
(0022) //	P16 - 
(0023) //	P17 - US_ECHO
(0024) 
(0025) /*************
(0026) *  Includes  *
(0027) *************/
(0028) 
(0029) #include <m8c.h>
(0030) #include <stdbool.h>
(0031) #include "PSoCAPI.h"
(0032) #include "LCD.h"
(0033) #include "Timer8Main.h"
(0034) #include "Timer8UsTrig.h"
(0035) #include "Timer16UsEcho.h"
(0036) #include "Functions.h"
(0037) 
(0038) /**************************
(0039) *  Variable declarations  *
(0040) **************************/
(0041) 
(0042) bool timer8MainTick = false;
(0043) unsigned int timer8MainCount = 0;
(0044) bool gpioTick = false;
(0045) unsigned long usRawTime = 0;
(0046) unsigned long usDistance = 0;
(0047) int isrClear = 0;
(0048) int usEchoRisingEdge = 0;
(0049) int usEchoFallingEdge = 0;
(0050) char lcdBuffer[16] = { 0 };
(0051) 
(0052) // 0 = Scan area
(0053) int driveMode = 0;
(0054) 
(0055) 
(0056) /***********************
(0057) *  Interrupt handlers  *
(0058) ***********************/
(0059) 
(0060) #pragma interrupt_handler Timer8Main_ISR
(0061) void Timer8Main_ISR(void) {
_Timer8Main_ISR:
    0B7B: 08       PUSH  A
(0062) 	timer8MainTick = true;
    0B7C: 55 01 01 MOV   [timer8MainTick+1],0x1
    0B7F: 55 00 00 MOV   [timer8MainTick],0x0
(0063) 	timer8MainCount++;
    0B82: 76 03    INC   [timer8MainCount+1]
    0B84: 0E 02 00 ADC   [timer8MainCount],0x0
    0B87: 18       POP   A
    0B88: 7E       RETI  
(0064) 	
(0065) }
(0066) 
(0067) #pragma interrupt_handler Timer8UsTrig_ISR
(0068) void Timer8UsTrig_ISR(void) {
_Timer8UsTrig_ISR:
    0B89: 08       PUSH  A
    0B8A: 51 34    MOV   A,[__r0]
    0B8C: 08       PUSH  A
    0B8D: 51 33    MOV   A,[__r1]
    0B8F: 08       PUSH  A
    0B90: 51 32    MOV   A,[__r2]
    0B92: 08       PUSH  A
    0B93: 51 31    MOV   A,[__r3]
    0B95: 08       PUSH  A
    0B96: 51 30    MOV   A,[__r4]
    0B98: 08       PUSH  A
    0B99: 51 2F    MOV   A,[__r5]
    0B9B: 08       PUSH  A
    0B9C: 51 2E    MOV   A,[__r6]
    0B9E: 08       PUSH  A
    0B9F: 51 2D    MOV   A,[__r7]
    0BA1: 08       PUSH  A
    0BA2: 51 2C    MOV   A,[__r8]
    0BA4: 08       PUSH  A
    0BA5: 51 2B    MOV   A,[__r9]
    0BA7: 08       PUSH  A
    0BA8: 51 2A    MOV   A,[__r10]
    0BAA: 08       PUSH  A
    0BAB: 51 29    MOV   A,[__r11]
    0BAD: 08       PUSH  A
    0BAE: 51 28    MOV   A,[__rX]
    0BB0: 08       PUSH  A
    0BB1: 51 27    MOV   A,[__rY]
    0BB3: 08       PUSH  A
    0BB4: 51 26    MOV   A,[__rZ]
    0BB6: 08       PUSH  A
(0069) 	digitalWrite(0, 6, 0); // Stop the trigger signal
    0BB7: 50 00    MOV   A,0x0
    0BB9: 08       PUSH  A
    0BBA: 50 06    MOV   A,0x6
    0BBC: 08       PUSH  A
    0BBD: 50 00    MOV   A,0x0
    0BBF: 08       PUSH  A
    0BC0: 7C 0A 7E LCALL _digitalWrite
    0BC3: 38 FD    ADD   SP,0xFD
(0070) 	Timer8UsTrig_Stop();
    0BC5: 10       PUSH  X
    0BC6: 7C 03 44 LCALL _Timer8UsTrig_Stop
    0BC9: 20       POP   X
    0BCA: 18       POP   A
    0BCB: 53 26    MOV   [__rZ],A
    0BCD: 18       POP   A
    0BCE: 53 27    MOV   [__rY],A
    0BD0: 18       POP   A
    0BD1: 53 28    MOV   [__rX],A
    0BD3: 18       POP   A
    0BD4: 53 29    MOV   [__r11],A
    0BD6: 18       POP   A
    0BD7: 53 2A    MOV   [__r10],A
    0BD9: 18       POP   A
    0BDA: 53 2B    MOV   [__r9],A
    0BDC: 18       POP   A
    0BDD: 53 2C    MOV   [__r8],A
    0BDF: 18       POP   A
    0BE0: 53 2D    MOV   [__r7],A
    0BE2: 18       POP   A
    0BE3: 53 2E    MOV   [__r6],A
    0BE5: 18       POP   A
    0BE6: 53 2F    MOV   [__r5],A
    0BE8: 18       POP   A
    0BE9: 53 30    MOV   [__r4],A
    0BEB: 18       POP   A
    0BEC: 53 31    MOV   [__r3],A
    0BEE: 18       POP   A
    0BEF: 53 32    MOV   [__r2],A
    0BF1: 18       POP   A
    0BF2: 53 33    MOV   [__r1],A
    0BF4: 18       POP   A
    0BF5: 53 34    MOV   [__r0],A
    0BF7: 18       POP   A
    0BF8: 7E       RETI  
(0071) }
(0072) 
(0073) // usDistance > 400 cm --> no objects in sight
(0074) #pragma interrupt_handler Timer16UsEcho_ISR
(0075) void Timer16UsEcho_ISR(void) {
_Timer16UsEcho_ISR:
  timer16Overflow      --> X+0
    0BF9: 08       PUSH  A
    0BFA: 10       PUSH  X
    0BFB: 4F       MOV   X,SP
    0BFC: 38 02    ADD   SP,0x2
(0076) 	int timer16Overflow = 1;
    0BFE: 56 01 01 MOV   [X+1],0x1
    0C01: 56 00 00 MOV   [X+0],0x0
(0077) 	timer16Overflow++;
    0C04: 77 01    INC   [X+1]
    0C06: 0F 00 00 ADC   [X+0],0x0
    0C09: 38 FE    ADD   SP,0xFE
    0C0B: 20       POP   X
    0C0C: 18       POP   A
    0C0D: 7E       RETI  
(0078) }
(0079) 
(0080) #pragma interrupt_handler GPIO_ISR
(0081) void GPIO_ISR(void) {
_GPIO_ISR:
    0C0E: 08       PUSH  A
    0C0F: 51 34    MOV   A,[__r0]
    0C11: 08       PUSH  A
    0C12: 51 33    MOV   A,[__r1]
    0C14: 08       PUSH  A
    0C15: 51 32    MOV   A,[__r2]
    0C17: 08       PUSH  A
    0C18: 51 31    MOV   A,[__r3]
    0C1A: 08       PUSH  A
    0C1B: 51 30    MOV   A,[__r4]
    0C1D: 08       PUSH  A
    0C1E: 51 2F    MOV   A,[__r5]
    0C20: 08       PUSH  A
    0C21: 51 2E    MOV   A,[__r6]
    0C23: 08       PUSH  A
    0C24: 51 2D    MOV   A,[__r7]
    0C26: 08       PUSH  A
    0C27: 51 2C    MOV   A,[__r8]
    0C29: 08       PUSH  A
    0C2A: 51 2B    MOV   A,[__r9]
    0C2C: 08       PUSH  A
    0C2D: 51 2A    MOV   A,[__r10]
    0C2F: 08       PUSH  A
    0C30: 51 29    MOV   A,[__r11]
    0C32: 08       PUSH  A
    0C33: 51 28    MOV   A,[__rX]
    0C35: 08       PUSH  A
    0C36: 51 27    MOV   A,[__rY]
    0C38: 08       PUSH  A
    0C39: 51 26    MOV   A,[__rZ]
    0C3B: 08       PUSH  A
(0082) 	gpioTick = true;
    0C3C: 55 05 01 MOV   [gpioTick+1],0x1
    0C3F: 55 04 00 MOV   [gpioTick],0x0
(0083) 	
(0084) 	// Echo signal rising edge
(0085) 	if (US_ECHO_Data_ADDR & US_ECHO_MASK) {
    0C42: 5D 04    MOV   A,REG[0x4]
    0C44: 53 34    MOV   [__r0],A
    0C46: 47 34 80 TST   [__r0],0x80
    0C49: A0 14    JZ    0x0C5E
(0086) 		Timer16UsEcho_WritePeriod(46400);	
    0C4B: 10       PUSH  X
    0C4C: 57 B5    MOV   X,0xB5
    0C4E: 50 40    MOV   A,0x40
    0C50: 7C 03 D2 LCALL _Timer16UsEcho_WritePeriod
(0087) 		Timer16UsEcho_Start(); // Used to measure time until echo signal is returned
    0C53: 7C 03 CA LCALL _Timer16UsEcho_Start
    0C56: 20       POP   X
(0088) 		usEchoRisingEdge++;
    0C57: 76 11    INC   [usEchoRisingEdge+1]
    0C59: 0E 10 00 ADC   [usEchoRisingEdge],0x0
(0089) 		
(0090) 	// Echo signal falling edge
(0091) 	} else {
    0C5C: 80 4A    JMP   0x0CA7
(0092) 		usDistance = usCalculateDistance(Timer16UsEcho_wReadTimer());
    0C5E: 10       PUSH  X
    0C5F: 7C 04 16 LCALL _Timer16UsEcho_wReadTimer|wTimer16UsEcho_CaptureCounter|_wTimer16UsEcho_ReadTimer|wTimer16UsEcho_ReadTimer|_wTimer16UsEcho_CaptureCounter
    0C62: 5A 34    MOV   [__r0],X
    0C64: 20       POP   X
    0C65: 53 31    MOV   [__r3],A
    0C67: 50 00    MOV   A,0x0
    0C69: 08       PUSH  A
    0C6A: 08       PUSH  A
    0C6B: 51 34    MOV   A,[__r0]
    0C6D: 08       PUSH  A
    0C6E: 51 31    MOV   A,[__r3]
    0C70: 08       PUSH  A
    0C71: 7C 07 A5 LCALL _usCalculateDistance
    0C74: 5F 0A 34 MOV   [usDistance],[__r0]
    0C77: 5F 0B 33 MOV   [usDistance+1],[__r1]
    0C7A: 5F 0C 32 MOV   [usDistance+2],[__r2]
    0C7D: 5F 0D 31 MOV   [usDistance+3],[__r3]
(0093) 		ltoa(lcdBuffer, usDistance, 10);
    0C80: 50 00    MOV   A,0x0
    0C82: 08       PUSH  A
    0C83: 50 0A    MOV   A,0xA
    0C85: 08       PUSH  A
    0C86: 51 0A    MOV   A,[usDistance]
    0C88: 08       PUSH  A
    0C89: 51 0B    MOV   A,[usDistance+1]
    0C8B: 08       PUSH  A
    0C8C: 51 0C    MOV   A,[usDistance+2]
    0C8E: 08       PUSH  A
    0C8F: 51 0D    MOV   A,[usDistance+3]
    0C91: 08       PUSH  A
    0C92: 50 00    MOV   A,0x0
    0C94: 08       PUSH  A
    0C95: 50 14    MOV   A,0x14
    0C97: 08       PUSH  A
    0C98: 7C 0E 15 LCALL _ltoa
    0C9B: 38 F4    ADD   SP,0xF4
(0094) 		Timer16UsEcho_Stop();
    0C9D: 10       PUSH  X
    0C9E: 7C 03 CE LCALL _Timer16UsEcho_Stop
    0CA1: 20       POP   X
(0095) 		usEchoFallingEdge++;
    0CA2: 76 13    INC   [usEchoFallingEdge+1]
    0CA4: 0E 12 00 ADC   [usEchoFallingEdge],0x0
(0096) 	}
(0097) 	
(0098) 	isrClear = PRT1DR; // Needed for ChangeFromRead interrupt type
    0CA7: 5D 04    MOV   A,REG[0x4]
    0CA9: 53 0F    MOV   [isrClear+1],A
    0CAB: 55 0E 00 MOV   [isrClear],0x0
    0CAE: 18       POP   A
    0CAF: 53 26    MOV   [__rZ],A
    0CB1: 18       POP   A
    0CB2: 53 27    MOV   [__rY],A
    0CB4: 18       POP   A
    0CB5: 53 28    MOV   [__rX],A
    0CB7: 18       POP   A
    0CB8: 53 29    MOV   [__r11],A
    0CBA: 18       POP   A
    0CBB: 53 2A    MOV   [__r10],A
    0CBD: 18       POP   A
    0CBE: 53 2B    MOV   [__r9],A
    0CC0: 18       POP   A
    0CC1: 53 2C    MOV   [__r8],A
    0CC3: 18       POP   A
    0CC4: 53 2D    MOV   [__r7],A
    0CC6: 18       POP   A
    0CC7: 53 2E    MOV   [__r6],A
    0CC9: 18       POP   A
    0CCA: 53 2F    MOV   [__r5],A
    0CCC: 18       POP   A
    0CCD: 53 30    MOV   [__r4],A
    0CCF: 18       POP   A
    0CD0: 53 31    MOV   [__r3],A
    0CD2: 18       POP   A
    0CD3: 53 32    MOV   [__r2],A
    0CD5: 18       POP   A
    0CD6: 53 33    MOV   [__r1],A
    0CD8: 18       POP   A
    0CD9: 53 34    MOV   [__r0],A
    0CDB: 18       POP   A
    0CDC: 7E       RETI  
(0099) }
(0100) 
(0101) /******************
(0102) *  Main function  *
(0103) ******************/
(0104) 
(0105) void main(void) {
(0106) 	M8C_EnableGInt;
_main:
    0CDD: 71 01    OR    F,0x1
(0107) 	M8C_EnableIntMask(INT_MSK0, INT_MSK0_GPIO);
    0CDF: 43 E0 20 OR    REG[0xE0],0x20
(0108) 	LCD_Init();
    0CE2: 10       PUSH  X
    0CE3: 7C 05 78 LCALL _LCD_Start|_LCD_Init|LCD_Init
(0109) 	LCD_Start();
    0CE6: 7C 05 78 LCALL _LCD_Start|_LCD_Init|LCD_Init
(0110) 	Timer8UsTrig_EnableInt();
    0CE9: 7C 03 38 LCALL _Timer8UsTrig_EnableInt
(0111) 	Timer8UsTrig_Start();
    0CEC: 7C 03 40 LCALL _Timer8UsTrig_Start
(0112) 	Timer8Main_EnableInt();
    0CEF: 7C 03 7D LCALL _Timer8Main_EnableInt
(0113) 	Timer8Main_Start();
    0CF2: 7C 03 85 LCALL _Timer8Main_Start
(0114) 	Timer16UsEcho_EnableInt();
    0CF5: 7C 03 C2 LCALL _Timer16UsEcho_EnableInt
    0CF8: 20       POP   X
    0CF9: 80 46    JMP   0x0D40
(0115) 
(0116) 	while (1) {
(0117) 		if (timer8MainTick) {
    0CFB: 3C 00 00 CMP   [timer8MainTick],0x0
    0CFE: B0 06    JNZ   0x0D05
    0D00: 3C 01 00 CMP   [timer8MainTick+1],0x0
    0D03: A0 3C    JZ    0x0D40
(0118) 			timer8MainTick = false;
    0D05: 55 01 00 MOV   [timer8MainTick+1],0x0
    0D08: 55 00 00 MOV   [timer8MainTick],0x0
(0119) 			
(0120) 			if (driveMode = 0) {
    0D0B: 55 25 00 MOV   [driveMode+1],0x0
    0D0E: 55 24 00 MOV   [driveMode],0x0
    0D11: 50 00    MOV   A,0x0
    0D13: A0 01    JZ    0x0D15
(0121) 				
(0122) 			}
(0123) 
(0124) 
(0125) 			// 1 s
(0126) 			if (timer8MainCount >= 999) {
    0D15: 51 03    MOV   A,[timer8MainCount+1]
    0D17: 11 E7    SUB   A,0xE7
    0D19: 51 02    MOV   A,[timer8MainCount]
    0D1B: 19 03    SBB   A,0x3
    0D1D: C0 22    JC    0x0D40
(0127) 				
(0128) 				timer8MainCount = 0;
    0D1F: 55 03 00 MOV   [timer8MainCount+1],0x0
    0D22: 55 02 00 MOV   [timer8MainCount],0x0
(0129) 				LCD_Control(0x01);
    0D25: 10       PUSH  X
    0D26: 50 01    MOV   A,0x1
    0D28: 7C 04 D1 LCALL _LCD_Control
(0130) 				
(0131) 				LCD_Position(0, 0);
    0D2B: 50 00    MOV   A,0x0
    0D2D: 57 00    MOV   X,0x0
    0D2F: 7C 05 E8 LCALL _LCD_Position
(0132) 				LCD_PrString(lcdBuffer);
    0D32: 50 00    MOV   A,0x0
    0D34: 08       PUSH  A
    0D35: 50 14    MOV   A,0x14
    0D37: 5C       MOV   X,A
    0D38: 18       POP   A
    0D39: 7C 04 B3 LCALL _LCD_PrString
    0D3C: 20       POP   X
(0133) 				
(0134) 				usTrigSend();
    0D3D: 7C 07 92 LCALL _usTrigSend
(0135) 			}
(0136) 		}
(0137) 	}
    0D40: 8F BA    JMP   0x0CFB
(0138) }FILE: lib\psocgpioint.asm               (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;;*****************************************************************************
                                        (0004) ;;*****************************************************************************
                                        (0005) ;;  FILENAME: PSoCGPIOINT.asm
                                        (0006) ;;   Version: 2.0.0.20, Updated on 2003/07/17 at 12:10:35
                                        (0007) ;;  @PSOC_VERSION
                                        (0008) ;;
                                        (0009) ;;  DESCRIPTION: PSoC GPIO Interrupt Service Routine
                                        (0010) ;;-----------------------------------------------------------------------------
                                        (0011) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;;*****************************************************************************
                                        (0013) ;;*****************************************************************************
                                        (0014) 
                                        (0015) include "m8c.inc"
                                        (0016) include "PSoCGPIOINT.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export   PSoC_GPIO_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) ;-----------------------------------------------
                                        (0025) ;  Constant Definitions
                                        (0026) ;-----------------------------------------------
                                        (0027) 
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ; Variable Allocation
                                        (0031) ;-----------------------------------------------
                                        (0032) 	
                                        (0033) 
                                        (0034) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0035) ;---------------------------------------------------
                                        (0036) ; Insert your custom declarations below this banner
                                        (0037) ;---------------------------------------------------
                                        (0038) 
                                        (0039) ;---------------------------------------------------
                                        (0040) ; Insert your custom declarations above this banner
                                        (0041) ;---------------------------------------------------
                                        (0042) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0043) 
                                        (0044) 
                                        (0045) ;-----------------------------------------------------------------------------
                                        (0046) ;  FUNCTION NAME: PSoC_GPIO_ISR
                                        (0047) ;
                                        (0048) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0049) ;
                                        (0050) ;-----------------------------------------------------------------------------
                                        (0051) ;
                                        (0052) PSoC_GPIO_ISR:
                                        (0053) 
                                        (0054) 
                                        (0055)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0056)    ;---------------------------------------------------
                                        (0057)    ; Insert your custom code below this banner
                                        (0058)    ;---------------------------------------------------
0D44: 7D 0C 0E LJMP  _GPIO_ISR          (0059) 	ljmp _GPIO_ISR
                                        (0060)    ;---------------------------------------------------
                                        (0061)    ; Insert your custom code above this banner
                                        (0062)    ;---------------------------------------------------
                                        (0063)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0064) 
0D47: 7E       RETI                     (0065)    reti
                                        (0066) 
                                        (0067) 
                                        (0068) ; end of file PSoCGPIOINT.asm
_ltoa:
    0E15: 10       PUSH  X
    0E16: 4F       MOV   X,SP
    0E17: 38 0B    ADD   SP,0xB
    0E19: 52 F7    MOV   A,[X-9]
    0E1B: 54 02    MOV   [X+2],A
    0E1D: 52 F8    MOV   A,[X-8]
    0E1F: 54 03    MOV   [X+3],A
    0E21: 52 F9    MOV   A,[X-7]
    0E23: 54 04    MOV   [X+4],A
    0E25: 52 FA    MOV   A,[X-6]
    0E27: 54 05    MOV   [X+5],A
    0E29: 3D F7 00 CMP   [X-9],0x0
    0E2C: B0 2C    JNZ   0x0E59
    0E2E: 3D F8 00 CMP   [X-8],0x0
    0E31: B0 27    JNZ   0x0E59
    0E33: 3D F9 00 CMP   [X-7],0x0
    0E36: B0 22    JNZ   0x0E59
    0E38: 3D FA 00 CMP   [X-6],0x0
    0E3B: B0 1D    JNZ   0x0E59
    0E3D: 52 FC    MOV   A,[X-4]
    0E3F: 53 33    MOV   [__r1],A
    0E41: 50 30    MOV   A,0x30
    0E43: 3F 33    MVI   [__r1],A
    0E45: 52 FC    MOV   A,[X-4]
    0E47: 01 01    ADD   A,0x1
    0E49: 53 33    MOV   [__r1],A
    0E4B: 50 00    MOV   A,0x0
    0E4D: 3F 33    MVI   [__r1],A
    0E4F: 52 FC    MOV   A,[X-4]
    0E51: 53 33    MOV   [__r1],A
    0E53: 52 FB    MOV   A,[X-5]
    0E55: 53 34    MOV   [__r0],A
    0E57: 81 C2    JMP   0x101A
    0E59: 52 FA    MOV   A,[X-6]
    0E5B: 11 00    SUB   A,0x0
    0E5D: 52 F9    MOV   A,[X-7]
    0E5F: 19 00    SBB   A,0x0
    0E61: 52 F8    MOV   A,[X-8]
    0E63: 19 00    SBB   A,0x0
    0E65: 52 F7    MOV   A,[X-9]
    0E67: 31 80    XOR   A,0x80
    0E69: 19 80    SBB   A,0x80
    0E6B: D0 38    JNC   0x0EA4
    0E6D: 3D F5 00 CMP   [X-11],0x0
    0E70: B0 33    JNZ   0x0EA4
    0E72: 3D F6 0A CMP   [X-10],0xA
    0E75: B0 2E    JNZ   0x0EA4
    0E77: 56 08 01 MOV   [X+8],0x1
    0E7A: 52 02    MOV   A,[X+2]
    0E7C: 73       CPL   A
    0E7D: 53 34    MOV   [__r0],A
    0E7F: 52 03    MOV   A,[X+3]
    0E81: 73       CPL   A
    0E82: 53 33    MOV   [__r1],A
    0E84: 52 04    MOV   A,[X+4]
    0E86: 73       CPL   A
    0E87: 53 32    MOV   [__r2],A
    0E89: 52 05    MOV   A,[X+5]
    0E8B: 73       CPL   A
    0E8C: 01 01    ADD   A,0x1
    0E8E: 54 05    MOV   [X+5],A
    0E90: 51 32    MOV   A,[__r2]
    0E92: 09 00    ADC   A,0x0
    0E94: 54 04    MOV   [X+4],A
    0E96: 51 33    MOV   A,[__r1]
    0E98: 09 00    ADC   A,0x0
    0E9A: 54 03    MOV   [X+3],A
    0E9C: 51 34    MOV   A,[__r0]
    0E9E: 09 00    ADC   A,0x0
    0EA0: 54 02    MOV   [X+2],A
    0EA2: 80 04    JMP   0x0EA7
    0EA4: 56 08 00 MOV   [X+8],0x0
    0EA7: 52 FC    MOV   A,[X-4]
    0EA9: 54 01    MOV   [X+1],A
    0EAB: 52 F6    MOV   A,[X-10]
    0EAD: 53 31    MOV   [__r3],A
    0EAF: 52 F5    MOV   A,[X-11]
    0EB1: 53 32    MOV   [__r2],A
    0EB3: 47 32 80 TST   [__r2],0x80
    0EB6: A0 09    JZ    0x0EC0
    0EB8: 55 33 FF MOV   [__r1],0xFF
    0EBB: 55 34 FF MOV   [__r0],0xFF
    0EBE: 80 07    JMP   0x0EC6
    0EC0: 55 33 00 MOV   [__r1],0x0
    0EC3: 55 34 00 MOV   [__r0],0x0
    0EC6: 51 34    MOV   A,[__r0]
    0EC8: 08       PUSH  A
    0EC9: 51 33    MOV   A,[__r1]
    0ECB: 08       PUSH  A
    0ECC: 51 32    MOV   A,[__r2]
    0ECE: 08       PUSH  A
    0ECF: 51 31    MOV   A,[__r3]
    0ED1: 08       PUSH  A
    0ED2: 52 02    MOV   A,[X+2]
    0ED4: 08       PUSH  A
    0ED5: 52 03    MOV   A,[X+3]
    0ED7: 08       PUSH  A
    0ED8: 52 04    MOV   A,[X+4]
    0EDA: 08       PUSH  A
    0EDB: 52 05    MOV   A,[X+5]
    0EDD: 08       PUSH  A
    0EDE: 7C 0D 4F LCALL 0x0D4F
    0EE1: 38 FC    ADD   SP,0xFC
    0EE3: 18       POP   A
    0EE4: 53 31    MOV   [__r3],A
    0EE6: 18       POP   A
    0EE7: 53 32    MOV   [__r2],A
    0EE9: 18       POP   A
    0EEA: 18       POP   A
    0EEB: 51 31    MOV   A,[__r3]
    0EED: 54 0A    MOV   [X+10],A
    0EEF: 51 32    MOV   A,[__r2]
    0EF1: 54 09    MOV   [X+9],A
    0EF3: 50 09    MOV   A,0x9
    0EF5: 13 0A    SUB   A,[X+10]
    0EF7: 52 09    MOV   A,[X+9]
    0EF9: 31 80    XOR   A,0x80
    0EFB: 53 28    MOV   [__rX],A
    0EFD: 50 80    MOV   A,0x80
    0EFF: 1A 28    SBB   A,[__rX]
    0F01: C0 1D    JC    0x0F1F
    0F03: 52 01    MOV   A,[X+1]
    0F05: 53 33    MOV   [__r1],A
    0F07: 52 00    MOV   A,[X+0]
    0F09: 53 34    MOV   [__r0],A
    0F0B: 51 33    MOV   A,[__r1]
    0F0D: 01 01    ADD   A,0x1
    0F0F: 54 01    MOV   [X+1],A
    0F11: 51 34    MOV   A,[__r0]
    0F13: 09 00    ADC   A,0x0
    0F15: 54 00    MOV   [X+0],A
    0F17: 52 0A    MOV   A,[X+10]
    0F19: 01 30    ADD   A,0x30
    0F1B: 3F 33    MVI   [__r1],A
    0F1D: 80 1B    JMP   0x0F39
    0F1F: 52 01    MOV   A,[X+1]
    0F21: 53 33    MOV   [__r1],A
    0F23: 52 00    MOV   A,[X+0]
    0F25: 53 34    MOV   [__r0],A
    0F27: 51 33    MOV   A,[__r1]
    0F29: 01 01    ADD   A,0x1
    0F2B: 54 01    MOV   [X+1],A
    0F2D: 51 34    MOV   A,[__r0]
    0F2F: 09 00    ADC   A,0x0
    0F31: 54 00    MOV   [X+0],A
    0F33: 52 0A    MOV   A,[X+10]
    0F35: 01 57    ADD   A,0x57
    0F37: 3F 33    MVI   [__r1],A
    0F39: 52 F6    MOV   A,[X-10]
    0F3B: 53 31    MOV   [__r3],A
    0F3D: 52 F5    MOV   A,[X-11]
    0F3F: 53 32    MOV   [__r2],A
    0F41: 47 32 80 TST   [__r2],0x80
    0F44: A0 09    JZ    0x0F4E
    0F46: 55 33 FF MOV   [__r1],0xFF
    0F49: 55 34 FF MOV   [__r0],0xFF
    0F4C: 80 07    JMP   0x0F54
    0F4E: 55 33 00 MOV   [__r1],0x0
    0F51: 55 34 00 MOV   [__r0],0x0
    0F54: 51 34    MOV   A,[__r0]
    0F56: 08       PUSH  A
    0F57: 51 33    MOV   A,[__r1]
    0F59: 08       PUSH  A
    0F5A: 51 32    MOV   A,[__r2]
    0F5C: 08       PUSH  A
    0F5D: 51 31    MOV   A,[__r3]
    0F5F: 08       PUSH  A
    0F60: 52 02    MOV   A,[X+2]
    0F62: 08       PUSH  A
    0F63: 52 03    MOV   A,[X+3]
    0F65: 08       PUSH  A
    0F66: 52 04    MOV   A,[X+4]
    0F68: 08       PUSH  A
    0F69: 52 05    MOV   A,[X+5]
    0F6B: 08       PUSH  A
    0F6C: 7C 0D 4F LCALL 0x0D4F
    0F6F: 18       POP   A
    0F70: 54 05    MOV   [X+5],A
    0F72: 18       POP   A
    0F73: 54 04    MOV   [X+4],A
    0F75: 18       POP   A
    0F76: 54 03    MOV   [X+3],A
    0F78: 18       POP   A
    0F79: 54 02    MOV   [X+2],A
    0F7B: 38 FC    ADD   SP,0xFC
    0F7D: 3D 02 00 CMP   [X+2],0x0
    0F80: BF 2A    JNZ   0x0EAB
    0F82: 3D 03 00 CMP   [X+3],0x0
    0F85: BF 25    JNZ   0x0EAB
    0F87: 3D 04 00 CMP   [X+4],0x0
    0F8A: BF 20    JNZ   0x0EAB
    0F8C: 3D 05 00 CMP   [X+5],0x0
    0F8F: BF 1B    JNZ   0x0EAB
    0F91: 3D 08 00 CMP   [X+8],0x0
    0F94: A0 19    JZ    0x0FAE
    0F96: 52 01    MOV   A,[X+1]
    0F98: 53 33    MOV   [__r1],A
    0F9A: 52 00    MOV   A,[X+0]
    0F9C: 53 34    MOV   [__r0],A
    0F9E: 51 33    MOV   A,[__r1]
    0FA0: 01 01    ADD   A,0x1
    0FA2: 54 01    MOV   [X+1],A
    0FA4: 51 34    MOV   A,[__r0]
    0FA6: 09 00    ADC   A,0x0
    0FA8: 54 00    MOV   [X+0],A
    0FAA: 50 2D    MOV   A,0x2D
    0FAC: 3F 33    MVI   [__r1],A
    0FAE: 52 01    MOV   A,[X+1]
    0FB0: 53 33    MOV   [__r1],A
    0FB2: 52 00    MOV   A,[X+0]
    0FB4: 53 34    MOV   [__r0],A
    0FB6: 51 33    MOV   A,[__r1]
    0FB8: 01 FF    ADD   A,0xFF
    0FBA: 54 01    MOV   [X+1],A
    0FBC: 51 34    MOV   A,[__r0]
    0FBE: 09 FF    ADC   A,0xFF
    0FC0: 54 00    MOV   [X+0],A
    0FC2: 50 00    MOV   A,0x0
    0FC4: 3F 33    MVI   [__r1],A
    0FC6: 52 FC    MOV   A,[X-4]
    0FC8: 54 07    MOV   [X+7],A
    0FCA: 80 3D    JMP   0x1008
    0FCC: 52 07    MOV   A,[X+7]
    0FCE: 53 33    MOV   [__r1],A
    0FD0: 3E 33    MVI   A,[__r1]
    0FD2: 54 08    MOV   [X+8],A
    0FD4: 52 07    MOV   A,[X+7]
    0FD6: 53 33    MOV   [__r1],A
    0FD8: 52 06    MOV   A,[X+6]
    0FDA: 53 34    MOV   [__r0],A
    0FDC: 51 33    MOV   A,[__r1]
    0FDE: 01 01    ADD   A,0x1
    0FE0: 54 07    MOV   [X+7],A
    0FE2: 51 34    MOV   A,[__r0]
    0FE4: 09 00    ADC   A,0x0
    0FE6: 54 06    MOV   [X+6],A
    0FE8: 52 01    MOV   A,[X+1]
    0FEA: 53 31    MOV   [__r3],A
    0FEC: 3E 31    MVI   A,[__r3]
    0FEE: 3F 33    MVI   [__r1],A
    0FF0: 52 01    MOV   A,[X+1]
    0FF2: 53 33    MOV   [__r1],A
    0FF4: 52 00    MOV   A,[X+0]
    0FF6: 53 34    MOV   [__r0],A
    0FF8: 51 33    MOV   A,[__r1]
    0FFA: 01 FF    ADD   A,0xFF
    0FFC: 54 01    MOV   [X+1],A
    0FFE: 51 34    MOV   A,[__r0]
    1000: 09 FF    ADC   A,0xFF
    1002: 54 00    MOV   [X+0],A
    1004: 52 08    MOV   A,[X+8]
    1006: 3F 33    MVI   [__r1],A
    1008: 52 01    MOV   A,[X+1]
    100A: 53 34    MOV   [__r0],A
    100C: 52 07    MOV   A,[X+7]
    100E: 3A 34    CMP   A,[__r0]
    1010: CF BB    JC    0x0FCC
    1012: 52 FC    MOV   A,[X-4]
    1014: 53 33    MOV   [__r1],A
    1016: 52 FB    MOV   A,[X-5]
    1018: 53 34    MOV   [__r0],A
    101A: 38 F5    ADD   SP,0xF5
    101C: 20       POP   X
    101D: 7F       RET   
