/***************************************************************************
 *	 Copyright (C) 2008 by Spencer Oliver								   *
 *	 spen@spen-soft.co.uk												   *
 *																		   *
 *	 Copyright (C) 2008 by David T.L. Wong								   *
 *																		   *
 *	 Copyright (C) 2009 by David N. Claffey <dnclaffey@gmail.com>		   *
 *																		   *
 *	 Copyright (C) 2011 by Drasko DRASKOVIC								   *
 *	 drasko.draskovic@gmail.com											   *
 *																		   *
 *	 Copyright (C) 2014 by Kent Brinkley								   *
 *	 jkbrinkley_imgtec@gmail.com										   *
 *																		   *
 *	 This program is free software; you can redistribute it and/or modify  *
 *	 it under the terms of the GNU General Public License as published by  *
 *	 the Free Software Foundation; either version 2 of the License, or	   *
 *	 (at your option) any later version.								   *
 *																		   *
 *	 This program is distributed in the hope that it will be useful,	   *
 *	 but WITHOUT ANY WARRANTY; without even the implied warranty of		   *
 *	 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the		   *
 *	 GNU General Public License for more details.						   *
 *																		   *
 *	 You should have received a copy of the GNU General Public License	   *
 *	 along with this program; if not, write to the						   *
 *	 Free Software Foundation, Inc.,									   *
 *																		   *
 ***************************************************************************/

#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include "breakpoints.h"
#include "mips32.h"
#include "mips_common.h"
#include "mips32_dmaacc.h"
#include "target_type.h"
#include "register.h"

void mips_common_enable_breakpoints(struct target *target);
void mips_common_enable_watchpoints(struct target *target);
int mips_common_set_breakpoint(struct target *target,
						struct breakpoint *breakpoint);
int mips_common_unset_breakpoint(struct target *target,
						  struct breakpoint *breakpoint);
int mips_common_internal_restore(struct target *target, int current,
						  uint32_t address, int handle_breakpoints,
						  int debug_execution);
int mips_common_bulk_write_memory(struct target *target, uint32_t address,
						   uint32_t count, const uint8_t *buffer);

/**
 * Handles requests to an MIPs FDC interface.  If semi-hosting messaging is enabled,
 * the target is running, EJTAG DCR FDC implemented (bit 18) and Config3 CDMM (Common
 * Device Memory Map Feature is implemented (bit 3), this will execute the request 
 * from the target.
 *
 * @param priv Void pointer expected to be a struct target pointer
 * @return ERROR_OK unless there are issues with the JTAG queue or when reading
 * from the Embedded ICE unit
 */
int mips_common_handle_target_request(void *priv)
{
	int retval = ERROR_OK;
	struct scan_field fields;
	tap_state_t endstate;
	int num_fields;
	struct target *target = priv;
	void *t = malloc(5);
	void *r = malloc(5);

	if (!target_was_examined(target)) {
		LOG_DEBUG("Target not examined yet");
		return ERROR_OK;
	}

	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	unsigned long long fdc_data = 0;
	volatile uint64_t request_data;

	if (target->state == TARGET_RUNNING) {

		int i=0;
		do {
			const char *str = "0x2000000000";
			request_data = 0x2000000000;
			mips_ejtag_set_instr(ejtag_info, EJTAG_INST_FDC);

			endstate = TAP_IDLE;
			fields.num_bits = 38;
			fields.out_value = t;

			str_to_buf(str, 12, t, 38, 0);

			fields.in_value = r;
			jtag_add_dr_scan(target->tap, 1, &fields, endstate);

			retval = jtag_execute_queue();
			fdc_data = buf_get_u38(fields.in_value, 0, 38);
			fdc_data &= 0x3FFFFFFFFF;

			if ((((fdc_data >> 36) & 1) == 1) && (mips32->semihosting == ENABLE_SEMIHOSTING)) {
//				LOG_INFO ("data read: %llx", fdc_data);
				uint8_t *fdc_char = (void *) &fdc_data;
				printf ("%0.4s", fdc_char);
				fflush(stdout);
			}

			/* Break after processing 16 32-bit word */
			if (i >= 16)
				break;
			else i++;

		} while (((fdc_data >> 36) & 1) == 1);
	}

	return ERROR_OK;
}

int mips_common_examine_debug_reason(struct target *target)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	uint32_t break_status;
	int retval;

	if ((target->debug_reason != DBG_REASON_DBGRQ)
			&& (target->debug_reason != DBG_REASON_SINGLESTEP)) {
		if (ejtag_info->debug_caps & EJTAG_DCR_IB) {
			/* get info about inst breakpoint support */
			retval = target_read_u32(target, ejtag_info->ejtag_ibs_addr, &break_status);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_u32 failed");
				return retval;
			}

			if (break_status & 0x1f) {
				/* we have halted on a	breakpoint */
				retval = target_write_u32(target, ejtag_info->ejtag_ibs_addr, 0);
				if (retval != ERROR_OK) {
					LOG_DEBUG("target_write_u32 failed");
					return retval;
				}

				target->debug_reason = DBG_REASON_BREAKPOINT;
			}
		}

		if (ejtag_info->debug_caps & EJTAG_DCR_DB) {
			/* get info about data breakpoint support */
			retval = target_read_u32(target, ejtag_info->ejtag_dbs_addr, &break_status);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_u32 failed");
				return retval;
			}

			if (break_status & 0x1f) {
				/* we have halted on a	breakpoint */
				retval = target_write_u32(target, ejtag_info->ejtag_dbs_addr, 0);
				if (retval != ERROR_OK) {
					LOG_DEBUG("target_write_u32 failed");
					return retval;
				}

				target->debug_reason = DBG_REASON_WATCHPOINT;
			}
		}
	}

	return ERROR_OK;
}

int mips_common_debug_entry(struct target *target, int echo)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;

	int retval = mips32_save_context(target);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips32_save_context failed");
		return retval;
	}

	/* make sure stepping disabled, SSt bit in CP0 debug register cleared */
	retval = mips_ejtag_config_step(ejtag_info, 0);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips_ejtag_config_step failed");
		return retval;
	}

	/* make sure break unit configured */
	retval = mips32_configure_break_unit(target);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips32_configure_break_unit failed");
		return retval;
	}

	/* attempt to find halt reason */
	retval = mips_common_examine_debug_reason(target);
	if (retval != ERROR_OK)
		return retval;

	/* default to mips32 isa, it will be changed below if required */
	mips32->isa_mode = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 1);

	/* Echo message during single step ? */
	if (echo == 1) {
		LOG_INFO("entered debug state at PC 0x%" PRIx32 ", target->state: %s",
				  buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32),
				  target_state_name(target));
	}
	return ERROR_OK;
}

struct target *get_mips_common_core(struct target *target, int32_t coreid)
{
	struct target_list *head;
	struct target *curr;

	head = target->head;
	while (head != (struct target_list *)NULL) {
		curr = head->target;
		if ((curr->coreid == coreid) && (curr->state == TARGET_HALTED))
			return curr;
		head = head->next;
	}
	return target;
}

int mips_common_halt_smp(struct target *target)
{
	int retval = ERROR_OK;
	struct target_list *head;
	struct target *curr;
	head = target->head;
	while (head != (struct target_list *)NULL) {
		int ret = ERROR_OK;
		curr = head->target;
		if ((curr != target) && (curr->state != TARGET_HALTED))
			ret = mips_common_halt(curr);

		if (ret != ERROR_OK) {
			LOG_ERROR("halt failed target->coreid: %" PRId32, curr->coreid);
			retval = ret;
		}
		head = head->next;
	}
	return retval;
}

int update_halt_gdb(struct target *target)
{
	int retval = ERROR_OK;
	if (target->gdb_service->core[0] == -1) {
		target->gdb_service->target = target;
		target->gdb_service->core[0] = target->coreid;
		retval = mips_common_halt_smp(target);
	}
	return retval;
}

int mips_common_poll(struct target *target)
{
	int retval = ERROR_OK;
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	uint32_t ejtag_ctrl = ejtag_info->ejtag_ctrl;
	enum target_state prev_target_state = target->state;

	/*	toggle to another core is done by gdb as follow */
	/*	maint packet J core_id */
	/*	continue */
	/*	the next polling trigger an halt event sent to gdb */
	if ((target->state == TARGET_HALTED) && (target->smp) &&
		(target->gdb_service) &&
		(target->gdb_service->target == NULL)) {
		target->gdb_service->target =
			get_mips_common_core(target, target->gdb_service->core[1]);
		target_call_event_callbacks(target, TARGET_EVENT_HALTED);
		return retval;
	}

	/* read ejtag control reg */
	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
	retval = mips_ejtag_drscan_32(ejtag_info, &ejtag_ctrl);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips_ejtag_drscan_32 failed: ejtag_ctrl = 0x%8.8x", ejtag_ctrl);
		return retval;
	}

	/* clear this bit before handling polling
	 * as after reset registers will read zero */
	if (ejtag_ctrl & EJTAG_CTRL_ROCC) {
		/* we have detected a reset, clear flag
		 * otherwise ejtag will not work */
		ejtag_ctrl = ejtag_info->ejtag_ctrl & ~EJTAG_CTRL_ROCC;
		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
		retval = mips_ejtag_drscan_32(ejtag_info, &ejtag_ctrl);
		if (retval != ERROR_OK) {
			LOG_DEBUG("mips_ejtag_drscan_32 failed: ejtag_ctrl");
			return retval;
		}

		LOG_DEBUG("Reset Detected");

		/* Marked register cache invalid if reset detected */
		register_cache_invalidate(mips32->core_cache);

		target->state = TARGET_RESET;
		target->debug_reason = DBG_REASON_DBGRQ;

		target_call_event_callbacks(target, TARGET_EVENT_HALTED);
	}

	/* check for processor halted */
	if (ejtag_ctrl & EJTAG_CTRL_BRKST) {
		if ((target->state != TARGET_HALTED)
			&& (target->state != TARGET_DEBUG_RUNNING)) {
			LOG_DEBUG("target->state != TARGET_HALTED && target->state != TARGET_DEBUG_RUNNING");
			LOG_DEBUG("target->state: 0x%x", target->state);
			if (target->state == TARGET_UNKNOWN)
				LOG_DEBUG("EJTAG_CTRL_BRKST already set during server startup.");

			/* OpenOCD was was probably started on the board with EJTAG_CTRL_BRKST already set
			 * (maybe put on by HALT-ing the board in the previous session).
			 *
			 * Force enable debug entry for this session.
			 */
			mips_ejtag_set_instr(ejtag_info, EJTAG_INST_NORMALBOOT);
			target->state = TARGET_HALTED;

			retval = mips_common_debug_entry(target, 1);
			if (retval != ERROR_OK) {
				LOG_DEBUG("mips_debug_entry failed");
				return retval;
			}

			/* Get cpu config info */
			mips32_read_cpu_config_info (target);

			if (target->smp && ((prev_target_state == TARGET_RUNNING)
								|| (prev_target_state == TARGET_RESET))) {
				retval = update_halt_gdb(target);
				if (retval != ERROR_OK) {
					LOG_DEBUG("update_halt_gdb failed");
					return retval;
				}
			}

			target_call_event_callbacks(target, TARGET_EVENT_HALTED);
		} else if (target->state == TARGET_DEBUG_RUNNING) {
			target->state = TARGET_HALTED;

			retval = mips_common_debug_entry(target, 1);
			if (retval != ERROR_OK) {
				LOG_DEBUG("mips_debug_entry failed");
				return retval;
			}

			if (target->smp) {
				retval = update_halt_gdb(target);
				if (retval != ERROR_OK) {
					LOG_DEBUG("update_halt_gdb failed");
					return retval;
				}
			}

			target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
		}
	} else {
			target->state = TARGET_RUNNING;
		}

	return ERROR_OK;
}

int mips_common_halt(struct target *target)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;

	LOG_DEBUG("target->state: %s", target_state_name(target));

	if (target->state == TARGET_HALTED) {
		LOG_USER("target was already halted");
		return ERROR_OK;
	}

	if (target->state == TARGET_UNKNOWN)
		LOG_WARNING("target was in unknown state when halt was requested");

	if (target->state == TARGET_RESET) {
		if ((jtag_get_reset_config() & RESET_SRST_PULLS_TRST) && jtag_get_srst()) {
			LOG_ERROR("can't request a halt while in reset if nSRST pulls nTRST");
			return ERROR_TARGET_FAILURE;
		} else {
			/* we came here in a reset_halt or reset_init sequence
			 * debug entry was already prepared in mips_assert_reset()
			 */
			target->debug_reason = DBG_REASON_DBGRQ;

			return ERROR_OK;
		}
	}

	/* break processor */
	mips_ejtag_enter_debug(ejtag_info);

	target->debug_reason = DBG_REASON_DBGRQ;

	return ERROR_OK;
}

int mips_common_assert_reset(struct target *target)
{
	struct mips_common *mips32 = target_to_mips_common(target);
	struct mips_ejtag *ejtag_info = &mips32->mips32.ejtag_info;

	LOG_DEBUG("target->state: %s", target_state_name(target));
	uint32_t ejtag_ctrl = ejtag_info->ejtag_ctrl;

	enum reset_types jtag_reset_config = jtag_get_reset_config();

	/* some cores support connecting while srst is asserted
	 * use that mode is it has been configured */

	bool srst_asserted = false;

	if (!(jtag_reset_config & RESET_SRST_PULLS_TRST) &&
			(jtag_reset_config & RESET_SRST_NO_GATING)) {
		jtag_add_reset(0, 1);
		srst_asserted = true;
	}

	/* EJTAG before v2.5/2.6 does not support EJTAGBOOT or NORMALBOOT */
	if (ejtag_info->ejtag_version != EJTAG_VERSION_20) {
		if (target->reset_halt) {
			/* use hardware to catch reset */
			mips_ejtag_set_instr(ejtag_info, EJTAG_INST_EJTAGBOOT);
		} else
			mips_ejtag_set_instr(ejtag_info, EJTAG_INST_NORMALBOOT);
	}

	if (jtag_reset_config & RESET_HAS_SRST) {
		/* here we should issue a srst only, but we may have to assert trst as well */
		if (jtag_reset_config & RESET_SRST_PULLS_TRST)
			jtag_add_reset(1, 1);
		else if (!srst_asserted)
			jtag_add_reset(0, 1);
	} 

	if (mips32->is_pic32) {
		LOG_DEBUG("Using MTAP reset to reset processor...");

		/* use microchip specific MTAP reset */
		mips_ejtag_set_instr(ejtag_info, MTAP_SW_MTAP);
		mips_ejtag_set_instr(ejtag_info, MTAP_COMMAND);

		mips_ejtag_drscan_8_out(ejtag_info, MCHP_ASERT_RST);
		mips_ejtag_drscan_8_out(ejtag_info, MCHP_DE_ASSERT_RST);
		mips_ejtag_set_instr(ejtag_info, MTAP_SW_ETAP);
		if (target->reset_halt) {
			mips_ejtag_set_instr(ejtag_info, 0x0c);
		}
	} else {
		/* use ejtag reset - not supported by all cores */
		ejtag_ctrl = ejtag_info->ejtag_ctrl | EJTAG_CTRL_PRRST | EJTAG_CTRL_PERRST;
		LOG_DEBUG("Using EJTAG reset (PRRST) to reset processor...");
		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
		mips_ejtag_drscan_32_out(ejtag_info, ejtag_ctrl);
	}

	target->state = TARGET_RESET;
	jtag_add_sleep(50000);

	register_cache_invalidate(mips32->mips32.core_cache);

	if (target->reset_halt) {

		int retval = target_halt(target);
		if (retval != ERROR_OK)
			return retval;
	}

	return ERROR_OK;
}

int mips_common_deassert_reset(struct target *target)
{
	LOG_DEBUG("target->state: %s", target_state_name(target));

	/* deassert reset lines */
	jtag_add_reset(0, 0);

	return ERROR_OK;
}

int mips_common_single_step_core(struct target *target)
{
	LOG_DEBUG ("single_step_core");
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;

	/* configure single step mode */
	int retval = mips_ejtag_config_step(ejtag_info, 1);
	if (retval != ERROR_OK)
		return retval;

	/* disable interrupts while stepping */
	retval = mips32_enable_interrupts(target, 0);
	if (retval != ERROR_OK)
		return retval;

	/* exit debug mode */
	retval = mips_ejtag_exit_debug(ejtag_info);
	if (retval != ERROR_OK)
		return retval;

	retval = mips_common_debug_entry(target, 0);
	if (retval != ERROR_OK)
		return retval;

	return ERROR_OK;
}

int mips_common_restore_smp(struct target *target, uint32_t address, int handle_breakpoints)
{
	int retval = ERROR_OK;
	struct target_list *head;
	struct target *curr;

	head = target->head;
	while (head != (struct target_list *)NULL) {
		int ret = ERROR_OK;
		curr = head->target;
		if ((curr != target) && (curr->state != TARGET_RUNNING)) {
			/*	resume current address , not in step mode */
			ret = mips_common_internal_restore(curr, 1, address, handle_breakpoints, 0);

			if (ret != ERROR_OK) {
				LOG_ERROR("target->coreid :%" PRId32 " failed to resume at address :0x%" PRIx32,
						  curr->coreid, address);
				retval = ret;
			}
		}
		head = head->next;
	}
	return retval;
}

int mips_common_internal_restore(struct target *target, int current,
		uint32_t address, int handle_breakpoints, int debug_execution)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct breakpoint *breakpoint = NULL;
	uint32_t resume_pc;

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	if (!debug_execution) {
		target_free_all_working_areas(target);
		mips_common_enable_breakpoints(target);
		mips_common_enable_watchpoints(target);
	}

	/* current = 1: continue on current pc, otherwise continue at <address> */
	if (!current) {
		buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address);
		mips32->core_cache->reg_list[MIPS32_PC].dirty = 1;
		mips32->core_cache->reg_list[MIPS32_PC].valid = 1;
	}

	if (ejtag_info->impcode & EJTAG_IMP_MIPS16)
		buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 1, mips32->isa_mode);

	if (!current)
		resume_pc = address;
	else
		resume_pc = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32);

	mips32_restore_context(target);

	/* the front-end may request us not to handle breakpoints */
	if (handle_breakpoints) {
		/* Single step past breakpoint at current address */
		breakpoint = breakpoint_find(target, resume_pc);
		if (breakpoint) {
			LOG_DEBUG("unset breakpoint at 0x%8.8" PRIx32 "", breakpoint->address);
			mips_common_unset_breakpoint(target, breakpoint);
			mips_common_single_step_core(target);
			mips_common_set_breakpoint(target, breakpoint);
		}
	}

	/* enable interrupts if we are running */
	mips32_enable_interrupts(target, !debug_execution);

	/* exit debug mode */
	mips_ejtag_exit_debug(ejtag_info);
	target->debug_reason = DBG_REASON_NOTHALTED;

	/* registers are now invalid */
	register_cache_invalidate(mips32->core_cache);

	if (!debug_execution) {
		target->state = TARGET_RUNNING;
		target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
		LOG_DEBUG("target resumed at 0x%" PRIx32 "", resume_pc);
	} else {
		target->state = TARGET_DEBUG_RUNNING;
		target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
		LOG_DEBUG("target debug resumed at 0x%" PRIx32 "", resume_pc);
	}

	return ERROR_OK;
}

int mips_common_resume(struct target *target, int current,
		uint32_t address, int handle_breakpoints, int debug_execution)
{
	int retval = ERROR_OK;

	/* dummy resume for smp toggle in order to reduce gdb impact  */
	if ((target->smp) && (target->gdb_service->core[1] != -1)) {
		/*	 simulate a start and halt of target */
		target->gdb_service->target = NULL;
		target->gdb_service->core[0] = target->gdb_service->core[1];
		/*	fake resume at next poll we play the  target core[1], see poll*/
		target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
		return retval;
	}

	retval = mips_common_internal_restore(target, current, address,
										  handle_breakpoints,
										  debug_execution);

	if (retval == ERROR_OK && target->smp) {
		target->gdb_service->core[0] = -1;
		retval = mips_common_restore_smp(target, address, handle_breakpoints);
	}

	return retval;
}

int mips_common_step(struct target *target, int current,
					 uint32_t address, int handle_breakpoints)
{
	/* get pointers to arch-specific information */
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct breakpoint *breakpoint = NULL;

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	/* current = 1: continue on current pc, otherwise continue at <address> */
	if (!current) {
		buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address);
		mips32->core_cache->reg_list[MIPS32_PC].dirty = 1;
		mips32->core_cache->reg_list[MIPS32_PC].valid = 1;
	}

	/* the front-end may request us not to handle breakpoints */
	if (handle_breakpoints) {
		breakpoint = breakpoint_find(target,
						buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32));
		if (breakpoint)
			mips_common_unset_breakpoint(target, breakpoint);
	}

	/* restore context */
	mips32_restore_context(target);

	/* configure single step mode */
	mips_ejtag_config_step(ejtag_info, 1);

	target->debug_reason = DBG_REASON_SINGLESTEP;

	target_call_event_callbacks(target, TARGET_EVENT_RESUMED);

	/* disable interrupts while stepping */
	mips32_enable_interrupts(target, 0);

	/* exit debug mode */
	mips_ejtag_exit_debug(ejtag_info);

	/* registers are now invalid */
	register_cache_invalidate(mips32->core_cache);

	LOG_DEBUG("target stepped ");
	int retval = mips_common_debug_entry(target, 1);
	if (retval != ERROR_OK)
		return retval;

	if (breakpoint)
		mips_common_set_breakpoint(target, breakpoint);

	target_call_event_callbacks(target, TARGET_EVENT_HALTED);

	return ERROR_OK;
}

void mips_common_enable_breakpoints(struct target *target)
{
	struct breakpoint *breakpoint = target->breakpoints;

	/* set any pending breakpoints */
	while (breakpoint) {
		if (breakpoint->set == 0)
			mips_common_set_breakpoint(target, breakpoint);
		breakpoint = breakpoint->next;
	}
}

int mips_common_set_breakpoint(struct target *target,
							   struct breakpoint *breakpoint)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct mips32_comparator *comparator_list = mips32->inst_break_list;
	int retval;

	if (breakpoint->set) {
		LOG_WARNING("breakpoint already set");
		return ERROR_OK;
	}

	if (breakpoint->type == BKPT_HARD) {

		int bp_num = 0;

		while (comparator_list[bp_num].used && (bp_num < mips32->num_inst_bpoints))
			bp_num++;

		if (bp_num >= mips32->num_inst_bpoints) {
			LOG_ERROR("Can not find free FP Comparator(bpid: %" PRIu32 ")",
					breakpoint->unique_id);
			return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
		}

		breakpoint->set = bp_num + 1;
		comparator_list[bp_num].used = 1;

		/* EJTAG 2.0 uses 30bit IBA. First 2 bits are reserved.
		 * Warning: there is no IB ASID registers in 2.0.
		 * Do not set it! :) */
		if (ejtag_info->ejtag_version == EJTAG_VERSION_20)
			comparator_list[bp_num].bp_value &= 0xFFFFFFFC;

		if (mips32->mmips != MIPS32_ONLY) {
			if ((breakpoint->length == 3) || (breakpoint->length == 5)) {
				comparator_list[bp_num].bp_value = breakpoint->address | 1;

				target_write_u32(target, comparator_list[bp_num].reg_address,
								 comparator_list[bp_num].bp_value);
			} else {
				comparator_list[bp_num].bp_value = breakpoint->address;
				target_write_u32(target, comparator_list[bp_num].reg_address,
								 comparator_list[bp_num].bp_value);
			}
		} else {
			comparator_list[bp_num].bp_value = breakpoint->address;
				target_write_u32(target, comparator_list[bp_num].reg_address,
								 comparator_list[bp_num].bp_value);
		}
		comparator_list[bp_num].bp_value = breakpoint->address;

		target_write_u32(target, comparator_list[bp_num].reg_address +
				 ejtag_info->ejtag_ibm_offs, 0x00000000);

		target_write_u32(target, comparator_list[bp_num].reg_address +
				 ejtag_info->ejtag_ibc_offs, 1);
		LOG_DEBUG("bpid: %" PRIu32 ", bp_num %i bp_value 0x%" PRIx32 "",
				  breakpoint->unique_id,
				  bp_num, comparator_list[bp_num].bp_value);

	} else if (breakpoint->type == BKPT_SOFT) {
		LOG_DEBUG("bpid: %" PRIu32, breakpoint->unique_id);

		/* IF GDB sends bp->length 5 for microMips support then change it to 4 */
		/* Check if kind field, is indicated microMips Break */
		/* Verify address is aligned 4 byte boundary and replacing a 32-bit instruction */
		if ((breakpoint->length == 4) || ((breakpoint->length == 5) &&
										  ((breakpoint->address % 4) == 0))) {
			uint32_t verify = 0xffffffff;
			uint32_t breakpt_instr;

			/* Remove isa_mode info from length to adjust to correct instruction size */
			if (breakpoint->length == 5)
				breakpt_instr = MICRO_MIPS32_SDBBP;
			else
				breakpt_instr = MIPS32_SDBBP;

			retval = target_read_memory(target, breakpoint->address, (breakpoint->length & 0xE),
										1, breakpoint->orig_instr);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_memory failed");
				return retval;
			}

			retval = target_write_u32(target, breakpoint->address, breakpt_instr);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_write_u32 failed");
				return retval;
			}

			retval = target_read_u32(target, breakpoint->address, &verify);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_u32 failed");
				return retval;
			}

			if ((breakpt_instr == MIPS32_SDBBP) && (verify != MIPS32_SDBBP)) {
				LOG_ERROR("Unable to set 32bit breakpoint at address %08" PRIx32
						  " - check that memory is read/writable", breakpoint->address);
				return ERROR_OK;
			} else {
				if ((breakpt_instr == MICRO_MIPS32_SDBBP) && (verify != MICRO_MIPS32_SDBBP)) {
						LOG_ERROR("Unable to set microMips32 breakpoint at address %08" PRIx32
								  " - check that memory is read/writable", breakpoint->address);
						return ERROR_OK;
				}
			}
		} else {
			uint16_t verify = 0xffff;
			uint16_t breakpt_instr;

			if ((breakpoint->length == 3) || ((breakpoint->length == 5) &&
											  ((breakpoint->address % 4) != 0))) {
				breakpoint->length = 2;
				breakpt_instr = MICRO_MIPS_SDBBP;
			} else {
				breakpt_instr = MIPS16_SDBBP;
			}

			retval = target_read_memory(target, breakpoint->address, breakpoint->length, 1,
										breakpoint->orig_instr);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_memory failed");
				return retval;
			}

			retval = target_write_u16(target, breakpoint->address, breakpt_instr);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_write_u16 failed");
				return retval;
			}

			retval = target_read_u16(target, breakpoint->address, &verify);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_u16 failed");
				return retval;
			}

			if ((breakpt_instr == MIPS16_SDBBP) && (verify != MIPS16_SDBBP)) {
				LOG_ERROR("Unable to set 16bit breakpoint at address %08" PRIx32
						  " - check that memory is read/writable", breakpoint->address);
				return ERROR_OK;
			} else {
				if ((breakpt_instr == MICRO_MIPS_SDBBP) && (verify != MICRO_MIPS_SDBBP)) {
						LOG_ERROR("Unable to set microMips breakpoint at address %08" PRIx32
								  " - check that memory is read/writable", breakpoint->address);
						return ERROR_OK;
				}
			}
		}

		breakpoint->set = 20; /* Any nice value but 0 */
	}

	return ERROR_OK;
}

int mips_common_unset_breakpoint(struct target *target,
								 struct breakpoint *breakpoint)
{
	/* get pointers to arch-specific information */
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct mips32_comparator *comparator_list = mips32->inst_break_list;
	int retval;

	if (!breakpoint->set) {
		LOG_WARNING("breakpoint not set");
		return ERROR_OK;
	}

	if (breakpoint->type == BKPT_HARD) {
		int bp_num = breakpoint->set - 1;
		if ((bp_num < 0) || (bp_num >= mips32->num_inst_bpoints)) {
			LOG_DEBUG("Invalid FP Comparator number in breakpoint (bpid: %" PRIu32 ")",
					  breakpoint->unique_id);
			return ERROR_OK;
		}

		LOG_INFO("bpid: %" PRIu32 " - releasing hw: %d",
				breakpoint->unique_id, bp_num);

		comparator_list[bp_num].used = 0;
		comparator_list[bp_num].bp_value = 0;

		target_write_u32(target, comparator_list[bp_num].reg_address +
				 ejtag_info->ejtag_ibc_offs, 0);
	} else {
		/* restore original instruction (kept in target endianness) */
		LOG_DEBUG("bpid: %" PRIu32, breakpoint->unique_id);
		if ((breakpoint->length == 4) || ((breakpoint->length == 5) && ((breakpoint->address % 4) == 0))) {
			uint32_t current_instr;

			/* check that user program has not modified breakpoint instruction */
			/* Remove isa_mode info from length of read */
			retval = target_read_memory(target, breakpoint->address, (breakpoint->length & 0xE),
										1, (uint8_t *)&current_instr);
			if (retval != ERROR_OK) {
				LOG_DEBUG("target_read_memory failed - addr: %x", breakpoint->address);
				return retval;
			}

			/**
			 * target_read_memory() gets us data in _target_ endianess.
			 * If we want to use this data on the host for comparisons with some macros
			 * we must first transform it to _host_ endianess using target_buffer_get_u32().
			 */
			current_instr = target_buffer_get_u32(target, (uint8_t *)&current_instr);

			if ((current_instr == MIPS32_SDBBP) || (current_instr == MICRO_MIPS32_SDBBP)) {
				retval = target_write_memory(target, breakpoint->address, 4, 1, breakpoint->orig_instr);
				if (retval != ERROR_OK){
					LOG_DEBUG("target_write_memory failed");
					return retval;
				}
			} else {
				LOG_WARNING("memory modified: no SDBBP instruction found");
				LOG_WARNING("orignal instruction not written back to memory");
			}

		} else {
			uint16_t current_instr;

			/* check that user program has not modified breakpoint instruction */
			retval = target_read_memory(target, breakpoint->address, 2, 1, (uint8_t *)&current_instr);
			if (retval != ERROR_OK) {
				LOG_ERROR("target_read_memory failed");
				return retval;
			}

			current_instr = target_buffer_get_u16(target, (uint8_t *)&current_instr);
			if ((current_instr == MIPS16_SDBBP) || (current_instr == MICRO_MIPS_SDBBP)) {
				retval = target_write_memory(target, breakpoint->address, 2, 1, breakpoint->orig_instr);
				if (retval != ERROR_OK) {
					LOG_ERROR("target_write_memory failed");
					return retval;
				}
			} else {
				LOG_WARNING("memory modified: no SDBBP instruction found");
				LOG_WARNING("orignal instruction not written back to memory");
			}
		}
	}
	breakpoint->set = 0;

	return ERROR_OK;
}

int mips_common_set_watchpoint(struct target *target, struct watchpoint *watchpoint)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct mips32_comparator *comparator_list = mips32->data_break_list;
	int wp_num = 0;

	/*
	 * watchpoint enabled, ignore all byte lanes in value register
	 * and exclude both load and store accesses from watchpoint
	 * condition evaluation
	*/
	int enable = EJTAG_DBCn_NOSB | EJTAG_DBCn_NOLB | EJTAG_DBCn_BE |
			(0xff << EJTAG_DBCn_BLM_SHIFT);

	if (watchpoint->set) {
		LOG_WARNING("watchpoint already set");
		return ERROR_OK;
	}

	while (comparator_list[wp_num].used && (wp_num < mips32->num_data_bpoints))
		wp_num++;
	if (wp_num >= mips32->num_data_bpoints) {
		LOG_ERROR("Can not find free FP Comparator");
		return ERROR_FAIL;
	}

	if (watchpoint->length != 4) {
		LOG_ERROR("Only watchpoints of length 4 are supported");
		return ERROR_TARGET_UNALIGNED_ACCESS;
	}

	if (watchpoint->address % 4) {
		LOG_ERROR("Watchpoints address should be word aligned");
		return ERROR_TARGET_UNALIGNED_ACCESS;
	}

	switch (watchpoint->rw) {
		case WPT_READ:
			enable &= ~EJTAG_DBCn_NOLB;
			break;
		case WPT_WRITE:
			enable &= ~EJTAG_DBCn_NOSB;
			break;
		case WPT_ACCESS:
			enable &= ~(EJTAG_DBCn_NOLB | EJTAG_DBCn_NOSB);
			break;
		default:
			LOG_ERROR("BUG: watchpoint->rw neither read, write nor access");
	}

	watchpoint->set = wp_num + 1;
	comparator_list[wp_num].used = 1;
	comparator_list[wp_num].bp_value = watchpoint->address;

	/* EJTAG 2.0 uses 29bit DBA. First 3 bits are reserved.
	 * There is as well no ASID register support. */
	if (ejtag_info->ejtag_version == EJTAG_VERSION_20)
		comparator_list[wp_num].bp_value &= 0xFFFFFFF8;
	else
		target_write_u32(target, comparator_list[wp_num].reg_address +
			 ejtag_info->ejtag_dbasid_offs, 0x00000000);

	target_write_u32(target, comparator_list[wp_num].reg_address,
					 comparator_list[wp_num].bp_value);
	target_write_u32(target, comparator_list[wp_num].reg_address +
					 ejtag_info->ejtag_dbm_offs, 0x00000000);

	target_write_u32(target, comparator_list[wp_num].reg_address +
					 ejtag_info->ejtag_dbc_offs, enable);

	/* TODO: probably this value is ignored on 2.0 */
	target_write_u32(target, comparator_list[wp_num].reg_address +
					 ejtag_info->ejtag_dbv_offs, 0);
	LOG_DEBUG("wp_num %i bp_value 0x%" PRIx32 "", wp_num, comparator_list[wp_num].bp_value);

	return ERROR_OK;
}

int mips_common_unset_watchpoint(struct target *target, struct watchpoint *watchpoint)
{
	/* get pointers to arch-specific information */
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct mips32_comparator *comparator_list = mips32->data_break_list;

	if (!watchpoint->set) {
		LOG_WARNING("watchpoint not set");
		return ERROR_OK;
	}

	int wp_num = watchpoint->set - 1;
	if ((wp_num < 0) || (wp_num >= mips32->num_data_bpoints)) {
		LOG_DEBUG("Invalid FP Comparator number in watchpoint");
		return ERROR_OK;
	}
	comparator_list[wp_num].used = 0;
	comparator_list[wp_num].bp_value = 0;
	target_write_u32(target, comparator_list[wp_num].reg_address +
					 ejtag_info->ejtag_dbc_offs, 0);
	watchpoint->set = 0;

	return ERROR_OK;
}

int mips_common_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
{
	struct mips32_common *mips32 = target_to_mips32(target);

	if (mips32->num_data_bpoints_avail < 1) {
		LOG_INFO("no hardware watchpoints available");
		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
	}

	mips32->num_data_bpoints_avail--;

	mips_common_set_watchpoint(target, watchpoint);
	return ERROR_OK;
}

int mips_common_remove_watchpoint(struct target *target, struct watchpoint *watchpoint)
{
	/* get pointers to arch-specific information */
	struct mips32_common *mips32 = target_to_mips32(target);

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	if (watchpoint->set)
		mips_common_unset_watchpoint(target, watchpoint);

	mips32->num_data_bpoints_avail++;

	return ERROR_OK;
}

void mips_common_enable_watchpoints(struct target *target)
{
	struct watchpoint *watchpoint = target->watchpoints;

	/* set any pending watchpoints */
	while (watchpoint) {
		if (watchpoint->set == 0)
			mips_common_set_watchpoint(target, watchpoint);
		watchpoint = watchpoint->next;
	}
}

int mips_common_read_memory(struct target *target, uint32_t address,
							uint32_t size, uint32_t count, uint8_t *buffer)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;

	LOG_DEBUG("address: 0x%8.8" PRIx32 ", size: 0x%8.8" PRIx32 ", count: 0x%8.8" PRIx32 "",
			address, size, count);

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	/* sanitize arguments */
	if (((size != 4) && (size != 2) && (size != 1)) || (count == 0) || !(buffer))
		return ERROR_COMMAND_SYNTAX_ERROR;

	if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u)))
		return ERROR_TARGET_UNALIGNED_ACCESS;

	/* since we don't know if buffer is aligned, we allocate new mem that is always aligned */
	void *t = NULL;

	if (size > 1) {
		t = malloc(count * size * sizeof(uint8_t));
		if (t == NULL) {
			LOG_ERROR("Out of memory");
			return ERROR_FAIL;
		}
	} else
		t = buffer;

	/* if noDMA off, use DMAACC mode for memory read */
	/* Note: Currently no core implement this feature */
	int retval;
	if (ejtag_info->impcode & EJTAG_IMP_NODMA) {
		retval = mips32_pracc_read_mem(ejtag_info, address, size, count, t, mips32->cp0_mask);
	}
	else
		retval = mips32_dmaacc_read_mem(ejtag_info, address, size, count, t);

	/* mips32_..._read_mem with size 4/2 returns uint32_t/uint16_t in host */
	/* endianness, but byte array should represent target endianness	   */
	if (ERROR_OK == retval) {
		switch (size) {
		case 4:
			target_buffer_set_u32_array(target, buffer, count, t);
			break;
		case 2:
			target_buffer_set_u16_array(target, buffer, count, t);
			break;
		}
	}

	if ((size > 1) && (t != NULL))
		free(t);

	return retval;
}

int mips_common_write_memory(struct target *target, uint32_t address,
							 uint32_t size, uint32_t count, const uint8_t *buffer)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;

	LOG_DEBUG("address: 0x%8.8" PRIx32 ", size: 0x%8.8" PRIx32 ", count: 0x%8.8" PRIx32 "",
			address, size, count);

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	if (size == 4 && count > 32) {
		int retval = mips_common_bulk_write_memory(target, address, count, buffer);
		if (retval == ERROR_OK)
			return ERROR_OK;
		LOG_WARNING("Falling back to non-bulk write");
	}

	/* sanitize arguments */
	if (((size != 4) && (size != 2) && (size != 1)) || (count == 0) || !(buffer))
		return ERROR_COMMAND_SYNTAX_ERROR;

	if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u)))
		return ERROR_TARGET_UNALIGNED_ACCESS;

	/** correct endianess if we have word or hword access */
	void *t = NULL;
	if (size > 1) {
		/* mips32_..._write_mem with size 4/2 requires uint32_t/uint16_t in host */
		/* endianness, but byte array represents target endianness				 */
		t = malloc(count * size * sizeof(uint8_t));
		if (t == NULL) {
			LOG_ERROR("Out of memory");
			return ERROR_FAIL;
		}

		switch (size) {
		case 4:
			target_buffer_get_u32_array(target, buffer, count, (uint32_t *)t);
			break;
		case 2:
			target_buffer_get_u16_array(target, buffer, count, (uint16_t *)t);
			break;
		}
		buffer = t;
	}

	/* if noDMA off, use DMAACC mode for memory write */
	/* Note: Currently no core implement this feature */
	int retval;
	if (ejtag_info->impcode & EJTAG_IMP_NODMA)
		retval = mips32_pracc_write_mem(ejtag_info, address, size, count, buffer);
	else
		retval = mips32_dmaacc_write_mem(ejtag_info, address, size, count, buffer);

	if (t != NULL)
		free(t);

	if (ERROR_OK != retval)
		return retval;

	return ERROR_OK;
}

int mips_common_init_target(struct command_context *cmd_ctx,
							struct target *target)
{
	mips32_build_reg_cache(target);

	return ERROR_OK;
}

int mips_common_examine(struct target *target)
{
	int retval;
	struct mips_common *mips32 = target_to_mips_common(target);
	struct mips_ejtag *ejtag_info = &mips32->mips32.ejtag_info;
	uint32_t idcode = 0;

	// Need to re-examine target
	if (mips32->is_pic32 == true)
		target_reset_examined(target);

	if (!target_was_examined(target)) {
		retval = mips_ejtag_get_idcode(ejtag_info, &idcode);
		if (retval != ERROR_OK)
			return retval;
		ejtag_info->idcode = idcode;

		if (((idcode >> 1) & 0x7FF) == 0x29) {
			/* we are using a pic32 so select ejtag port
			 * as it is not selected by default */
			mips_ejtag_set_instr(ejtag_info, MTAP_SW_ETAP);
			LOG_DEBUG("PIC32MX/MZ Detected - using EJTAG Interface");
			mips32->is_pic32 = true;
		}
	}

	/* init rest of ejtag interface */
	retval = mips_ejtag_init(ejtag_info);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips_ejtag_init failed");
		return retval;
	}

	retval = mips32_examine(target);
	if (retval != ERROR_OK) {
		LOG_DEBUG("mips32_examine failed");
		return retval;
	}

	return ERROR_OK;
}


int mips_common_bulk_write_memory(struct target *target, uint32_t address,
								  uint32_t count, const uint8_t *buffer)
{
	struct mips32_common *mips32 = target_to_mips32(target);
	struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
	struct working_area *fast_data_area;
	int retval;
	int write_t = 1;

	LOG_DEBUG("address: 0x%8.8" PRIx32 ", count: 0x%8.8" PRIx32 "", address, count);

	/* check alignment */
	if (address & 0x3u)
		return ERROR_TARGET_UNALIGNED_ACCESS;

	if (mips32->fast_data_area == NULL) {
		/* Get memory for block write handler
		 * we preserve this area between calls and gain a speed increase
		 * of about 3kb/sec when writing flash
		 * this will be released/nulled by the system when the target is resumed or reset */
		retval = target_alloc_working_area(target,
										   MIPS32_FASTDATA_HANDLER_SIZE,
										   &mips32->fast_data_area);
		if (retval != ERROR_OK) {
			LOG_ERROR("No working area available");
			return retval;
		}

		/* reset fastadata state so the algo get reloaded */
		ejtag_info->fast_access_save = -1;
	}

	fast_data_area = mips32->fast_data_area;

	LOG_DEBUG("fast_data_area->address: 0x%8.8x fast_data_area->size: %x",
			  fast_data_area->address, fast_data_area->size);
	if (address <= fast_data_area->address + fast_data_area->size &&
			fast_data_area->address <= address + count) {
		LOG_ERROR("fast_data (0x%8.8" PRIx32 ") is within write area "
			  "(0x%8.8" PRIx32 "-0x%8.8" PRIx32 ").",
			  fast_data_area->address, address, address + count);
		LOG_ERROR("Change work-area-phys or load_image address!");
		return ERROR_FAIL;
	}

	/* mips32_pracc_fastdata_xfer requires uint32_t in host endianness, */
	/* but byte array represents target endianness						*/
	uint32_t *t = NULL;
	t = malloc(count * sizeof(uint32_t));
	if (t == NULL) {
		LOG_ERROR("Out of memory");
		return ERROR_FAIL;
	}

	target_buffer_get_u32_array(target, buffer, count, t);

	retval = mips32_pracc_fastdata_xfer(ejtag_info, mips32->fast_data_area, write_t, address,
			count, t);

	if (t != NULL)
		free(t);

	if (retval != ERROR_OK)
		LOG_ERROR("Fastdata access Failed");

	return retval;
}

int mips_common_add_breakpoint(struct target *target,
							   struct breakpoint *breakpoint)
{
	struct mips32_common *mips32 = target_to_mips32(target);

	if (breakpoint->type == BKPT_HARD) {
		if (mips32->num_inst_bpoints_avail < 1) {
			LOG_INFO("no hardware breakpoint available");
			return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
		}

		mips32->num_inst_bpoints_avail--;
	}

	return mips_common_set_breakpoint(target, breakpoint);
}

int mips_common_remove_breakpoint(struct target *target,
								  struct breakpoint *breakpoint)
{
	/* get pointers to arch-specific information */
	struct mips32_common *mips32 = target_to_mips32(target);

	if (target->state != TARGET_HALTED) {
		LOG_WARNING("target not halted");
		return ERROR_TARGET_NOT_HALTED;
	}

	if (breakpoint->set)
		mips_common_unset_breakpoint(target, breakpoint);

	if (breakpoint->type == BKPT_HARD)
		mips32->num_inst_bpoints_avail++;

	return ERROR_OK;
}
