// Seed: 3663316850
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
endmodule
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 module_1,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5
);
  logic id_7;
  wire [-1 : -1] id_8;
  nand primCall (id_3, id_5, id_0, id_4, id_8);
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    input wire id_4
);
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_6;
  assign id_1 = -1;
endmodule
