{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447704471196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447704471198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:07:51 2015 " "Processing started: Mon Nov 16 14:07:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447704471198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447704471198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step1 -c step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off step1 -c step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447704471199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447704471557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step1 " "Found entity 1: step1" {  } { { "step1.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/step1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447704471660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1447704471660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step1 " "Elaborating entity \"step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1447704471738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/Lab11/step1/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447704471850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447704471850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst25 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst25\"" {  } { { "step1.bdf" "inst25" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/step1.bdf" { { 184 696 816 360 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447704471854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447704471908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447704471908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst23 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst23\"" {  } { { "step1.bdf" "inst23" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/step1.bdf" { { 648 72 184 712 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447704471912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447704471966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1447704471966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst23\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst23\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1447704471970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1447704473383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1447704473383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1447704473659 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1447704473659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1447704473659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1447704473659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447704473801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:07:53 2015 " "Processing ended: Mon Nov 16 14:07:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447704473801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447704473801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447704473801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704473801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447704475085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447704475100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:07:54 2015 " "Processing started: Mon Nov 16 14:07:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447704475100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447704475100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off step1 -c step1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off step1 -c step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447704475101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447704475310 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "step1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"step1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1447704475370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447704475391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447704475392 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1447704475616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447704475999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447704475999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1447704475999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 104 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447704476005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 105 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447704476005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1447704476005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1447704476005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step1.sdc " "Synopsys Design Constraints File file not found: 'step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1447704476087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1447704476088 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1447704476092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447704476101 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "step1.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/step1.bdf" { { 672 -112 56 688 "CLK" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447704476101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "Automatically promoted node clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447704476101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst23\|clock_divider_1024:inst101\|inst10~1 " "Destination node clock_generator:inst23\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447704476101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447704476101 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447704476101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "Automatically promoted node clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447704476101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst23\|clock_divider_1024:inst102\|inst10~1 " "Destination node clock_generator:inst23\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447704476101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447704476101 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447704476101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst23\|inst7  " "Automatically promoted node clock_generator:inst23\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447704476101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst23\|inst7~0 " "Destination node clock_generator:inst23\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1447704476101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1447704476101 ""}  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/Lab11/step1/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst23|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447704476101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1447704476140 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447704476140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447704476141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447704476142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447704476142 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1447704476143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1447704476143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1447704476143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1447704476143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1447704476144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1447704476144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447704476150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1447704476778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447704476835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1447704476839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1447704477261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447704477261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1447704477648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/halkaabi/CPRE281/Lab11/step1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1447704478334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1447704478334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447704478833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1447704478834 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1447704478834 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447704478845 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1447704478847 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1447704478847 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1447704478935 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447704478944 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1447704479034 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447704479365 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1447704479384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447704480237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:08:00 2015 " "Processing ended: Mon Nov 16 14:08:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447704480237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447704480237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447704480237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704480237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447704481699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447704481704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:08:01 2015 " "Processing started: Mon Nov 16 14:08:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447704481704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447704481704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off step1 -c step1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off step1 -c step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447704481704 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1447704482852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1447704482920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447704483945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:08:03 2015 " "Processing ended: Mon Nov 16 14:08:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447704483945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447704483945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447704483945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704483945 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1447704484119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447704485224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447704485225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:08:04 2015 " "Processing started: Mon Nov 16 14:08:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447704485225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447704485225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta step1 -c step1 " "Command: quartus_sta step1 -c step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447704485225 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1447704485250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1447704485434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447704485456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447704485456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step1.sdc " "Synopsys Design Constraints File file not found: 'step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1447704485641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1447704485642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst23\|inst7 clock_generator:inst23\|inst7 " "create_clock -period 1.000 -name clock_generator:inst23\|inst7 clock_generator:inst23\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447704485643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst23\|clock_divider_1024:inst102\|inst10 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " "create_clock -period 1.000 -name clock_generator:inst23\|clock_divider_1024:inst102\|inst10 clock_generator:inst23\|clock_divider_1024:inst102\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447704485643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst23\|clock_divider_1024:inst101\|inst10 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " "create_clock -period 1.000 -name clock_generator:inst23\|clock_divider_1024:inst101\|inst10 clock_generator:inst23\|clock_divider_1024:inst101\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447704485643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447704485643 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1447704485643 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1447704485646 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1447704485687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1447704485706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.893 " "Worst-case setup slack is -0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893        -4.421 CLK  " "   -0.893        -4.421 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.320 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "   -0.742        -4.320 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458        -1.659 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "   -0.458        -1.659 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.037 clock_generator:inst23\|inst7  " "   -0.037        -0.037 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704485715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558        -2.558 CLK  " "   -2.558        -2.558 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184        -2.184 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "   -2.184        -2.184 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.148        -2.148 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "   -2.148        -2.148 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_generator:inst23\|inst7  " "    0.391         0.000 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704485743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447704485767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447704485813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 clock_generator:inst23\|inst7  " "   -0.500        -3.000 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704485849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704485849 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1447704486286 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1447704486288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.126 " "Worst-case setup slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 CLK  " "    0.126         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212         0.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "    0.212         0.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "    0.323         0.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 clock_generator:inst23\|inst7  " "    0.517         0.000 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704486330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1447704486331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.599 " "Worst-case hold slack is -1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599        -1.599 CLK  " "   -1.599        -1.599 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345        -1.345 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "   -1.345        -1.345 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -1.318 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "   -1.318        -1.318 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_generator:inst23\|inst7  " "    0.215         0.000 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704486364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447704486389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1447704486417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst23\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst23\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 clock_generator:inst23\|inst7  " "   -0.500        -3.000 clock_generator:inst23\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1447704486441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1447704486441 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1447704486808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1447704486895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1447704486896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447704487171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:08:07 2015 " "Processing ended: Mon Nov 16 14:08:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447704487171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447704487171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447704487171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704487171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447704489380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447704489381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:08:09 2015 " "Processing started: Mon Nov 16 14:08:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447704489381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447704489381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off step1 -c step1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off step1 -c step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447704489382 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "step1.vho\", \"step1_fast.vho step1_vhd.sdo step1_vhd_fast.sdo /home/halkaabi/CPRE281/Lab11/step1/simulation/modelsim/ simulation " "Generated files \"step1.vho\", \"step1_fast.vho\", \"step1_vhd.sdo\" and \"step1_vhd_fast.sdo\" in directory \"/home/halkaabi/CPRE281/Lab11/step1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1447704489935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447704490153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:08:10 2015 " "Processing ended: Mon Nov 16 14:08:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447704490153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447704490153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447704490153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704490153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447704490301 ""}
