<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="mha__attn__reg_8hpp_source.html">mha_attn_reg.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for xetla_softmax_bwd_t::run.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad94357ebee16f9701896eac606af811f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a> = dtype_bwd_bin_</td></tr>
<tr class="separator:ad94357ebee16f9701896eac606af811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a5160a4dfdd4dd6311ace1656b1653"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a> = dtype_bwd_bot_</td></tr>
<tr class="separator:a50a5160a4dfdd4dd6311ace1656b1653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a95e2b11ee3eb1156b1da8186354156"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a> = dtype_bwd_sfx_</td></tr>
<tr class="separator:a2a95e2b11ee3eb1156b1da8186354156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ed1ee02eca3b19fd38e461e82dea04"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> = dtype_bwd_acc_</td></tr>
<tr class="separator:a04ed1ee02eca3b19fd38e461e82dea04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8ec2ba3395498d127fc5bc1c64df3e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a829b4ad8eeabf06c6631c7f91c661bb2">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a026aa21f6f34dff6a2fad2be2c4dd9b7">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0d0615bd0204667831d687913d5cef3">periodic_sync_interval</a> &gt;</td></tr>
<tr class="separator:a1f8ec2ba3395498d127fc5bc1c64df3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42e50c1269e28c51637d46b63beeb9f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 128, 128, 32, 16 &gt;</td></tr>
<tr class="separator:af42e50c1269e28c51637d46b63beeb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ab0d0f05a0038f41ed1edcc365a917"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 256, 128, 64, 16 &gt;</td></tr>
<tr class="separator:a21ab0d0f05a0038f41ed1edcc365a917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd346e1afb9ddf2ecaafca2c544ca32a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 384, 64, 48, 16 &gt;</td></tr>
<tr class="separator:abd346e1afb9ddf2ecaafca2c544ca32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cce1bb091a94c689e95cd061963b0f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 512, 64, 64, 16 &gt;</td></tr>
<tr class="separator:a54cce1bb091a94c689e95cd061963b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a50d1e6b6e25a14cb1add0a63797a9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 1024, 32, 64, 16 &gt;</td></tr>
<tr class="separator:a79a50d1e6b6e25a14cb1add0a63797a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb8cb74702065560a8ea453dccb9d18"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 2048, 16, 64, 16 &gt;</td></tr>
<tr class="separator:a9eb8cb74702065560a8ea453dccb9d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515821ffd64f2d9730c7cb6134ed609c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 256, 16, 32 &gt;</td></tr>
<tr class="separator:a515821ffd64f2d9730c7cb6134ed609c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b99e96945d5d7d4fb6264d8fdf3e31"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 128, 16, 16 &gt;</td></tr>
<tr class="separator:a14b99e96945d5d7d4fb6264d8fdf3e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ffe92ce98f19cc562df782b294e131"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:ab4ffe92ce98f19cc562df782b294e131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736c6e2b911756d7463579e117d7d45f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1d8c639df53ea21d7d588926df30b055">gemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:a736c6e2b911756d7463579e117d7d45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c3cc8309a1bca3b381432d163a9035"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ab4c3cc8309a1bca3b381432d163a9035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9870459a9ee239c46d8d125335e4733"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa9870459a9ee239c46d8d125335e4733">mem_desc_a_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:aa9870459a9ee239c46d8d125335e4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c69958b9b99004b611fbdd88880a9e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad1c69958b9b99004b611fbdd88880a9e">mem_desc_b_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:ad1c69958b9b99004b611fbdd88880a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31058763562fe63016439cbaa6d6e633"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31058763562fe63016439cbaa6d6e633">compute_policy_out</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a31058763562fe63016439cbaa6d6e633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f88fe7e3688a47eadb284baa0306ef0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0f4d5d65a9bdc147a871c9972015313">gemm_mem_layout_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a596addf92f9fc8cf0c52e22710423cb4">gemm_mem_space_trnp_a</a> &gt;</td></tr>
<tr class="separator:a9f88fe7e3688a47eadb284baa0306ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00c40e614f11a2ab498a808196d77e3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:af00c40e614f11a2ab498a808196d77e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc6835846092b7e835c2b77f55f2aa5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a0cc6835846092b7e835c2b77f55f2aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa74bebfd35254a558d5bc5e863f5b5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3aa74bebfd35254a558d5bc5e863f5b5">work_group_t</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3aa74bebfd35254a558d5bc5e863f5b5">work_group_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd5c7dd640800cc48177cae4e10c3deb">ThreadNum</a> &gt;</td></tr>
<tr class="separator:a3aa74bebfd35254a558d5bc5e863f5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2139f945e02d59df5d3d1d80dd2d5fa9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2139f945e02d59df5d3d1d80dd2d5fa9">pre_processing_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2139f945e02d59df5d3d1d80dd2d5fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7382255ecf9917ff37306423edc38941"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7382255ecf9917ff37306423edc38941">pre_processing_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a7382255ecf9917ff37306423edc38941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5754c1c481566112d08df6b4609e76d3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5754c1c481566112d08df6b4609e76d3">pre_processing_64x384</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a5754c1c481566112d08df6b4609e76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698786a93b3bab8db19d2f1e0200c05e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a698786a93b3bab8db19d2f1e0200c05e">pre_processing_64x512</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a698786a93b3bab8db19d2f1e0200c05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73e268b1c291371e37194869ff8b597"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac73e268b1c291371e37194869ff8b597">pre_processing_32x1024</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac73e268b1c291371e37194869ff8b597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26fef91abfdbf5a8085deb5a7825624"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26fef91abfdbf5a8085deb5a7825624">pre_processing_16x2048</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ae26fef91abfdbf5a8085deb5a7825624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc7da2163dc87b470e8babb9bef7035"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aacc7da2163dc87b470e8babb9bef7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e562dcbe37db787f3032cc4b258cd4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a81e562dcbe37db787f3032cc4b258cd4">pre_processing_256x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a81e562dcbe37db787f3032cc4b258cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6df70fbf5d202d99229413b0c6ec57"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e6df70fbf5d202d99229413b0c6ec57">pre_processing_128x64_af</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4e6df70fbf5d202d99229413b0c6ec57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c5623c04f3cee67b9d26747b49d151"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a77c5623c04f3cee67b9d26747b49d151">pre_processing_256x64_af</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a77c5623c04f3cee67b9d26747b49d151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6ac53dd63c9cf64ab72573b508ad51"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6f6ac53dd63c9cf64ab72573b508ad51">gemm_op_128x128_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2139f945e02d59df5d3d1d80dd2d5fa9">pre_processing_128x128</a> &gt;</td></tr>
<tr class="separator:a6f6ac53dd63c9cf64ab72573b508ad51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864c3604bcf334e59cdae0d3e80bb19d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a864c3604bcf334e59cdae0d3e80bb19d">gemm_op_128x256_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7382255ecf9917ff37306423edc38941">pre_processing_128x256</a> &gt;</td></tr>
<tr class="separator:a864c3604bcf334e59cdae0d3e80bb19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbb25ccdcb08d4a823179b0443be975"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9dbb25ccdcb08d4a823179b0443be975">gemm_op_64x384_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5754c1c481566112d08df6b4609e76d3">pre_processing_64x384</a> &gt;</td></tr>
<tr class="separator:a9dbb25ccdcb08d4a823179b0443be975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de3f370b11d6877326bcce30b89434a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8de3f370b11d6877326bcce30b89434a">gemm_op_64x512_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a698786a93b3bab8db19d2f1e0200c05e">pre_processing_64x512</a> &gt;</td></tr>
<tr class="separator:a8de3f370b11d6877326bcce30b89434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c8a037cd682e416898e5ca46f06014"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a39c8a037cd682e416898e5ca46f06014">gemm_op_32x1024_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac73e268b1c291371e37194869ff8b597">pre_processing_32x1024</a> &gt;</td></tr>
<tr class="separator:a39c8a037cd682e416898e5ca46f06014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d3eb8ca47d8aa66b0324a4d739cf1b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa7d3eb8ca47d8aa66b0324a4d739cf1b">gemm_op_16x2048_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26fef91abfdbf5a8085deb5a7825624">pre_processing_16x2048</a> &gt;</td></tr>
<tr class="separator:aa7d3eb8ca47d8aa66b0324a4d739cf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7784461f9297afa9f7773cef5d1382"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#add7784461f9297afa9f7773cef5d1382">gemm_op_128x64_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31058763562fe63016439cbaa6d6e633">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa9870459a9ee239c46d8d125335e4733">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad1c69958b9b99004b611fbdd88880a9e">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:add7784461f9297afa9f7773cef5d1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf53b7b278009561b1bb6c7340d4f9b1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#adf53b7b278009561b1bb6c7340d4f9b1">gemm_op_128x64_trnp_a_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:adf53b7b278009561b1bb6c7340d4f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306c9c86b831aa1a61ef91aee55bf374"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a306c9c86b831aa1a61ef91aee55bf374">gemm_op_256x64_trnp_a_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a81e562dcbe37db787f3032cc4b258cd4">pre_processing_256x64</a> &gt;</td></tr>
<tr class="separator:a306c9c86b831aa1a61ef91aee55bf374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda76ca5fbd1c34dec3215d7c09a371b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abda76ca5fbd1c34dec3215d7c09a371b">gemm_op_128x64_trnp_af_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e6df70fbf5d202d99229413b0c6ec57">pre_processing_128x64_af</a> &gt;</td></tr>
<tr class="separator:abda76ca5fbd1c34dec3215d7c09a371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e74e172aefd93f60064995008cec627"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5e74e172aefd93f60064995008cec627">gemm_op_256x64_trnp_af_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a77c5623c04f3cee67b9d26747b49d151">pre_processing_256x64_af</a> &gt;</td></tr>
<tr class="separator:a5e74e172aefd93f60064995008cec627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7339c27759df2b56676a8e4e7a6f0dc4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7339c27759df2b56676a8e4e7a6f0dc4">gemm_arguments_128x128</a> = typename gemm_op_128x128_t::arguments_t</td></tr>
<tr class="separator:a7339c27759df2b56676a8e4e7a6f0dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4352ecc1ee5924c7ab6fd01ae8b108"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aed4352ecc1ee5924c7ab6fd01ae8b108">gemm_arguments_128x256</a> = typename gemm_op_128x256_t::arguments_t</td></tr>
<tr class="separator:aed4352ecc1ee5924c7ab6fd01ae8b108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90b2e0ae43f5821e7caad422daac5c3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa90b2e0ae43f5821e7caad422daac5c3">gemm_arguments_64x384</a> = typename gemm_op_64x384_t::arguments_t</td></tr>
<tr class="separator:aa90b2e0ae43f5821e7caad422daac5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe405af2deb2faa0c292f7b0dc390328"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abe405af2deb2faa0c292f7b0dc390328">gemm_arguments_64x512</a> = typename gemm_op_64x512_t::arguments_t</td></tr>
<tr class="separator:abe405af2deb2faa0c292f7b0dc390328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36ef1ab6335ba68bc4dabfe4ac1ea3e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa36ef1ab6335ba68bc4dabfe4ac1ea3e">gemm_arguments_32x1024</a> = typename gemm_op_32x1024_t::arguments_t</td></tr>
<tr class="separator:aa36ef1ab6335ba68bc4dabfe4ac1ea3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cef67dc03cb4c477cad9fab0264d5f8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1cef67dc03cb4c477cad9fab0264d5f8">gemm_arguments_16x2048</a> = typename gemm_op_16x2048_t::arguments_t</td></tr>
<tr class="separator:a1cef67dc03cb4c477cad9fab0264d5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d5f8c3f8b408a38d42ca7f44d08917"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab9d5f8c3f8b408a38d42ca7f44d08917">gemm_arguments_128x64</a> = typename gemm_op_128x64_t::arguments_t</td></tr>
<tr class="separator:ab9d5f8c3f8b408a38d42ca7f44d08917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24eca6347583907aa9844db7ec2bda27"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a24eca6347583907aa9844db7ec2bda27">gemm_arguments_128x64_trnp_a</a> = typename gemm_op_128x64_trnp_a_t::arguments_t</td></tr>
<tr class="separator:a24eca6347583907aa9844db7ec2bda27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ec83ed14d2f0aa278d5d01f2881718"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a53ec83ed14d2f0aa278d5d01f2881718">gemm_arguments_256x64_trnp_a</a> = typename gemm_op_256x64_trnp_a_t::arguments_t</td></tr>
<tr class="separator:a53ec83ed14d2f0aa278d5d01f2881718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8565c9219b428c4fe8d65f9b71fd733"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae8565c9219b428c4fe8d65f9b71fd733">gemm_arguments_128x64_trnp_af</a> = typename gemm_op_128x64_trnp_af_t::arguments_t</td></tr>
<tr class="separator:ae8565c9219b428c4fe8d65f9b71fd733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffc26621430688190ebbf0586787487"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2ffc26621430688190ebbf0586787487">gemm_arguments_256x64_trnp_af</a> = typename gemm_op_256x64_trnp_af_t::arguments_t</td></tr>
<tr class="separator:a2ffc26621430688190ebbf0586787487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9605ba96c68f3c98d388273735184011"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9605ba96c68f3c98d388273735184011">matAcc_128x128_t</a> = typename gemm_op_128x128_t::matAcc_t</td></tr>
<tr class="separator:a9605ba96c68f3c98d388273735184011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689b83ea03d19e498e9c8777b9bd8f1d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a689b83ea03d19e498e9c8777b9bd8f1d">matAcc_128x256_t</a> = typename gemm_op_128x256_t::matAcc_t</td></tr>
<tr class="separator:a689b83ea03d19e498e9c8777b9bd8f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f71aba8ab7dcfd1b5e259c94d4804d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a84f71aba8ab7dcfd1b5e259c94d4804d">matAcc_64x384_t</a> = typename gemm_op_64x384_t::matAcc_t</td></tr>
<tr class="separator:a84f71aba8ab7dcfd1b5e259c94d4804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f65bd54367fe2e1ef66445203d42a7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a19f65bd54367fe2e1ef66445203d42a7">matAcc_64x512_t</a> = typename gemm_op_64x512_t::matAcc_t</td></tr>
<tr class="separator:a19f65bd54367fe2e1ef66445203d42a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713dd37a70ca18d3dca007ab48d9deac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a713dd37a70ca18d3dca007ab48d9deac">matAcc_32x1024_t</a> = typename gemm_op_32x1024_t::matAcc_t</td></tr>
<tr class="separator:a713dd37a70ca18d3dca007ab48d9deac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3b0a385355e033f6dafa4f88b34653"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afa3b0a385355e033f6dafa4f88b34653">matAcc_16x2048_t</a> = typename gemm_op_16x2048_t::matAcc_t</td></tr>
<tr class="separator:afa3b0a385355e033f6dafa4f88b34653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d8c554026d3c6051cb5052a37ff7ad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab2d8c554026d3c6051cb5052a37ff7ad">matAcc_128x64_t</a> = typename gemm_op_128x64_t::matAcc_t</td></tr>
<tr class="separator:ab2d8c554026d3c6051cb5052a37ff7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139a736f21d84c3af03703d0cd6be62e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a139a736f21d84c3af03703d0cd6be62e">matAcc_128x64_trnp_a_t</a> = typename gemm_op_128x64_trnp_a_t::matAcc_t</td></tr>
<tr class="separator:a139a736f21d84c3af03703d0cd6be62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2eee8f749209582d09adc55692aaf3f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac2eee8f749209582d09adc55692aaf3f">matAcc_256x64_trnp_a_t</a> = typename gemm_op_256x64_trnp_a_t::matAcc_t</td></tr>
<tr class="separator:ac2eee8f749209582d09adc55692aaf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5460e400e699f0e2cdf4947e8172922c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5460e400e699f0e2cdf4947e8172922c">matAcc_128x64_trnp_af_t</a> = typename gemm_op_128x64_trnp_af_t::matAcc_t</td></tr>
<tr class="separator:a5460e400e699f0e2cdf4947e8172922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff554a84862ab77faa6f538c819dd38"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2ff554a84862ab77faa6f538c819dd38">matAcc_256x64_trnp_af_t</a> = typename gemm_op_256x64_trnp_af_t::matAcc_t</td></tr>
<tr class="separator:a2ff554a84862ab77faa6f538c819dd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6b7d9ded237ab3f5f301991c26ea6d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a3b6b7d9ded237ab3f5f301991c26ea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd25974f5a4e67913f2b3e8ed69c274"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aacd25974f5a4e67913f2b3e8ed69c274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b55485dc37127a35a70072046e4179"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_64x384_t::tile_desc::tile_size_x, matAcc_64x384_t::tile_desc::tile_size_y, matAcc_64x384_t::tile_desc::block_size_x, matAcc_64x384_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a12b55485dc37127a35a70072046e4179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b530809b25175809d31cf0f378c2f31"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_64x512_t::tile_desc::tile_size_x, matAcc_64x512_t::tile_desc::tile_size_y, matAcc_64x512_t::tile_desc::block_size_x, matAcc_64x512_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a7b530809b25175809d31cf0f378c2f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c7fefda2658feffb32f15b98c78861"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_32x1024_t::tile_desc::tile_size_x, matAcc_32x1024_t::tile_desc::tile_size_y, matAcc_32x1024_t::tile_desc::block_size_x, matAcc_32x1024_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a07c7fefda2658feffb32f15b98c78861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea63fb8706d385d4075d306875900e5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_16x2048_t::tile_desc::tile_size_x, matAcc_16x2048_t::tile_desc::tile_size_y, matAcc_16x2048_t::tile_desc::block_size_x, matAcc_16x2048_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:acea63fb8706d385d4075d306875900e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918f3ba9aa274198dd9d89d8f203eb82"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a918f3ba9aa274198dd9d89d8f203eb82">matC_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a918f3ba9aa274198dd9d89d8f203eb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb180fd4b74b832af4601a2a73066697"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aeb180fd4b74b832af4601a2a73066697">matC_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aeb180fd4b74b832af4601a2a73066697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dac2f36713de3f736d3c6076decd1c1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0dac2f36713de3f736d3c6076decd1c1">matC_64x384_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a0dac2f36713de3f736d3c6076decd1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ea712b48663c4e7fa8aa8fdb5365dc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a58ea712b48663c4e7fa8aa8fdb5365dc">matC_64x512_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a58ea712b48663c4e7fa8aa8fdb5365dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44c87a47c4adff8172a5d975d028973"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad44c87a47c4adff8172a5d975d028973">matC_32x1024_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:ad44c87a47c4adff8172a5d975d028973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391fbb5ed470a5c12e7263d264e7619a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a391fbb5ed470a5c12e7263d264e7619a">matC_16x2048_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a391fbb5ed470a5c12e7263d264e7619a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a09f38212e3564095e4df7357580a6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af4a09f38212e3564095e4df7357580a6">matC_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:af4a09f38212e3564095e4df7357580a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7c8bc90871824328fb54280982bae1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2c7c8bc90871824328fb54280982bae1">matC_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2c7c8bc90871824328fb54280982bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc40e611640f25e5e91c5c85767c99"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a45bc40e611640f25e5e91c5c85767c99">matC_64x384_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a45bc40e611640f25e5e91c5c85767c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab873b23563c316f5c70d67455a63e50c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab873b23563c316f5c70d67455a63e50c">matC_64x512_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ab873b23563c316f5c70d67455a63e50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d39a99eae30066af499d2c82076446"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af8d39a99eae30066af499d2c82076446">matC_32x1024_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:af8d39a99eae30066af499d2c82076446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7430c996bae038c84d31fc04972d5dfa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7430c996bae038c84d31fc04972d5dfa">matC_16x2048_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a7430c996bae038c84d31fc04972d5dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2335fd13539d0cc243799f6b0afcdd22"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a2335fd13539d0cc243799f6b0afcdd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e172c32659ba62f398d11a98eb609fc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_a_t::tile_desc::tile_size_x, matAcc_128x64_trnp_a_t::tile_desc::tile_size_y, matAcc_128x64_trnp_a_t::tile_desc::block_size_x, matAcc_128x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a6e172c32659ba62f398d11a98eb609fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a7a84405585090c70d52430d4d3158"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_a_t::tile_desc::tile_size_x, matAcc_256x64_trnp_a_t::tile_desc::tile_size_y, matAcc_256x64_trnp_a_t::tile_desc::block_size_x, matAcc_256x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:af7a7a84405585090c70d52430d4d3158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c56909d1931e48fa4c706cc8f007d9c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_af_t::tile_desc::tile_size_x, matAcc_128x64_trnp_af_t::tile_desc::tile_size_y, matAcc_128x64_trnp_af_t::tile_desc::block_size_x, matAcc_128x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a5c56909d1931e48fa4c706cc8f007d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87a98a0a282978e372c326ff3cadfa0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_af_t::tile_desc::tile_size_x, matAcc_256x64_trnp_af_t::tile_desc::tile_size_y, matAcc_256x64_trnp_af_t::tile_desc::block_size_x, matAcc_256x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:ac87a98a0a282978e372c326ff3cadfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e283ac9c7d52ef05d5400f19ef3d256"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e283ac9c7d52ef05d5400f19ef3d256">matC_128x64_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a4e283ac9c7d52ef05d5400f19ef3d256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352e57466bb1d2ef4d3b217481e7fb07"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a352e57466bb1d2ef4d3b217481e7fb07">matC_128x64_trnp_a_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a352e57466bb1d2ef4d3b217481e7fb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed3032bf3fc27778cb26d0b6891fbb9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6ed3032bf3fc27778cb26d0b6891fbb9">matC_256x64_trnp_a_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a6ed3032bf3fc27778cb26d0b6891fbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91209c41ce9e9a14aad8949be556dfad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a91209c41ce9e9a14aad8949be556dfad">matC_128x64_trnp_af_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a91209c41ce9e9a14aad8949be556dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9dcc2357f7e4cde5fdf92fcecb30d6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b9dcc2357f7e4cde5fdf92fcecb30d6">matC_256x64_trnp_af_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a7b9dcc2357f7e4cde5fdf92fcecb30d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4548616486c653d0004e1f23a7cb9ad4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4548616486c653d0004e1f23a7cb9ad4">matC_128x64_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4548616486c653d0004e1f23a7cb9ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cacdd99ce3bd50c58b6bd122547cc75"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3cacdd99ce3bd50c58b6bd122547cc75">matC_128x64_trnp_a_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a3cacdd99ce3bd50c58b6bd122547cc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7258dcb30d86d0d9939c4b83a42a68f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac7258dcb30d86d0d9939c4b83a42a68f">matC_256x64_trnp_a_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac7258dcb30d86d0d9939c4b83a42a68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc13962cc315cd261ef01cef5200392"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4bc13962cc315cd261ef01cef5200392">matC_128x64_trnp_af_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4bc13962cc315cd261ef01cef5200392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcb04d5c927fb8415d9ed4ca9ba9766"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aefcb04d5c927fb8415d9ed4ca9ba9766">matC_256x64_trnp_af_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aefcb04d5c927fb8415d9ed4ca9ba9766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26097d9a9af7f9b62425a6c6df17760"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26097d9a9af7f9b62425a6c6df17760">matW_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:ae26097d9a9af7f9b62425a6c6df17760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab387142d7fcb95a16d943c59513ac537"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab387142d7fcb95a16d943c59513ac537">matW_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:ab387142d7fcb95a16d943c59513ac537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7914c10e661d0727c629e472c2f23e8d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7914c10e661d0727c629e472c2f23e8d">matW_64x384_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a7914c10e661d0727c629e472c2f23e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc0d0dd40963a7623f8de698bb7b3f0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#accc0d0dd40963a7623f8de698bb7b3f0">matW_64x512_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:accc0d0dd40963a7623f8de698bb7b3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8854c395aa4fb44ea98b8c108531a5e3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8854c395aa4fb44ea98b8c108531a5e3">matW_32x1024_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a8854c395aa4fb44ea98b8c108531a5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cdddb709d104da58a9abb760fbb3039"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4cdddb709d104da58a9abb760fbb3039">matW_16x2048_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a4cdddb709d104da58a9abb760fbb3039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd29da23d0dc31b6d4dce69205be3bda"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd29da23d0dc31b6d4dce69205be3bda">matW_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:acd29da23d0dc31b6d4dce69205be3bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56f1323156a5773bb5f27ab79d895fe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad56f1323156a5773bb5f27ab79d895fe">matW_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ad56f1323156a5773bb5f27ab79d895fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5ddd0f3dc7a4a3fad26e6420829e09"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aba5ddd0f3dc7a4a3fad26e6420829e09">matW_64x384_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aba5ddd0f3dc7a4a3fad26e6420829e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d01f50f3cd818945240c605ca5e96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a100d01f50f3cd818945240c605ca5e96">matW_64x512_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a100d01f50f3cd818945240c605ca5e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af620acfec3e0934e13eb6d16c2a30b96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af620acfec3e0934e13eb6d16c2a30b96">matW_32x1024_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:af620acfec3e0934e13eb6d16c2a30b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a79fa2b87cf5baa4270c2293e843bc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a97a79fa2b87cf5baa4270c2293e843bc">matW_16x2048_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a97a79fa2b87cf5baa4270c2293e843bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ac4262dd2d874ad12375da9a4645e90fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac4262dd2d874ad12375da9a4645e90fa">call</a> (sycl::nd_item&lt; 3 &gt; &amp;item, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html">arguments_t</a> *args)</td></tr>
<tr class="memdesc:ac4262dd2d874ad12375da9a4645e90fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for fused mha softmax The basic process is GEMM -&gt; Softmax -&gt; GEMM.  <br /></td></tr>
<tr class="separator:ac4262dd2d874ad12375da9a4645e90fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:acd5c7dd640800cc48177cae4e10c3deb"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd5c7dd640800cc48177cae4e10c3deb">ThreadNum</a> = HWThreadNum</td></tr>
<tr class="separator:acd5c7dd640800cc48177cae4e10c3deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e353190453728c95daa51844046d536"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:a0e353190453728c95daa51844046d536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac241da4e142d0b5afd401e7f2d960d9b"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac241da4e142d0b5afd401e7f2d960d9b">mem_space_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ac241da4e142d0b5afd401e7f2d960d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14d0bb34cd8b4a41f25d45ed06be328"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ab14d0bb34cd8b4a41f25d45ed06be328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd31d35dd96c1bf4b6263f048e3ff15d"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afd31d35dd96c1bf4b6263f048e3ff15d">mem_layout_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:afd31d35dd96c1bf4b6263f048e3ff15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eca50382569f2822ca95b1e71389e2a"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6eca50382569f2822ca95b1e71389e2a">mem_layout_trnp_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a6eca50382569f2822ca95b1e71389e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72643732ad421f11142940b484361bb6"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a72643732ad421f11142940b484361bb6">mem_layout_QKT_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a72643732ad421f11142940b484361bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d0c18126ae9c786406fcdf78d9ca77"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a67d0c18126ae9c786406fcdf78d9ca77">mem_layout_out_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a67d0c18126ae9c786406fcdf78d9ca77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ee4cfe769e987b9dd09b1934fb1432"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:af1ee4cfe769e987b9dd09b1934fb1432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ae1628d1606e94466128f94fe8f0b5"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td></tr>
<tr class="separator:ac5ae1628d1606e94466128f94fe8f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596addf92f9fc8cf0c52e22710423cb4"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a596addf92f9fc8cf0c52e22710423cb4">gemm_mem_space_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td></tr>
<tr class="separator:a596addf92f9fc8cf0c52e22710423cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407494e4f19ff964dd151977bde5f2f1"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afd31d35dd96c1bf4b6263f048e3ff15d">mem_layout_a</a></td></tr>
<tr class="separator:a407494e4f19ff964dd151977bde5f2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f4d5d65a9bdc147a871c9972015313"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0f4d5d65a9bdc147a871c9972015313">gemm_mem_layout_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6eca50382569f2822ca95b1e71389e2a">mem_layout_trnp_a</a></td></tr>
<tr class="separator:ac0f4d5d65a9bdc147a871c9972015313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3f77b63465803b5f586c30c5a90ef6"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac241da4e142d0b5afd401e7f2d960d9b">mem_space_b</a></td></tr>
<tr class="separator:abf3f77b63465803b5f586c30c5a90ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8c639df53ea21d7d588926df30b055"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1d8c639df53ea21d7d588926df30b055">gemm_mem_layout_QKT_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a72643732ad421f11142940b484361bb6">mem_layout_QKT_b</a></td></tr>
<tr class="separator:a1d8c639df53ea21d7d588926df30b055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f34676888ec7c1445f60b4f2a0f722"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a67d0c18126ae9c786406fcdf78d9ca77">mem_layout_out_b</a></td></tr>
<tr class="separator:a86f34676888ec7c1445f60b4f2a0f722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d0615bd0204667831d687913d5cef3"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0d0615bd0204667831d687913d5cef3">periodic_sync_interval</a> = 0</td></tr>
<tr class="separator:ac0d0615bd0204667831d687913d5cef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026aa21f6f34dff6a2fad2be2c4dd9b7"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a026aa21f6f34dff6a2fad2be2c4dd9b7">prefetch_distance</a> = 3</td></tr>
<tr class="separator:a026aa21f6f34dff6a2fad2be2c4dd9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829b4ad8eeabf06c6631c7f91c661bb2"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a829b4ad8eeabf06c6631c7f91c661bb2">k_stride</a> = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>)</td></tr>
<tr class="separator:a829b4ad8eeabf06c6631c7f91c661bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fc730d04eb64aea8e71f2163acf3a4"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> = 1</td></tr>
<tr class="separator:a59fc730d04eb64aea8e71f2163acf3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd2f432b36b0b36ac434224300c94d3"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acfd2f432b36b0b36ac434224300c94d3">sfx_type_size</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>)</td></tr>
<tr class="separator:acfd2f432b36b0b36ac434224300c94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a1f8ec2ba3395498d127fc5bc1c64df3e" name="a1f8ec2ba3395498d127fc5bc1c64df3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8ec2ba3395498d127fc5bc1c64df3e">&#9670;&#160;</a></span>bgm_perf_tuning_knob</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::bgm_perf_tuning_knob =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a829b4ad8eeabf06c6631c7f91c661bb2">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a026aa21f6f34dff6a2fad2be2c4dd9b7">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0d0615bd0204667831d687913d5cef3">periodic_sync_interval</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31058763562fe63016439cbaa6d6e633" name="a31058763562fe63016439cbaa6d6e633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31058763562fe63016439cbaa6d6e633">&#9670;&#160;</a></span>compute_policy_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::compute_policy_out =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cc6835846092b7e835c2b77f55f2aa5" name="a0cc6835846092b7e835c2b77f55f2aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc6835846092b7e835c2b77f55f2aa5">&#9670;&#160;</a></span>compute_policy_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::compute_policy_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c3cc8309a1bca3b381432d163a9035" name="ab4c3cc8309a1bca3b381432d163a9035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c3cc8309a1bca3b381432d163a9035">&#9670;&#160;</a></span>compute_policy_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::compute_policy_QKT =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ed1ee02eca3b19fd38e461e82dea04" name="a04ed1ee02eca3b19fd38e461e82dea04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ed1ee02eca3b19fd38e461e82dea04">&#9670;&#160;</a></span>dtype_acc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::dtype_acc =  dtype_bwd_acc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94357ebee16f9701896eac606af811f" name="ad94357ebee16f9701896eac606af811f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94357ebee16f9701896eac606af811f">&#9670;&#160;</a></span>dtype_bin</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::dtype_bin =  dtype_bwd_bin_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a5160a4dfdd4dd6311ace1656b1653" name="a50a5160a4dfdd4dd6311ace1656b1653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a5160a4dfdd4dd6311ace1656b1653">&#9670;&#160;</a></span>dtype_bot</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::dtype_bot =  dtype_bwd_bot_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a95e2b11ee3eb1156b1da8186354156" name="a2a95e2b11ee3eb1156b1da8186354156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a95e2b11ee3eb1156b1da8186354156">&#9670;&#160;</a></span>dtype_sfx</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::dtype_sfx =  dtype_bwd_sfx_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7339c27759df2b56676a8e4e7a6f0dc4" name="a7339c27759df2b56676a8e4e7a6f0dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7339c27759df2b56676a8e4e7a6f0dc4">&#9670;&#160;</a></span>gemm_arguments_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_128x128 =  typename gemm_op_128x128_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4352ecc1ee5924c7ab6fd01ae8b108" name="aed4352ecc1ee5924c7ab6fd01ae8b108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4352ecc1ee5924c7ab6fd01ae8b108">&#9670;&#160;</a></span>gemm_arguments_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_128x256 =  typename gemm_op_128x256_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9d5f8c3f8b408a38d42ca7f44d08917" name="ab9d5f8c3f8b408a38d42ca7f44d08917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d5f8c3f8b408a38d42ca7f44d08917">&#9670;&#160;</a></span>gemm_arguments_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_128x64 =  typename gemm_op_128x64_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24eca6347583907aa9844db7ec2bda27" name="a24eca6347583907aa9844db7ec2bda27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24eca6347583907aa9844db7ec2bda27">&#9670;&#160;</a></span>gemm_arguments_128x64_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_128x64_trnp_a =  typename gemm_op_128x64_trnp_a_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8565c9219b428c4fe8d65f9b71fd733" name="ae8565c9219b428c4fe8d65f9b71fd733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8565c9219b428c4fe8d65f9b71fd733">&#9670;&#160;</a></span>gemm_arguments_128x64_trnp_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_128x64_trnp_af =  typename gemm_op_128x64_trnp_af_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cef67dc03cb4c477cad9fab0264d5f8" name="a1cef67dc03cb4c477cad9fab0264d5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cef67dc03cb4c477cad9fab0264d5f8">&#9670;&#160;</a></span>gemm_arguments_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_16x2048 =  typename gemm_op_16x2048_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53ec83ed14d2f0aa278d5d01f2881718" name="a53ec83ed14d2f0aa278d5d01f2881718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ec83ed14d2f0aa278d5d01f2881718">&#9670;&#160;</a></span>gemm_arguments_256x64_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_256x64_trnp_a =  typename gemm_op_256x64_trnp_a_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ffc26621430688190ebbf0586787487" name="a2ffc26621430688190ebbf0586787487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffc26621430688190ebbf0586787487">&#9670;&#160;</a></span>gemm_arguments_256x64_trnp_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_256x64_trnp_af =  typename gemm_op_256x64_trnp_af_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa36ef1ab6335ba68bc4dabfe4ac1ea3e" name="aa36ef1ab6335ba68bc4dabfe4ac1ea3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36ef1ab6335ba68bc4dabfe4ac1ea3e">&#9670;&#160;</a></span>gemm_arguments_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_32x1024 =  typename gemm_op_32x1024_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90b2e0ae43f5821e7caad422daac5c3" name="aa90b2e0ae43f5821e7caad422daac5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90b2e0ae43f5821e7caad422daac5c3">&#9670;&#160;</a></span>gemm_arguments_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_64x384 =  typename gemm_op_64x384_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe405af2deb2faa0c292f7b0dc390328" name="abe405af2deb2faa0c292f7b0dc390328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe405af2deb2faa0c292f7b0dc390328">&#9670;&#160;</a></span>gemm_arguments_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_arguments_64x512 =  typename gemm_op_64x512_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f6ac53dd63c9cf64ab72573b508ad51" name="a6f6ac53dd63c9cf64ab72573b508ad51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6ac53dd63c9cf64ab72573b508ad51">&#9670;&#160;</a></span>gemm_op_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_128x128_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2139f945e02d59df5d3d1d80dd2d5fa9">pre_processing_128x128</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a864c3604bcf334e59cdae0d3e80bb19d" name="a864c3604bcf334e59cdae0d3e80bb19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864c3604bcf334e59cdae0d3e80bb19d">&#9670;&#160;</a></span>gemm_op_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_128x256_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7382255ecf9917ff37306423edc38941">pre_processing_128x256</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add7784461f9297afa9f7773cef5d1382" name="add7784461f9297afa9f7773cef5d1382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7784461f9297afa9f7773cef5d1382">&#9670;&#160;</a></span>gemm_op_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_128x64_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31058763562fe63016439cbaa6d6e633">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa9870459a9ee239c46d8d125335e4733">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad1c69958b9b99004b611fbdd88880a9e">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf53b7b278009561b1bb6c7340d4f9b1" name="adf53b7b278009561b1bb6c7340d4f9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf53b7b278009561b1bb6c7340d4f9b1">&#9670;&#160;</a></span>gemm_op_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_128x64_trnp_a_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda76ca5fbd1c34dec3215d7c09a371b" name="abda76ca5fbd1c34dec3215d7c09a371b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda76ca5fbd1c34dec3215d7c09a371b">&#9670;&#160;</a></span>gemm_op_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_128x64_trnp_af_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e6df70fbf5d202d99229413b0c6ec57">pre_processing_128x64_af</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7d3eb8ca47d8aa66b0324a4d739cf1b" name="aa7d3eb8ca47d8aa66b0324a4d739cf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d3eb8ca47d8aa66b0324a4d739cf1b">&#9670;&#160;</a></span>gemm_op_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_16x2048_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26fef91abfdbf5a8085deb5a7825624">pre_processing_16x2048</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a306c9c86b831aa1a61ef91aee55bf374" name="a306c9c86b831aa1a61ef91aee55bf374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306c9c86b831aa1a61ef91aee55bf374">&#9670;&#160;</a></span>gemm_op_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_256x64_trnp_a_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a81e562dcbe37db787f3032cc4b258cd4">pre_processing_256x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e74e172aefd93f60064995008cec627" name="a5e74e172aefd93f60064995008cec627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e74e172aefd93f60064995008cec627">&#9670;&#160;</a></span>gemm_op_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_256x64_trnp_af_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a77c5623c04f3cee67b9d26747b49d151">pre_processing_256x64_af</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39c8a037cd682e416898e5ca46f06014" name="a39c8a037cd682e416898e5ca46f06014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c8a037cd682e416898e5ca46f06014">&#9670;&#160;</a></span>gemm_op_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_32x1024_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac73e268b1c291371e37194869ff8b597">pre_processing_32x1024</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dbb25ccdcb08d4a823179b0443be975" name="a9dbb25ccdcb08d4a823179b0443be975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbb25ccdcb08d4a823179b0443be975">&#9670;&#160;</a></span>gemm_op_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_64x384_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5754c1c481566112d08df6b4609e76d3">pre_processing_64x384</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8de3f370b11d6877326bcce30b89434a" name="a8de3f370b11d6877326bcce30b89434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de3f370b11d6877326bcce30b89434a">&#9670;&#160;</a></span>gemm_op_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_op_64x512_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">group::gemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a698786a93b3bab8db19d2f1e0200c05e">pre_processing_64x512</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9605ba96c68f3c98d388273735184011" name="a9605ba96c68f3c98d388273735184011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9605ba96c68f3c98d388273735184011">&#9670;&#160;</a></span>matAcc_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_128x128_t =  typename gemm_op_128x128_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a689b83ea03d19e498e9c8777b9bd8f1d" name="a689b83ea03d19e498e9c8777b9bd8f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689b83ea03d19e498e9c8777b9bd8f1d">&#9670;&#160;</a></span>matAcc_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_128x256_t =  typename gemm_op_128x256_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2d8c554026d3c6051cb5052a37ff7ad" name="ab2d8c554026d3c6051cb5052a37ff7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d8c554026d3c6051cb5052a37ff7ad">&#9670;&#160;</a></span>matAcc_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_128x64_t =  typename gemm_op_128x64_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139a736f21d84c3af03703d0cd6be62e" name="a139a736f21d84c3af03703d0cd6be62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139a736f21d84c3af03703d0cd6be62e">&#9670;&#160;</a></span>matAcc_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_128x64_trnp_a_t =  typename gemm_op_128x64_trnp_a_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5460e400e699f0e2cdf4947e8172922c" name="a5460e400e699f0e2cdf4947e8172922c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5460e400e699f0e2cdf4947e8172922c">&#9670;&#160;</a></span>matAcc_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_128x64_trnp_af_t =  typename gemm_op_128x64_trnp_af_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3b0a385355e033f6dafa4f88b34653" name="afa3b0a385355e033f6dafa4f88b34653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3b0a385355e033f6dafa4f88b34653">&#9670;&#160;</a></span>matAcc_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_16x2048_t =  typename gemm_op_16x2048_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2eee8f749209582d09adc55692aaf3f" name="ac2eee8f749209582d09adc55692aaf3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2eee8f749209582d09adc55692aaf3f">&#9670;&#160;</a></span>matAcc_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_256x64_trnp_a_t =  typename gemm_op_256x64_trnp_a_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff554a84862ab77faa6f538c819dd38" name="a2ff554a84862ab77faa6f538c819dd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff554a84862ab77faa6f538c819dd38">&#9670;&#160;</a></span>matAcc_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_256x64_trnp_af_t =  typename gemm_op_256x64_trnp_af_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a713dd37a70ca18d3dca007ab48d9deac" name="a713dd37a70ca18d3dca007ab48d9deac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713dd37a70ca18d3dca007ab48d9deac">&#9670;&#160;</a></span>matAcc_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_32x1024_t =  typename gemm_op_32x1024_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84f71aba8ab7dcfd1b5e259c94d4804d" name="a84f71aba8ab7dcfd1b5e259c94d4804d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f71aba8ab7dcfd1b5e259c94d4804d">&#9670;&#160;</a></span>matAcc_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_64x384_t =  typename gemm_op_64x384_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19f65bd54367fe2e1ef66445203d42a7" name="a19f65bd54367fe2e1ef66445203d42a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f65bd54367fe2e1ef66445203d42a7">&#9670;&#160;</a></span>matAcc_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matAcc_64x512_t =  typename gemm_op_64x512_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a09f38212e3564095e4df7357580a6" name="af4a09f38212e3564095e4df7357580a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a09f38212e3564095e4df7357580a6">&#9670;&#160;</a></span>matC_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a918f3ba9aa274198dd9d89d8f203eb82" name="a918f3ba9aa274198dd9d89d8f203eb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918f3ba9aa274198dd9d89d8f203eb82">&#9670;&#160;</a></span>matC_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6b7d9ded237ab3f5f301991c26ea6d" name="a3b6b7d9ded237ab3f5f301991c26ea6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6b7d9ded237ab3f5f301991c26ea6d">&#9670;&#160;</a></span>matC_128x128_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x128_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c7c8bc90871824328fb54280982bae1" name="a2c7c8bc90871824328fb54280982bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7c8bc90871824328fb54280982bae1">&#9670;&#160;</a></span>matC_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb180fd4b74b832af4601a2a73066697" name="aeb180fd4b74b832af4601a2a73066697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb180fd4b74b832af4601a2a73066697">&#9670;&#160;</a></span>matC_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd25974f5a4e67913f2b3e8ed69c274" name="aacd25974f5a4e67913f2b3e8ed69c274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd25974f5a4e67913f2b3e8ed69c274">&#9670;&#160;</a></span>matC_128x256_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x256_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4548616486c653d0004e1f23a7cb9ad4" name="a4548616486c653d0004e1f23a7cb9ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4548616486c653d0004e1f23a7cb9ad4">&#9670;&#160;</a></span>matC_128x64_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e283ac9c7d52ef05d5400f19ef3d256" name="a4e283ac9c7d52ef05d5400f19ef3d256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e283ac9c7d52ef05d5400f19ef3d256">&#9670;&#160;</a></span>matC_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2335fd13539d0cc243799f6b0afcdd22" name="a2335fd13539d0cc243799f6b0afcdd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2335fd13539d0cc243799f6b0afcdd22">&#9670;&#160;</a></span>matC_128x64_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cacdd99ce3bd50c58b6bd122547cc75" name="a3cacdd99ce3bd50c58b6bd122547cc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cacdd99ce3bd50c58b6bd122547cc75">&#9670;&#160;</a></span>matC_128x64_trnp_a_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_a_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352e57466bb1d2ef4d3b217481e7fb07" name="a352e57466bb1d2ef4d3b217481e7fb07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352e57466bb1d2ef4d3b217481e7fb07">&#9670;&#160;</a></span>matC_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_a_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e172c32659ba62f398d11a98eb609fc" name="a6e172c32659ba62f398d11a98eb609fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e172c32659ba62f398d11a98eb609fc">&#9670;&#160;</a></span>matC_128x64_trnp_a_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_a_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_a_t::tile_desc::tile_size_x, matAcc_128x64_trnp_a_t::tile_desc::tile_size_y, matAcc_128x64_trnp_a_t::tile_desc::block_size_x, matAcc_128x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bc13962cc315cd261ef01cef5200392" name="a4bc13962cc315cd261ef01cef5200392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc13962cc315cd261ef01cef5200392">&#9670;&#160;</a></span>matC_128x64_trnp_af_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_af_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91209c41ce9e9a14aad8949be556dfad" name="a91209c41ce9e9a14aad8949be556dfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91209c41ce9e9a14aad8949be556dfad">&#9670;&#160;</a></span>matC_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_af_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c56909d1931e48fa4c706cc8f007d9c" name="a5c56909d1931e48fa4c706cc8f007d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c56909d1931e48fa4c706cc8f007d9c">&#9670;&#160;</a></span>matC_128x64_trnp_af_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_128x64_trnp_af_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_af_t::tile_desc::tile_size_x, matAcc_128x64_trnp_af_t::tile_desc::tile_size_y, matAcc_128x64_trnp_af_t::tile_desc::block_size_x, matAcc_128x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7430c996bae038c84d31fc04972d5dfa" name="a7430c996bae038c84d31fc04972d5dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7430c996bae038c84d31fc04972d5dfa">&#9670;&#160;</a></span>matC_16x2048_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_16x2048_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a391fbb5ed470a5c12e7263d264e7619a" name="a391fbb5ed470a5c12e7263d264e7619a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391fbb5ed470a5c12e7263d264e7619a">&#9670;&#160;</a></span>matC_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_16x2048_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acea63fb8706d385d4075d306875900e5" name="acea63fb8706d385d4075d306875900e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea63fb8706d385d4075d306875900e5">&#9670;&#160;</a></span>matC_16x2048_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_16x2048_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_16x2048_t::tile_desc::tile_size_x, matAcc_16x2048_t::tile_desc::tile_size_y, matAcc_16x2048_t::tile_desc::block_size_x, matAcc_16x2048_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7258dcb30d86d0d9939c4b83a42a68f" name="ac7258dcb30d86d0d9939c4b83a42a68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7258dcb30d86d0d9939c4b83a42a68f">&#9670;&#160;</a></span>matC_256x64_trnp_a_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_a_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ed3032bf3fc27778cb26d0b6891fbb9" name="a6ed3032bf3fc27778cb26d0b6891fbb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed3032bf3fc27778cb26d0b6891fbb9">&#9670;&#160;</a></span>matC_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_a_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7a7a84405585090c70d52430d4d3158" name="af7a7a84405585090c70d52430d4d3158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a7a84405585090c70d52430d4d3158">&#9670;&#160;</a></span>matC_256x64_trnp_a_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_a_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_a_t::tile_desc::tile_size_x, matAcc_256x64_trnp_a_t::tile_desc::tile_size_y, matAcc_256x64_trnp_a_t::tile_desc::block_size_x, matAcc_256x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefcb04d5c927fb8415d9ed4ca9ba9766" name="aefcb04d5c927fb8415d9ed4ca9ba9766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefcb04d5c927fb8415d9ed4ca9ba9766">&#9670;&#160;</a></span>matC_256x64_trnp_af_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_af_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9dcc2357f7e4cde5fdf92fcecb30d6" name="a7b9dcc2357f7e4cde5fdf92fcecb30d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9dcc2357f7e4cde5fdf92fcecb30d6">&#9670;&#160;</a></span>matC_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_af_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac87a98a0a282978e372c326ff3cadfa0" name="ac87a98a0a282978e372c326ff3cadfa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87a98a0a282978e372c326ff3cadfa0">&#9670;&#160;</a></span>matC_256x64_trnp_af_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_256x64_trnp_af_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_af_t::tile_desc::tile_size_x, matAcc_256x64_trnp_af_t::tile_desc::tile_size_y, matAcc_256x64_trnp_af_t::tile_desc::block_size_x, matAcc_256x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d39a99eae30066af499d2c82076446" name="af8d39a99eae30066af499d2c82076446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d39a99eae30066af499d2c82076446">&#9670;&#160;</a></span>matC_32x1024_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_32x1024_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad44c87a47c4adff8172a5d975d028973" name="ad44c87a47c4adff8172a5d975d028973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44c87a47c4adff8172a5d975d028973">&#9670;&#160;</a></span>matC_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_32x1024_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07c7fefda2658feffb32f15b98c78861" name="a07c7fefda2658feffb32f15b98c78861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c7fefda2658feffb32f15b98c78861">&#9670;&#160;</a></span>matC_32x1024_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_32x1024_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_32x1024_t::tile_desc::tile_size_x, matAcc_32x1024_t::tile_desc::tile_size_y, matAcc_32x1024_t::tile_desc::block_size_x, matAcc_32x1024_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45bc40e611640f25e5e91c5c85767c99" name="a45bc40e611640f25e5e91c5c85767c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45bc40e611640f25e5e91c5c85767c99">&#9670;&#160;</a></span>matC_64x384_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x384_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dac2f36713de3f736d3c6076decd1c1" name="a0dac2f36713de3f736d3c6076decd1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dac2f36713de3f736d3c6076decd1c1">&#9670;&#160;</a></span>matC_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x384_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12b55485dc37127a35a70072046e4179" name="a12b55485dc37127a35a70072046e4179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b55485dc37127a35a70072046e4179">&#9670;&#160;</a></span>matC_64x384_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x384_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_64x384_t::tile_desc::tile_size_x, matAcc_64x384_t::tile_desc::tile_size_y, matAcc_64x384_t::tile_desc::block_size_x, matAcc_64x384_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab873b23563c316f5c70d67455a63e50c" name="ab873b23563c316f5c70d67455a63e50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab873b23563c316f5c70d67455a63e50c">&#9670;&#160;</a></span>matC_64x512_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x512_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ea712b48663c4e7fa8aa8fdb5365dc" name="a58ea712b48663c4e7fa8aa8fdb5365dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ea712b48663c4e7fa8aa8fdb5365dc">&#9670;&#160;</a></span>matC_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x512_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b530809b25175809d31cf0f378c2f31" name="a7b530809b25175809d31cf0f378c2f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b530809b25175809d31cf0f378c2f31">&#9670;&#160;</a></span>matC_64x512_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matC_64x512_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_64x512_t::tile_desc::tile_size_x, matAcc_64x512_t::tile_desc::tile_size_y, matAcc_64x512_t::tile_desc::block_size_x, matAcc_64x512_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd29da23d0dc31b6d4dce69205be3bda" name="acd29da23d0dc31b6d4dce69205be3bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd29da23d0dc31b6d4dce69205be3bda">&#9670;&#160;</a></span>matW_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26097d9a9af7f9b62425a6c6df17760" name="ae26097d9a9af7f9b62425a6c6df17760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26097d9a9af7f9b62425a6c6df17760">&#9670;&#160;</a></span>matW_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56f1323156a5773bb5f27ab79d895fe" name="ad56f1323156a5773bb5f27ab79d895fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56f1323156a5773bb5f27ab79d895fe">&#9670;&#160;</a></span>matW_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab387142d7fcb95a16d943c59513ac537" name="ab387142d7fcb95a16d943c59513ac537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab387142d7fcb95a16d943c59513ac537">&#9670;&#160;</a></span>matW_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97a79fa2b87cf5baa4270c2293e843bc" name="a97a79fa2b87cf5baa4270c2293e843bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a79fa2b87cf5baa4270c2293e843bc">&#9670;&#160;</a></span>matW_16x2048_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_16x2048_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cdddb709d104da58a9abb760fbb3039" name="a4cdddb709d104da58a9abb760fbb3039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cdddb709d104da58a9abb760fbb3039">&#9670;&#160;</a></span>matW_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_16x2048_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af620acfec3e0934e13eb6d16c2a30b96" name="af620acfec3e0934e13eb6d16c2a30b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af620acfec3e0934e13eb6d16c2a30b96">&#9670;&#160;</a></span>matW_32x1024_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_32x1024_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8854c395aa4fb44ea98b8c108531a5e3" name="a8854c395aa4fb44ea98b8c108531a5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8854c395aa4fb44ea98b8c108531a5e3">&#9670;&#160;</a></span>matW_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_32x1024_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba5ddd0f3dc7a4a3fad26e6420829e09" name="aba5ddd0f3dc7a4a3fad26e6420829e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5ddd0f3dc7a4a3fad26e6420829e09">&#9670;&#160;</a></span>matW_64x384_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_64x384_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7914c10e661d0727c629e472c2f23e8d" name="a7914c10e661d0727c629e472c2f23e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7914c10e661d0727c629e472c2f23e8d">&#9670;&#160;</a></span>matW_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_64x384_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a100d01f50f3cd818945240c605ca5e96" name="a100d01f50f3cd818945240c605ca5e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100d01f50f3cd818945240c605ca5e96">&#9670;&#160;</a></span>matW_64x512_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_64x512_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc0d0dd40963a7623f8de698bb7b3f0" name="accc0d0dd40963a7623f8de698bb7b3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc0d0dd40963a7623f8de698bb7b3f0">&#9670;&#160;</a></span>matW_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::matW_64x512_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9870459a9ee239c46d8d125335e4733" name="aa9870459a9ee239c46d8d125335e4733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9870459a9ee239c46d8d125335e4733">&#9670;&#160;</a></span>mem_desc_a_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_a_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f88fe7e3688a47eadb284baa0306ef0" name="a9f88fe7e3688a47eadb284baa0306ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f88fe7e3688a47eadb284baa0306ef0">&#9670;&#160;</a></span>mem_desc_a_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_a_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0f4d5d65a9bdc147a871c9972015313">gemm_mem_layout_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a596addf92f9fc8cf0c52e22710423cb4">gemm_mem_space_trnp_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4ffe92ce98f19cc562df782b294e131" name="ab4ffe92ce98f19cc562df782b294e131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ffe92ce98f19cc562df782b294e131">&#9670;&#160;</a></span>mem_desc_a_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_a_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c69958b9b99004b611fbdd88880a9e" name="ad1c69958b9b99004b611fbdd88880a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c69958b9b99004b611fbdd88880a9e">&#9670;&#160;</a></span>mem_desc_b_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_b_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af00c40e614f11a2ab498a808196d77e3" name="af00c40e614f11a2ab498a808196d77e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00c40e614f11a2ab498a808196d77e3">&#9670;&#160;</a></span>mem_desc_b_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_b_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a736c6e2b911756d7463579e117d7d45f" name="a736c6e2b911756d7463579e117d7d45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736c6e2b911756d7463579e117d7d45f">&#9670;&#160;</a></span>mem_desc_b_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_desc_b_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1d8c639df53ea21d7d588926df30b055">gemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2139f945e02d59df5d3d1d80dd2d5fa9" name="a2139f945e02d59df5d3d1d80dd2d5fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2139f945e02d59df5d3d1d80dd2d5fa9">&#9670;&#160;</a></span>pre_processing_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7382255ecf9917ff37306423edc38941" name="a7382255ecf9917ff37306423edc38941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7382255ecf9917ff37306423edc38941">&#9670;&#160;</a></span>pre_processing_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacc7da2163dc87b470e8babb9bef7035" name="aacc7da2163dc87b470e8babb9bef7035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc7da2163dc87b470e8babb9bef7035">&#9670;&#160;</a></span>pre_processing_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e6df70fbf5d202d99229413b0c6ec57" name="a4e6df70fbf5d202d99229413b0c6ec57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6df70fbf5d202d99229413b0c6ec57">&#9670;&#160;</a></span>pre_processing_128x64_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_128x64_af =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26fef91abfdbf5a8085deb5a7825624" name="ae26fef91abfdbf5a8085deb5a7825624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26fef91abfdbf5a8085deb5a7825624">&#9670;&#160;</a></span>pre_processing_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_16x2048 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81e562dcbe37db787f3032cc4b258cd4" name="a81e562dcbe37db787f3032cc4b258cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e562dcbe37db787f3032cc4b258cd4">&#9670;&#160;</a></span>pre_processing_256x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_256x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77c5623c04f3cee67b9d26747b49d151" name="a77c5623c04f3cee67b9d26747b49d151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c5623c04f3cee67b9d26747b49d151">&#9670;&#160;</a></span>pre_processing_256x64_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_256x64_af =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73e268b1c291371e37194869ff8b597" name="ac73e268b1c291371e37194869ff8b597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73e268b1c291371e37194869ff8b597">&#9670;&#160;</a></span>pre_processing_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_32x1024 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5754c1c481566112d08df6b4609e76d3" name="a5754c1c481566112d08df6b4609e76d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5754c1c481566112d08df6b4609e76d3">&#9670;&#160;</a></span>pre_processing_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_64x384 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698786a93b3bab8db19d2f1e0200c05e" name="a698786a93b3bab8db19d2f1e0200c05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698786a93b3bab8db19d2f1e0200c05e">&#9670;&#160;</a></span>pre_processing_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::pre_processing_64x512 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af42e50c1269e28c51637d46b63beeb9f" name="af42e50c1269e28c51637d46b63beeb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42e50c1269e28c51637d46b63beeb9f">&#9670;&#160;</a></span>tile_attr_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;128, 128, 32, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ab0d0f05a0038f41ed1edcc365a917" name="a21ab0d0f05a0038f41ed1edcc365a917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ab0d0f05a0038f41ed1edcc365a917">&#9670;&#160;</a></span>tile_attr_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;256, 128, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b99e96945d5d7d4fb6264d8fdf3e31" name="a14b99e96945d5d7d4fb6264d8fdf3e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b99e96945d5d7d4fb6264d8fdf3e31">&#9670;&#160;</a></span>tile_attr_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 128, 16, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb8cb74702065560a8ea453dccb9d18" name="a9eb8cb74702065560a8ea453dccb9d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb8cb74702065560a8ea453dccb9d18">&#9670;&#160;</a></span>tile_attr_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_16x2048 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;2048, 16, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a515821ffd64f2d9730c7cb6134ed609c" name="a515821ffd64f2d9730c7cb6134ed609c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a515821ffd64f2d9730c7cb6134ed609c">&#9670;&#160;</a></span>tile_attr_256x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_256x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 256, 16, 32&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79a50d1e6b6e25a14cb1add0a63797a9" name="a79a50d1e6b6e25a14cb1add0a63797a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a50d1e6b6e25a14cb1add0a63797a9">&#9670;&#160;</a></span>tile_attr_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_32x1024 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;1024, 32, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd346e1afb9ddf2ecaafca2c544ca32a" name="abd346e1afb9ddf2ecaafca2c544ca32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd346e1afb9ddf2ecaafca2c544ca32a">&#9670;&#160;</a></span>tile_attr_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_64x384 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;384, 64, 48, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54cce1bb091a94c689e95cd061963b0f" name="a54cce1bb091a94c689e95cd061963b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cce1bb091a94c689e95cd061963b0f">&#9670;&#160;</a></span>tile_attr_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::tile_attr_64x512 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;512, 64, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aa74bebfd35254a558d5bc5e863f5b5" name="a3aa74bebfd35254a558d5bc5e863f5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa74bebfd35254a558d5bc5e863f5b5">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::work_group_t =  <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3aa74bebfd35254a558d5bc5e863f5b5">work_group_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd5c7dd640800cc48177cae4e10c3deb">ThreadNum</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac4262dd2d874ad12375da9a4645e90fa" name="ac4262dd2d874ad12375da9a4645e90fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4262dd2d874ad12375da9a4645e90fa">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::call </td>
          <td>(</td>
          <td class="paramtype">sycl::nd_item&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>item</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html">arguments_t</a> *&#160;</td>
          <td class="paramname"><em>args</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for fused mha softmax The basic process is GEMM -&gt; Softmax -&gt; GEMM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">args</td><td>[in] Includes base descriptors and tid info. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a407494e4f19ff964dd151977bde5f2f1" name="a407494e4f19ff964dd151977bde5f2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407494e4f19ff964dd151977bde5f2f1">&#9670;&#160;</a></span>gemm_mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_layout_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afd31d35dd96c1bf4b6263f048e3ff15d">mem_layout_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a86f34676888ec7c1445f60b4f2a0f722" name="a86f34676888ec7c1445f60b4f2a0f722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f34676888ec7c1445f60b4f2a0f722">&#9670;&#160;</a></span>gemm_mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_layout_out_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a67d0c18126ae9c786406fcdf78d9ca77">mem_layout_out_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8c639df53ea21d7d588926df30b055" name="a1d8c639df53ea21d7d588926df30b055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8c639df53ea21d7d588926df30b055">&#9670;&#160;</a></span>gemm_mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_layout_QKT_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a72643732ad421f11142940b484361bb6">mem_layout_QKT_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f4d5d65a9bdc147a871c9972015313" name="ac0f4d5d65a9bdc147a871c9972015313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f4d5d65a9bdc147a871c9972015313">&#9670;&#160;</a></span>gemm_mem_layout_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_layout_trnp_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6eca50382569f2822ca95b1e71389e2a">mem_layout_trnp_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5ae1628d1606e94466128f94fe8f0b5" name="ac5ae1628d1606e94466128f94fe8f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ae1628d1606e94466128f94fe8f0b5">&#9670;&#160;</a></span>gemm_mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_space_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abf3f77b63465803b5f586c30c5a90ef6" name="abf3f77b63465803b5f586c30c5a90ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3f77b63465803b5f586c30c5a90ef6">&#9670;&#160;</a></span>gemm_mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_space_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac241da4e142d0b5afd401e7f2d960d9b">mem_space_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a596addf92f9fc8cf0c52e22710423cb4" name="a596addf92f9fc8cf0c52e22710423cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596addf92f9fc8cf0c52e22710423cb4">&#9670;&#160;</a></span>gemm_mem_space_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::gemm_mem_space_trnp_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fc730d04eb64aea8e71f2163acf3a4" name="a59fc730d04eb64aea8e71f2163acf3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fc730d04eb64aea8e71f2163acf3a4">&#9670;&#160;</a></span>global_kslicing</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::global_kslicing = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a829b4ad8eeabf06c6631c7f91c661bb2" name="a829b4ad8eeabf06c6631c7f91c661bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829b4ad8eeabf06c6631c7f91c661bb2">&#9670;&#160;</a></span>k_stride</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::k_stride = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afd31d35dd96c1bf4b6263f048e3ff15d" name="afd31d35dd96c1bf4b6263f048e3ff15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd31d35dd96c1bf4b6263f048e3ff15d">&#9670;&#160;</a></span>mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_layout_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af1ee4cfe769e987b9dd09b1934fb1432" name="af1ee4cfe769e987b9dd09b1934fb1432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ee4cfe769e987b9dd09b1934fb1432">&#9670;&#160;</a></span>mem_layout_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_layout_c = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d0c18126ae9c786406fcdf78d9ca77" name="a67d0c18126ae9c786406fcdf78d9ca77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d0c18126ae9c786406fcdf78d9ca77">&#9670;&#160;</a></span>mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_layout_out_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a72643732ad421f11142940b484361bb6" name="a72643732ad421f11142940b484361bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72643732ad421f11142940b484361bb6">&#9670;&#160;</a></span>mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_layout_QKT_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eca50382569f2822ca95b1e71389e2a" name="a6eca50382569f2822ca95b1e71389e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eca50382569f2822ca95b1e71389e2a">&#9670;&#160;</a></span>mem_layout_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_layout_trnp_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e353190453728c95daa51844046d536" name="a0e353190453728c95daa51844046d536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e353190453728c95daa51844046d536">&#9670;&#160;</a></span>mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_space_a = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac241da4e142d0b5afd401e7f2d960d9b" name="ac241da4e142d0b5afd401e7f2d960d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac241da4e142d0b5afd401e7f2d960d9b">&#9670;&#160;</a></span>mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_space_b = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab14d0bb34cd8b4a41f25d45ed06be328" name="ab14d0bb34cd8b4a41f25d45ed06be328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14d0bb34cd8b4a41f25d45ed06be328">&#9670;&#160;</a></span>mem_space_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::mem_space_c = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d0615bd0204667831d687913d5cef3" name="ac0d0615bd0204667831d687913d5cef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d0615bd0204667831d687913d5cef3">&#9670;&#160;</a></span>periodic_sync_interval</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::periodic_sync_interval = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a026aa21f6f34dff6a2fad2be2c4dd9b7" name="a026aa21f6f34dff6a2fad2be2c4dd9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026aa21f6f34dff6a2fad2be2c4dd9b7">&#9670;&#160;</a></span>prefetch_distance</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::prefetch_distance = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acfd2f432b36b0b36ac434224300c94d3" name="acfd2f432b36b0b36ac434224300c94d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd2f432b36b0b36ac434224300c94d3">&#9670;&#160;</a></span>sfx_type_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::sfx_type_size = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd5c7dd640800cc48177cae4e10c3deb" name="acd5c7dd640800cc48177cae4e10c3deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5c7dd640800cc48177cae4e10c3deb">&#9670;&#160;</a></span>ThreadNum</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;::ThreadNum = HWThreadNum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">xetla_mha_attn_reg_bwd_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
