// Seed: 4156381301
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10
);
  wire id_12;
  assign module_1.id_25 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd85,
    parameter id_25 = 32'd6,
    parameter id_36 = 32'd46
) (
    input supply0 id_0,
    output tri id_1,
    input wand id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    input wor id_8#(
        .id_27((-1 | 1)),
        .id_28(1),
        .id_29(-1)
    ),
    output tri1 id_9,
    output wand id_10,
    input supply0 id_11,
    output wor id_12,
    output wand id_13,
    output tri id_14,
    input wor _id_15,
    input tri0 id_16,
    output tri1 id_17,
    input wire id_18
    , id_30,
    output supply0 id_19,
    input tri id_20,
    input wand id_21,
    output supply1 id_22,
    input tri id_23,
    input tri id_24,
    output tri0 _id_25
);
  wire id_31;
  localparam id_32 = -1 - 1;
  parameter id_33 = id_32;
  generate
    assign id_25 = id_23;
  endgenerate
  logic id_34[id_25 : id_15];
  module_0 modCall_1 (
      id_4,
      id_7,
      id_0,
      id_17,
      id_18,
      id_18,
      id_1,
      id_5,
      id_4,
      id_11,
      id_17
  );
  wire id_35;
  wire _id_36;
  ;
  assign id_3 = $unsigned(id_25);
  ;
  logic [1 : 1 'h0] id_37;
  ;
  assign id_12 = id_29 - id_5;
  wire [id_36 : 1] id_38;
  assign id_10 = -1;
  wire  [  -1 'h0 :  id_36  ]  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
endmodule
