name: EXTI
description: "External interrupt/event\n      controller"
groupName: EXTI
registers:
  - name: RTSR1
    displayName: RTSR1
    description: "EXTI rising trigger selection\n          register"
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR0
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 0
        bitWidth: 1
      - name: TR1
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 1
        bitWidth: 1
      - name: TR2
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 2
        bitWidth: 1
      - name: TR3
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 3
        bitWidth: 1
      - name: TR4
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 4
        bitWidth: 1
      - name: TR5
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 5
        bitWidth: 1
      - name: TR6
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 6
        bitWidth: 1
      - name: TR7
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 7
        bitWidth: 1
      - name: TR8
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 8
        bitWidth: 1
      - name: TR9
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 9
        bitWidth: 1
      - name: TR10
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 10
        bitWidth: 1
      - name: TR11
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 11
        bitWidth: 1
      - name: TR12
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 12
        bitWidth: 1
      - name: TR13
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 13
        bitWidth: 1
      - name: TR14
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 14
        bitWidth: 1
      - name: TR15
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 15
        bitWidth: 1
      - name: TR16
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 16
        bitWidth: 1
      - name: TR17
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 17
        bitWidth: 1
      - name: TR18
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 18
        bitWidth: 1
      - name: TR19
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 19
        bitWidth: 1
      - name: TR20
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 20
        bitWidth: 1
      - name: TR21
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 21
        bitWidth: 1
  - name: FTSR1
    displayName: FTSR1
    description: "EXTI falling trigger selection\n          register"
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR0
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 0
        bitWidth: 1
      - name: TR1
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 1
        bitWidth: 1
      - name: TR2
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 2
        bitWidth: 1
      - name: TR3
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 3
        bitWidth: 1
      - name: TR4
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 4
        bitWidth: 1
      - name: TR5
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 5
        bitWidth: 1
      - name: TR6
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 6
        bitWidth: 1
      - name: TR7
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 7
        bitWidth: 1
      - name: TR8
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 8
        bitWidth: 1
      - name: TR9
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 9
        bitWidth: 1
      - name: TR10
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 10
        bitWidth: 1
      - name: TR11
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 11
        bitWidth: 1
      - name: TR12
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 12
        bitWidth: 1
      - name: TR13
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 13
        bitWidth: 1
      - name: TR14
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 14
        bitWidth: 1
      - name: TR15
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 15
        bitWidth: 1
      - name: TR16
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 16
        bitWidth: 1
      - name: TR17
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 17
        bitWidth: 1
      - name: TR18
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 18
        bitWidth: 1
      - name: TR19
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 19
        bitWidth: 1
      - name: TR20
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 20
        bitWidth: 1
      - name: TR21
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 21
        bitWidth: 1
  - name: SWIER1
    displayName: SWIER1
    description: "EXTI software interrupt event\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SWIER0
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 0
        bitWidth: 1
      - name: SWIER1
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 1
        bitWidth: 1
      - name: SWIER2
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 2
        bitWidth: 1
      - name: SWIER3
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 3
        bitWidth: 1
      - name: SWIER4
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 4
        bitWidth: 1
      - name: SWIER5
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 5
        bitWidth: 1
      - name: SWIER6
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 6
        bitWidth: 1
      - name: SWIER7
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 7
        bitWidth: 1
      - name: SWIER8
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 8
        bitWidth: 1
      - name: SWIER9
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 9
        bitWidth: 1
      - name: SWIER10
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 10
        bitWidth: 1
      - name: SWIER11
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 11
        bitWidth: 1
      - name: SWIER12
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 12
        bitWidth: 1
      - name: SWIER13
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 13
        bitWidth: 1
      - name: SWIER14
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 14
        bitWidth: 1
      - name: SWIER15
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 15
        bitWidth: 1
      - name: SWIER16
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 16
        bitWidth: 1
      - name: SWIER17
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 17
        bitWidth: 1
      - name: SWIER18
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 18
        bitWidth: 1
      - name: SWIER19
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 19
        bitWidth: 1
      - name: SWIER20
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 20
        bitWidth: 1
      - name: SWIER21
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 21
        bitWidth: 1
  - name: D3PMR1
    displayName: D3PMR1
    description: EXTI D3 pending mask register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR0
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 0
        bitWidth: 1
      - name: MR1
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 1
        bitWidth: 1
      - name: MR2
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 2
        bitWidth: 1
      - name: MR3
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 3
        bitWidth: 1
      - name: MR4
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 4
        bitWidth: 1
      - name: MR5
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 5
        bitWidth: 1
      - name: MR6
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 6
        bitWidth: 1
      - name: MR7
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 7
        bitWidth: 1
      - name: MR8
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 8
        bitWidth: 1
      - name: MR9
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 9
        bitWidth: 1
      - name: MR10
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 10
        bitWidth: 1
      - name: MR11
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 11
        bitWidth: 1
      - name: MR12
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 12
        bitWidth: 1
      - name: MR13
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 13
        bitWidth: 1
      - name: MR14
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 14
        bitWidth: 1
      - name: MR15
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 15
        bitWidth: 1
      - name: MR19
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 19
        bitWidth: 1
      - name: MR20
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 20
        bitWidth: 1
      - name: MR21
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 21
        bitWidth: 1
      - name: MR25
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 25
        bitWidth: 1
  - name: D3PCR1L
    displayName: D3PCR1L
    description: "EXTI D3 pending clear selection register\n          low"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PCS0
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 0
        bitWidth: 2
      - name: PCS1
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 2
        bitWidth: 2
      - name: PCS2
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 4
        bitWidth: 2
      - name: PCS3
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 6
        bitWidth: 2
      - name: PCS4
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 8
        bitWidth: 2
      - name: PCS5
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 10
        bitWidth: 2
      - name: PCS6
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 12
        bitWidth: 2
      - name: PCS7
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 14
        bitWidth: 2
      - name: PCS8
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 16
        bitWidth: 2
      - name: PCS9
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 18
        bitWidth: 2
      - name: PCS10
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 20
        bitWidth: 2
      - name: PCS11
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 22
        bitWidth: 2
      - name: PCS12
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 24
        bitWidth: 2
      - name: PCS13
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 26
        bitWidth: 2
      - name: PCS14
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 28
        bitWidth: 2
      - name: PCS15
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
        bitOffset: 30
        bitWidth: 2
  - name: D3PCR1H
    displayName: D3PCR1H
    description: "EXTI D3 pending clear selection register\n          high"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PCS19
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
        bitOffset: 6
        bitWidth: 2
      - name: PCS20
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
        bitOffset: 8
        bitWidth: 2
      - name: PCS21
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
        bitOffset: 10
        bitWidth: 2
      - name: PCS25
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
        bitOffset: 18
        bitWidth: 2
  - name: RTSR2
    displayName: RTSR2
    description: "EXTI rising trigger selection\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR49
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+32"
        bitOffset: 17
        bitWidth: 1
      - name: TR51
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+32"
        bitOffset: 19
        bitWidth: 1
  - name: FTSR2
    displayName: FTSR2
    description: "EXTI falling trigger selection\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR49
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+32"
        bitOffset: 17
        bitWidth: 1
      - name: TR51
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+32"
        bitOffset: 19
        bitWidth: 1
  - name: SWIER2
    displayName: SWIER2
    description: "EXTI software interrupt event\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SWIER49
        description: "Software interrupt on line\n              x+32"
        bitOffset: 17
        bitWidth: 1
      - name: SWIER51
        description: "Software interrupt on line\n              x+32"
        bitOffset: 19
        bitWidth: 1
  - name: D3PMR2
    displayName: D3PMR2
    description: EXTI D3 pending mask register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR34
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 2
        bitWidth: 1
      - name: MR35
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 3
        bitWidth: 1
      - name: MR41
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 9
        bitWidth: 1
      - name: MR48
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 16
        bitWidth: 1
      - name: MR49
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 17
        bitWidth: 1
      - name: MR50
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 18
        bitWidth: 1
      - name: MR51
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 19
        bitWidth: 1
      - name: MR52
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 20
        bitWidth: 1
      - name: MR53
        description: "D3 Pending Mask on Event input\n              x+32"
        bitOffset: 21
        bitWidth: 1
  - name: D3PCR2L
    displayName: D3PCR2L
    description: "EXTI D3 pending clear selection register\n          low"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PCS34
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
        bitOffset: 4
        bitWidth: 2
      - name: PCS35
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
        bitOffset: 6
        bitWidth: 2
      - name: PCS41
        description: "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
        bitOffset: 18
        bitWidth: 2
  - name: D3PCR2H
    displayName: D3PCR2H
    description: "EXTI D3 pending clear selection register\n          high"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PCS48
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 0
        bitWidth: 2
      - name: PCS49
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 2
        bitWidth: 2
      - name: PCS50
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 4
        bitWidth: 2
      - name: PCS51
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 6
        bitWidth: 2
      - name: PCS52
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 8
        bitWidth: 2
      - name: PCS53
        description: "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
        bitOffset: 10
        bitWidth: 2
  - name: RTSR3
    displayName: RTSR3
    description: "EXTI rising trigger selection\n          register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR82
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 18
        bitWidth: 1
      - name: TR84
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 20
        bitWidth: 1
      - name: TR85
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 21
        bitWidth: 1
      - name: TR86
        description: "Rising trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 22
        bitWidth: 1
  - name: FTSR3
    displayName: FTSR3
    description: "EXTI falling trigger selection\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR82
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 18
        bitWidth: 1
      - name: TR84
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 20
        bitWidth: 1
      - name: TR85
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 21
        bitWidth: 1
      - name: TR86
        description: "Falling trigger event configuration bit\n              of Configurable Event input x+64"
        bitOffset: 22
        bitWidth: 1
  - name: SWIER3
    displayName: SWIER3
    description: "EXTI software interrupt event\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SWIER82
        description: "Software interrupt on line\n              x+64"
        bitOffset: 18
        bitWidth: 1
      - name: SWIER84
        description: "Software interrupt on line\n              x+64"
        bitOffset: 20
        bitWidth: 1
      - name: SWIER85
        description: "Software interrupt on line\n              x+64"
        bitOffset: 21
        bitWidth: 1
      - name: SWIER86
        description: "Software interrupt on line\n              x+64"
        bitOffset: 22
        bitWidth: 1
  - name: D3PMR3
    displayName: D3PMR3
    description: EXTI D3 pending mask register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR88
        description: "D3 Pending Mask on Event input\n              x+64"
        bitOffset: 24
        bitWidth: 1
  - name: D3PCR3H
    displayName: D3PCR3H
    description: "EXTI D3 pending clear selection register\n          high"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PCS88
        description: "D3 Pending request clear input signal\n              selection on Event input x= truncate\n              N+160/2"
        bitOffset: 18
        bitWidth: 2
  - name: CPUIMR1
    displayName: CPUIMR1
    description: EXTI interrupt mask register
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 4290772992
    fields:
      - name: MR0
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 0
        bitWidth: 1
      - name: MR1
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 1
        bitWidth: 1
      - name: MR2
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 2
        bitWidth: 1
      - name: MR3
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 3
        bitWidth: 1
      - name: MR4
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 4
        bitWidth: 1
      - name: MR5
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 5
        bitWidth: 1
      - name: MR6
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 6
        bitWidth: 1
      - name: MR7
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 7
        bitWidth: 1
      - name: MR8
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 8
        bitWidth: 1
      - name: MR9
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 9
        bitWidth: 1
      - name: MR10
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 10
        bitWidth: 1
      - name: MR11
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 11
        bitWidth: 1
      - name: MR12
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 12
        bitWidth: 1
      - name: MR13
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 13
        bitWidth: 1
      - name: MR14
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 14
        bitWidth: 1
      - name: MR15
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 15
        bitWidth: 1
      - name: MR16
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 16
        bitWidth: 1
      - name: MR17
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 17
        bitWidth: 1
      - name: MR18
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 18
        bitWidth: 1
      - name: MR19
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 19
        bitWidth: 1
      - name: MR20
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 20
        bitWidth: 1
      - name: MR21
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 21
        bitWidth: 1
      - name: MR22
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 22
        bitWidth: 1
      - name: MR23
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 23
        bitWidth: 1
      - name: MR24
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 24
        bitWidth: 1
      - name: MR25
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 25
        bitWidth: 1
      - name: MR26
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 26
        bitWidth: 1
      - name: MR27
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 27
        bitWidth: 1
      - name: MR28
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 28
        bitWidth: 1
      - name: MR29
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 29
        bitWidth: 1
      - name: MR30
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 30
        bitWidth: 1
      - name: MR31
        description: "Rising trigger event configuration bit\n              of Configurable Event input"
        bitOffset: 31
        bitWidth: 1
  - name: CPUEMR1
    displayName: CPUEMR1
    description: EXTI event mask register
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR0
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 0
        bitWidth: 1
      - name: MR1
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 1
        bitWidth: 1
      - name: MR2
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 2
        bitWidth: 1
      - name: MR3
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 3
        bitWidth: 1
      - name: MR4
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 4
        bitWidth: 1
      - name: MR5
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 5
        bitWidth: 1
      - name: MR6
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 6
        bitWidth: 1
      - name: MR7
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 7
        bitWidth: 1
      - name: MR8
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 8
        bitWidth: 1
      - name: MR9
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 9
        bitWidth: 1
      - name: MR10
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 10
        bitWidth: 1
      - name: MR11
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 11
        bitWidth: 1
      - name: MR12
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 12
        bitWidth: 1
      - name: MR13
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 13
        bitWidth: 1
      - name: MR14
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 14
        bitWidth: 1
      - name: MR15
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 15
        bitWidth: 1
      - name: MR16
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 16
        bitWidth: 1
      - name: MR17
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 17
        bitWidth: 1
      - name: MR18
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 18
        bitWidth: 1
      - name: MR19
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 19
        bitWidth: 1
      - name: MR20
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 20
        bitWidth: 1
      - name: MR21
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 21
        bitWidth: 1
      - name: MR22
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 22
        bitWidth: 1
      - name: MR23
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 23
        bitWidth: 1
      - name: MR24
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 24
        bitWidth: 1
      - name: MR25
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 25
        bitWidth: 1
      - name: MR26
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 26
        bitWidth: 1
      - name: MR27
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 27
        bitWidth: 1
      - name: MR28
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 28
        bitWidth: 1
      - name: MR29
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 29
        bitWidth: 1
      - name: MR30
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 30
        bitWidth: 1
      - name: MR31
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 31
        bitWidth: 1
  - name: CPUPR1
    displayName: CPUPR1
    description: EXTI pending register
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PR0
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 0
        bitWidth: 1
      - name: PR1
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 1
        bitWidth: 1
      - name: PR2
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 2
        bitWidth: 1
      - name: PR3
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 3
        bitWidth: 1
      - name: PR4
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 4
        bitWidth: 1
      - name: PR5
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 5
        bitWidth: 1
      - name: PR6
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 6
        bitWidth: 1
      - name: PR7
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 7
        bitWidth: 1
      - name: PR8
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 8
        bitWidth: 1
      - name: PR9
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 9
        bitWidth: 1
      - name: PR10
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 10
        bitWidth: 1
      - name: PR11
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 11
        bitWidth: 1
      - name: PR12
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 12
        bitWidth: 1
      - name: PR13
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 13
        bitWidth: 1
      - name: PR14
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 14
        bitWidth: 1
      - name: PR15
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 15
        bitWidth: 1
      - name: PR16
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 16
        bitWidth: 1
      - name: PR17
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 17
        bitWidth: 1
      - name: PR18
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 18
        bitWidth: 1
      - name: PR19
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 19
        bitWidth: 1
      - name: PR20
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 20
        bitWidth: 1
      - name: PR21
        description: "CPU Event mask on Event input\n              x"
        bitOffset: 21
        bitWidth: 1
  - name: CPUIMR2
    displayName: CPUIMR2
    description: EXTI interrupt mask register
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR0
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 0
        bitWidth: 1
      - name: MR1
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 1
        bitWidth: 1
      - name: MR2
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 2
        bitWidth: 1
      - name: MR3
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 3
        bitWidth: 1
      - name: MR4
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 4
        bitWidth: 1
      - name: MR5
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 5
        bitWidth: 1
      - name: MR6
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 6
        bitWidth: 1
      - name: MR7
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 7
        bitWidth: 1
      - name: MR8
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 8
        bitWidth: 1
      - name: MR9
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 9
        bitWidth: 1
      - name: MR10
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 10
        bitWidth: 1
      - name: MR11
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 11
        bitWidth: 1
      - name: MR12
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 12
        bitWidth: 1
      - name: MR14
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 14
        bitWidth: 1
      - name: MR15
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 15
        bitWidth: 1
      - name: MR16
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 16
        bitWidth: 1
      - name: MR17
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 17
        bitWidth: 1
      - name: MR18
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 18
        bitWidth: 1
      - name: MR19
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 19
        bitWidth: 1
      - name: MR20
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 20
        bitWidth: 1
      - name: MR21
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 21
        bitWidth: 1
      - name: MR22
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 22
        bitWidth: 1
      - name: MR23
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 23
        bitWidth: 1
      - name: MR24
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 24
        bitWidth: 1
      - name: MR25
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 25
        bitWidth: 1
      - name: MR26
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 26
        bitWidth: 1
      - name: MR27
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 27
        bitWidth: 1
      - name: MR28
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 28
        bitWidth: 1
      - name: MR29
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 29
        bitWidth: 1
      - name: MR30
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 30
        bitWidth: 1
      - name: MR31
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 31
        bitWidth: 1
  - name: CPUEMR2
    displayName: CPUEMR2
    description: EXTI event mask register
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR32
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 0
        bitWidth: 1
      - name: MR33
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 1
        bitWidth: 1
      - name: MR34
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 2
        bitWidth: 1
      - name: MR35
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 3
        bitWidth: 1
      - name: MR36
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 4
        bitWidth: 1
      - name: MR37
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 5
        bitWidth: 1
      - name: MR38
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 6
        bitWidth: 1
      - name: MR39
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 7
        bitWidth: 1
      - name: MR40
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 8
        bitWidth: 1
      - name: MR41
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 9
        bitWidth: 1
      - name: MR42
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 10
        bitWidth: 1
      - name: MR43
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 11
        bitWidth: 1
      - name: MR44
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 12
        bitWidth: 1
      - name: MR46
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 14
        bitWidth: 1
      - name: MR47
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 15
        bitWidth: 1
      - name: MR48
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 16
        bitWidth: 1
      - name: MR49
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 17
        bitWidth: 1
      - name: MR50
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 18
        bitWidth: 1
      - name: MR51
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 19
        bitWidth: 1
      - name: MR52
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 20
        bitWidth: 1
      - name: MR53
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 21
        bitWidth: 1
      - name: MR54
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 22
        bitWidth: 1
      - name: MR55
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 23
        bitWidth: 1
      - name: MR56
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 24
        bitWidth: 1
      - name: MR57
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 25
        bitWidth: 1
      - name: MR58
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 26
        bitWidth: 1
      - name: MR59
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 27
        bitWidth: 1
      - name: MR60
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 28
        bitWidth: 1
      - name: MR61
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 29
        bitWidth: 1
      - name: MR62
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 30
        bitWidth: 1
      - name: MR63
        description: "CPU Interrupt Mask on Direct Event input\n              x+32"
        bitOffset: 31
        bitWidth: 1
  - name: CPUPR2
    displayName: CPUPR2
    description: EXTI pending register
    addressOffset: 152
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PR49
        description: "Configurable event inputs x+32 Pending\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: PR51
        description: "Configurable event inputs x+32 Pending\n              bit"
        bitOffset: 19
        bitWidth: 1
  - name: CPUIMR3
    displayName: CPUIMR3
    description: EXTI interrupt mask register
    addressOffset: 160
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: MR64
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 0
        bitWidth: 1
      - name: MR65
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 1
        bitWidth: 1
      - name: MR66
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 2
        bitWidth: 1
      - name: MR67
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 3
        bitWidth: 1
      - name: MR68
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 4
        bitWidth: 1
      - name: MR69
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 5
        bitWidth: 1
      - name: MR70
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 6
        bitWidth: 1
      - name: MR71
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 7
        bitWidth: 1
      - name: MR72
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 8
        bitWidth: 1
      - name: MR73
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 9
        bitWidth: 1
      - name: MR74
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 10
        bitWidth: 1
      - name: MR75
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 11
        bitWidth: 1
      - name: MR76
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 12
        bitWidth: 1
      - name: MR77
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 13
        bitWidth: 1
      - name: MR78
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 14
        bitWidth: 1
      - name: MR79
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 15
        bitWidth: 1
      - name: MR80
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 16
        bitWidth: 1
      - name: MR82
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 18
        bitWidth: 1
      - name: MR84
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 20
        bitWidth: 1
      - name: MR85
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 21
        bitWidth: 1
      - name: MR86
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 22
        bitWidth: 1
      - name: MR87
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 23
        bitWidth: 1
      - name: MR88
        description: "CPU Interrupt Mask on Direct Event input\n              x+64"
        bitOffset: 24
        bitWidth: 1
  - name: CPUEMR3
    displayName: CPUEMR3
    description: EXTI event mask register
    addressOffset: 164
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: MR64
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 0
        bitWidth: 1
      - name: MR65
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 1
        bitWidth: 1
      - name: MR66
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 2
        bitWidth: 1
      - name: MR67
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 3
        bitWidth: 1
      - name: MR68
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 4
        bitWidth: 1
      - name: MR69
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 5
        bitWidth: 1
      - name: MR70
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 6
        bitWidth: 1
      - name: MR71
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 7
        bitWidth: 1
      - name: MR72
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 8
        bitWidth: 1
      - name: MR73
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 9
        bitWidth: 1
      - name: MR74
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 10
        bitWidth: 1
      - name: MR75
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 11
        bitWidth: 1
      - name: MR76
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 12
        bitWidth: 1
      - name: MR77
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 13
        bitWidth: 1
      - name: MR78
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 14
        bitWidth: 1
      - name: MR79
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 15
        bitWidth: 1
      - name: MR80
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 16
        bitWidth: 1
      - name: MR82
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 18
        bitWidth: 1
      - name: MR84
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 20
        bitWidth: 1
      - name: MR85
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 21
        bitWidth: 1
      - name: MR86
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 22
        bitWidth: 1
      - name: MR87
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 23
        bitWidth: 1
      - name: MR88
        description: "CPU Event mask on Event input\n              x+64"
        bitOffset: 24
        bitWidth: 1
  - name: CPUPR3
    displayName: CPUPR3
    description: EXTI pending register
    addressOffset: 168
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PR82
        description: "Configurable event inputs x+64 Pending\n              bit"
        bitOffset: 18
        bitWidth: 1
      - name: PR84
        description: "Configurable event inputs x+64 Pending\n              bit"
        bitOffset: 20
        bitWidth: 1
      - name: PR85
        description: "Configurable event inputs x+64 Pending\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: PR86
        description: "Configurable event inputs x+64 Pending\n              bit"
        bitOffset: 22
        bitWidth: 1
interrupts:
  - name: INTR1
    description: EXTI Line 1 interrupt
  - name: INTR2
    description: EXTI Line 2 interrupt
  - name: INTR3
    description: EXTI Line 3interrupt
  - name: INTR4
    description: EXTI Line 4interrupt
  - name: INTR9_5
    description: EXTI Line[9:5] interrupts
  - name: INTR15_10
    description: EXTI Line[15:10] interrupts
  - name: WKUP
    description: WKUP1 to WKUP6 pins
  - name: FPU
    description: CPU FPU interrupt
  - name: ECC_DIAG_IT
    description: ECC diagnostic global interrup
  - name: TEMP_IT
    description: Temperature sensor global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
