
---------- Begin Simulation Statistics ----------
final_tick                               166996120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   396908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.44                       # Real time elapsed on the host
host_tick_rate                              661522331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166996                       # Number of seconds simulated
sim_ticks                                166996120000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.669961                       # CPI: cycles per instruction
system.cpu.discardedOps                        191241                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34091507                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598816                       # IPC: instructions per cycle
system.cpu.numCycles                        166996120                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132904613                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          888                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1560995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485064                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103862                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101883                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905935                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             722                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              432                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51244522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51244522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51244990                       # number of overall hits
system.cpu.dcache.overall_hits::total        51244990                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       825813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         825813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       833764                       # number of overall misses
system.cpu.dcache.overall_misses::total        833764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45984813956                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45984813956                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45984813956                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45984813956                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078754                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55684.294091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55684.294091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55153.273535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55153.273535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96613                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3599                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.844401                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       677805                       # number of writebacks
system.cpu.dcache.writebacks::total            677805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55302                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       770511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       770511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778457                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42688300999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42688300999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43494885999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43494885999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014948                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014948                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55402.584777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55402.584777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55873.203014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55873.203014                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40669972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40669972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       451123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        451123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20334535999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20334535999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45075.369686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45075.369686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       449209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       449209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19333404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19333404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43038.772598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43038.772598                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10574550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10574550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       374690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       374690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25650277957                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25650277957                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68457.332614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68457.332614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       321302                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       321302                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23354896999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23354896999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72688.302591                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72688.302591                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          468                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           468                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7951                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7951                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944411                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944411                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    806585000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    806585000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101508.306066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101508.306066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.886123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.829026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.886123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52857287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52857287                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684435                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025674                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9697766                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9697766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9697766                       # number of overall hits
system.cpu.icache.overall_hits::total         9697766                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2680                       # number of overall misses
system.cpu.icache.overall_misses::total          2680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128382000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128382000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128382000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128382000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9700446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9700446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9700446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9700446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47903.731343                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47903.731343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47903.731343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47903.731343                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2425                       # number of writebacks
system.cpu.icache.writebacks::total              2425                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123022000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123022000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45903.731343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45903.731343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45903.731343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45903.731343                       # average overall mshr miss latency
system.cpu.icache.replacements                   2425                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9697766                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9697766                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128382000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128382000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9700446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9700446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47903.731343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47903.731343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45903.731343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45903.731343                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.670990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9700446                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3619.569403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.670990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9703126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9703126                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166996120000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               491751                       # number of demand (read+write) hits
system.l2.demand_hits::total                   493695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1944                       # number of overall hits
system.l2.overall_hits::.cpu.data              491751                       # number of overall hits
system.l2.overall_hits::total                  493695                       # number of overall hits
system.l2.demand_misses::.cpu.inst                736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286706                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287442                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               736                       # number of overall misses
system.l2.overall_misses::.cpu.data            286706                       # number of overall misses
system.l2.overall_misses::total                287442                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73117000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30616869000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30689986000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73117000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30616869000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30689986000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781137                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781137                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.274627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.368300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.274627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.368300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99343.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106788.379036                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106769.316940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99343.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106788.379036                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106769.316940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199677                       # number of writebacks
system.l2.writebacks::total                    199677                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287438                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24882539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24940936000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24882539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24940936000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.274627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.368295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.274627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.368295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367974                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79343.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86788.857420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86769.793834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79343.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86788.857420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86769.793834                       # average overall mshr miss latency
system.l2.replacements                         288469                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       677805                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           677805                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       677805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       677805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2219                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2219                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2219                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4690                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4690                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144635                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176835                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19259889000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19259889000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        321470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            321470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.550082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108914.462635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108914.462635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15723189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15723189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.550082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88914.462635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88914.462635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73117000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73117000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.274627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.274627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99343.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99343.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.274627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.274627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79343.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79343.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        347116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            347116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11356980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11356980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       456987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        456987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.240425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.240425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103366.493433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103366.493433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9159350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9159350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.240416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.240416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83367.617210                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83367.617210                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.986078                       # Cycle average of tags in use
system.l2.tags.total_refs                     1555413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.243065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.653821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.710171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7865.622086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986815                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          575                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3416875                       # Number of tag accesses
system.l2.tags.data_accesses                  3416875                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005438934500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199677                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287438                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199677                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    892                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.481545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.087042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.543141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11475     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          168      1.44%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.056306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.022989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5731     48.97%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              212      1.81%     50.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5146     43.97%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              602      5.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18396032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12779328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166996070000                       # Total gap between requests
system.mem_ctrls.avgGap                     342826.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        47104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18291840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12776128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 282066.433639296505                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109534520.921803459525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76505537.972978055477                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          736                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286702                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199677                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20607500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10136221750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3969439132500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27999.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35354.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19879300.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        47104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18348928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18396032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12779328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12779328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          736                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286702                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       282066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109876373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110158440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       282066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       282066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76524700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76524700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76524700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       282066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109876373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186683140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286546                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199627                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11515                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4784091750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10156829250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16695.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35445.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145929                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102063                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.638530                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.133558                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   189.683752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183665     77.12%     77.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29695     12.47%     89.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5728      2.41%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1415      0.59%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9285      3.90%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          600      0.25%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          538      0.23%     96.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          641      0.27%     97.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6602      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18338944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12776128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.816587                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.505538                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856128840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455020500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1028152860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     523967940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13182184080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41059912380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29549741760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86655108360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.904920                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76390702250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5576220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85029197750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       844483500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       448830855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1017785580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518085000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13182184080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40818330990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29753178720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86582878725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.472398                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76923963000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5576220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84495937000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199677                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79287                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176835                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853840                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853840                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31175360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31175360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287438                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365110000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564683500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       877482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2425                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           321470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          321470                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       456987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7785                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2334347                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2342132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       326720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93200768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93527488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288469                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12779328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1069606                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1054521     98.59%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15069      1.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1069606                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166996120000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2921455000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8040999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2335375995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
