-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of GAT_compute_one_graph is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "GAT_compute_one_graph_GAT_compute_one_graph,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.317800,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=262,HLS_SYN_DSP=0,HLS_SYN_FF=34454,HLS_SYN_LUT=30611,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (35 downto 0) := "000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (35 downto 0) := "000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (35 downto 0) := "000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (35 downto 0) := "000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (35 downto 0) := "000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (35 downto 0) := "000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (35 downto 0) := "000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (35 downto 0) := "000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (35 downto 0) := "000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (35 downto 0) := "001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (35 downto 0) := "010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal node_feature_in : STD_LOGIC_VECTOR (63 downto 0);
    signal edge_list_in : STD_LOGIC_VECTOR (63 downto 0);
    signal graph_attr : STD_LOGIC_VECTOR (63 downto 0);
    signal num_heads_per_layer_in : STD_LOGIC_VECTOR (63 downto 0);
    signal num_features_per_layer_in : STD_LOGIC_VECTOR (63 downto 0);
    signal task_tb : STD_LOGIC_VECTOR (63 downto 0);
    signal graph_pred_linear_weight_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal graph_pred_linear_bias_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_scoring_fn_target_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_scoring_fn_source_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_linear_proj_weight_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_skip_proj_weight_fixed : STD_LOGIC_VECTOR (63 downto 0);
    signal scoring_fn_target_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal scoring_fn_target_V_ce0 : STD_LOGIC;
    signal scoring_fn_target_V_we0 : STD_LOGIC;
    signal scoring_fn_target_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal scoring_fn_source_V_ce0 : STD_LOGIC;
    signal scoring_fn_source_V_we0 : STD_LOGIC;
    signal scoring_fn_source_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_source_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal linear_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal linear_proj_weight_V_ce0 : STD_LOGIC;
    signal linear_proj_weight_V_we0 : STD_LOGIC;
    signal linear_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal linear_proj_weight_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal skip_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal skip_proj_weight_V_ce0 : STD_LOGIC;
    signal skip_proj_weight_V_we0 : STD_LOGIC;
    signal skip_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal skip_proj_weight_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal pred_linear_weight_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pred_linear_weight_V_ce0 : STD_LOGIC;
    signal pred_linear_weight_V_we0 : STD_LOGIC;
    signal pred_linear_weight_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal num_heads_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal num_heads_per_layer_ce0 : STD_LOGIC;
    signal num_heads_per_layer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_features_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal num_features_per_layer_ce0 : STD_LOGIC;
    signal num_features_per_layer_we0 : STD_LOGIC;
    signal num_features_per_layer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_nodes_features_skip_concat_bias_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_nodes_features_skip_concat_bias_V_ce0 : STD_LOGIC;
    signal out_nodes_features_skip_concat_bias_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal out_nodes_features_skip_concat_bias_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_nodes_features_skip_concat_bias_V_ce1 : STD_LOGIC;
    signal out_nodes_features_skip_concat_bias_V_we1 : STD_LOGIC;
    signal out_nodes_features_skip_concat_bias_V_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal edge_list_ce0 : STD_LOGIC;
    signal edge_list_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal edge_list_ce1 : STD_LOGIC;
    signal edge_list_we1 : STD_LOGIC;
    signal edge_list_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal connectivity_mask_ce0 : STD_LOGIC;
    signal connectivity_mask_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal connectivity_mask_ce1 : STD_LOGIC;
    signal connectivity_mask_we1 : STD_LOGIC;
    signal h_graph_V_ce0 : STD_LOGIC;
    signal h_graph_V_q0 : STD_LOGIC_VECTOR (27 downto 0);
    signal h_graph_V_ce1 : STD_LOGIC;
    signal h_graph_V_we1 : STD_LOGIC;
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_load_graph_fu_366_ap_ready : STD_LOGIC;
    signal grp_load_graph_fu_366_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_CONV_fu_390_ap_ready : STD_LOGIC;
    signal grp_CONV_fu_390_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal reg_469 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_502 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_507 : STD_LOGIC_VECTOR (31 downto 0);
    signal gat_net_skip_proj_weight_fixed_read_reg_573 : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_linear_proj_weight_fixed_read_reg_579 : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_scoring_fn_source_fixed_read_reg_585 : STD_LOGIC_VECTOR (63 downto 0);
    signal gat_net_scoring_fn_target_fixed_read_reg_591 : STD_LOGIC_VECTOR (63 downto 0);
    signal graph_pred_linear_weight_fixed_read_reg_597 : STD_LOGIC_VECTOR (63 downto 0);
    signal task_tb_read_reg_602 : STD_LOGIC_VECTOR (63 downto 0);
    signal num_features_per_layer_in_read_reg_607 : STD_LOGIC_VECTOR (63 downto 0);
    signal num_heads_per_layer_in_read_reg_612 : STD_LOGIC_VECTOR (63 downto 0);
    signal edge_list_in_read_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal node_feature_in_read_reg_622 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_addr_reg_627 : STD_LOGIC_VECTOR (63 downto 0);
    signal num_of_nodes_reg_633 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_of_edges_reg_641 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln350_fu_532_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln350_reg_646 : STD_LOGIC_VECTOR (30 downto 0);
    signal is_first_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln354_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln354_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal layer_2_reg_667 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln372_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_first_layer_fu_314_ap_start : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_ap_done : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_ap_idle : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_ap_ready : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_scoring_fn_target_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_weights_first_layer_fu_314_scoring_fn_target_V_ce0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_scoring_fn_target_V_we0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_scoring_fn_target_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_first_layer_fu_314_scoring_fn_source_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_weights_first_layer_fu_314_scoring_fn_source_V_ce0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_scoring_fn_source_V_we0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_scoring_fn_source_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_first_layer_fu_314_linear_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_weights_first_layer_fu_314_linear_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_linear_proj_weight_V_we0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_linear_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_first_layer_fu_314_skip_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_weights_first_layer_fu_314_skip_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_skip_proj_weight_V_we0 : STD_LOGIC;
    signal grp_load_weights_first_layer_fu_314_skip_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_one_layer_fu_332_ap_start : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_ap_done : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_ap_idle : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_ap_ready : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_scoring_fn_target_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_weights_one_layer_fu_332_scoring_fn_target_V_ce0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_scoring_fn_target_V_we0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_scoring_fn_target_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_one_layer_fu_332_scoring_fn_source_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_weights_one_layer_fu_332_scoring_fn_source_V_ce0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_scoring_fn_source_V_we0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_scoring_fn_source_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_one_layer_fu_332_linear_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_weights_one_layer_fu_332_linear_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_linear_proj_weight_V_we0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_linear_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_weights_one_layer_fu_332_skip_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_weights_one_layer_fu_332_skip_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_skip_proj_weight_V_we0 : STD_LOGIC;
    signal grp_load_weights_one_layer_fu_332_skip_proj_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_misc_weights_fu_351_ap_start : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_ap_done : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_ap_idle : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_ap_ready : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_misc_weights_fu_351_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_pred_linear_weight_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_misc_weights_fu_351_pred_linear_weight_V_ce0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_pred_linear_weight_V_we0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_pred_linear_weight_V_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_misc_weights_fu_351_num_heads_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_num_heads_per_layer_ce0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_num_heads_per_layer_we0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_num_heads_per_layer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_misc_weights_fu_351_num_features_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_misc_weights_fu_351_num_features_per_layer_ce0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_num_features_per_layer_we0 : STD_LOGIC;
    signal grp_load_misc_weights_fu_351_num_features_per_layer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_fu_366_ap_start : STD_LOGIC;
    signal grp_load_graph_fu_366_ap_idle : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_fu_366_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_graph_fu_366_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_ce1 : STD_LOGIC;
    signal grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_we1 : STD_LOGIC;
    signal grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_fu_366_edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_graph_fu_366_edge_list_ce1 : STD_LOGIC;
    signal grp_load_graph_fu_366_edge_list_we1 : STD_LOGIC;
    signal grp_load_graph_fu_366_edge_list_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_fu_380_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_fu_380_edge_list_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_fu_380_edge_list_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_fu_380_edge_list_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_fu_380_grp_fu_680_p_ce : STD_LOGIC;
    signal grp_CONV_fu_390_ap_start : STD_LOGIC;
    signal grp_CONV_fu_390_ap_idle : STD_LOGIC;
    signal grp_CONV_fu_390_num_in_features : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_CONV_fu_390_layer : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce0 : STD_LOGIC;
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce1 : STD_LOGIC;
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_we1 : STD_LOGIC;
    signal grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_CONV_fu_390_linear_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_CONV_fu_390_linear_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_CONV_fu_390_scoring_fn_source_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CONV_fu_390_scoring_fn_source_V_ce0 : STD_LOGIC;
    signal grp_CONV_fu_390_scoring_fn_target_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CONV_fu_390_scoring_fn_target_V_ce0 : STD_LOGIC;
    signal grp_CONV_fu_390_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CONV_fu_390_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_CONV_fu_390_skip_proj_weight_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_CONV_fu_390_skip_proj_weight_V_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_ap_start : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_ap_done : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_ap_idle : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_ap_ready : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_ce0 : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_h_graph_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_mean_pooling_fu_440_h_graph_V_ce1 : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_h_graph_V_we1 : STD_LOGIC;
    signal grp_global_mean_pooling_fu_440_h_graph_V_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_global_mean_pooling_fu_440_num_features_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_mean_pooling_fu_440_num_features_per_layer_ce0 : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_ap_start : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_ap_done : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_ap_idle : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_ap_ready : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_global_graph_prediction_fu_451_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_h_graph_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_global_graph_prediction_fu_451_h_graph_V_ce0 : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_pred_linear_weight_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_global_graph_prediction_fu_451_pred_linear_weight_V_ce0 : STD_LOGIC;
    signal grp_global_graph_prediction_fu_451_num_features_per_layer_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_global_graph_prediction_fu_451_num_features_per_layer_ce0 : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RLAST : STD_LOGIC;
    signal mem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal mem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal mem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weights_first_layer_fu_314_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_load_weights_one_layer_fu_332_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln357_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_load_misc_weights_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_load_graph_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_compute_connectivity_mask_fu_380_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_CONV_fu_390_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_global_mean_pooling_fu_440_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_global_graph_prediction_fu_451_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal sext_ln350_fu_522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_fu_210 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer_3_fu_556_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln_fu_512_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_490_ce : STD_LOGIC;
    signal grp_fu_496_ce : STD_LOGIC;
    signal grp_fu_567_ce : STD_LOGIC;
    signal grp_fu_680_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_680_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_block_state17_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_load_weights_first_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        gat_net_scoring_fn_target_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_scoring_fn_source_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_linear_proj_weight_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_skip_proj_weight_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        scoring_fn_target_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_target_V_ce0 : OUT STD_LOGIC;
        scoring_fn_target_V_we0 : OUT STD_LOGIC;
        scoring_fn_target_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        scoring_fn_source_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_source_V_ce0 : OUT STD_LOGIC;
        scoring_fn_source_V_we0 : OUT STD_LOGIC;
        scoring_fn_source_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        linear_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        linear_proj_weight_V_ce0 : OUT STD_LOGIC;
        linear_proj_weight_V_we0 : OUT STD_LOGIC;
        linear_proj_weight_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        skip_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        skip_proj_weight_V_ce0 : OUT STD_LOGIC;
        skip_proj_weight_V_we0 : OUT STD_LOGIC;
        skip_proj_weight_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_load_weights_one_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        gat_net_scoring_fn_target_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_scoring_fn_source_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_linear_proj_weight_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gat_net_skip_proj_weight_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        scoring_fn_target_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_target_V_ce0 : OUT STD_LOGIC;
        scoring_fn_target_V_we0 : OUT STD_LOGIC;
        scoring_fn_target_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        scoring_fn_source_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_source_V_ce0 : OUT STD_LOGIC;
        scoring_fn_source_V_we0 : OUT STD_LOGIC;
        scoring_fn_source_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        linear_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        linear_proj_weight_V_ce0 : OUT STD_LOGIC;
        linear_proj_weight_V_we0 : OUT STD_LOGIC;
        linear_proj_weight_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        skip_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        skip_proj_weight_V_ce0 : OUT STD_LOGIC;
        skip_proj_weight_V_we0 : OUT STD_LOGIC;
        skip_proj_weight_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_load_misc_weights IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        graph_pred_linear_weight_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        num_heads_per_layer_in : IN STD_LOGIC_VECTOR (63 downto 0);
        num_features_per_layer_in : IN STD_LOGIC_VECTOR (63 downto 0);
        pred_linear_weight_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pred_linear_weight_V_ce0 : OUT STD_LOGIC;
        pred_linear_weight_V_we0 : OUT STD_LOGIC;
        pred_linear_weight_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        num_heads_per_layer_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_heads_per_layer_ce0 : OUT STD_LOGIC;
        num_heads_per_layer_we0 : OUT STD_LOGIC;
        num_heads_per_layer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_features_per_layer_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_features_per_layer_ce0 : OUT STD_LOGIC;
        num_features_per_layer_we0 : OUT STD_LOGIC;
        num_features_per_layer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_load_graph IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        node_feature_in : IN STD_LOGIC_VECTOR (63 downto 0);
        edge_list_in : IN STD_LOGIC_VECTOR (63 downto 0);
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        num_of_edges : IN STD_LOGIC_VECTOR (30 downto 0);
        out_nodes_features_skip_concat_bias_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_nodes_features_skip_concat_bias_V_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_we1 : OUT STD_LOGIC;
        edge_list_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce0 : OUT STD_LOGIC;
        edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_680_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_680_p_ce : OUT STD_LOGIC );
    end component;


    component GAT_compute_one_graph_CONV IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        num_in_features : IN STD_LOGIC_VECTOR (31 downto 0);
        num_out_features : IN STD_LOGIC_VECTOR (31 downto 0);
        num_of_heads : IN STD_LOGIC_VECTOR (31 downto 0);
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        out_nodes_features_skip_concat_bias_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_nodes_features_skip_concat_bias_V_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_nodes_features_skip_concat_bias_V_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        linear_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        linear_proj_weight_V_ce0 : OUT STD_LOGIC;
        linear_proj_weight_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        scoring_fn_source_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_source_V_ce0 : OUT STD_LOGIC;
        scoring_fn_source_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        scoring_fn_target_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        scoring_fn_target_V_ce0 : OUT STD_LOGIC;
        scoring_fn_target_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        skip_proj_weight_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        skip_proj_weight_V_ce0 : OUT STD_LOGIC;
        skip_proj_weight_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_global_mean_pooling IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        out_nodes_features_skip_concat_bias_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_nodes_features_skip_concat_bias_V_ce0 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        h_graph_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        h_graph_V_ce1 : OUT STD_LOGIC;
        h_graph_V_we1 : OUT STD_LOGIC;
        h_graph_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        num_features_per_layer_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_features_per_layer_ce0 : OUT STD_LOGIC;
        num_features_per_layer_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_global_graph_prediction IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        task_r : IN STD_LOGIC_VECTOR (63 downto 0);
        h_graph_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        h_graph_V_ce0 : OUT STD_LOGIC;
        h_graph_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        pred_linear_weight_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pred_linear_weight_V_ce0 : OUT STD_LOGIC;
        pred_linear_weight_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
        num_features_per_layer_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_features_per_layer_ce0 : OUT STD_LOGIC;
        num_features_per_layer_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_32s_32s_32_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_32ns_32ns_64_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component GAT_compute_one_graph_scoring_fn_target_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (27 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_linear_proj_weight_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (27 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_pred_linear_weight_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (27 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_num_heads_per_layer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_CONV_nodes_features_proj_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_edge_list IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_connectivity_mask IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_h_graph_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (27 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        node_feature_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        edge_list_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        graph_attr : OUT STD_LOGIC_VECTOR (63 downto 0);
        num_heads_per_layer_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        num_features_per_layer_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        task_tb : OUT STD_LOGIC_VECTOR (63 downto 0);
        graph_pred_linear_weight_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        graph_pred_linear_bias_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        gat_net_scoring_fn_target_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        gat_net_scoring_fn_source_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        gat_net_linear_proj_weight_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        gat_net_skip_proj_weight_fixed : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component GAT_compute_one_graph_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    scoring_fn_target_V_U : component GAT_compute_one_graph_scoring_fn_target_V
    generic map (
        DataWidth => 28,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => scoring_fn_target_V_address0,
        ce0 => scoring_fn_target_V_ce0,
        we0 => scoring_fn_target_V_we0,
        d0 => scoring_fn_target_V_d0,
        q0 => scoring_fn_target_V_q0);

    scoring_fn_source_V_U : component GAT_compute_one_graph_scoring_fn_target_V
    generic map (
        DataWidth => 28,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => scoring_fn_source_V_address0,
        ce0 => scoring_fn_source_V_ce0,
        we0 => scoring_fn_source_V_we0,
        d0 => scoring_fn_source_V_d0,
        q0 => scoring_fn_source_V_q0);

    linear_proj_weight_V_U : component GAT_compute_one_graph_linear_proj_weight_V
    generic map (
        DataWidth => 28,
        AddressRange => 20480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => linear_proj_weight_V_address0,
        ce0 => linear_proj_weight_V_ce0,
        we0 => linear_proj_weight_V_we0,
        d0 => linear_proj_weight_V_d0,
        q0 => linear_proj_weight_V_q0);

    skip_proj_weight_V_U : component GAT_compute_one_graph_linear_proj_weight_V
    generic map (
        DataWidth => 28,
        AddressRange => 20480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => skip_proj_weight_V_address0,
        ce0 => skip_proj_weight_V_ce0,
        we0 => skip_proj_weight_V_we0,
        d0 => skip_proj_weight_V_d0,
        q0 => skip_proj_weight_V_q0);

    pred_linear_weight_V_U : component GAT_compute_one_graph_pred_linear_weight_V
    generic map (
        DataWidth => 28,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pred_linear_weight_V_address0,
        ce0 => pred_linear_weight_V_ce0,
        we0 => pred_linear_weight_V_we0,
        d0 => grp_load_misc_weights_fu_351_pred_linear_weight_V_d0,
        q0 => pred_linear_weight_V_q0);

    num_heads_per_layer_U : component GAT_compute_one_graph_num_heads_per_layer
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => num_heads_per_layer_address0,
        ce0 => num_heads_per_layer_ce0,
        we0 => grp_load_misc_weights_fu_351_num_heads_per_layer_we0,
        d0 => grp_load_misc_weights_fu_351_num_heads_per_layer_d0,
        q0 => num_heads_per_layer_q0);

    num_features_per_layer_U : component GAT_compute_one_graph_num_heads_per_layer
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => num_features_per_layer_address0,
        ce0 => num_features_per_layer_ce0,
        we0 => num_features_per_layer_we0,
        d0 => grp_load_misc_weights_fu_351_num_features_per_layer_d0,
        q0 => num_features_per_layer_q0);

    out_nodes_features_skip_concat_bias_V_U : component GAT_compute_one_graph_CONV_nodes_features_proj_V
    generic map (
        DataWidth => 28,
        AddressRange => 6400,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_nodes_features_skip_concat_bias_V_address0,
        ce0 => out_nodes_features_skip_concat_bias_V_ce0,
        q0 => out_nodes_features_skip_concat_bias_V_q0,
        address1 => out_nodes_features_skip_concat_bias_V_address1,
        ce1 => out_nodes_features_skip_concat_bias_V_ce1,
        we1 => out_nodes_features_skip_concat_bias_V_we1,
        d1 => out_nodes_features_skip_concat_bias_V_d1);

    edge_list_U : component GAT_compute_one_graph_edge_list
    generic map (
        DataWidth => 32,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_compute_connectivity_mask_fu_380_edge_list_address0,
        ce0 => edge_list_ce0,
        q0 => edge_list_q0,
        address1 => edge_list_address1,
        ce1 => edge_list_ce1,
        we1 => edge_list_we1,
        d1 => grp_load_graph_fu_366_edge_list_d1,
        q1 => edge_list_q1);

    connectivity_mask_U : component GAT_compute_one_graph_connectivity_mask
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => connectivity_mask_address0,
        ce0 => connectivity_mask_ce0,
        q0 => connectivity_mask_q0,
        address1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_address1,
        ce1 => connectivity_mask_ce1,
        we1 => connectivity_mask_we1,
        d1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_d1);

    h_graph_V_U : component GAT_compute_one_graph_h_graph_V
    generic map (
        DataWidth => 28,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_global_graph_prediction_fu_451_h_graph_V_address0,
        ce0 => h_graph_V_ce0,
        q0 => h_graph_V_q0,
        address1 => grp_global_mean_pooling_fu_440_h_graph_V_address1,
        ce1 => h_graph_V_ce1,
        we1 => h_graph_V_we1,
        d1 => grp_global_mean_pooling_fu_440_h_graph_V_d1);

    grp_load_weights_first_layer_fu_314 : component GAT_compute_one_graph_load_weights_first_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_weights_first_layer_fu_314_ap_start,
        ap_done => grp_load_weights_first_layer_fu_314_ap_done,
        ap_idle => grp_load_weights_first_layer_fu_314_ap_idle,
        ap_ready => grp_load_weights_first_layer_fu_314_ap_ready,
        m_axi_mem_AWVALID => grp_load_weights_first_layer_fu_314_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_weights_first_layer_fu_314_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_weights_first_layer_fu_314_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_weights_first_layer_fu_314_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_weights_first_layer_fu_314_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_weights_first_layer_fu_314_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_weights_first_layer_fu_314_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_weights_first_layer_fu_314_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_weights_first_layer_fu_314_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_weights_first_layer_fu_314_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_weights_first_layer_fu_314_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_weights_first_layer_fu_314_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_weights_first_layer_fu_314_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_weights_first_layer_fu_314_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_weights_first_layer_fu_314_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_weights_first_layer_fu_314_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_weights_first_layer_fu_314_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_weights_first_layer_fu_314_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_weights_first_layer_fu_314_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_weights_first_layer_fu_314_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_weights_first_layer_fu_314_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_weights_first_layer_fu_314_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_weights_first_layer_fu_314_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_weights_first_layer_fu_314_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_weights_first_layer_fu_314_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_weights_first_layer_fu_314_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_weights_first_layer_fu_314_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_weights_first_layer_fu_314_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_weights_first_layer_fu_314_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_weights_first_layer_fu_314_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_load_weights_first_layer_fu_314_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => mem_RLAST,
        m_axi_mem_RID => mem_RID,
        m_axi_mem_RUSER => mem_RUSER,
        m_axi_mem_RRESP => mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_weights_first_layer_fu_314_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        gat_net_scoring_fn_target_fixed => gat_net_scoring_fn_target_fixed_read_reg_591,
        gat_net_scoring_fn_source_fixed => gat_net_scoring_fn_source_fixed_read_reg_585,
        gat_net_linear_proj_weight_fixed => gat_net_linear_proj_weight_fixed_read_reg_579,
        gat_net_skip_proj_weight_fixed => gat_net_skip_proj_weight_fixed_read_reg_573,
        scoring_fn_target_V_address0 => grp_load_weights_first_layer_fu_314_scoring_fn_target_V_address0,
        scoring_fn_target_V_ce0 => grp_load_weights_first_layer_fu_314_scoring_fn_target_V_ce0,
        scoring_fn_target_V_we0 => grp_load_weights_first_layer_fu_314_scoring_fn_target_V_we0,
        scoring_fn_target_V_d0 => grp_load_weights_first_layer_fu_314_scoring_fn_target_V_d0,
        scoring_fn_source_V_address0 => grp_load_weights_first_layer_fu_314_scoring_fn_source_V_address0,
        scoring_fn_source_V_ce0 => grp_load_weights_first_layer_fu_314_scoring_fn_source_V_ce0,
        scoring_fn_source_V_we0 => grp_load_weights_first_layer_fu_314_scoring_fn_source_V_we0,
        scoring_fn_source_V_d0 => grp_load_weights_first_layer_fu_314_scoring_fn_source_V_d0,
        linear_proj_weight_V_address0 => grp_load_weights_first_layer_fu_314_linear_proj_weight_V_address0,
        linear_proj_weight_V_ce0 => grp_load_weights_first_layer_fu_314_linear_proj_weight_V_ce0,
        linear_proj_weight_V_we0 => grp_load_weights_first_layer_fu_314_linear_proj_weight_V_we0,
        linear_proj_weight_V_d0 => grp_load_weights_first_layer_fu_314_linear_proj_weight_V_d0,
        skip_proj_weight_V_address0 => grp_load_weights_first_layer_fu_314_skip_proj_weight_V_address0,
        skip_proj_weight_V_ce0 => grp_load_weights_first_layer_fu_314_skip_proj_weight_V_ce0,
        skip_proj_weight_V_we0 => grp_load_weights_first_layer_fu_314_skip_proj_weight_V_we0,
        skip_proj_weight_V_d0 => grp_load_weights_first_layer_fu_314_skip_proj_weight_V_d0);

    grp_load_weights_one_layer_fu_332 : component GAT_compute_one_graph_load_weights_one_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_weights_one_layer_fu_332_ap_start,
        ap_done => grp_load_weights_one_layer_fu_332_ap_done,
        ap_idle => grp_load_weights_one_layer_fu_332_ap_idle,
        ap_ready => grp_load_weights_one_layer_fu_332_ap_ready,
        layer => layer_2_reg_667,
        m_axi_mem_AWVALID => grp_load_weights_one_layer_fu_332_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_weights_one_layer_fu_332_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_weights_one_layer_fu_332_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_weights_one_layer_fu_332_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_weights_one_layer_fu_332_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_weights_one_layer_fu_332_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_weights_one_layer_fu_332_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_weights_one_layer_fu_332_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_weights_one_layer_fu_332_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_weights_one_layer_fu_332_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_weights_one_layer_fu_332_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_weights_one_layer_fu_332_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_weights_one_layer_fu_332_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_weights_one_layer_fu_332_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_weights_one_layer_fu_332_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_weights_one_layer_fu_332_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_weights_one_layer_fu_332_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_weights_one_layer_fu_332_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_weights_one_layer_fu_332_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_weights_one_layer_fu_332_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_weights_one_layer_fu_332_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_weights_one_layer_fu_332_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_weights_one_layer_fu_332_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_weights_one_layer_fu_332_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_weights_one_layer_fu_332_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_weights_one_layer_fu_332_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_weights_one_layer_fu_332_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_weights_one_layer_fu_332_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_weights_one_layer_fu_332_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_weights_one_layer_fu_332_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_load_weights_one_layer_fu_332_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => mem_RLAST,
        m_axi_mem_RID => mem_RID,
        m_axi_mem_RUSER => mem_RUSER,
        m_axi_mem_RRESP => mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_weights_one_layer_fu_332_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        gat_net_scoring_fn_target_fixed => gat_net_scoring_fn_target_fixed_read_reg_591,
        gat_net_scoring_fn_source_fixed => gat_net_scoring_fn_source_fixed_read_reg_585,
        gat_net_linear_proj_weight_fixed => gat_net_linear_proj_weight_fixed_read_reg_579,
        gat_net_skip_proj_weight_fixed => gat_net_skip_proj_weight_fixed_read_reg_573,
        scoring_fn_target_V_address0 => grp_load_weights_one_layer_fu_332_scoring_fn_target_V_address0,
        scoring_fn_target_V_ce0 => grp_load_weights_one_layer_fu_332_scoring_fn_target_V_ce0,
        scoring_fn_target_V_we0 => grp_load_weights_one_layer_fu_332_scoring_fn_target_V_we0,
        scoring_fn_target_V_d0 => grp_load_weights_one_layer_fu_332_scoring_fn_target_V_d0,
        scoring_fn_source_V_address0 => grp_load_weights_one_layer_fu_332_scoring_fn_source_V_address0,
        scoring_fn_source_V_ce0 => grp_load_weights_one_layer_fu_332_scoring_fn_source_V_ce0,
        scoring_fn_source_V_we0 => grp_load_weights_one_layer_fu_332_scoring_fn_source_V_we0,
        scoring_fn_source_V_d0 => grp_load_weights_one_layer_fu_332_scoring_fn_source_V_d0,
        linear_proj_weight_V_address0 => grp_load_weights_one_layer_fu_332_linear_proj_weight_V_address0,
        linear_proj_weight_V_ce0 => grp_load_weights_one_layer_fu_332_linear_proj_weight_V_ce0,
        linear_proj_weight_V_we0 => grp_load_weights_one_layer_fu_332_linear_proj_weight_V_we0,
        linear_proj_weight_V_d0 => grp_load_weights_one_layer_fu_332_linear_proj_weight_V_d0,
        skip_proj_weight_V_address0 => grp_load_weights_one_layer_fu_332_skip_proj_weight_V_address0,
        skip_proj_weight_V_ce0 => grp_load_weights_one_layer_fu_332_skip_proj_weight_V_ce0,
        skip_proj_weight_V_we0 => grp_load_weights_one_layer_fu_332_skip_proj_weight_V_we0,
        skip_proj_weight_V_d0 => grp_load_weights_one_layer_fu_332_skip_proj_weight_V_d0);

    grp_load_misc_weights_fu_351 : component GAT_compute_one_graph_load_misc_weights
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_misc_weights_fu_351_ap_start,
        ap_done => grp_load_misc_weights_fu_351_ap_done,
        ap_idle => grp_load_misc_weights_fu_351_ap_idle,
        ap_ready => grp_load_misc_weights_fu_351_ap_ready,
        m_axi_mem_AWVALID => grp_load_misc_weights_fu_351_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_misc_weights_fu_351_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_misc_weights_fu_351_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_misc_weights_fu_351_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_misc_weights_fu_351_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_misc_weights_fu_351_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_misc_weights_fu_351_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_misc_weights_fu_351_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_misc_weights_fu_351_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_misc_weights_fu_351_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_misc_weights_fu_351_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_misc_weights_fu_351_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_misc_weights_fu_351_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_misc_weights_fu_351_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_misc_weights_fu_351_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_misc_weights_fu_351_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_misc_weights_fu_351_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_misc_weights_fu_351_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_misc_weights_fu_351_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_misc_weights_fu_351_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_misc_weights_fu_351_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_misc_weights_fu_351_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_misc_weights_fu_351_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_misc_weights_fu_351_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_misc_weights_fu_351_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_misc_weights_fu_351_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_misc_weights_fu_351_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_misc_weights_fu_351_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_misc_weights_fu_351_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_misc_weights_fu_351_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_load_misc_weights_fu_351_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => mem_RLAST,
        m_axi_mem_RID => mem_RID,
        m_axi_mem_RUSER => mem_RUSER,
        m_axi_mem_RRESP => mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_misc_weights_fu_351_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        graph_pred_linear_weight_fixed => graph_pred_linear_weight_fixed_read_reg_597,
        num_heads_per_layer_in => num_heads_per_layer_in_read_reg_612,
        num_features_per_layer_in => num_features_per_layer_in_read_reg_607,
        pred_linear_weight_V_address0 => grp_load_misc_weights_fu_351_pred_linear_weight_V_address0,
        pred_linear_weight_V_ce0 => grp_load_misc_weights_fu_351_pred_linear_weight_V_ce0,
        pred_linear_weight_V_we0 => grp_load_misc_weights_fu_351_pred_linear_weight_V_we0,
        pred_linear_weight_V_d0 => grp_load_misc_weights_fu_351_pred_linear_weight_V_d0,
        num_heads_per_layer_address0 => grp_load_misc_weights_fu_351_num_heads_per_layer_address0,
        num_heads_per_layer_ce0 => grp_load_misc_weights_fu_351_num_heads_per_layer_ce0,
        num_heads_per_layer_we0 => grp_load_misc_weights_fu_351_num_heads_per_layer_we0,
        num_heads_per_layer_d0 => grp_load_misc_weights_fu_351_num_heads_per_layer_d0,
        num_features_per_layer_address0 => grp_load_misc_weights_fu_351_num_features_per_layer_address0,
        num_features_per_layer_ce0 => grp_load_misc_weights_fu_351_num_features_per_layer_ce0,
        num_features_per_layer_we0 => grp_load_misc_weights_fu_351_num_features_per_layer_we0,
        num_features_per_layer_d0 => grp_load_misc_weights_fu_351_num_features_per_layer_d0);

    grp_load_graph_fu_366 : component GAT_compute_one_graph_load_graph
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_graph_fu_366_ap_start,
        ap_done => grp_load_graph_fu_366_ap_done,
        ap_idle => grp_load_graph_fu_366_ap_idle,
        ap_ready => grp_load_graph_fu_366_ap_ready,
        m_axi_mem_AWVALID => grp_load_graph_fu_366_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_graph_fu_366_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_graph_fu_366_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_graph_fu_366_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_graph_fu_366_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_graph_fu_366_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_graph_fu_366_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_graph_fu_366_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_graph_fu_366_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_graph_fu_366_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_graph_fu_366_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_graph_fu_366_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_graph_fu_366_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_graph_fu_366_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_graph_fu_366_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_graph_fu_366_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_graph_fu_366_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_graph_fu_366_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_graph_fu_366_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_graph_fu_366_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_graph_fu_366_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_graph_fu_366_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_graph_fu_366_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_graph_fu_366_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_graph_fu_366_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_graph_fu_366_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_graph_fu_366_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_graph_fu_366_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_graph_fu_366_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_graph_fu_366_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_load_graph_fu_366_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => mem_RLAST,
        m_axi_mem_RID => mem_RID,
        m_axi_mem_RUSER => mem_RUSER,
        m_axi_mem_RRESP => mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_graph_fu_366_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        node_feature_in => node_feature_in_read_reg_622,
        edge_list_in => edge_list_in_read_reg_617,
        num_of_nodes => num_of_nodes_reg_633,
        num_of_edges => trunc_ln350_reg_646,
        out_nodes_features_skip_concat_bias_V_address1 => grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_address1,
        out_nodes_features_skip_concat_bias_V_ce1 => grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_ce1,
        out_nodes_features_skip_concat_bias_V_we1 => grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_we1,
        out_nodes_features_skip_concat_bias_V_d1 => grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_d1,
        edge_list_address1 => grp_load_graph_fu_366_edge_list_address1,
        edge_list_ce1 => grp_load_graph_fu_366_edge_list_ce1,
        edge_list_we1 => grp_load_graph_fu_366_edge_list_we1,
        edge_list_d1 => grp_load_graph_fu_366_edge_list_d1);

    grp_compute_connectivity_mask_fu_380 : component GAT_compute_one_graph_compute_connectivity_mask
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_connectivity_mask_fu_380_ap_start,
        ap_done => grp_compute_connectivity_mask_fu_380_ap_done,
        ap_idle => grp_compute_connectivity_mask_fu_380_ap_idle,
        ap_ready => grp_compute_connectivity_mask_fu_380_ap_ready,
        num_of_nodes => num_of_nodes_reg_633,
        num_of_edges => num_of_edges_reg_641,
        connectivity_mask_address0 => grp_compute_connectivity_mask_fu_380_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_fu_380_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_fu_380_connectivity_mask_d1,
        edge_list_address0 => grp_compute_connectivity_mask_fu_380_edge_list_address0,
        edge_list_ce0 => grp_compute_connectivity_mask_fu_380_edge_list_ce0,
        edge_list_q0 => edge_list_q0,
        edge_list_address1 => grp_compute_connectivity_mask_fu_380_edge_list_address1,
        edge_list_ce1 => grp_compute_connectivity_mask_fu_380_edge_list_ce1,
        edge_list_q1 => edge_list_q1,
        grp_fu_680_p_din0 => grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din0,
        grp_fu_680_p_din1 => grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din1,
        grp_fu_680_p_dout0 => grp_fu_680_p2,
        grp_fu_680_p_ce => grp_compute_connectivity_mask_fu_380_grp_fu_680_p_ce);

    grp_CONV_fu_390 : component GAT_compute_one_graph_CONV
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_CONV_fu_390_ap_start,
        ap_done => grp_CONV_fu_390_ap_done,
        ap_idle => grp_CONV_fu_390_ap_idle,
        ap_ready => grp_CONV_fu_390_ap_ready,
        num_of_nodes => num_of_nodes_reg_633,
        num_in_features => grp_CONV_fu_390_num_in_features,
        num_out_features => reg_464,
        num_of_heads => reg_469,
        layer => grp_CONV_fu_390_layer,
        out_nodes_features_skip_concat_bias_V_address0 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address0,
        out_nodes_features_skip_concat_bias_V_ce0 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce0,
        out_nodes_features_skip_concat_bias_V_q0 => out_nodes_features_skip_concat_bias_V_q0,
        out_nodes_features_skip_concat_bias_V_address1 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address1,
        out_nodes_features_skip_concat_bias_V_ce1 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce1,
        out_nodes_features_skip_concat_bias_V_we1 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_we1,
        out_nodes_features_skip_concat_bias_V_d1 => grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_d1,
        linear_proj_weight_V_address0 => grp_CONV_fu_390_linear_proj_weight_V_address0,
        linear_proj_weight_V_ce0 => grp_CONV_fu_390_linear_proj_weight_V_ce0,
        linear_proj_weight_V_q0 => linear_proj_weight_V_q0,
        scoring_fn_source_V_address0 => grp_CONV_fu_390_scoring_fn_source_V_address0,
        scoring_fn_source_V_ce0 => grp_CONV_fu_390_scoring_fn_source_V_ce0,
        scoring_fn_source_V_q0 => scoring_fn_source_V_q0,
        scoring_fn_target_V_address0 => grp_CONV_fu_390_scoring_fn_target_V_address0,
        scoring_fn_target_V_ce0 => grp_CONV_fu_390_scoring_fn_target_V_ce0,
        scoring_fn_target_V_q0 => scoring_fn_target_V_q0,
        connectivity_mask_address0 => grp_CONV_fu_390_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_CONV_fu_390_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        skip_proj_weight_V_address0 => grp_CONV_fu_390_skip_proj_weight_V_address0,
        skip_proj_weight_V_ce0 => grp_CONV_fu_390_skip_proj_weight_V_ce0,
        skip_proj_weight_V_q0 => skip_proj_weight_V_q0);

    grp_global_mean_pooling_fu_440 : component GAT_compute_one_graph_global_mean_pooling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_global_mean_pooling_fu_440_ap_start,
        ap_done => grp_global_mean_pooling_fu_440_ap_done,
        ap_idle => grp_global_mean_pooling_fu_440_ap_idle,
        ap_ready => grp_global_mean_pooling_fu_440_ap_ready,
        num_of_nodes => num_of_nodes_reg_633,
        out_nodes_features_skip_concat_bias_V_address0 => grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_address0,
        out_nodes_features_skip_concat_bias_V_ce0 => grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_ce0,
        out_nodes_features_skip_concat_bias_V_q0 => out_nodes_features_skip_concat_bias_V_q0,
        h_graph_V_address1 => grp_global_mean_pooling_fu_440_h_graph_V_address1,
        h_graph_V_ce1 => grp_global_mean_pooling_fu_440_h_graph_V_ce1,
        h_graph_V_we1 => grp_global_mean_pooling_fu_440_h_graph_V_we1,
        h_graph_V_d1 => grp_global_mean_pooling_fu_440_h_graph_V_d1,
        num_features_per_layer_address0 => grp_global_mean_pooling_fu_440_num_features_per_layer_address0,
        num_features_per_layer_ce0 => grp_global_mean_pooling_fu_440_num_features_per_layer_ce0,
        num_features_per_layer_q0 => num_features_per_layer_q0);

    grp_global_graph_prediction_fu_451 : component GAT_compute_one_graph_global_graph_prediction
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_global_graph_prediction_fu_451_ap_start,
        ap_done => grp_global_graph_prediction_fu_451_ap_done,
        ap_idle => grp_global_graph_prediction_fu_451_ap_idle,
        ap_ready => grp_global_graph_prediction_fu_451_ap_ready,
        m_axi_mem_AWVALID => grp_global_graph_prediction_fu_451_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_global_graph_prediction_fu_451_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_global_graph_prediction_fu_451_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_global_graph_prediction_fu_451_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_global_graph_prediction_fu_451_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_global_graph_prediction_fu_451_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_global_graph_prediction_fu_451_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_global_graph_prediction_fu_451_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_global_graph_prediction_fu_451_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_global_graph_prediction_fu_451_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_global_graph_prediction_fu_451_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_global_graph_prediction_fu_451_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_global_graph_prediction_fu_451_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_global_graph_prediction_fu_451_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_global_graph_prediction_fu_451_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_global_graph_prediction_fu_451_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_global_graph_prediction_fu_451_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_global_graph_prediction_fu_451_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_global_graph_prediction_fu_451_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_global_graph_prediction_fu_451_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_global_graph_prediction_fu_451_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_global_graph_prediction_fu_451_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_global_graph_prediction_fu_451_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_global_graph_prediction_fu_451_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_global_graph_prediction_fu_451_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_global_graph_prediction_fu_451_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_global_graph_prediction_fu_451_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_global_graph_prediction_fu_451_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_global_graph_prediction_fu_451_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_global_graph_prediction_fu_451_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_global_graph_prediction_fu_451_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_global_graph_prediction_fu_451_m_axi_mem_BREADY,
        m_axi_mem_BRESP => mem_BRESP,
        m_axi_mem_BID => mem_BID,
        m_axi_mem_BUSER => mem_BUSER,
        task_r => task_tb_read_reg_602,
        h_graph_V_address0 => grp_global_graph_prediction_fu_451_h_graph_V_address0,
        h_graph_V_ce0 => grp_global_graph_prediction_fu_451_h_graph_V_ce0,
        h_graph_V_q0 => h_graph_V_q0,
        pred_linear_weight_V_address0 => grp_global_graph_prediction_fu_451_pred_linear_weight_V_address0,
        pred_linear_weight_V_ce0 => grp_global_graph_prediction_fu_451_pred_linear_weight_V_ce0,
        pred_linear_weight_V_q0 => pred_linear_weight_V_q0,
        num_features_per_layer_address0 => grp_global_graph_prediction_fu_451_num_features_per_layer_address0,
        num_features_per_layer_ce0 => grp_global_graph_prediction_fu_451_num_features_per_layer_ce0,
        num_features_per_layer_q0 => num_features_per_layer_q0);

    control_s_axi_U : component GAT_compute_one_graph_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        node_feature_in => node_feature_in,
        edge_list_in => edge_list_in,
        graph_attr => graph_attr,
        num_heads_per_layer_in => num_heads_per_layer_in,
        num_features_per_layer_in => num_features_per_layer_in,
        task_tb => task_tb,
        graph_pred_linear_weight_fixed => graph_pred_linear_weight_fixed,
        graph_pred_linear_bias_fixed => graph_pred_linear_bias_fixed,
        gat_net_scoring_fn_target_fixed => gat_net_scoring_fn_target_fixed,
        gat_net_scoring_fn_source_fixed => gat_net_scoring_fn_source_fixed,
        gat_net_linear_proj_weight_fixed => gat_net_linear_proj_weight_fixed,
        gat_net_skip_proj_weight_fixed => gat_net_skip_proj_weight_fixed,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component GAT_compute_one_graph_mem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARID => mem_ARID,
        I_ARLEN => mem_ARLEN,
        I_ARSIZE => mem_ARSIZE,
        I_ARLOCK => mem_ARLOCK,
        I_ARCACHE => mem_ARCACHE,
        I_ARQOS => mem_ARQOS,
        I_ARPROT => mem_ARPROT,
        I_ARUSER => mem_ARUSER,
        I_ARBURST => mem_ARBURST,
        I_ARREGION => mem_ARREGION,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RID => mem_RID,
        I_RUSER => mem_RUSER,
        I_RRESP => mem_RRESP,
        I_RLAST => mem_RLAST,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => grp_global_graph_prediction_fu_451_m_axi_mem_AWADDR,
        I_AWID => grp_global_graph_prediction_fu_451_m_axi_mem_AWID,
        I_AWLEN => grp_global_graph_prediction_fu_451_m_axi_mem_AWLEN,
        I_AWSIZE => grp_global_graph_prediction_fu_451_m_axi_mem_AWSIZE,
        I_AWLOCK => grp_global_graph_prediction_fu_451_m_axi_mem_AWLOCK,
        I_AWCACHE => grp_global_graph_prediction_fu_451_m_axi_mem_AWCACHE,
        I_AWQOS => grp_global_graph_prediction_fu_451_m_axi_mem_AWQOS,
        I_AWPROT => grp_global_graph_prediction_fu_451_m_axi_mem_AWPROT,
        I_AWUSER => grp_global_graph_prediction_fu_451_m_axi_mem_AWUSER,
        I_AWBURST => grp_global_graph_prediction_fu_451_m_axi_mem_AWBURST,
        I_AWREGION => grp_global_graph_prediction_fu_451_m_axi_mem_AWREGION,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_global_graph_prediction_fu_451_m_axi_mem_WDATA,
        I_WID => grp_global_graph_prediction_fu_451_m_axi_mem_WID,
        I_WUSER => grp_global_graph_prediction_fu_451_m_axi_mem_WUSER,
        I_WLAST => grp_global_graph_prediction_fu_451_m_axi_mem_WLAST,
        I_WSTRB => grp_global_graph_prediction_fu_451_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY,
        I_BRESP => mem_BRESP,
        I_BID => mem_BID,
        I_BUSER => mem_BUSER);

    mul_32s_32s_32_3_1_U278 : component GAT_compute_one_graph_mul_32s_32s_32_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_478,
        din1 => reg_474,
        ce => grp_fu_490_ce,
        dout => grp_fu_490_p2);

    mul_32s_32s_32_3_1_U279 : component GAT_compute_one_graph_mul_32s_32s_32_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_486,
        din1 => reg_482,
        ce => grp_fu_496_ce,
        dout => grp_fu_496_p2);

    mul_32s_32s_32_3_1_U280 : component GAT_compute_one_graph_mul_32s_32s_32_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_469,
        din1 => reg_464,
        ce => grp_fu_567_ce,
        dout => grp_fu_567_p2);

    mul_32ns_32ns_64_3_1_U281 : component GAT_compute_one_graph_mul_32ns_32ns_64_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din0,
        din1 => grp_compute_connectivity_mask_fu_380_grp_fu_680_p_din1,
        ce => grp_fu_680_ce,
        dout => grp_fu_680_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_CONV_fu_390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_CONV_fu_390_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    grp_CONV_fu_390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CONV_fu_390_ap_ready = ap_const_logic_1)) then 
                    grp_CONV_fu_390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_fu_380_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_connectivity_mask_fu_380_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_compute_connectivity_mask_fu_380_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_fu_380_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_fu_380_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_global_graph_prediction_fu_451_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_global_graph_prediction_fu_451_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_global_graph_prediction_fu_451_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_global_graph_prediction_fu_451_ap_ready = ap_const_logic_1)) then 
                    grp_global_graph_prediction_fu_451_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_global_mean_pooling_fu_440_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_global_mean_pooling_fu_440_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_global_mean_pooling_fu_440_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_global_mean_pooling_fu_440_ap_ready = ap_const_logic_1)) then 
                    grp_global_mean_pooling_fu_440_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_graph_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_graph_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_load_graph_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_misc_weights_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_misc_weights_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_load_misc_weights_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_misc_weights_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_load_misc_weights_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_weights_first_layer_fu_314_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_weights_first_layer_fu_314_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_load_weights_first_layer_fu_314_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_weights_first_layer_fu_314_ap_ready = ap_const_logic_1)) then 
                    grp_load_weights_first_layer_fu_314_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_weights_one_layer_fu_332_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_weights_one_layer_fu_332_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_load_weights_one_layer_fu_332_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_weights_one_layer_fu_332_ap_ready = ap_const_logic_1)) then 
                    grp_load_weights_one_layer_fu_332_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    layer_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                layer_fu_210 <= ap_const_lv3_1;
            elsif (((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                layer_fu_210 <= layer_3_fu_556_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                edge_list_in_read_reg_617 <= edge_list_in;
                gat_net_linear_proj_weight_fixed_read_reg_579 <= gat_net_linear_proj_weight_fixed;
                gat_net_scoring_fn_source_fixed_read_reg_585 <= gat_net_scoring_fn_source_fixed;
                gat_net_scoring_fn_target_fixed_read_reg_591 <= gat_net_scoring_fn_target_fixed;
                gat_net_skip_proj_weight_fixed_read_reg_573 <= gat_net_skip_proj_weight_fixed;
                graph_pred_linear_weight_fixed_read_reg_597 <= graph_pred_linear_weight_fixed;
                mem_addr_reg_627 <= sext_ln350_fu_522_p1;
                node_feature_in_read_reg_622 <= node_feature_in;
                num_features_per_layer_in_read_reg_607 <= num_features_per_layer_in;
                num_heads_per_layer_in_read_reg_612 <= num_heads_per_layer_in;
                task_tb_read_reg_602 <= task_tb;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                icmp_ln354_reg_656 <= icmp_ln354_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                is_first_reg_651 <= mem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                layer_2_reg_667 <= layer_fu_210;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                mul_ln372_reg_675 <= grp_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                num_of_edges_reg_641 <= mem_RDATA;
                trunc_ln350_reg_646 <= trunc_ln350_fu_532_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                num_of_nodes_reg_633 <= mem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((grp_load_graph_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then
                reg_464 <= num_features_per_layer_q0;
                reg_469 <= num_heads_per_layer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then
                reg_474 <= num_features_per_layer_q0;
                reg_478 <= num_heads_per_layer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                reg_482 <= num_features_per_layer_q0;
                reg_486 <= num_heads_per_layer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24))) then
                reg_502 <= grp_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26))) then
                reg_507 <= grp_fu_496_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_load_graph_fu_366_ap_done, ap_CS_fsm_state24, grp_CONV_fu_390_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state21, icmp_ln354_fu_536_p2, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_ap_done, grp_load_weights_one_layer_fu_332_ap_done, grp_compute_connectivity_mask_fu_380_ap_done, grp_global_mean_pooling_fu_440_ap_done, grp_global_graph_prediction_fu_451_ap_done, mem_ARREADY, mem_RVALID, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_block_state17_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln354_fu_536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((grp_load_weights_first_layer_fu_314_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln357_fu_550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((grp_load_weights_one_layer_fu_332_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_load_graph_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_compute_connectivity_mask_fu_380_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_global_mean_pooling_fu_440_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_global_graph_prediction_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(mem_RVALID)
    begin
        if ((mem_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(mem_RVALID)
    begin
        if ((mem_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_load_weights_first_layer_fu_314_ap_done)
    begin
        if ((grp_load_weights_first_layer_fu_314_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_load_weights_one_layer_fu_332_ap_done)
    begin
        if ((grp_load_weights_one_layer_fu_332_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state17_on_subcall_done)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_load_graph_fu_366_ap_done)
    begin
        if ((grp_load_graph_fu_366_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_compute_connectivity_mask_fu_380_ap_done)
    begin
        if ((grp_compute_connectivity_mask_fu_380_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_CONV_fu_390_ap_done)
    begin
        if ((grp_CONV_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_CONV_fu_390_ap_done)
    begin
        if ((grp_CONV_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_CONV_fu_390_ap_done)
    begin
        if ((grp_CONV_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_CONV_fu_390_ap_done)
    begin
        if ((grp_CONV_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_CONV_fu_390_ap_done)
    begin
        if ((grp_CONV_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_global_mean_pooling_fu_440_ap_done)
    begin
        if ((grp_global_mean_pooling_fu_440_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_global_graph_prediction_fu_451_ap_done)
    begin
        if ((grp_global_graph_prediction_fu_451_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(mem_RVALID)
    begin
        if ((mem_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state17_on_subcall_done_assign_proc : process(icmp_ln354_reg_656, grp_load_misc_weights_fu_351_ap_done)
    begin
                ap_block_state17_on_subcall_done <= ((grp_load_misc_weights_fu_351_ap_done = ap_const_logic_0) and (icmp_ln354_reg_656 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(grp_global_graph_prediction_fu_451_ap_done, ap_CS_fsm_state36)
    begin
        if (((grp_global_graph_prediction_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_global_graph_prediction_fu_451_ap_done, ap_CS_fsm_state36)
    begin
        if (((grp_global_graph_prediction_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    connectivity_mask_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_connectivity_mask_address0, grp_CONV_fu_390_connectivity_mask_address0, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            connectivity_mask_address0 <= grp_CONV_fu_390_connectivity_mask_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_fu_380_connectivity_mask_address0;
        else 
            connectivity_mask_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_connectivity_mask_ce0, grp_CONV_fu_390_connectivity_mask_ce0, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            connectivity_mask_ce0 <= grp_CONV_fu_390_connectivity_mask_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_fu_380_connectivity_mask_ce0;
        else 
            connectivity_mask_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_ce1_assign_proc : process(ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_connectivity_mask_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_fu_380_connectivity_mask_ce1;
        else 
            connectivity_mask_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_we1_assign_proc : process(ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_connectivity_mask_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_fu_380_connectivity_mask_we1;
        else 
            connectivity_mask_we1 <= ap_const_logic_0;
        end if; 
    end process;


    edge_list_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_graph_fu_366_edge_list_address1, grp_compute_connectivity_mask_fu_380_edge_list_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            edge_list_address1 <= grp_compute_connectivity_mask_fu_380_edge_list_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            edge_list_address1 <= grp_load_graph_fu_366_edge_list_address1;
        else 
            edge_list_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    edge_list_ce0_assign_proc : process(ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_edge_list_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            edge_list_ce0 <= grp_compute_connectivity_mask_fu_380_edge_list_ce0;
        else 
            edge_list_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edge_list_ce1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_graph_fu_366_edge_list_ce1, grp_compute_connectivity_mask_fu_380_edge_list_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            edge_list_ce1 <= grp_compute_connectivity_mask_fu_380_edge_list_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            edge_list_ce1 <= grp_load_graph_fu_366_edge_list_ce1;
        else 
            edge_list_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edge_list_we1_assign_proc : process(ap_CS_fsm_state19, grp_load_graph_fu_366_edge_list_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            edge_list_we1 <= grp_load_graph_fu_366_edge_list_we1;
        else 
            edge_list_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_CONV_fu_390_ap_start <= grp_CONV_fu_390_ap_start_reg;

    grp_CONV_fu_390_layer_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_CONV_fu_390_layer <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_CONV_fu_390_layer <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_CONV_fu_390_layer <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_CONV_fu_390_layer <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_CONV_fu_390_layer <= ap_const_lv3_0;
        else 
            grp_CONV_fu_390_layer <= "XXX";
        end if; 
    end process;


    grp_CONV_fu_390_num_in_features_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, reg_502, reg_507, mul_ln372_reg_675, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_CONV_fu_390_num_in_features <= reg_507;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_CONV_fu_390_num_in_features <= reg_502;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_CONV_fu_390_num_in_features <= mul_ln372_reg_675;
        else 
            grp_CONV_fu_390_num_in_features <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_compute_connectivity_mask_fu_380_ap_start <= grp_compute_connectivity_mask_fu_380_ap_start_reg;

    grp_fu_490_ce_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, grp_CONV_fu_390_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state23, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            grp_fu_490_ce <= ap_const_logic_1;
        else 
            grp_fu_490_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_496_ce_assign_proc : process(ap_CS_fsm_state24, grp_CONV_fu_390_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            grp_fu_496_ce <= ap_const_logic_1;
        else 
            grp_fu_496_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_567_ce_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_ap_done, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_compute_connectivity_mask_fu_380_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            grp_fu_567_ce <= ap_const_logic_1;
        else 
            grp_fu_567_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_680_ce_assign_proc : process(ap_CS_fsm_state21, grp_compute_connectivity_mask_fu_380_grp_fu_680_p_ce, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_680_ce <= grp_compute_connectivity_mask_fu_380_grp_fu_680_p_ce;
        else 
            grp_fu_680_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_global_graph_prediction_fu_451_ap_start <= grp_global_graph_prediction_fu_451_ap_start_reg;
    grp_global_mean_pooling_fu_440_ap_start <= grp_global_mean_pooling_fu_440_ap_start_reg;
    grp_load_graph_fu_366_ap_start <= grp_load_graph_fu_366_ap_start_reg;
    grp_load_misc_weights_fu_351_ap_start <= grp_load_misc_weights_fu_351_ap_start_reg;
    grp_load_weights_first_layer_fu_314_ap_start <= grp_load_weights_first_layer_fu_314_ap_start_reg;
    grp_load_weights_one_layer_fu_332_ap_start <= grp_load_weights_one_layer_fu_332_ap_start_reg;

    h_graph_V_ce0_assign_proc : process(grp_global_graph_prediction_fu_451_h_graph_V_ce0, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            h_graph_V_ce0 <= grp_global_graph_prediction_fu_451_h_graph_V_ce0;
        else 
            h_graph_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    h_graph_V_ce1_assign_proc : process(grp_global_mean_pooling_fu_440_h_graph_V_ce1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            h_graph_V_ce1 <= grp_global_mean_pooling_fu_440_h_graph_V_ce1;
        else 
            h_graph_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    h_graph_V_we1_assign_proc : process(grp_global_mean_pooling_fu_440_h_graph_V_we1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            h_graph_V_we1 <= grp_global_mean_pooling_fu_440_h_graph_V_we1;
        else 
            h_graph_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln354_fu_536_p2 <= "1" when (is_first_reg_651 = ap_const_lv32_0) else "0";
    icmp_ln357_fu_550_p2 <= "1" when (layer_fu_210 = ap_const_lv3_5) else "0";
    layer_3_fu_556_p2 <= std_logic_vector(unsigned(layer_fu_210) + unsigned(ap_const_lv3_1));

    linear_proj_weight_V_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_linear_proj_weight_V_address0, grp_load_weights_one_layer_fu_332_linear_proj_weight_V_address0, grp_CONV_fu_390_linear_proj_weight_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            linear_proj_weight_V_address0 <= grp_CONV_fu_390_linear_proj_weight_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            linear_proj_weight_V_address0 <= grp_load_weights_one_layer_fu_332_linear_proj_weight_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            linear_proj_weight_V_address0 <= grp_load_weights_first_layer_fu_314_linear_proj_weight_V_address0;
        else 
            linear_proj_weight_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    linear_proj_weight_V_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_linear_proj_weight_V_ce0, grp_load_weights_one_layer_fu_332_linear_proj_weight_V_ce0, grp_CONV_fu_390_linear_proj_weight_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            linear_proj_weight_V_ce0 <= grp_CONV_fu_390_linear_proj_weight_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            linear_proj_weight_V_ce0 <= grp_load_weights_one_layer_fu_332_linear_proj_weight_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            linear_proj_weight_V_ce0 <= grp_load_weights_first_layer_fu_314_linear_proj_weight_V_ce0;
        else 
            linear_proj_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_proj_weight_V_d0_assign_proc : process(grp_load_weights_first_layer_fu_314_linear_proj_weight_V_d0, grp_load_weights_one_layer_fu_332_linear_proj_weight_V_d0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            linear_proj_weight_V_d0 <= grp_load_weights_one_layer_fu_332_linear_proj_weight_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            linear_proj_weight_V_d0 <= grp_load_weights_first_layer_fu_314_linear_proj_weight_V_d0;
        else 
            linear_proj_weight_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linear_proj_weight_V_we0_assign_proc : process(grp_load_weights_first_layer_fu_314_linear_proj_weight_V_we0, grp_load_weights_one_layer_fu_332_linear_proj_weight_V_we0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            linear_proj_weight_V_we0 <= grp_load_weights_one_layer_fu_332_linear_proj_weight_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            linear_proj_weight_V_we0 <= grp_load_weights_first_layer_fu_314_linear_proj_weight_V_we0;
        else 
            linear_proj_weight_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state19, mem_addr_reg_627, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARADDR, grp_load_weights_one_layer_fu_332_m_axi_mem_ARADDR, grp_load_misc_weights_fu_351_m_axi_mem_ARADDR, grp_load_graph_fu_366_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= mem_addr_reg_627;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARADDR <= grp_load_graph_fu_366_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARADDR <= grp_load_misc_weights_fu_351_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARADDR <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARADDR <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARBURST_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARBURST, grp_load_weights_one_layer_fu_332_m_axi_mem_ARBURST, grp_load_misc_weights_fu_351_m_axi_mem_ARBURST, grp_load_graph_fu_366_m_axi_mem_ARBURST, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARBURST <= grp_load_graph_fu_366_m_axi_mem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARBURST <= grp_load_misc_weights_fu_351_m_axi_mem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARBURST <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARBURST <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARBURST;
        else 
            mem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    mem_ARCACHE_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARCACHE, grp_load_weights_one_layer_fu_332_m_axi_mem_ARCACHE, grp_load_misc_weights_fu_351_m_axi_mem_ARCACHE, grp_load_graph_fu_366_m_axi_mem_ARCACHE, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARCACHE <= grp_load_graph_fu_366_m_axi_mem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARCACHE <= grp_load_misc_weights_fu_351_m_axi_mem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARCACHE <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARCACHE <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARCACHE;
        else 
            mem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    mem_ARID_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARID, grp_load_weights_one_layer_fu_332_m_axi_mem_ARID, grp_load_misc_weights_fu_351_m_axi_mem_ARID, grp_load_graph_fu_366_m_axi_mem_ARID, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARID <= grp_load_graph_fu_366_m_axi_mem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARID <= grp_load_misc_weights_fu_351_m_axi_mem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARID <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARID <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARID;
        else 
            mem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARLEN, grp_load_weights_one_layer_fu_332_m_axi_mem_ARLEN, grp_load_misc_weights_fu_351_m_axi_mem_ARLEN, grp_load_graph_fu_366_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= ap_const_lv32_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARLEN <= grp_load_graph_fu_366_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARLEN <= grp_load_misc_weights_fu_351_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARLEN <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARLEN <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLOCK_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARLOCK, grp_load_weights_one_layer_fu_332_m_axi_mem_ARLOCK, grp_load_misc_weights_fu_351_m_axi_mem_ARLOCK, grp_load_graph_fu_366_m_axi_mem_ARLOCK, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARLOCK <= grp_load_graph_fu_366_m_axi_mem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARLOCK <= grp_load_misc_weights_fu_351_m_axi_mem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARLOCK <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARLOCK <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARLOCK;
        else 
            mem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    mem_ARPROT_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARPROT, grp_load_weights_one_layer_fu_332_m_axi_mem_ARPROT, grp_load_misc_weights_fu_351_m_axi_mem_ARPROT, grp_load_graph_fu_366_m_axi_mem_ARPROT, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARPROT <= grp_load_graph_fu_366_m_axi_mem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARPROT <= grp_load_misc_weights_fu_351_m_axi_mem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARPROT <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARPROT <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARPROT;
        else 
            mem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    mem_ARQOS_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARQOS, grp_load_weights_one_layer_fu_332_m_axi_mem_ARQOS, grp_load_misc_weights_fu_351_m_axi_mem_ARQOS, grp_load_graph_fu_366_m_axi_mem_ARQOS, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARQOS <= grp_load_graph_fu_366_m_axi_mem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARQOS <= grp_load_misc_weights_fu_351_m_axi_mem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARQOS <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARQOS <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARQOS;
        else 
            mem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    mem_ARREGION_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARREGION, grp_load_weights_one_layer_fu_332_m_axi_mem_ARREGION, grp_load_misc_weights_fu_351_m_axi_mem_ARREGION, grp_load_graph_fu_366_m_axi_mem_ARREGION, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARREGION <= grp_load_graph_fu_366_m_axi_mem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARREGION <= grp_load_misc_weights_fu_351_m_axi_mem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARREGION <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARREGION <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARREGION;
        else 
            mem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    mem_ARSIZE_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARSIZE, grp_load_weights_one_layer_fu_332_m_axi_mem_ARSIZE, grp_load_misc_weights_fu_351_m_axi_mem_ARSIZE, grp_load_graph_fu_366_m_axi_mem_ARSIZE, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARSIZE <= grp_load_graph_fu_366_m_axi_mem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARSIZE <= grp_load_misc_weights_fu_351_m_axi_mem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARSIZE <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARSIZE <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARSIZE;
        else 
            mem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    mem_ARUSER_assign_proc : process(ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARUSER, grp_load_weights_one_layer_fu_332_m_axi_mem_ARUSER, grp_load_misc_weights_fu_351_m_axi_mem_ARUSER, grp_load_graph_fu_366_m_axi_mem_ARUSER, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARUSER <= grp_load_graph_fu_366_m_axi_mem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARUSER <= grp_load_misc_weights_fu_351_m_axi_mem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARUSER <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARUSER <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARUSER;
        else 
            mem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_ARVALID, grp_load_weights_one_layer_fu_332_m_axi_mem_ARVALID, grp_load_misc_weights_fu_351_m_axi_mem_ARVALID, grp_load_graph_fu_366_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_ARVALID <= grp_load_graph_fu_366_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_ARVALID <= grp_load_misc_weights_fu_351_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_ARVALID <= grp_load_weights_one_layer_fu_332_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_ARVALID <= grp_load_weights_first_layer_fu_314_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(grp_global_graph_prediction_fu_451_m_axi_mem_AWVALID, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_AWVALID <= grp_global_graph_prediction_fu_451_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(grp_global_graph_prediction_fu_451_m_axi_mem_BREADY, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_BREADY <= grp_global_graph_prediction_fu_451_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state19, icmp_ln354_fu_536_p2, icmp_ln354_reg_656, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_load_weights_first_layer_fu_314_m_axi_mem_RREADY, grp_load_weights_one_layer_fu_332_m_axi_mem_RREADY, grp_load_misc_weights_fu_351_m_axi_mem_RREADY, grp_load_graph_fu_366_m_axi_mem_RREADY, mem_RVALID, ap_CS_fsm_state13, icmp_ln357_fu_550_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((mem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            mem_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_RREADY <= grp_load_graph_fu_366_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            mem_RREADY <= grp_load_misc_weights_fu_351_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((icmp_ln357_fu_550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            mem_RREADY <= grp_load_weights_one_layer_fu_332_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln354_fu_536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            mem_RREADY <= grp_load_weights_first_layer_fu_314_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(grp_global_graph_prediction_fu_451_m_axi_mem_WVALID, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_WVALID <= grp_global_graph_prediction_fu_451_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_R_assign_proc : process(m_axi_mem_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mem_blk_n_R <= m_axi_mem_RVALID;
        else 
            mem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    num_features_per_layer_address0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state23, ap_CS_fsm_state27, icmp_ln354_reg_656, grp_load_misc_weights_fu_351_num_features_per_layer_address0, grp_global_mean_pooling_fu_440_num_features_per_layer_address0, grp_global_graph_prediction_fu_451_num_features_per_layer_address0, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            num_features_per_layer_address0 <= ap_const_lv3_5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            num_features_per_layer_address0 <= ap_const_lv3_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            num_features_per_layer_address0 <= ap_const_lv3_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            num_features_per_layer_address0 <= ap_const_lv3_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            num_features_per_layer_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            num_features_per_layer_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            num_features_per_layer_address0 <= grp_global_graph_prediction_fu_451_num_features_per_layer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            num_features_per_layer_address0 <= grp_global_mean_pooling_fu_440_num_features_per_layer_address0;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            num_features_per_layer_address0 <= grp_load_misc_weights_fu_351_num_features_per_layer_address0;
        else 
            num_features_per_layer_address0 <= "XXX";
        end if; 
    end process;


    num_features_per_layer_ce0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, grp_CONV_fu_390_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state23, ap_CS_fsm_state27, icmp_ln354_reg_656, grp_load_misc_weights_fu_351_num_features_per_layer_ce0, grp_compute_connectivity_mask_fu_380_ap_done, grp_global_mean_pooling_fu_440_num_features_per_layer_ce0, grp_global_graph_prediction_fu_451_num_features_per_layer_ce0, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((grp_compute_connectivity_mask_fu_380_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            num_features_per_layer_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            num_features_per_layer_ce0 <= grp_global_graph_prediction_fu_451_num_features_per_layer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            num_features_per_layer_ce0 <= grp_global_mean_pooling_fu_440_num_features_per_layer_ce0;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            num_features_per_layer_ce0 <= grp_load_misc_weights_fu_351_num_features_per_layer_ce0;
        else 
            num_features_per_layer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    num_features_per_layer_we0_assign_proc : process(icmp_ln354_reg_656, grp_load_misc_weights_fu_351_num_features_per_layer_we0, ap_CS_fsm_state17)
    begin
        if (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            num_features_per_layer_we0 <= grp_load_misc_weights_fu_351_num_features_per_layer_we0;
        else 
            num_features_per_layer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    num_heads_per_layer_address0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state23, ap_CS_fsm_state27, icmp_ln354_reg_656, grp_load_misc_weights_fu_351_num_heads_per_layer_address0, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            num_heads_per_layer_address0 <= ap_const_lv3_5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            num_heads_per_layer_address0 <= ap_const_lv3_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            num_heads_per_layer_address0 <= ap_const_lv3_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            num_heads_per_layer_address0 <= ap_const_lv3_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            num_heads_per_layer_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            num_heads_per_layer_address0 <= ap_const_lv3_0;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            num_heads_per_layer_address0 <= grp_load_misc_weights_fu_351_num_heads_per_layer_address0;
        else 
            num_heads_per_layer_address0 <= "XXX";
        end if; 
    end process;


    num_heads_per_layer_ce0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, grp_CONV_fu_390_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state25, ap_CS_fsm_state23, ap_CS_fsm_state27, icmp_ln354_reg_656, grp_load_misc_weights_fu_351_num_heads_per_layer_ce0, grp_compute_connectivity_mask_fu_380_ap_done, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((grp_CONV_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((grp_compute_connectivity_mask_fu_380_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            num_heads_per_layer_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            num_heads_per_layer_ce0 <= grp_load_misc_weights_fu_351_num_heads_per_layer_ce0;
        else 
            num_heads_per_layer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address0, grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            out_nodes_features_skip_concat_bias_V_address0 <= grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_address0 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address0;
        else 
            out_nodes_features_skip_concat_bias_V_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_address1, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address1, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_address1 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_nodes_features_skip_concat_bias_V_address1 <= grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_address1;
        else 
            out_nodes_features_skip_concat_bias_V_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce0, grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            out_nodes_features_skip_concat_bias_V_ce0 <= grp_global_mean_pooling_fu_440_out_nodes_features_skip_concat_bias_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_ce0 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce0;
        else 
            out_nodes_features_skip_concat_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_ce1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_ce1, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce1, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_ce1 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_nodes_features_skip_concat_bias_V_ce1 <= grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_ce1;
        else 
            out_nodes_features_skip_concat_bias_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_d1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_d1, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_d1, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_d1 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_nodes_features_skip_concat_bias_V_d1 <= grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_d1;
        else 
            out_nodes_features_skip_concat_bias_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_nodes_features_skip_concat_bias_V_we1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_we1, grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_we1, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_nodes_features_skip_concat_bias_V_we1 <= grp_CONV_fu_390_out_nodes_features_skip_concat_bias_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            out_nodes_features_skip_concat_bias_V_we1 <= grp_load_graph_fu_366_out_nodes_features_skip_concat_bias_V_we1;
        else 
            out_nodes_features_skip_concat_bias_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pred_linear_weight_V_address0_assign_proc : process(icmp_ln354_reg_656, grp_load_misc_weights_fu_351_pred_linear_weight_V_address0, grp_global_graph_prediction_fu_451_pred_linear_weight_V_address0, ap_CS_fsm_state17, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            pred_linear_weight_V_address0 <= grp_global_graph_prediction_fu_451_pred_linear_weight_V_address0;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            pred_linear_weight_V_address0 <= grp_load_misc_weights_fu_351_pred_linear_weight_V_address0;
        else 
            pred_linear_weight_V_address0 <= "XXXX";
        end if; 
    end process;


    pred_linear_weight_V_ce0_assign_proc : process(icmp_ln354_reg_656, grp_load_misc_weights_fu_351_pred_linear_weight_V_ce0, grp_global_graph_prediction_fu_451_pred_linear_weight_V_ce0, ap_CS_fsm_state17, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            pred_linear_weight_V_ce0 <= grp_global_graph_prediction_fu_451_pred_linear_weight_V_ce0;
        elsif (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            pred_linear_weight_V_ce0 <= grp_load_misc_weights_fu_351_pred_linear_weight_V_ce0;
        else 
            pred_linear_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pred_linear_weight_V_we0_assign_proc : process(icmp_ln354_reg_656, grp_load_misc_weights_fu_351_pred_linear_weight_V_we0, ap_CS_fsm_state17)
    begin
        if (((icmp_ln354_reg_656 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            pred_linear_weight_V_we0 <= grp_load_misc_weights_fu_351_pred_linear_weight_V_we0;
        else 
            pred_linear_weight_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    scoring_fn_source_V_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_scoring_fn_source_V_address0, grp_load_weights_one_layer_fu_332_scoring_fn_source_V_address0, grp_CONV_fu_390_scoring_fn_source_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            scoring_fn_source_V_address0 <= grp_CONV_fu_390_scoring_fn_source_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_source_V_address0 <= grp_load_weights_one_layer_fu_332_scoring_fn_source_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_source_V_address0 <= grp_load_weights_first_layer_fu_314_scoring_fn_source_V_address0;
        else 
            scoring_fn_source_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    scoring_fn_source_V_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_scoring_fn_source_V_ce0, grp_load_weights_one_layer_fu_332_scoring_fn_source_V_ce0, grp_CONV_fu_390_scoring_fn_source_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            scoring_fn_source_V_ce0 <= grp_CONV_fu_390_scoring_fn_source_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_source_V_ce0 <= grp_load_weights_one_layer_fu_332_scoring_fn_source_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_source_V_ce0 <= grp_load_weights_first_layer_fu_314_scoring_fn_source_V_ce0;
        else 
            scoring_fn_source_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    scoring_fn_source_V_d0_assign_proc : process(grp_load_weights_first_layer_fu_314_scoring_fn_source_V_d0, grp_load_weights_one_layer_fu_332_scoring_fn_source_V_d0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_source_V_d0 <= grp_load_weights_one_layer_fu_332_scoring_fn_source_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_source_V_d0 <= grp_load_weights_first_layer_fu_314_scoring_fn_source_V_d0;
        else 
            scoring_fn_source_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    scoring_fn_source_V_we0_assign_proc : process(grp_load_weights_first_layer_fu_314_scoring_fn_source_V_we0, grp_load_weights_one_layer_fu_332_scoring_fn_source_V_we0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_source_V_we0 <= grp_load_weights_one_layer_fu_332_scoring_fn_source_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_source_V_we0 <= grp_load_weights_first_layer_fu_314_scoring_fn_source_V_we0;
        else 
            scoring_fn_source_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    scoring_fn_target_V_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_scoring_fn_target_V_address0, grp_load_weights_one_layer_fu_332_scoring_fn_target_V_address0, grp_CONV_fu_390_scoring_fn_target_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            scoring_fn_target_V_address0 <= grp_CONV_fu_390_scoring_fn_target_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_target_V_address0 <= grp_load_weights_one_layer_fu_332_scoring_fn_target_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_target_V_address0 <= grp_load_weights_first_layer_fu_314_scoring_fn_target_V_address0;
        else 
            scoring_fn_target_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    scoring_fn_target_V_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_scoring_fn_target_V_ce0, grp_load_weights_one_layer_fu_332_scoring_fn_target_V_ce0, grp_CONV_fu_390_scoring_fn_target_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            scoring_fn_target_V_ce0 <= grp_CONV_fu_390_scoring_fn_target_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_target_V_ce0 <= grp_load_weights_one_layer_fu_332_scoring_fn_target_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_target_V_ce0 <= grp_load_weights_first_layer_fu_314_scoring_fn_target_V_ce0;
        else 
            scoring_fn_target_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    scoring_fn_target_V_d0_assign_proc : process(grp_load_weights_first_layer_fu_314_scoring_fn_target_V_d0, grp_load_weights_one_layer_fu_332_scoring_fn_target_V_d0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_target_V_d0 <= grp_load_weights_one_layer_fu_332_scoring_fn_target_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_target_V_d0 <= grp_load_weights_first_layer_fu_314_scoring_fn_target_V_d0;
        else 
            scoring_fn_target_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    scoring_fn_target_V_we0_assign_proc : process(grp_load_weights_first_layer_fu_314_scoring_fn_target_V_we0, grp_load_weights_one_layer_fu_332_scoring_fn_target_V_we0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            scoring_fn_target_V_we0 <= grp_load_weights_one_layer_fu_332_scoring_fn_target_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            scoring_fn_target_V_we0 <= grp_load_weights_first_layer_fu_314_scoring_fn_target_V_we0;
        else 
            scoring_fn_target_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln350_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_512_p4),64));


    skip_proj_weight_V_address0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_skip_proj_weight_V_address0, grp_load_weights_one_layer_fu_332_skip_proj_weight_V_address0, grp_CONV_fu_390_skip_proj_weight_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            skip_proj_weight_V_address0 <= grp_CONV_fu_390_skip_proj_weight_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            skip_proj_weight_V_address0 <= grp_load_weights_one_layer_fu_332_skip_proj_weight_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            skip_proj_weight_V_address0 <= grp_load_weights_first_layer_fu_314_skip_proj_weight_V_address0;
        else 
            skip_proj_weight_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    skip_proj_weight_V_ce0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, grp_load_weights_first_layer_fu_314_skip_proj_weight_V_ce0, grp_load_weights_one_layer_fu_332_skip_proj_weight_V_ce0, grp_CONV_fu_390_skip_proj_weight_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            skip_proj_weight_V_ce0 <= grp_CONV_fu_390_skip_proj_weight_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            skip_proj_weight_V_ce0 <= grp_load_weights_one_layer_fu_332_skip_proj_weight_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            skip_proj_weight_V_ce0 <= grp_load_weights_first_layer_fu_314_skip_proj_weight_V_ce0;
        else 
            skip_proj_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    skip_proj_weight_V_d0_assign_proc : process(grp_load_weights_first_layer_fu_314_skip_proj_weight_V_d0, grp_load_weights_one_layer_fu_332_skip_proj_weight_V_d0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            skip_proj_weight_V_d0 <= grp_load_weights_one_layer_fu_332_skip_proj_weight_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            skip_proj_weight_V_d0 <= grp_load_weights_first_layer_fu_314_skip_proj_weight_V_d0;
        else 
            skip_proj_weight_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    skip_proj_weight_V_we0_assign_proc : process(grp_load_weights_first_layer_fu_314_skip_proj_weight_V_we0, grp_load_weights_one_layer_fu_332_skip_proj_weight_V_we0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            skip_proj_weight_V_we0 <= grp_load_weights_one_layer_fu_332_skip_proj_weight_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            skip_proj_weight_V_we0 <= grp_load_weights_first_layer_fu_314_skip_proj_weight_V_we0;
        else 
            skip_proj_weight_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln350_fu_532_p1 <= mem_RDATA(31 - 1 downto 0);
    trunc_ln_fu_512_p4 <= graph_attr(63 downto 2);
end behav;
