// Seed: 2834487620
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5
    , id_20,
    output uwire id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    output wor id_17,
    input wor id_18
);
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5
);
  supply1 id_7 = 1 >> id_2;
  module_0(
      id_4,
      id_5,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_4,
      id_2,
      id_4,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2
  );
endmodule
