
StopWatch.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000215c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  0000215c  000021f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800074  00800074  00002204  2**0
                  ALLOC
  3 .stab         0000183c  00000000  00000000  00002204  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e93  00000000  00000000  00003a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000048d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004a13  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004b83  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000067cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000076b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008464  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000085c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008851  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000901f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 06 0a 	jmp	0x140c	; 0x140c <__vector_1>
       8:	0c 94 39 0a 	jmp	0x1472	; 0x1472 <__vector_2>
       c:	0c 94 bd 0c 	jmp	0x197a	; 0x197a <__vector_3>
      10:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 57 0c 	jmp	0x18ae	; 0x18ae <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 24 0c 	jmp	0x1848	; 0x1848 <__vector_8>
      24:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 6c 0a 	jmp	0x14d8	; 0x14d8 <__vector_18>
      4c:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e5       	ldi	r30, 0x5C	; 92
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 37       	cpi	r26, 0x74	; 116
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e7       	ldi	r26, 0x74	; 116
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 38       	cpi	r26, 0x84	; 132
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 ac 10 	jmp	0x2158	; 0x2158 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 75 10 	jmp	0x20ea	; 0x20ea <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 91 10 	jmp	0x2122	; 0x2122 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 81 10 	jmp	0x2102	; 0x2102 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 9d 10 	jmp	0x213a	; 0x213a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 81 10 	jmp	0x2102	; 0x2102 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 9d 10 	jmp	0x213a	; 0x213a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 75 10 	jmp	0x20ea	; 0x20ea <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 91 10 	jmp	0x2122	; 0x2122 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 81 10 	jmp	0x2102	; 0x2102 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 9d 10 	jmp	0x213a	; 0x213a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 81 10 	jmp	0x2102	; 0x2102 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 9d 10 	jmp	0x213a	; 0x213a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 81 10 	jmp	0x2102	; 0x2102 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 9d 10 	jmp	0x213a	; 0x213a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 85 10 	jmp	0x210a	; 0x210a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a1 10 	jmp	0x2142	; 0x2142 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
/******************************************************************************************
 *                                   START OF THE PROGRAM
 *****************************************************************************************/

int main(void)
{
     b46:	0f 93       	push	r16
     b48:	1f 93       	push	r17
     b4a:	df 93       	push	r29
     b4c:	cf 93       	push	r28
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	ca 55       	subi	r28, 0x5A	; 90
     b54:	d0 40       	sbci	r29, 0x00	; 0
     b56:	0f b6       	in	r0, 0x3f	; 63
     b58:	f8 94       	cli
     b5a:	de bf       	out	0x3e, r29	; 62
     b5c:	0f be       	out	0x3f, r0	; 63
     b5e:	cd bf       	out	0x3d, r28	; 61
	 *                                      INITIALIZATION
	 *****************************************************************************************/
	/*
	 * Configure first 4 pins in PORTC as output pins (Data Lines)
	 */
	SEVEN_SEGMENTS_DIRECTION_DATA_LINE_PORT |= 0X0F;
     b60:	a4 e3       	ldi	r26, 0x34	; 52
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	e4 e3       	ldi	r30, 0x34	; 52
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	80 81       	ld	r24, Z
     b6a:	8f 60       	ori	r24, 0x0F	; 15
     b6c:	8c 93       	st	X, r24
	/*
	 * configure first 6 pins in PORTA As output pins(control lines)
	 */
	SEVEN_SEGMENTS_DIRECTION_CONTROL_LINE_PORT |= 0X3F;
     b6e:	aa e3       	ldi	r26, 0x3A	; 58
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	ea e3       	ldi	r30, 0x3A	; 58
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	8f 63       	ori	r24, 0x3F	; 63
     b7a:	8c 93       	st	X, r24
	/*
	 * initial value 5 volt to display all segments in
	 * the same time for the first time
	 */
	SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT |= 0X3F;
     b7c:	ab e3       	ldi	r26, 0x3B	; 59
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	eb e3       	ldi	r30, 0x3B	; 59
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	8f 63       	ori	r24, 0x3F	; 63
     b88:	8c 93       	st	X, r24
	/*
	 * Initial value for the begin of the 7 segment
	 *all segments = 0 in the first
	 */
	SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0;
     b8a:	a5 e3       	ldi	r26, 0x35	; 53
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	e5 e3       	ldi	r30, 0x35	; 53
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	80 7f       	andi	r24, 0xF0	; 240
     b96:	8c 93       	st	X, r24

	/*
	 * Enable i-bit in the SREG register
	 */
	SREG |= (1<<7);
     b98:	af e5       	ldi	r26, 0x5F	; 95
     b9a:	b0 e0       	ldi	r27, 0x00	; 0
     b9c:	ef e5       	ldi	r30, 0x5F	; 95
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	80 81       	ld	r24, Z
     ba2:	80 68       	ori	r24, 0x80	; 128
     ba4:	8c 93       	st	X, r24
	/*
	 * initialize the configure structure of external
	 * interrup0 choosing value in order to
	 * form the structure.
	 */
	External_Interrupt_ConfigType reset= {INTERRUPT0, Falling};
     ba6:	fe 01       	movw	r30, r28
     ba8:	eb 5a       	subi	r30, 0xAB	; 171
     baa:	ff 4f       	sbci	r31, 0xFF	; 255
     bac:	10 82       	st	Z, r1
     bae:	fe 01       	movw	r30, r28
     bb0:	eb 5a       	subi	r30, 0xAB	; 171
     bb2:	ff 4f       	sbci	r31, 0xFF	; 255
     bb4:	82 e0       	ldi	r24, 0x02	; 2
     bb6:	81 83       	std	Z+1, r24	; 0x01
	/*
	 * initialize the configure structure of external
	 * interrup1 choosing value in order to
	 * form the structure.
	 */
	External_Interrupt_ConfigType stop= {INTERRUPT1, Raising};
     bb8:	fe 01       	movw	r30, r28
     bba:	e9 5a       	subi	r30, 0xA9	; 169
     bbc:	ff 4f       	sbci	r31, 0xFF	; 255
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	80 83       	st	Z, r24
     bc2:	fe 01       	movw	r30, r28
     bc4:	e9 5a       	subi	r30, 0xA9	; 169
     bc6:	ff 4f       	sbci	r31, 0xFF	; 255
     bc8:	83 e0       	ldi	r24, 0x03	; 3
     bca:	81 83       	std	Z+1, r24	; 0x01
	/*
	 * initialize the configure structure of external
	 * interrup2 choosing value in order to
	 * form the structure.
	 */
	External_Interrupt_ConfigType resume= {INTERRUPT2, Falling};
     bcc:	fe 01       	movw	r30, r28
     bce:	e7 5a       	subi	r30, 0xA7	; 167
     bd0:	ff 4f       	sbci	r31, 0xFF	; 255
     bd2:	82 e0       	ldi	r24, 0x02	; 2
     bd4:	80 83       	st	Z, r24
     bd6:	fe 01       	movw	r30, r28
     bd8:	e7 5a       	subi	r30, 0xA7	; 167
     bda:	ff 4f       	sbci	r31, 0xFF	; 255
     bdc:	82 e0       	ldi	r24, 0x02	; 2
     bde:	81 83       	std	Z+1, r24	; 0x01
	/*
	 * call the function Timer_setCallBack and give it
	 * the address of function DetectSecond to force the timer ISR
	 * to call this function every interrupt occur, "every one second"
	 */
	Timer_setCallBack(DetectSecond, Timer1);
     be0:	8a ef       	ldi	r24, 0xFA	; 250
     be2:	99 e0       	ldi	r25, 0x09	; 9
     be4:	61 e0       	ldi	r22, 0x01	; 1
     be6:	0e 94 7c 0f 	call	0x1ef8	; 0x1ef8 <Timer_setCallBack>
	 * Start the timer to count
	 * give it the address of the declared structure
	 * to put its values in the initialization function
	 * in the entire registers of the timer
	 */
	Timer_init(&timer);
     bea:	88 e6       	ldi	r24, 0x68	; 104
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <Timer_init>
	/*
	 * call the function Interrupt_setCallBack and give it
	 * the address of function Reset_stopWatch to force the timer ISR
	 * to call this function every interrupt occur
	 */
	Interrupt_setCallBack(Reset_stopWatch, INTERRUPT0);
     bf2:	88 ed       	ldi	r24, 0xD8	; 216
     bf4:	99 e0       	ldi	r25, 0x09	; 9
     bf6:	60 e0       	ldi	r22, 0x00	; 0
     bf8:	0e 94 39 0b 	call	0x1672	; 0x1672 <Interrupt_setCallBack>
	 * Start the interrupt to detect edges
	 * give it the address of the declared structure
	 * to put its values in the initialization function
	 * in the entire registers of interrupt1
	 */
	External_Interrupt_init(&reset);
     bfc:	ce 01       	movw	r24, r28
     bfe:	8b 5a       	subi	r24, 0xAB	; 171
     c00:	9f 4f       	sbci	r25, 0xFF	; 255
     c02:	0e 94 9f 0a 	call	0x153e	; 0x153e <External_Interrupt_init>
	/*
	 * call the function Interrupt_setCallBack and give it
	 * the address of function Reset_stopWatch to force the timer ISR
	 * to call this function every interrupt occur
	 */
	Interrupt_setCallBack(Stop_stopWatch, INTERRUPT1);
     c06:	85 ee       	ldi	r24, 0xE5	; 229
     c08:	99 e0       	ldi	r25, 0x09	; 9
     c0a:	61 e0       	ldi	r22, 0x01	; 1
     c0c:	0e 94 39 0b 	call	0x1672	; 0x1672 <Interrupt_setCallBack>
	 * Start the interrupt to detect edges
	 * give it the address of the declared structure
	 * to put its values in the initialization function
	 * in the entire registers of interrupt1
	 */
	External_Interrupt_init(&stop);
     c10:	ce 01       	movw	r24, r28
     c12:	89 5a       	subi	r24, 0xA9	; 169
     c14:	9f 4f       	sbci	r25, 0xFF	; 255
     c16:	0e 94 9f 0a 	call	0x153e	; 0x153e <External_Interrupt_init>
	/*
	 * call the function Interrupt_setCallBack and give it
	 * the address of function Reset_stopWatch to force the timer ISR
	 * to call this function every interrupt occur
	 */
	Interrupt_setCallBack(Resume_stopWatch, INTERRUPT2);
     c1a:	8f ee       	ldi	r24, 0xEF	; 239
     c1c:	99 e0       	ldi	r25, 0x09	; 9
     c1e:	62 e0       	ldi	r22, 0x02	; 2
     c20:	0e 94 39 0b 	call	0x1672	; 0x1672 <Interrupt_setCallBack>
	 * Start the interrupt to detect edges
	 * give it the address of the declared structure
	 * to put its values in the initialization function
	 * in the entire registers of interrupt1
	 */
	External_Interrupt_init(&resume);
     c24:	ce 01       	movw	r24, r28
     c26:	87 5a       	subi	r24, 0xA7	; 167
     c28:	9f 4f       	sbci	r25, 0xFF	; 255
     c2a:	0e 94 9f 0a 	call	0x153e	; 0x153e <External_Interrupt_init>
	{

		/*
		 * Check if the interrupt of the Timer1 happen or not
		 */
		if (g_tick == 1)
     c2e:	80 91 74 00 	lds	r24, 0x0074
     c32:	81 30       	cpi	r24, 0x01	; 1
     c34:	49 f5       	brne	.+82     	; 0xc88 <main+0x142>
		{
			/*
			 * Increment the seconds of the StopWatch
			 */
			g_seconds++;
     c36:	80 91 75 00 	lds	r24, 0x0075
     c3a:	8f 5f       	subi	r24, 0xFF	; 255
     c3c:	80 93 75 00 	sts	0x0075, r24
			/*
			 * Check if 1 minute passed or not if yes increment
			 *minutes1 and start the seconds to increment
			 * from 0 again
			 */
			if(g_seconds == MAXIMUM_SECONDS)
     c40:	80 91 75 00 	lds	r24, 0x0075
     c44:	8c 33       	cpi	r24, 0x3C	; 60
     c46:	39 f4       	brne	.+14     	; 0xc56 <main+0x110>

				/*
				 * clear the variable of seconds to begin from start again
				 * indicate that 1 minute passed
				 */
				g_seconds= INITIAL_COUNT;
     c48:	10 92 75 00 	sts	0x0075, r1
				/*
				 * Increment variable of minutes to start appear on
				 * the 7 segments, incrementing every 60 seconds
				 */
				g_minutes++;
     c4c:	80 91 76 00 	lds	r24, 0x0076
     c50:	8f 5f       	subi	r24, 0xFF	; 255
     c52:	80 93 76 00 	sts	0x0076, r24

			/*
			 * Check if 1 hour passed or not if yes increment hours 1
			 * and start the Minutes & Seconds to increment from 0 again
			 */
			if(g_minutes == MAXIMUM_MINUTES)
     c56:	80 91 76 00 	lds	r24, 0x0076
     c5a:	8c 33       	cpi	r24, 0x3C	; 60
     c5c:	49 f4       	brne	.+18     	; 0xc70 <main+0x12a>

				/*
				 * clear the variable of seconds to begin from start again
				 * indicate that 1 minute passed
				 */
				g_seconds = INITIAL_COUNT;
     c5e:	10 92 75 00 	sts	0x0075, r1
				/*
				 * clear the variable of minutes to begin from start again
				 * indicate that 1 hour passed
				 */
				g_minutes = INITIAL_COUNT;
     c62:	10 92 76 00 	sts	0x0076, r1
				/*
				 * Increment variable of hours to start appear on
				 * the 7 segments, incrementing every 60 minutes
				 */
				g_hours++;
     c66:	80 91 77 00 	lds	r24, 0x0077
     c6a:	8f 5f       	subi	r24, 0xFF	; 255
     c6c:	80 93 77 00 	sts	0x0077, r24
			 * Check if 1 hour passed or not if yes increment hours 1
			 *and start the Minutes & Seconds hours to increment from 0 again
			 *and this condition is true every 1000 melly seconds
			 */

			if(g_hours == MAXIMUM_HOUR)
     c70:	80 91 77 00 	lds	r24, 0x0077
     c74:	88 31       	cpi	r24, 0x18	; 24
     c76:	31 f4       	brne	.+12     	; 0xc84 <main+0x13e>

				/*
				 * clear the variable of seconds to begin from start again
				 * indicate that 1 minute passed
				 */
				g_seconds = INITIAL_COUNT;
     c78:	10 92 75 00 	sts	0x0075, r1
				/*
				 * clear the variable of minutes to begin from start again
				 * indicate that 1 hour passed
				 */
				g_minutes = INITIAL_COUNT;
     c7c:	10 92 76 00 	sts	0x0076, r1
				/*
				 * clear the variable of minutes to begin from start again
				 * indicate that 1 day passed
				 */
				g_hours = INITIAL_COUNT;
     c80:	10 92 77 00 	sts	0x0077, r1

			/*
			 * Return the value of tick to be 0 again to be
			 * ready for the next
			 */
			g_tick = INITIAL_COUNT;
     c84:	10 92 74 00 	sts	0x0074, r1
		 *****************************************************************************************/

		/*
		 * Display first segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT1;
     c88:	ab e3       	ldi	r26, 0x3B	; 59
     c8a:	b0 e0       	ldi	r27, 0x00	; 0
     c8c:	eb e3       	ldi	r30, 0x3B	; 59
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	80 7c       	andi	r24, 0xC0	; 192
     c94:	81 60       	ori	r24, 0x01	; 1
     c96:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_seconds%10) & 0X0F);
     c98:	a5 e3       	ldi	r26, 0x35	; 53
     c9a:	b0 e0       	ldi	r27, 0x00	; 0
     c9c:	e5 e3       	ldi	r30, 0x35	; 53
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	80 81       	ld	r24, Z
     ca2:	28 2f       	mov	r18, r24
     ca4:	20 7f       	andi	r18, 0xF0	; 240
     ca6:	80 91 75 00 	lds	r24, 0x0075
     caa:	9a e0       	ldi	r25, 0x0A	; 10
     cac:	69 2f       	mov	r22, r25
     cae:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
     cb2:	89 2f       	mov	r24, r25
     cb4:	8f 70       	andi	r24, 0x0F	; 15
     cb6:	82 2b       	or	r24, r18
     cb8:	8c 93       	st	X, r24
     cba:	fe 01       	movw	r30, r28
     cbc:	ef 5a       	subi	r30, 0xAF	; 175
     cbe:	ff 4f       	sbci	r31, 0xFF	; 255
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	a0 e8       	ldi	r26, 0x80	; 128
     cc6:	bf e3       	ldi	r27, 0x3F	; 63
     cc8:	80 83       	st	Z, r24
     cca:	91 83       	std	Z+1, r25	; 0x01
     ccc:	a2 83       	std	Z+2, r26	; 0x02
     cce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cd0:	8e 01       	movw	r16, r28
     cd2:	03 5b       	subi	r16, 0xB3	; 179
     cd4:	1f 4f       	sbci	r17, 0xFF	; 255
     cd6:	fe 01       	movw	r30, r28
     cd8:	ef 5a       	subi	r30, 0xAF	; 175
     cda:	ff 4f       	sbci	r31, 0xFF	; 255
     cdc:	60 81       	ld	r22, Z
     cde:	71 81       	ldd	r23, Z+1	; 0x01
     ce0:	82 81       	ldd	r24, Z+2	; 0x02
     ce2:	93 81       	ldd	r25, Z+3	; 0x03
     ce4:	20 e0       	ldi	r18, 0x00	; 0
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	4a e7       	ldi	r20, 0x7A	; 122
     cea:	53 e4       	ldi	r21, 0x43	; 67
     cec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cf0:	dc 01       	movw	r26, r24
     cf2:	cb 01       	movw	r24, r22
     cf4:	f8 01       	movw	r30, r16
     cf6:	80 83       	st	Z, r24
     cf8:	91 83       	std	Z+1, r25	; 0x01
     cfa:	a2 83       	std	Z+2, r26	; 0x02
     cfc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     cfe:	fe 01       	movw	r30, r28
     d00:	e3 5b       	subi	r30, 0xB3	; 179
     d02:	ff 4f       	sbci	r31, 0xFF	; 255
     d04:	60 81       	ld	r22, Z
     d06:	71 81       	ldd	r23, Z+1	; 0x01
     d08:	82 81       	ldd	r24, Z+2	; 0x02
     d0a:	93 81       	ldd	r25, Z+3	; 0x03
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	30 e0       	ldi	r19, 0x00	; 0
     d10:	40 e8       	ldi	r20, 0x80	; 128
     d12:	5f e3       	ldi	r21, 0x3F	; 63
     d14:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d18:	88 23       	and	r24, r24
     d1a:	44 f4       	brge	.+16     	; 0xd2c <main+0x1e6>
		__ticks = 1;
     d1c:	fe 01       	movw	r30, r28
     d1e:	e5 5b       	subi	r30, 0xB5	; 181
     d20:	ff 4f       	sbci	r31, 0xFF	; 255
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	91 83       	std	Z+1, r25	; 0x01
     d28:	80 83       	st	Z, r24
     d2a:	64 c0       	rjmp	.+200    	; 0xdf4 <main+0x2ae>
	else if (__tmp > 65535)
     d2c:	fe 01       	movw	r30, r28
     d2e:	e3 5b       	subi	r30, 0xB3	; 179
     d30:	ff 4f       	sbci	r31, 0xFF	; 255
     d32:	60 81       	ld	r22, Z
     d34:	71 81       	ldd	r23, Z+1	; 0x01
     d36:	82 81       	ldd	r24, Z+2	; 0x02
     d38:	93 81       	ldd	r25, Z+3	; 0x03
     d3a:	20 e0       	ldi	r18, 0x00	; 0
     d3c:	3f ef       	ldi	r19, 0xFF	; 255
     d3e:	4f e7       	ldi	r20, 0x7F	; 127
     d40:	57 e4       	ldi	r21, 0x47	; 71
     d42:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d46:	18 16       	cp	r1, r24
     d48:	0c f0       	brlt	.+2      	; 0xd4c <main+0x206>
     d4a:	43 c0       	rjmp	.+134    	; 0xdd2 <main+0x28c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d4c:	fe 01       	movw	r30, r28
     d4e:	ef 5a       	subi	r30, 0xAF	; 175
     d50:	ff 4f       	sbci	r31, 0xFF	; 255
     d52:	60 81       	ld	r22, Z
     d54:	71 81       	ldd	r23, Z+1	; 0x01
     d56:	82 81       	ldd	r24, Z+2	; 0x02
     d58:	93 81       	ldd	r25, Z+3	; 0x03
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	40 e2       	ldi	r20, 0x20	; 32
     d60:	51 e4       	ldi	r21, 0x41	; 65
     d62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d66:	dc 01       	movw	r26, r24
     d68:	cb 01       	movw	r24, r22
     d6a:	8e 01       	movw	r16, r28
     d6c:	05 5b       	subi	r16, 0xB5	; 181
     d6e:	1f 4f       	sbci	r17, 0xFF	; 255
     d70:	bc 01       	movw	r22, r24
     d72:	cd 01       	movw	r24, r26
     d74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d78:	dc 01       	movw	r26, r24
     d7a:	cb 01       	movw	r24, r22
     d7c:	f8 01       	movw	r30, r16
     d7e:	91 83       	std	Z+1, r25	; 0x01
     d80:	80 83       	st	Z, r24
     d82:	1f c0       	rjmp	.+62     	; 0xdc2 <main+0x27c>
     d84:	fe 01       	movw	r30, r28
     d86:	e7 5b       	subi	r30, 0xB7	; 183
     d88:	ff 4f       	sbci	r31, 0xFF	; 255
     d8a:	89 e1       	ldi	r24, 0x19	; 25
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	91 83       	std	Z+1, r25	; 0x01
     d90:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d92:	fe 01       	movw	r30, r28
     d94:	e7 5b       	subi	r30, 0xB7	; 183
     d96:	ff 4f       	sbci	r31, 0xFF	; 255
     d98:	80 81       	ld	r24, Z
     d9a:	91 81       	ldd	r25, Z+1	; 0x01
     d9c:	01 97       	sbiw	r24, 0x01	; 1
     d9e:	f1 f7       	brne	.-4      	; 0xd9c <main+0x256>
     da0:	fe 01       	movw	r30, r28
     da2:	e7 5b       	subi	r30, 0xB7	; 183
     da4:	ff 4f       	sbci	r31, 0xFF	; 255
     da6:	91 83       	std	Z+1, r25	; 0x01
     da8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     daa:	de 01       	movw	r26, r28
     dac:	a5 5b       	subi	r26, 0xB5	; 181
     dae:	bf 4f       	sbci	r27, 0xFF	; 255
     db0:	fe 01       	movw	r30, r28
     db2:	e5 5b       	subi	r30, 0xB5	; 181
     db4:	ff 4f       	sbci	r31, 0xFF	; 255
     db6:	80 81       	ld	r24, Z
     db8:	91 81       	ldd	r25, Z+1	; 0x01
     dba:	01 97       	sbiw	r24, 0x01	; 1
     dbc:	11 96       	adiw	r26, 0x01	; 1
     dbe:	9c 93       	st	X, r25
     dc0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     dc2:	fe 01       	movw	r30, r28
     dc4:	e5 5b       	subi	r30, 0xB5	; 181
     dc6:	ff 4f       	sbci	r31, 0xFF	; 255
     dc8:	80 81       	ld	r24, Z
     dca:	91 81       	ldd	r25, Z+1	; 0x01
     dcc:	00 97       	sbiw	r24, 0x00	; 0
     dce:	d1 f6       	brne	.-76     	; 0xd84 <main+0x23e>
     dd0:	27 c0       	rjmp	.+78     	; 0xe20 <main+0x2da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     dd2:	8e 01       	movw	r16, r28
     dd4:	05 5b       	subi	r16, 0xB5	; 181
     dd6:	1f 4f       	sbci	r17, 0xFF	; 255
     dd8:	fe 01       	movw	r30, r28
     dda:	e3 5b       	subi	r30, 0xB3	; 179
     ddc:	ff 4f       	sbci	r31, 0xFF	; 255
     dde:	60 81       	ld	r22, Z
     de0:	71 81       	ldd	r23, Z+1	; 0x01
     de2:	82 81       	ldd	r24, Z+2	; 0x02
     de4:	93 81       	ldd	r25, Z+3	; 0x03
     de6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     dea:	dc 01       	movw	r26, r24
     dec:	cb 01       	movw	r24, r22
     dee:	f8 01       	movw	r30, r16
     df0:	91 83       	std	Z+1, r25	; 0x01
     df2:	80 83       	st	Z, r24
     df4:	de 01       	movw	r26, r28
     df6:	a9 5b       	subi	r26, 0xB9	; 185
     df8:	bf 4f       	sbci	r27, 0xFF	; 255
     dfa:	fe 01       	movw	r30, r28
     dfc:	e5 5b       	subi	r30, 0xB5	; 181
     dfe:	ff 4f       	sbci	r31, 0xFF	; 255
     e00:	80 81       	ld	r24, Z
     e02:	91 81       	ldd	r25, Z+1	; 0x01
     e04:	8d 93       	st	X+, r24
     e06:	9c 93       	st	X, r25
     e08:	fe 01       	movw	r30, r28
     e0a:	e9 5b       	subi	r30, 0xB9	; 185
     e0c:	ff 4f       	sbci	r31, 0xFF	; 255
     e0e:	80 81       	ld	r24, Z
     e10:	91 81       	ldd	r25, Z+1	; 0x01
     e12:	01 97       	sbiw	r24, 0x01	; 1
     e14:	f1 f7       	brne	.-4      	; 0xe12 <main+0x2cc>
     e16:	fe 01       	movw	r30, r28
     e18:	e9 5b       	subi	r30, 0xB9	; 185
     e1a:	ff 4f       	sbci	r31, 0xFF	; 255
     e1c:	91 83       	std	Z+1, r25	; 0x01
     e1e:	80 83       	st	Z, r24
		_delay_ms(1);

		/*
		 * Display second segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT2;
     e20:	ab e3       	ldi	r26, 0x3B	; 59
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	eb e3       	ldi	r30, 0x3B	; 59
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	80 7c       	andi	r24, 0xC0	; 192
     e2c:	82 60       	ori	r24, 0x02	; 2
     e2e:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_seconds/10) & 0X0F);
     e30:	a5 e3       	ldi	r26, 0x35	; 53
     e32:	b0 e0       	ldi	r27, 0x00	; 0
     e34:	e5 e3       	ldi	r30, 0x35	; 53
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	28 2f       	mov	r18, r24
     e3c:	20 7f       	andi	r18, 0xF0	; 240
     e3e:	80 91 75 00 	lds	r24, 0x0075
     e42:	9a e0       	ldi	r25, 0x0A	; 10
     e44:	69 2f       	mov	r22, r25
     e46:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
     e4a:	8f 70       	andi	r24, 0x0F	; 15
     e4c:	82 2b       	or	r24, r18
     e4e:	8c 93       	st	X, r24
     e50:	fe 01       	movw	r30, r28
     e52:	ed 5b       	subi	r30, 0xBD	; 189
     e54:	ff 4f       	sbci	r31, 0xFF	; 255
     e56:	80 e0       	ldi	r24, 0x00	; 0
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	a0 e8       	ldi	r26, 0x80	; 128
     e5c:	bf e3       	ldi	r27, 0x3F	; 63
     e5e:	80 83       	st	Z, r24
     e60:	91 83       	std	Z+1, r25	; 0x01
     e62:	a2 83       	std	Z+2, r26	; 0x02
     e64:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e66:	8e 01       	movw	r16, r28
     e68:	01 5c       	subi	r16, 0xC1	; 193
     e6a:	1f 4f       	sbci	r17, 0xFF	; 255
     e6c:	fe 01       	movw	r30, r28
     e6e:	ed 5b       	subi	r30, 0xBD	; 189
     e70:	ff 4f       	sbci	r31, 0xFF	; 255
     e72:	60 81       	ld	r22, Z
     e74:	71 81       	ldd	r23, Z+1	; 0x01
     e76:	82 81       	ldd	r24, Z+2	; 0x02
     e78:	93 81       	ldd	r25, Z+3	; 0x03
     e7a:	20 e0       	ldi	r18, 0x00	; 0
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	4a e7       	ldi	r20, 0x7A	; 122
     e80:	53 e4       	ldi	r21, 0x43	; 67
     e82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e86:	dc 01       	movw	r26, r24
     e88:	cb 01       	movw	r24, r22
     e8a:	f8 01       	movw	r30, r16
     e8c:	80 83       	st	Z, r24
     e8e:	91 83       	std	Z+1, r25	; 0x01
     e90:	a2 83       	std	Z+2, r26	; 0x02
     e92:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     e94:	fe 01       	movw	r30, r28
     e96:	ff 96       	adiw	r30, 0x3f	; 63
     e98:	60 81       	ld	r22, Z
     e9a:	71 81       	ldd	r23, Z+1	; 0x01
     e9c:	82 81       	ldd	r24, Z+2	; 0x02
     e9e:	93 81       	ldd	r25, Z+3	; 0x03
     ea0:	20 e0       	ldi	r18, 0x00	; 0
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	40 e8       	ldi	r20, 0x80	; 128
     ea6:	5f e3       	ldi	r21, 0x3F	; 63
     ea8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     eac:	88 23       	and	r24, r24
     eae:	2c f4       	brge	.+10     	; 0xeba <main+0x374>
		__ticks = 1;
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	9e af       	std	Y+62, r25	; 0x3e
     eb6:	8d af       	std	Y+61, r24	; 0x3d
     eb8:	46 c0       	rjmp	.+140    	; 0xf46 <main+0x400>
	else if (__tmp > 65535)
     eba:	fe 01       	movw	r30, r28
     ebc:	ff 96       	adiw	r30, 0x3f	; 63
     ebe:	60 81       	ld	r22, Z
     ec0:	71 81       	ldd	r23, Z+1	; 0x01
     ec2:	82 81       	ldd	r24, Z+2	; 0x02
     ec4:	93 81       	ldd	r25, Z+3	; 0x03
     ec6:	20 e0       	ldi	r18, 0x00	; 0
     ec8:	3f ef       	ldi	r19, 0xFF	; 255
     eca:	4f e7       	ldi	r20, 0x7F	; 127
     ecc:	57 e4       	ldi	r21, 0x47	; 71
     ece:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ed2:	18 16       	cp	r1, r24
     ed4:	64 f5       	brge	.+88     	; 0xf2e <main+0x3e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ed6:	fe 01       	movw	r30, r28
     ed8:	ed 5b       	subi	r30, 0xBD	; 189
     eda:	ff 4f       	sbci	r31, 0xFF	; 255
     edc:	60 81       	ld	r22, Z
     ede:	71 81       	ldd	r23, Z+1	; 0x01
     ee0:	82 81       	ldd	r24, Z+2	; 0x02
     ee2:	93 81       	ldd	r25, Z+3	; 0x03
     ee4:	20 e0       	ldi	r18, 0x00	; 0
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	40 e2       	ldi	r20, 0x20	; 32
     eea:	51 e4       	ldi	r21, 0x41	; 65
     eec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ef0:	dc 01       	movw	r26, r24
     ef2:	cb 01       	movw	r24, r22
     ef4:	bc 01       	movw	r22, r24
     ef6:	cd 01       	movw	r24, r26
     ef8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     efc:	dc 01       	movw	r26, r24
     efe:	cb 01       	movw	r24, r22
     f00:	9e af       	std	Y+62, r25	; 0x3e
     f02:	8d af       	std	Y+61, r24	; 0x3d
     f04:	0f c0       	rjmp	.+30     	; 0xf24 <main+0x3de>
     f06:	89 e1       	ldi	r24, 0x19	; 25
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	9c af       	std	Y+60, r25	; 0x3c
     f0c:	8b af       	std	Y+59, r24	; 0x3b
     f0e:	8b ad       	ldd	r24, Y+59	; 0x3b
     f10:	9c ad       	ldd	r25, Y+60	; 0x3c
     f12:	01 97       	sbiw	r24, 0x01	; 1
     f14:	f1 f7       	brne	.-4      	; 0xf12 <main+0x3cc>
     f16:	9c af       	std	Y+60, r25	; 0x3c
     f18:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f1a:	8d ad       	ldd	r24, Y+61	; 0x3d
     f1c:	9e ad       	ldd	r25, Y+62	; 0x3e
     f1e:	01 97       	sbiw	r24, 0x01	; 1
     f20:	9e af       	std	Y+62, r25	; 0x3e
     f22:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f24:	8d ad       	ldd	r24, Y+61	; 0x3d
     f26:	9e ad       	ldd	r25, Y+62	; 0x3e
     f28:	00 97       	sbiw	r24, 0x00	; 0
     f2a:	69 f7       	brne	.-38     	; 0xf06 <main+0x3c0>
     f2c:	16 c0       	rjmp	.+44     	; 0xf5a <main+0x414>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f2e:	fe 01       	movw	r30, r28
     f30:	ff 96       	adiw	r30, 0x3f	; 63
     f32:	60 81       	ld	r22, Z
     f34:	71 81       	ldd	r23, Z+1	; 0x01
     f36:	82 81       	ldd	r24, Z+2	; 0x02
     f38:	93 81       	ldd	r25, Z+3	; 0x03
     f3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f3e:	dc 01       	movw	r26, r24
     f40:	cb 01       	movw	r24, r22
     f42:	9e af       	std	Y+62, r25	; 0x3e
     f44:	8d af       	std	Y+61, r24	; 0x3d
     f46:	8d ad       	ldd	r24, Y+61	; 0x3d
     f48:	9e ad       	ldd	r25, Y+62	; 0x3e
     f4a:	9a af       	std	Y+58, r25	; 0x3a
     f4c:	89 af       	std	Y+57, r24	; 0x39
     f4e:	89 ad       	ldd	r24, Y+57	; 0x39
     f50:	9a ad       	ldd	r25, Y+58	; 0x3a
     f52:	01 97       	sbiw	r24, 0x01	; 1
     f54:	f1 f7       	brne	.-4      	; 0xf52 <main+0x40c>
     f56:	9a af       	std	Y+58, r25	; 0x3a
     f58:	89 af       	std	Y+57, r24	; 0x39
		 *****************************************************************************************/

		/*
		 * Display third segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT3;
     f5a:	ab e3       	ldi	r26, 0x3B	; 59
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	eb e3       	ldi	r30, 0x3B	; 59
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	80 7c       	andi	r24, 0xC0	; 192
     f66:	84 60       	ori	r24, 0x04	; 4
     f68:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_minutes%10) & 0X0F);
     f6a:	a5 e3       	ldi	r26, 0x35	; 53
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e5 e3       	ldi	r30, 0x35	; 53
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	28 2f       	mov	r18, r24
     f76:	20 7f       	andi	r18, 0xF0	; 240
     f78:	80 91 76 00 	lds	r24, 0x0076
     f7c:	9a e0       	ldi	r25, 0x0A	; 10
     f7e:	69 2f       	mov	r22, r25
     f80:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
     f84:	89 2f       	mov	r24, r25
     f86:	8f 70       	andi	r24, 0x0F	; 15
     f88:	82 2b       	or	r24, r18
     f8a:	8c 93       	st	X, r24
     f8c:	80 e0       	ldi	r24, 0x00	; 0
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	a0 e8       	ldi	r26, 0x80	; 128
     f92:	bf e3       	ldi	r27, 0x3F	; 63
     f94:	8d ab       	std	Y+53, r24	; 0x35
     f96:	9e ab       	std	Y+54, r25	; 0x36
     f98:	af ab       	std	Y+55, r26	; 0x37
     f9a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f9c:	6d a9       	ldd	r22, Y+53	; 0x35
     f9e:	7e a9       	ldd	r23, Y+54	; 0x36
     fa0:	8f a9       	ldd	r24, Y+55	; 0x37
     fa2:	98 ad       	ldd	r25, Y+56	; 0x38
     fa4:	20 e0       	ldi	r18, 0x00	; 0
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	4a e7       	ldi	r20, 0x7A	; 122
     faa:	53 e4       	ldi	r21, 0x43	; 67
     fac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fb0:	dc 01       	movw	r26, r24
     fb2:	cb 01       	movw	r24, r22
     fb4:	89 ab       	std	Y+49, r24	; 0x31
     fb6:	9a ab       	std	Y+50, r25	; 0x32
     fb8:	ab ab       	std	Y+51, r26	; 0x33
     fba:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     fbc:	69 a9       	ldd	r22, Y+49	; 0x31
     fbe:	7a a9       	ldd	r23, Y+50	; 0x32
     fc0:	8b a9       	ldd	r24, Y+51	; 0x33
     fc2:	9c a9       	ldd	r25, Y+52	; 0x34
     fc4:	20 e0       	ldi	r18, 0x00	; 0
     fc6:	30 e0       	ldi	r19, 0x00	; 0
     fc8:	40 e8       	ldi	r20, 0x80	; 128
     fca:	5f e3       	ldi	r21, 0x3F	; 63
     fcc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     fd0:	88 23       	and	r24, r24
     fd2:	2c f4       	brge	.+10     	; 0xfde <main+0x498>
		__ticks = 1;
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	98 ab       	std	Y+48, r25	; 0x30
     fda:	8f a7       	std	Y+47, r24	; 0x2f
     fdc:	3f c0       	rjmp	.+126    	; 0x105c <main+0x516>
	else if (__tmp > 65535)
     fde:	69 a9       	ldd	r22, Y+49	; 0x31
     fe0:	7a a9       	ldd	r23, Y+50	; 0x32
     fe2:	8b a9       	ldd	r24, Y+51	; 0x33
     fe4:	9c a9       	ldd	r25, Y+52	; 0x34
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	3f ef       	ldi	r19, 0xFF	; 255
     fea:	4f e7       	ldi	r20, 0x7F	; 127
     fec:	57 e4       	ldi	r21, 0x47	; 71
     fee:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ff2:	18 16       	cp	r1, r24
     ff4:	4c f5       	brge	.+82     	; 0x1048 <main+0x502>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ff6:	6d a9       	ldd	r22, Y+53	; 0x35
     ff8:	7e a9       	ldd	r23, Y+54	; 0x36
     ffa:	8f a9       	ldd	r24, Y+55	; 0x37
     ffc:	98 ad       	ldd	r25, Y+56	; 0x38
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	40 e2       	ldi	r20, 0x20	; 32
    1004:	51 e4       	ldi	r21, 0x41	; 65
    1006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    100a:	dc 01       	movw	r26, r24
    100c:	cb 01       	movw	r24, r22
    100e:	bc 01       	movw	r22, r24
    1010:	cd 01       	movw	r24, r26
    1012:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1016:	dc 01       	movw	r26, r24
    1018:	cb 01       	movw	r24, r22
    101a:	98 ab       	std	Y+48, r25	; 0x30
    101c:	8f a7       	std	Y+47, r24	; 0x2f
    101e:	0f c0       	rjmp	.+30     	; 0x103e <main+0x4f8>
    1020:	89 e1       	ldi	r24, 0x19	; 25
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	9e a7       	std	Y+46, r25	; 0x2e
    1026:	8d a7       	std	Y+45, r24	; 0x2d
    1028:	8d a5       	ldd	r24, Y+45	; 0x2d
    102a:	9e a5       	ldd	r25, Y+46	; 0x2e
    102c:	01 97       	sbiw	r24, 0x01	; 1
    102e:	f1 f7       	brne	.-4      	; 0x102c <main+0x4e6>
    1030:	9e a7       	std	Y+46, r25	; 0x2e
    1032:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1034:	8f a5       	ldd	r24, Y+47	; 0x2f
    1036:	98 a9       	ldd	r25, Y+48	; 0x30
    1038:	01 97       	sbiw	r24, 0x01	; 1
    103a:	98 ab       	std	Y+48, r25	; 0x30
    103c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    103e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1040:	98 a9       	ldd	r25, Y+48	; 0x30
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	69 f7       	brne	.-38     	; 0x1020 <main+0x4da>
    1046:	14 c0       	rjmp	.+40     	; 0x1070 <main+0x52a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1048:	69 a9       	ldd	r22, Y+49	; 0x31
    104a:	7a a9       	ldd	r23, Y+50	; 0x32
    104c:	8b a9       	ldd	r24, Y+51	; 0x33
    104e:	9c a9       	ldd	r25, Y+52	; 0x34
    1050:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1054:	dc 01       	movw	r26, r24
    1056:	cb 01       	movw	r24, r22
    1058:	98 ab       	std	Y+48, r25	; 0x30
    105a:	8f a7       	std	Y+47, r24	; 0x2f
    105c:	8f a5       	ldd	r24, Y+47	; 0x2f
    105e:	98 a9       	ldd	r25, Y+48	; 0x30
    1060:	9c a7       	std	Y+44, r25	; 0x2c
    1062:	8b a7       	std	Y+43, r24	; 0x2b
    1064:	8b a5       	ldd	r24, Y+43	; 0x2b
    1066:	9c a5       	ldd	r25, Y+44	; 0x2c
    1068:	01 97       	sbiw	r24, 0x01	; 1
    106a:	f1 f7       	brne	.-4      	; 0x1068 <main+0x522>
    106c:	9c a7       	std	Y+44, r25	; 0x2c
    106e:	8b a7       	std	Y+43, r24	; 0x2b


		/*
		 * Display fourth segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT4;
    1070:	ab e3       	ldi	r26, 0x3B	; 59
    1072:	b0 e0       	ldi	r27, 0x00	; 0
    1074:	eb e3       	ldi	r30, 0x3B	; 59
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	80 7c       	andi	r24, 0xC0	; 192
    107c:	88 60       	ori	r24, 0x08	; 8
    107e:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_minutes/10) & 0X0F);
    1080:	a5 e3       	ldi	r26, 0x35	; 53
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	e5 e3       	ldi	r30, 0x35	; 53
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	28 2f       	mov	r18, r24
    108c:	20 7f       	andi	r18, 0xF0	; 240
    108e:	80 91 76 00 	lds	r24, 0x0076
    1092:	9a e0       	ldi	r25, 0x0A	; 10
    1094:	69 2f       	mov	r22, r25
    1096:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
    109a:	8f 70       	andi	r24, 0x0F	; 15
    109c:	82 2b       	or	r24, r18
    109e:	8c 93       	st	X, r24
    10a0:	80 e0       	ldi	r24, 0x00	; 0
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	a0 e8       	ldi	r26, 0x80	; 128
    10a6:	bf e3       	ldi	r27, 0x3F	; 63
    10a8:	8f a3       	std	Y+39, r24	; 0x27
    10aa:	98 a7       	std	Y+40, r25	; 0x28
    10ac:	a9 a7       	std	Y+41, r26	; 0x29
    10ae:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10b0:	6f a1       	ldd	r22, Y+39	; 0x27
    10b2:	78 a5       	ldd	r23, Y+40	; 0x28
    10b4:	89 a5       	ldd	r24, Y+41	; 0x29
    10b6:	9a a5       	ldd	r25, Y+42	; 0x2a
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	4a e7       	ldi	r20, 0x7A	; 122
    10be:	53 e4       	ldi	r21, 0x43	; 67
    10c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10c4:	dc 01       	movw	r26, r24
    10c6:	cb 01       	movw	r24, r22
    10c8:	8b a3       	std	Y+35, r24	; 0x23
    10ca:	9c a3       	std	Y+36, r25	; 0x24
    10cc:	ad a3       	std	Y+37, r26	; 0x25
    10ce:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    10d0:	6b a1       	ldd	r22, Y+35	; 0x23
    10d2:	7c a1       	ldd	r23, Y+36	; 0x24
    10d4:	8d a1       	ldd	r24, Y+37	; 0x25
    10d6:	9e a1       	ldd	r25, Y+38	; 0x26
    10d8:	20 e0       	ldi	r18, 0x00	; 0
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	40 e8       	ldi	r20, 0x80	; 128
    10de:	5f e3       	ldi	r21, 0x3F	; 63
    10e0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10e4:	88 23       	and	r24, r24
    10e6:	2c f4       	brge	.+10     	; 0x10f2 <main+0x5ac>
		__ticks = 1;
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	90 e0       	ldi	r25, 0x00	; 0
    10ec:	9a a3       	std	Y+34, r25	; 0x22
    10ee:	89 a3       	std	Y+33, r24	; 0x21
    10f0:	3f c0       	rjmp	.+126    	; 0x1170 <main+0x62a>
	else if (__tmp > 65535)
    10f2:	6b a1       	ldd	r22, Y+35	; 0x23
    10f4:	7c a1       	ldd	r23, Y+36	; 0x24
    10f6:	8d a1       	ldd	r24, Y+37	; 0x25
    10f8:	9e a1       	ldd	r25, Y+38	; 0x26
    10fa:	20 e0       	ldi	r18, 0x00	; 0
    10fc:	3f ef       	ldi	r19, 0xFF	; 255
    10fe:	4f e7       	ldi	r20, 0x7F	; 127
    1100:	57 e4       	ldi	r21, 0x47	; 71
    1102:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1106:	18 16       	cp	r1, r24
    1108:	4c f5       	brge	.+82     	; 0x115c <main+0x616>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    110a:	6f a1       	ldd	r22, Y+39	; 0x27
    110c:	78 a5       	ldd	r23, Y+40	; 0x28
    110e:	89 a5       	ldd	r24, Y+41	; 0x29
    1110:	9a a5       	ldd	r25, Y+42	; 0x2a
    1112:	20 e0       	ldi	r18, 0x00	; 0
    1114:	30 e0       	ldi	r19, 0x00	; 0
    1116:	40 e2       	ldi	r20, 0x20	; 32
    1118:	51 e4       	ldi	r21, 0x41	; 65
    111a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    111e:	dc 01       	movw	r26, r24
    1120:	cb 01       	movw	r24, r22
    1122:	bc 01       	movw	r22, r24
    1124:	cd 01       	movw	r24, r26
    1126:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    112a:	dc 01       	movw	r26, r24
    112c:	cb 01       	movw	r24, r22
    112e:	9a a3       	std	Y+34, r25	; 0x22
    1130:	89 a3       	std	Y+33, r24	; 0x21
    1132:	0f c0       	rjmp	.+30     	; 0x1152 <main+0x60c>
    1134:	89 e1       	ldi	r24, 0x19	; 25
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	98 a3       	std	Y+32, r25	; 0x20
    113a:	8f 8f       	std	Y+31, r24	; 0x1f
    113c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    113e:	98 a1       	ldd	r25, Y+32	; 0x20
    1140:	01 97       	sbiw	r24, 0x01	; 1
    1142:	f1 f7       	brne	.-4      	; 0x1140 <main+0x5fa>
    1144:	98 a3       	std	Y+32, r25	; 0x20
    1146:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1148:	89 a1       	ldd	r24, Y+33	; 0x21
    114a:	9a a1       	ldd	r25, Y+34	; 0x22
    114c:	01 97       	sbiw	r24, 0x01	; 1
    114e:	9a a3       	std	Y+34, r25	; 0x22
    1150:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1152:	89 a1       	ldd	r24, Y+33	; 0x21
    1154:	9a a1       	ldd	r25, Y+34	; 0x22
    1156:	00 97       	sbiw	r24, 0x00	; 0
    1158:	69 f7       	brne	.-38     	; 0x1134 <main+0x5ee>
    115a:	14 c0       	rjmp	.+40     	; 0x1184 <main+0x63e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    115c:	6b a1       	ldd	r22, Y+35	; 0x23
    115e:	7c a1       	ldd	r23, Y+36	; 0x24
    1160:	8d a1       	ldd	r24, Y+37	; 0x25
    1162:	9e a1       	ldd	r25, Y+38	; 0x26
    1164:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1168:	dc 01       	movw	r26, r24
    116a:	cb 01       	movw	r24, r22
    116c:	9a a3       	std	Y+34, r25	; 0x22
    116e:	89 a3       	std	Y+33, r24	; 0x21
    1170:	89 a1       	ldd	r24, Y+33	; 0x21
    1172:	9a a1       	ldd	r25, Y+34	; 0x22
    1174:	9e 8f       	std	Y+30, r25	; 0x1e
    1176:	8d 8f       	std	Y+29, r24	; 0x1d
    1178:	8d 8d       	ldd	r24, Y+29	; 0x1d
    117a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    117c:	01 97       	sbiw	r24, 0x01	; 1
    117e:	f1 f7       	brne	.-4      	; 0x117c <main+0x636>
    1180:	9e 8f       	std	Y+30, r25	; 0x1e
    1182:	8d 8f       	std	Y+29, r24	; 0x1d
		 *****************************************************************************************/

		/*
		 * Display fifth segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT5;
    1184:	ab e3       	ldi	r26, 0x3B	; 59
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	eb e3       	ldi	r30, 0x3B	; 59
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	80 7c       	andi	r24, 0xC0	; 192
    1190:	80 61       	ori	r24, 0x10	; 16
    1192:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_hours%10) & 0X0F);
    1194:	a5 e3       	ldi	r26, 0x35	; 53
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	e5 e3       	ldi	r30, 0x35	; 53
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	28 2f       	mov	r18, r24
    11a0:	20 7f       	andi	r18, 0xF0	; 240
    11a2:	80 91 77 00 	lds	r24, 0x0077
    11a6:	9a e0       	ldi	r25, 0x0A	; 10
    11a8:	69 2f       	mov	r22, r25
    11aa:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
    11ae:	89 2f       	mov	r24, r25
    11b0:	8f 70       	andi	r24, 0x0F	; 15
    11b2:	82 2b       	or	r24, r18
    11b4:	8c 93       	st	X, r24
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	a0 e8       	ldi	r26, 0x80	; 128
    11bc:	bf e3       	ldi	r27, 0x3F	; 63
    11be:	89 8f       	std	Y+25, r24	; 0x19
    11c0:	9a 8f       	std	Y+26, r25	; 0x1a
    11c2:	ab 8f       	std	Y+27, r26	; 0x1b
    11c4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11c6:	69 8d       	ldd	r22, Y+25	; 0x19
    11c8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    11ca:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11cc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11ce:	20 e0       	ldi	r18, 0x00	; 0
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	4a e7       	ldi	r20, 0x7A	; 122
    11d4:	53 e4       	ldi	r21, 0x43	; 67
    11d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11da:	dc 01       	movw	r26, r24
    11dc:	cb 01       	movw	r24, r22
    11de:	8d 8b       	std	Y+21, r24	; 0x15
    11e0:	9e 8b       	std	Y+22, r25	; 0x16
    11e2:	af 8b       	std	Y+23, r26	; 0x17
    11e4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    11e6:	6d 89       	ldd	r22, Y+21	; 0x15
    11e8:	7e 89       	ldd	r23, Y+22	; 0x16
    11ea:	8f 89       	ldd	r24, Y+23	; 0x17
    11ec:	98 8d       	ldd	r25, Y+24	; 0x18
    11ee:	20 e0       	ldi	r18, 0x00	; 0
    11f0:	30 e0       	ldi	r19, 0x00	; 0
    11f2:	40 e8       	ldi	r20, 0x80	; 128
    11f4:	5f e3       	ldi	r21, 0x3F	; 63
    11f6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11fa:	88 23       	and	r24, r24
    11fc:	2c f4       	brge	.+10     	; 0x1208 <main+0x6c2>
		__ticks = 1;
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	9c 8b       	std	Y+20, r25	; 0x14
    1204:	8b 8b       	std	Y+19, r24	; 0x13
    1206:	3f c0       	rjmp	.+126    	; 0x1286 <main+0x740>
	else if (__tmp > 65535)
    1208:	6d 89       	ldd	r22, Y+21	; 0x15
    120a:	7e 89       	ldd	r23, Y+22	; 0x16
    120c:	8f 89       	ldd	r24, Y+23	; 0x17
    120e:	98 8d       	ldd	r25, Y+24	; 0x18
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	3f ef       	ldi	r19, 0xFF	; 255
    1214:	4f e7       	ldi	r20, 0x7F	; 127
    1216:	57 e4       	ldi	r21, 0x47	; 71
    1218:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    121c:	18 16       	cp	r1, r24
    121e:	4c f5       	brge	.+82     	; 0x1272 <main+0x72c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1220:	69 8d       	ldd	r22, Y+25	; 0x19
    1222:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1224:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1226:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	40 e2       	ldi	r20, 0x20	; 32
    122e:	51 e4       	ldi	r21, 0x41	; 65
    1230:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1234:	dc 01       	movw	r26, r24
    1236:	cb 01       	movw	r24, r22
    1238:	bc 01       	movw	r22, r24
    123a:	cd 01       	movw	r24, r26
    123c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1240:	dc 01       	movw	r26, r24
    1242:	cb 01       	movw	r24, r22
    1244:	9c 8b       	std	Y+20, r25	; 0x14
    1246:	8b 8b       	std	Y+19, r24	; 0x13
    1248:	0f c0       	rjmp	.+30     	; 0x1268 <main+0x722>
    124a:	89 e1       	ldi	r24, 0x19	; 25
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	9a 8b       	std	Y+18, r25	; 0x12
    1250:	89 8b       	std	Y+17, r24	; 0x11
    1252:	89 89       	ldd	r24, Y+17	; 0x11
    1254:	9a 89       	ldd	r25, Y+18	; 0x12
    1256:	01 97       	sbiw	r24, 0x01	; 1
    1258:	f1 f7       	brne	.-4      	; 0x1256 <main+0x710>
    125a:	9a 8b       	std	Y+18, r25	; 0x12
    125c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    125e:	8b 89       	ldd	r24, Y+19	; 0x13
    1260:	9c 89       	ldd	r25, Y+20	; 0x14
    1262:	01 97       	sbiw	r24, 0x01	; 1
    1264:	9c 8b       	std	Y+20, r25	; 0x14
    1266:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1268:	8b 89       	ldd	r24, Y+19	; 0x13
    126a:	9c 89       	ldd	r25, Y+20	; 0x14
    126c:	00 97       	sbiw	r24, 0x00	; 0
    126e:	69 f7       	brne	.-38     	; 0x124a <main+0x704>
    1270:	14 c0       	rjmp	.+40     	; 0x129a <main+0x754>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1272:	6d 89       	ldd	r22, Y+21	; 0x15
    1274:	7e 89       	ldd	r23, Y+22	; 0x16
    1276:	8f 89       	ldd	r24, Y+23	; 0x17
    1278:	98 8d       	ldd	r25, Y+24	; 0x18
    127a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    127e:	dc 01       	movw	r26, r24
    1280:	cb 01       	movw	r24, r22
    1282:	9c 8b       	std	Y+20, r25	; 0x14
    1284:	8b 8b       	std	Y+19, r24	; 0x13
    1286:	8b 89       	ldd	r24, Y+19	; 0x13
    1288:	9c 89       	ldd	r25, Y+20	; 0x14
    128a:	98 8b       	std	Y+16, r25	; 0x10
    128c:	8f 87       	std	Y+15, r24	; 0x0f
    128e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1290:	98 89       	ldd	r25, Y+16	; 0x10
    1292:	01 97       	sbiw	r24, 0x01	; 1
    1294:	f1 f7       	brne	.-4      	; 0x1292 <main+0x74c>
    1296:	98 8b       	std	Y+16, r25	; 0x10
    1298:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);

		/*
		 * Display sixth segment only,turn off the others, display the data
		 */
		SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT = (SEVEN_SEGMENTS_CONTROL_CONTROL_LINE_PORT & 0XC0) | SEGMENT6;
    129a:	ab e3       	ldi	r26, 0x3B	; 59
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	eb e3       	ldi	r30, 0x3B	; 59
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	80 7c       	andi	r24, 0xC0	; 192
    12a6:	80 62       	ori	r24, 0x20	; 32
    12a8:	8c 93       	st	X, r24
		SEVEN_SEGMENTS_DATA_DATA_LINE_PORT = (SEVEN_SEGMENTS_DATA_DATA_LINE_PORT & 0XF0) | ( (g_hours/10) & 0X0F);
    12aa:	a5 e3       	ldi	r26, 0x35	; 53
    12ac:	b0 e0       	ldi	r27, 0x00	; 0
    12ae:	e5 e3       	ldi	r30, 0x35	; 53
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	28 2f       	mov	r18, r24
    12b6:	20 7f       	andi	r18, 0xF0	; 240
    12b8:	80 91 77 00 	lds	r24, 0x0077
    12bc:	9a e0       	ldi	r25, 0x0A	; 10
    12be:	69 2f       	mov	r22, r25
    12c0:	0e 94 69 10 	call	0x20d2	; 0x20d2 <__udivmodqi4>
    12c4:	8f 70       	andi	r24, 0x0F	; 15
    12c6:	82 2b       	or	r24, r18
    12c8:	8c 93       	st	X, r24
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	a0 e8       	ldi	r26, 0x80	; 128
    12d0:	bf e3       	ldi	r27, 0x3F	; 63
    12d2:	8b 87       	std	Y+11, r24	; 0x0b
    12d4:	9c 87       	std	Y+12, r25	; 0x0c
    12d6:	ad 87       	std	Y+13, r26	; 0x0d
    12d8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12da:	6b 85       	ldd	r22, Y+11	; 0x0b
    12dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    12de:	8d 85       	ldd	r24, Y+13	; 0x0d
    12e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    12e2:	20 e0       	ldi	r18, 0x00	; 0
    12e4:	30 e0       	ldi	r19, 0x00	; 0
    12e6:	4a e7       	ldi	r20, 0x7A	; 122
    12e8:	53 e4       	ldi	r21, 0x43	; 67
    12ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12ee:	dc 01       	movw	r26, r24
    12f0:	cb 01       	movw	r24, r22
    12f2:	8f 83       	std	Y+7, r24	; 0x07
    12f4:	98 87       	std	Y+8, r25	; 0x08
    12f6:	a9 87       	std	Y+9, r26	; 0x09
    12f8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12fa:	6f 81       	ldd	r22, Y+7	; 0x07
    12fc:	78 85       	ldd	r23, Y+8	; 0x08
    12fe:	89 85       	ldd	r24, Y+9	; 0x09
    1300:	9a 85       	ldd	r25, Y+10	; 0x0a
    1302:	20 e0       	ldi	r18, 0x00	; 0
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	40 e8       	ldi	r20, 0x80	; 128
    1308:	5f e3       	ldi	r21, 0x3F	; 63
    130a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    130e:	88 23       	and	r24, r24
    1310:	2c f4       	brge	.+10     	; 0x131c <main+0x7d6>
		__ticks = 1;
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	9e 83       	std	Y+6, r25	; 0x06
    1318:	8d 83       	std	Y+5, r24	; 0x05
    131a:	3f c0       	rjmp	.+126    	; 0x139a <main+0x854>
	else if (__tmp > 65535)
    131c:	6f 81       	ldd	r22, Y+7	; 0x07
    131e:	78 85       	ldd	r23, Y+8	; 0x08
    1320:	89 85       	ldd	r24, Y+9	; 0x09
    1322:	9a 85       	ldd	r25, Y+10	; 0x0a
    1324:	20 e0       	ldi	r18, 0x00	; 0
    1326:	3f ef       	ldi	r19, 0xFF	; 255
    1328:	4f e7       	ldi	r20, 0x7F	; 127
    132a:	57 e4       	ldi	r21, 0x47	; 71
    132c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1330:	18 16       	cp	r1, r24
    1332:	4c f5       	brge	.+82     	; 0x1386 <main+0x840>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1334:	6b 85       	ldd	r22, Y+11	; 0x0b
    1336:	7c 85       	ldd	r23, Y+12	; 0x0c
    1338:	8d 85       	ldd	r24, Y+13	; 0x0d
    133a:	9e 85       	ldd	r25, Y+14	; 0x0e
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	40 e2       	ldi	r20, 0x20	; 32
    1342:	51 e4       	ldi	r21, 0x41	; 65
    1344:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1348:	dc 01       	movw	r26, r24
    134a:	cb 01       	movw	r24, r22
    134c:	bc 01       	movw	r22, r24
    134e:	cd 01       	movw	r24, r26
    1350:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1354:	dc 01       	movw	r26, r24
    1356:	cb 01       	movw	r24, r22
    1358:	9e 83       	std	Y+6, r25	; 0x06
    135a:	8d 83       	std	Y+5, r24	; 0x05
    135c:	0f c0       	rjmp	.+30     	; 0x137c <main+0x836>
    135e:	89 e1       	ldi	r24, 0x19	; 25
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	9c 83       	std	Y+4, r25	; 0x04
    1364:	8b 83       	std	Y+3, r24	; 0x03
    1366:	8b 81       	ldd	r24, Y+3	; 0x03
    1368:	9c 81       	ldd	r25, Y+4	; 0x04
    136a:	01 97       	sbiw	r24, 0x01	; 1
    136c:	f1 f7       	brne	.-4      	; 0x136a <main+0x824>
    136e:	9c 83       	std	Y+4, r25	; 0x04
    1370:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1372:	8d 81       	ldd	r24, Y+5	; 0x05
    1374:	9e 81       	ldd	r25, Y+6	; 0x06
    1376:	01 97       	sbiw	r24, 0x01	; 1
    1378:	9e 83       	std	Y+6, r25	; 0x06
    137a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    137c:	8d 81       	ldd	r24, Y+5	; 0x05
    137e:	9e 81       	ldd	r25, Y+6	; 0x06
    1380:	00 97       	sbiw	r24, 0x00	; 0
    1382:	69 f7       	brne	.-38     	; 0x135e <main+0x818>
    1384:	54 cc       	rjmp	.-1880   	; 0xc2e <main+0xe8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1386:	6f 81       	ldd	r22, Y+7	; 0x07
    1388:	78 85       	ldd	r23, Y+8	; 0x08
    138a:	89 85       	ldd	r24, Y+9	; 0x09
    138c:	9a 85       	ldd	r25, Y+10	; 0x0a
    138e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1392:	dc 01       	movw	r26, r24
    1394:	cb 01       	movw	r24, r22
    1396:	9e 83       	std	Y+6, r25	; 0x06
    1398:	8d 83       	std	Y+5, r24	; 0x05
    139a:	8d 81       	ldd	r24, Y+5	; 0x05
    139c:	9e 81       	ldd	r25, Y+6	; 0x06
    139e:	9a 83       	std	Y+2, r25	; 0x02
    13a0:	89 83       	std	Y+1, r24	; 0x01
    13a2:	89 81       	ldd	r24, Y+1	; 0x01
    13a4:	9a 81       	ldd	r25, Y+2	; 0x02
    13a6:	01 97       	sbiw	r24, 0x01	; 1
    13a8:	f1 f7       	brne	.-4      	; 0x13a6 <main+0x860>
    13aa:	9a 83       	std	Y+2, r25	; 0x02
    13ac:	89 83       	std	Y+1, r24	; 0x01
    13ae:	3f cc       	rjmp	.-1922   	; 0xc2e <main+0xe8>

000013b0 <Reset_stopWatch>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void Reset_stopWatch(void)
{
    13b0:	df 93       	push	r29
    13b2:	cf 93       	push	r28
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Clear all variables of the StopWatch to
	 * return increment from the begin
	 */
	g_seconds=0;
    13b8:	10 92 75 00 	sts	0x0075, r1
	g_minutes=0;
    13bc:	10 92 76 00 	sts	0x0076, r1
	g_hours=0;
    13c0:	10 92 77 00 	sts	0x0077, r1
}/*end of Reset_stopWatch function*/
    13c4:	cf 91       	pop	r28
    13c6:	df 91       	pop	r29
    13c8:	08 95       	ret

000013ca <Stop_stopWatch>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void Stop_stopWatch(void)
{
    13ca:	df 93       	push	r29
    13cc:	cf 93       	push	r28
    13ce:	cd b7       	in	r28, 0x3d	; 61
    13d0:	de b7       	in	r29, 0x3e	; 62
	/*
	 * call the function of stop timer
	 * to clear the bits of the clock timer
	 */
	Timer_stop(Timer1);
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	0e 94 b5 0f 	call	0x1f6a	; 0x1f6a <Timer_stop>
}/*end of Stop_stopWatch function*/
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <Resume_stopWatch>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void Resume_stopWatch(void)
{
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
	/*
	 * start to begin the timer again
	 */
	Timer_init(&timer);
    13e6:	88 e6       	ldi	r24, 0x68	; 104
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <Timer_init>

}/*end of Resume_stopWatch function*/
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <DetectSecond>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void DetectSecond(void)
{
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Increment a variable to check how many times the ISR happen
	 */
	g_tick++;
    13fc:	80 91 74 00 	lds	r24, 0x0074
    1400:	8f 5f       	subi	r24, 0xFF	; 255
    1402:	80 93 74 00 	sts	0x0074, r24

}/*end of DetectSecond function*/
    1406:	cf 91       	pop	r28
    1408:	df 91       	pop	r29
    140a:	08 95       	ret

0000140c <__vector_1>:
 *                            Interrupt0                                  *
 * ************************************************************************/


ISR(INT0_vect)
{
    140c:	1f 92       	push	r1
    140e:	0f 92       	push	r0
    1410:	0f b6       	in	r0, 0x3f	; 63
    1412:	0f 92       	push	r0
    1414:	11 24       	eor	r1, r1
    1416:	2f 93       	push	r18
    1418:	3f 93       	push	r19
    141a:	4f 93       	push	r20
    141c:	5f 93       	push	r21
    141e:	6f 93       	push	r22
    1420:	7f 93       	push	r23
    1422:	8f 93       	push	r24
    1424:	9f 93       	push	r25
    1426:	af 93       	push	r26
    1428:	bf 93       	push	r27
    142a:	ef 93       	push	r30
    142c:	ff 93       	push	r31
    142e:	df 93       	push	r29
    1430:	cf 93       	push	r28
    1432:	cd b7       	in	r28, 0x3d	; 61
    1434:	de b7       	in	r29, 0x3e	; 62
	if(g_INT0_callBackPtr != NULL_PTR)
    1436:	80 91 78 00 	lds	r24, 0x0078
    143a:	90 91 79 00 	lds	r25, 0x0079
    143e:	00 97       	sbiw	r24, 0x00	; 0
    1440:	29 f0       	breq	.+10     	; 0x144c <__vector_1+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_INT0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1442:	e0 91 78 00 	lds	r30, 0x0078
    1446:	f0 91 79 00 	lds	r31, 0x0079
    144a:	09 95       	icall
	}
}
    144c:	cf 91       	pop	r28
    144e:	df 91       	pop	r29
    1450:	ff 91       	pop	r31
    1452:	ef 91       	pop	r30
    1454:	bf 91       	pop	r27
    1456:	af 91       	pop	r26
    1458:	9f 91       	pop	r25
    145a:	8f 91       	pop	r24
    145c:	7f 91       	pop	r23
    145e:	6f 91       	pop	r22
    1460:	5f 91       	pop	r21
    1462:	4f 91       	pop	r20
    1464:	3f 91       	pop	r19
    1466:	2f 91       	pop	r18
    1468:	0f 90       	pop	r0
    146a:	0f be       	out	0x3f, r0	; 63
    146c:	0f 90       	pop	r0
    146e:	1f 90       	pop	r1
    1470:	18 95       	reti

00001472 <__vector_2>:
/**************************************************************************
 *                            Interrupt1                                  *
 * ************************************************************************/

ISR(INT1_vect)
{
    1472:	1f 92       	push	r1
    1474:	0f 92       	push	r0
    1476:	0f b6       	in	r0, 0x3f	; 63
    1478:	0f 92       	push	r0
    147a:	11 24       	eor	r1, r1
    147c:	2f 93       	push	r18
    147e:	3f 93       	push	r19
    1480:	4f 93       	push	r20
    1482:	5f 93       	push	r21
    1484:	6f 93       	push	r22
    1486:	7f 93       	push	r23
    1488:	8f 93       	push	r24
    148a:	9f 93       	push	r25
    148c:	af 93       	push	r26
    148e:	bf 93       	push	r27
    1490:	ef 93       	push	r30
    1492:	ff 93       	push	r31
    1494:	df 93       	push	r29
    1496:	cf 93       	push	r28
    1498:	cd b7       	in	r28, 0x3d	; 61
    149a:	de b7       	in	r29, 0x3e	; 62
	if(g_INT1_callBackPtr != NULL_PTR)
    149c:	80 91 7a 00 	lds	r24, 0x007A
    14a0:	90 91 7b 00 	lds	r25, 0x007B
    14a4:	00 97       	sbiw	r24, 0x00	; 0
    14a6:	29 f0       	breq	.+10     	; 0x14b2 <__vector_2+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_INT1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    14a8:	e0 91 7a 00 	lds	r30, 0x007A
    14ac:	f0 91 7b 00 	lds	r31, 0x007B
    14b0:	09 95       	icall
	}
}
    14b2:	cf 91       	pop	r28
    14b4:	df 91       	pop	r29
    14b6:	ff 91       	pop	r31
    14b8:	ef 91       	pop	r30
    14ba:	bf 91       	pop	r27
    14bc:	af 91       	pop	r26
    14be:	9f 91       	pop	r25
    14c0:	8f 91       	pop	r24
    14c2:	7f 91       	pop	r23
    14c4:	6f 91       	pop	r22
    14c6:	5f 91       	pop	r21
    14c8:	4f 91       	pop	r20
    14ca:	3f 91       	pop	r19
    14cc:	2f 91       	pop	r18
    14ce:	0f 90       	pop	r0
    14d0:	0f be       	out	0x3f, r0	; 63
    14d2:	0f 90       	pop	r0
    14d4:	1f 90       	pop	r1
    14d6:	18 95       	reti

000014d8 <__vector_18>:

/**************************************************************************
 *                            Interrupt2                                  *
 * ************************************************************************/
ISR(INT2_vect)
{
    14d8:	1f 92       	push	r1
    14da:	0f 92       	push	r0
    14dc:	0f b6       	in	r0, 0x3f	; 63
    14de:	0f 92       	push	r0
    14e0:	11 24       	eor	r1, r1
    14e2:	2f 93       	push	r18
    14e4:	3f 93       	push	r19
    14e6:	4f 93       	push	r20
    14e8:	5f 93       	push	r21
    14ea:	6f 93       	push	r22
    14ec:	7f 93       	push	r23
    14ee:	8f 93       	push	r24
    14f0:	9f 93       	push	r25
    14f2:	af 93       	push	r26
    14f4:	bf 93       	push	r27
    14f6:	ef 93       	push	r30
    14f8:	ff 93       	push	r31
    14fa:	df 93       	push	r29
    14fc:	cf 93       	push	r28
    14fe:	cd b7       	in	r28, 0x3d	; 61
    1500:	de b7       	in	r29, 0x3e	; 62
	if(g_INT2_callBackPtr != NULL_PTR)
    1502:	80 91 7c 00 	lds	r24, 0x007C
    1506:	90 91 7d 00 	lds	r25, 0x007D
    150a:	00 97       	sbiw	r24, 0x00	; 0
    150c:	29 f0       	breq	.+10     	; 0x1518 <__vector_18+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_INT2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    150e:	e0 91 7c 00 	lds	r30, 0x007C
    1512:	f0 91 7d 00 	lds	r31, 0x007D
    1516:	09 95       	icall
	}
}
    1518:	cf 91       	pop	r28
    151a:	df 91       	pop	r29
    151c:	ff 91       	pop	r31
    151e:	ef 91       	pop	r30
    1520:	bf 91       	pop	r27
    1522:	af 91       	pop	r26
    1524:	9f 91       	pop	r25
    1526:	8f 91       	pop	r24
    1528:	7f 91       	pop	r23
    152a:	6f 91       	pop	r22
    152c:	5f 91       	pop	r21
    152e:	4f 91       	pop	r20
    1530:	3f 91       	pop	r19
    1532:	2f 91       	pop	r18
    1534:	0f 90       	pop	r0
    1536:	0f be       	out	0x3f, r0	; 63
    1538:	0f 90       	pop	r0
    153a:	1f 90       	pop	r1
    153c:	18 95       	reti

0000153e <External_Interrupt_init>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void External_Interrupt_init(const External_Interrupt_ConfigType* Config_Ptr)
{
    153e:	df 93       	push	r29
    1540:	cf 93       	push	r28
    1542:	00 d0       	rcall	.+0      	; 0x1544 <External_Interrupt_init+0x6>
    1544:	00 d0       	rcall	.+0      	; 0x1546 <External_Interrupt_init+0x8>
    1546:	cd b7       	in	r28, 0x3d	; 61
    1548:	de b7       	in	r29, 0x3e	; 62
    154a:	9a 83       	std	Y+2, r25	; 0x02
    154c:	89 83       	std	Y+1, r24	; 0x01

	switch(Config_Ptr->INT_ID)
    154e:	e9 81       	ldd	r30, Y+1	; 0x01
    1550:	fa 81       	ldd	r31, Y+2	; 0x02
    1552:	80 81       	ld	r24, Z
    1554:	28 2f       	mov	r18, r24
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	3c 83       	std	Y+4, r19	; 0x04
    155a:	2b 83       	std	Y+3, r18	; 0x03
    155c:	8b 81       	ldd	r24, Y+3	; 0x03
    155e:	9c 81       	ldd	r25, Y+4	; 0x04
    1560:	81 30       	cpi	r24, 0x01	; 1
    1562:	91 05       	cpc	r25, r1
    1564:	61 f1       	breq	.+88     	; 0x15be <External_Interrupt_init+0x80>
    1566:	eb 81       	ldd	r30, Y+3	; 0x03
    1568:	fc 81       	ldd	r31, Y+4	; 0x04
    156a:	e2 30       	cpi	r30, 0x02	; 2
    156c:	f1 05       	cpc	r31, r1
    156e:	09 f4       	brne	.+2      	; 0x1572 <External_Interrupt_init+0x34>
    1570:	4c c0       	rjmp	.+152    	; 0x160a <External_Interrupt_init+0xcc>
    1572:	2b 81       	ldd	r18, Y+3	; 0x03
    1574:	3c 81       	ldd	r19, Y+4	; 0x04
    1576:	21 15       	cp	r18, r1
    1578:	31 05       	cpc	r19, r1
    157a:	09 f0       	breq	.+2      	; 0x157e <External_Interrupt_init+0x40>
    157c:	73 c0       	rjmp	.+230    	; 0x1664 <External_Interrupt_init+0x126>
	{

	case INTERRUPT0:

		/*configure pin of interrupt0 as input pin*/
		INTERRUPT0_DIRECTION_PORT = CLEAR_BIT(INTERRUPT0_DIRECTION_PORT, INTERRUPT0_PIN);
    157e:	21 e3       	ldi	r18, 0x31	; 49
    1580:	30 e0       	ldi	r19, 0x00	; 0
    1582:	a1 e3       	ldi	r26, 0x31	; 49
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e1 e3       	ldi	r30, 0x31	; 49
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	8b 7f       	andi	r24, 0xFB	; 251
    158e:	8c 93       	st	X, r24
    1590:	8c 91       	ld	r24, X
    1592:	f9 01       	movw	r30, r18
    1594:	80 83       	st	Z, r24
		}/*end of INTERNAL_PULL_UP_INT0  */
#endif


		/*configure the control edge for interrupt 0*/
		MCU_CONTROL_REGISTER = (MCU_CONTROL_REGISTER & 0XFC) | (Config_Ptr->INT_control) ;
    1596:	a5 e5       	ldi	r26, 0x55	; 85
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e5 e5       	ldi	r30, 0x55	; 85
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	98 2f       	mov	r25, r24
    15a2:	9c 7f       	andi	r25, 0xFC	; 252
    15a4:	e9 81       	ldd	r30, Y+1	; 0x01
    15a6:	fa 81       	ldd	r31, Y+2	; 0x02
    15a8:	81 81       	ldd	r24, Z+1	; 0x01
    15aa:	89 2b       	or	r24, r25
    15ac:	8c 93       	st	X, r24

		/*activate external interrupt 0 interrupt enable*/
		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0XBF) | (1<<EXTRNAL_INTERRUPT0_ENABL_BIT);
    15ae:	ab e5       	ldi	r26, 0x5B	; 91
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	eb e5       	ldi	r30, 0x5B	; 91
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	80 64       	ori	r24, 0x40	; 64
    15ba:	8c 93       	st	X, r24
    15bc:	53 c0       	rjmp	.+166    	; 0x1664 <External_Interrupt_init+0x126>
		break;

	case INTERRUPT1:

		/*configure interrupt 1 pin as input pin*/
		INTERRUPT1_DIRECTION_PORT = CLEAR_BIT(INTERRUPT1_DIRECTION_PORT, INTERRUPT1_PIN);
    15be:	21 e3       	ldi	r18, 0x31	; 49
    15c0:	30 e0       	ldi	r19, 0x00	; 0
    15c2:	a1 e3       	ldi	r26, 0x31	; 49
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	e1 e3       	ldi	r30, 0x31	; 49
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	80 81       	ld	r24, Z
    15cc:	87 7f       	andi	r24, 0xF7	; 247
    15ce:	8c 93       	st	X, r24
    15d0:	8c 91       	ld	r24, X
    15d2:	f9 01       	movw	r30, r18
    15d4:	80 83       	st	Z, r24
		}/*end of INTERNAL_PULL_UP_INT0  */
#endif


		/*configure control edge for interrupt 1*/
		MCU_CONTROL_REGISTER = (MCU_CONTROL_REGISTER & 0XF3) | ( (Config_Ptr->INT_control)<< INTERRUPT1_SENSE_CONTROL_BITS);
    15d6:	a5 e5       	ldi	r26, 0x55	; 85
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e5 e5       	ldi	r30, 0x55	; 85
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	28 2f       	mov	r18, r24
    15e2:	23 7f       	andi	r18, 0xF3	; 243
    15e4:	e9 81       	ldd	r30, Y+1	; 0x01
    15e6:	fa 81       	ldd	r31, Y+2	; 0x02
    15e8:	81 81       	ldd	r24, Z+1	; 0x01
    15ea:	88 2f       	mov	r24, r24
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	88 0f       	add	r24, r24
    15f4:	99 1f       	adc	r25, r25
    15f6:	82 2b       	or	r24, r18
    15f8:	8c 93       	st	X, r24

		/*active external interrupt interrupt enable for interrupt 1*/
		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0X7F) | (1<<EXTRNAL_INTERRUPT1_ENABL_BIT);
    15fa:	ab e5       	ldi	r26, 0x5B	; 91
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	eb e5       	ldi	r30, 0x5B	; 91
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	80 68       	ori	r24, 0x80	; 128
    1606:	8c 93       	st	X, r24
    1608:	2d c0       	rjmp	.+90     	; 0x1664 <External_Interrupt_init+0x126>
		break;

	case INTERRUPT2:

		/*configure interrupt 2 pin as input pin */
		INTERRUPT2_DIRECTION_PORT = CLEAR_BIT(INTERRUPT2_DIRECTION_PORT, INTERRUPT2_PIN);
    160a:	27 e3       	ldi	r18, 0x37	; 55
    160c:	30 e0       	ldi	r19, 0x00	; 0
    160e:	a7 e3       	ldi	r26, 0x37	; 55
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	e7 e3       	ldi	r30, 0x37	; 55
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	8b 7f       	andi	r24, 0xFB	; 251
    161a:	8c 93       	st	X, r24
    161c:	8c 91       	ld	r24, X
    161e:	f9 01       	movw	r30, r18
    1620:	80 83       	st	Z, r24

		}/*end of INTERNAL_PULL_UP_INT0  */
#endif

		/*configure control edge for interrupt 2*/
		MCU_CONTROL_AND_STATUS_REGISTER = (MCU_CONTROL_AND_STATUS_REGISTER & 0XBF) | ( ((Config_Ptr->INT_control) & 0X01)<< ISC2);
    1622:	a4 e5       	ldi	r26, 0x54	; 84
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	e4 e5       	ldi	r30, 0x54	; 84
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	28 2f       	mov	r18, r24
    162e:	2f 7b       	andi	r18, 0xBF	; 191
    1630:	e9 81       	ldd	r30, Y+1	; 0x01
    1632:	fa 81       	ldd	r31, Y+2	; 0x02
    1634:	81 81       	ldd	r24, Z+1	; 0x01
    1636:	88 2f       	mov	r24, r24
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	81 70       	andi	r24, 0x01	; 1
    163c:	90 70       	andi	r25, 0x00	; 0
    163e:	00 24       	eor	r0, r0
    1640:	96 95       	lsr	r25
    1642:	87 95       	ror	r24
    1644:	07 94       	ror	r0
    1646:	96 95       	lsr	r25
    1648:	87 95       	ror	r24
    164a:	07 94       	ror	r0
    164c:	98 2f       	mov	r25, r24
    164e:	80 2d       	mov	r24, r0
    1650:	82 2b       	or	r24, r18
    1652:	8c 93       	st	X, r24

		/*Active external interrupt interrupt enable*/
		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0XCF) | (1<<EXTRNAL_INTERRUPT2_ENABL_BIT);
    1654:	ab e5       	ldi	r26, 0x5B	; 91
    1656:	b0 e0       	ldi	r27, 0x00	; 0
    1658:	eb e5       	ldi	r30, 0x5B	; 91
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	8f 7c       	andi	r24, 0xCF	; 207
    1660:	80 62       	ori	r24, 0x20	; 32
    1662:	8c 93       	st	X, r24
		break;


	}/*end of switch case*/

}/*end of External_Interrupt function*/
    1664:	0f 90       	pop	r0
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	0f 90       	pop	r0
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	08 95       	ret

00001672 <Interrupt_setCallBack>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void Interrupt_setCallBack(void(*a_ptr)(void), Interrupt_ID Interrupt_type )
{
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	00 d0       	rcall	.+0      	; 0x1678 <Interrupt_setCallBack+0x6>
    1678:	00 d0       	rcall	.+0      	; 0x167a <Interrupt_setCallBack+0x8>
    167a:	0f 92       	push	r0
    167c:	cd b7       	in	r28, 0x3d	; 61
    167e:	de b7       	in	r29, 0x3e	; 62
    1680:	9a 83       	std	Y+2, r25	; 0x02
    1682:	89 83       	std	Y+1, r24	; 0x01
    1684:	6b 83       	std	Y+3, r22	; 0x03

	switch(Interrupt_type)
    1686:	8b 81       	ldd	r24, Y+3	; 0x03
    1688:	28 2f       	mov	r18, r24
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	3d 83       	std	Y+5, r19	; 0x05
    168e:	2c 83       	std	Y+4, r18	; 0x04
    1690:	8c 81       	ldd	r24, Y+4	; 0x04
    1692:	9d 81       	ldd	r25, Y+5	; 0x05
    1694:	81 30       	cpi	r24, 0x01	; 1
    1696:	91 05       	cpc	r25, r1
    1698:	81 f0       	breq	.+32     	; 0x16ba <Interrupt_setCallBack+0x48>
    169a:	2c 81       	ldd	r18, Y+4	; 0x04
    169c:	3d 81       	ldd	r19, Y+5	; 0x05
    169e:	22 30       	cpi	r18, 0x02	; 2
    16a0:	31 05       	cpc	r19, r1
    16a2:	91 f0       	breq	.+36     	; 0x16c8 <Interrupt_setCallBack+0x56>
    16a4:	8c 81       	ldd	r24, Y+4	; 0x04
    16a6:	9d 81       	ldd	r25, Y+5	; 0x05
    16a8:	00 97       	sbiw	r24, 0x00	; 0
    16aa:	a1 f4       	brne	.+40     	; 0x16d4 <Interrupt_setCallBack+0x62>
	{
	case INTERRUPT0:
		/* Save the address of the Call back function in a global variable */
		g_INT0_callBackPtr = a_ptr;
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	9a 81       	ldd	r25, Y+2	; 0x02
    16b0:	90 93 79 00 	sts	0x0079, r25
    16b4:	80 93 78 00 	sts	0x0078, r24
    16b8:	0d c0       	rjmp	.+26     	; 0x16d4 <Interrupt_setCallBack+0x62>
		break;

	case INTERRUPT1:
		/* Save the address of the Call back function in a global variable */
		g_INT1_callBackPtr = a_ptr;
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	9a 81       	ldd	r25, Y+2	; 0x02
    16be:	90 93 7b 00 	sts	0x007B, r25
    16c2:	80 93 7a 00 	sts	0x007A, r24
    16c6:	06 c0       	rjmp	.+12     	; 0x16d4 <Interrupt_setCallBack+0x62>
		break;

	case INTERRUPT2:
		/* Save the address of the Call back function in a global variable */
		g_INT2_callBackPtr = a_ptr;
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	9a 81       	ldd	r25, Y+2	; 0x02
    16cc:	90 93 7d 00 	sts	0x007D, r25
    16d0:	80 93 7c 00 	sts	0x007C, r24
		break;
	} /*End of the switch case*/

}/*End of the setCallBack function*/
    16d4:	0f 90       	pop	r0
    16d6:	0f 90       	pop	r0
    16d8:	0f 90       	pop	r0
    16da:	0f 90       	pop	r0
    16dc:	0f 90       	pop	r0
    16de:	cf 91       	pop	r28
    16e0:	df 91       	pop	r29
    16e2:	08 95       	ret

000016e4 <External_Interrupt_Deinit>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void External_Interrupt_Deinit(Interrupt_ID INT_ID)
{
    16e4:	df 93       	push	r29
    16e6:	cf 93       	push	r28
    16e8:	00 d0       	rcall	.+0      	; 0x16ea <External_Interrupt_Deinit+0x6>
    16ea:	0f 92       	push	r0
    16ec:	cd b7       	in	r28, 0x3d	; 61
    16ee:	de b7       	in	r29, 0x3e	; 62
    16f0:	89 83       	std	Y+1, r24	; 0x01

	switch(INT_ID)
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	3b 83       	std	Y+3, r19	; 0x03
    16fa:	2a 83       	std	Y+2, r18	; 0x02
    16fc:	8a 81       	ldd	r24, Y+2	; 0x02
    16fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1700:	81 30       	cpi	r24, 0x01	; 1
    1702:	91 05       	cpc	r25, r1
    1704:	c1 f0       	breq	.+48     	; 0x1736 <External_Interrupt_Deinit+0x52>
    1706:	2a 81       	ldd	r18, Y+2	; 0x02
    1708:	3b 81       	ldd	r19, Y+3	; 0x03
    170a:	22 30       	cpi	r18, 0x02	; 2
    170c:	31 05       	cpc	r19, r1
    170e:	11 f1       	breq	.+68     	; 0x1754 <External_Interrupt_Deinit+0x70>
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	9b 81       	ldd	r25, Y+3	; 0x03
    1714:	00 97       	sbiw	r24, 0x00	; 0
    1716:	61 f5       	brne	.+88     	; 0x1770 <External_Interrupt_Deinit+0x8c>
	{

	case INTERRUPT0:

		/*clear all bits of interrupt 0*/
		MCU_CONTROL_REGISTER = (MCU_CONTROL_REGISTER & 0XFC);
    1718:	a5 e5       	ldi	r26, 0x55	; 85
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	e5 e5       	ldi	r30, 0x55	; 85
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	8c 7f       	andi	r24, 0xFC	; 252
    1724:	8c 93       	st	X, r24
		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0XBF);
    1726:	ab e5       	ldi	r26, 0x5B	; 91
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	eb e5       	ldi	r30, 0x5B	; 91
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	8f 7b       	andi	r24, 0xBF	; 191
    1732:	8c 93       	st	X, r24
    1734:	1d c0       	rjmp	.+58     	; 0x1770 <External_Interrupt_Deinit+0x8c>
		break;

	case INTERRUPT1:

		/*clear all bits of interrupt 1*/
		MCU_CONTROL_REGISTER = (MCU_CONTROL_REGISTER & 0XF3);
    1736:	a5 e5       	ldi	r26, 0x55	; 85
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e5 e5       	ldi	r30, 0x55	; 85
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	80 81       	ld	r24, Z
    1740:	83 7f       	andi	r24, 0xF3	; 243
    1742:	8c 93       	st	X, r24

		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0X7F);
    1744:	ab e5       	ldi	r26, 0x5B	; 91
    1746:	b0 e0       	ldi	r27, 0x00	; 0
    1748:	eb e5       	ldi	r30, 0x5B	; 91
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	80 81       	ld	r24, Z
    174e:	8f 77       	andi	r24, 0x7F	; 127
    1750:	8c 93       	st	X, r24
    1752:	0e c0       	rjmp	.+28     	; 0x1770 <External_Interrupt_Deinit+0x8c>
		break;


	case INTERRUPT2:
		/*clear all bits of interrupt 2*/
		MCU_CONTROL_AND_STATUS_REGISTER = (MCU_CONTROL_AND_STATUS_REGISTER & 0XBF);
    1754:	a4 e5       	ldi	r26, 0x54	; 84
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	e4 e5       	ldi	r30, 0x54	; 84
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	8f 7b       	andi	r24, 0xBF	; 191
    1760:	8c 93       	st	X, r24

		GENERAL_INTERRUPT_CONTROL_REGISTER = (GENERAL_INTERRUPT_CONTROL_REGISTER & 0XCF);
    1762:	ab e5       	ldi	r26, 0x5B	; 91
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	eb e5       	ldi	r30, 0x5B	; 91
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	8f 7c       	andi	r24, 0xCF	; 207
    176e:	8c 93       	st	X, r24
		break;


	}/*end of switch case*/

}/*End of External_Interrupt_Deinit function*/
    1770:	0f 90       	pop	r0
    1772:	0f 90       	pop	r0
    1774:	0f 90       	pop	r0
    1776:	cf 91       	pop	r28
    1778:	df 91       	pop	r29
    177a:	08 95       	ret

0000177c <__vector_9>:

/**************************************************************************
 *                              Timer0
 * ************************************************************************/
ISR(TIMER0_OVF_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	11 24       	eor	r1, r1
    1786:	2f 93       	push	r18
    1788:	3f 93       	push	r19
    178a:	4f 93       	push	r20
    178c:	5f 93       	push	r21
    178e:	6f 93       	push	r22
    1790:	7f 93       	push	r23
    1792:	8f 93       	push	r24
    1794:	9f 93       	push	r25
    1796:	af 93       	push	r26
    1798:	bf 93       	push	r27
    179a:	ef 93       	push	r30
    179c:	ff 93       	push	r31
    179e:	df 93       	push	r29
    17a0:	cf 93       	push	r28
    17a2:	cd b7       	in	r28, 0x3d	; 61
    17a4:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    17a6:	80 91 7e 00 	lds	r24, 0x007E
    17aa:	90 91 7f 00 	lds	r25, 0x007F
    17ae:	00 97       	sbiw	r24, 0x00	; 0
    17b0:	29 f0       	breq	.+10     	; 0x17bc <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    17b2:	e0 91 7e 00 	lds	r30, 0x007E
    17b6:	f0 91 7f 00 	lds	r31, 0x007F
    17ba:	09 95       	icall
	}
}
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	ff 91       	pop	r31
    17c2:	ef 91       	pop	r30
    17c4:	bf 91       	pop	r27
    17c6:	af 91       	pop	r26
    17c8:	9f 91       	pop	r25
    17ca:	8f 91       	pop	r24
    17cc:	7f 91       	pop	r23
    17ce:	6f 91       	pop	r22
    17d0:	5f 91       	pop	r21
    17d2:	4f 91       	pop	r20
    17d4:	3f 91       	pop	r19
    17d6:	2f 91       	pop	r18
    17d8:	0f 90       	pop	r0
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	0f 90       	pop	r0
    17de:	1f 90       	pop	r1
    17e0:	18 95       	reti

000017e2 <__vector_19>:

ISR(TIMER0_COMP_vect)
{
    17e2:	1f 92       	push	r1
    17e4:	0f 92       	push	r0
    17e6:	0f b6       	in	r0, 0x3f	; 63
    17e8:	0f 92       	push	r0
    17ea:	11 24       	eor	r1, r1
    17ec:	2f 93       	push	r18
    17ee:	3f 93       	push	r19
    17f0:	4f 93       	push	r20
    17f2:	5f 93       	push	r21
    17f4:	6f 93       	push	r22
    17f6:	7f 93       	push	r23
    17f8:	8f 93       	push	r24
    17fa:	9f 93       	push	r25
    17fc:	af 93       	push	r26
    17fe:	bf 93       	push	r27
    1800:	ef 93       	push	r30
    1802:	ff 93       	push	r31
    1804:	df 93       	push	r29
    1806:	cf 93       	push	r28
    1808:	cd b7       	in	r28, 0x3d	; 61
    180a:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    180c:	80 91 7e 00 	lds	r24, 0x007E
    1810:	90 91 7f 00 	lds	r25, 0x007F
    1814:	00 97       	sbiw	r24, 0x00	; 0
    1816:	29 f0       	breq	.+10     	; 0x1822 <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1818:	e0 91 7e 00 	lds	r30, 0x007E
    181c:	f0 91 7f 00 	lds	r31, 0x007F
    1820:	09 95       	icall
	}
}
    1822:	cf 91       	pop	r28
    1824:	df 91       	pop	r29
    1826:	ff 91       	pop	r31
    1828:	ef 91       	pop	r30
    182a:	bf 91       	pop	r27
    182c:	af 91       	pop	r26
    182e:	9f 91       	pop	r25
    1830:	8f 91       	pop	r24
    1832:	7f 91       	pop	r23
    1834:	6f 91       	pop	r22
    1836:	5f 91       	pop	r21
    1838:	4f 91       	pop	r20
    183a:	3f 91       	pop	r19
    183c:	2f 91       	pop	r18
    183e:	0f 90       	pop	r0
    1840:	0f be       	out	0x3f, r0	; 63
    1842:	0f 90       	pop	r0
    1844:	1f 90       	pop	r1
    1846:	18 95       	reti

00001848 <__vector_8>:

/**************************************************************************
 *                              Timer1
 * ************************************************************************/
ISR(TIMER1_OVF_vect)
{
    1848:	1f 92       	push	r1
    184a:	0f 92       	push	r0
    184c:	0f b6       	in	r0, 0x3f	; 63
    184e:	0f 92       	push	r0
    1850:	11 24       	eor	r1, r1
    1852:	2f 93       	push	r18
    1854:	3f 93       	push	r19
    1856:	4f 93       	push	r20
    1858:	5f 93       	push	r21
    185a:	6f 93       	push	r22
    185c:	7f 93       	push	r23
    185e:	8f 93       	push	r24
    1860:	9f 93       	push	r25
    1862:	af 93       	push	r26
    1864:	bf 93       	push	r27
    1866:	ef 93       	push	r30
    1868:	ff 93       	push	r31
    186a:	df 93       	push	r29
    186c:	cf 93       	push	r28
    186e:	cd b7       	in	r28, 0x3d	; 61
    1870:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    1872:	80 91 80 00 	lds	r24, 0x0080
    1876:	90 91 81 00 	lds	r25, 0x0081
    187a:	00 97       	sbiw	r24, 0x00	; 0
    187c:	29 f0       	breq	.+10     	; 0x1888 <__vector_8+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    187e:	e0 91 80 00 	lds	r30, 0x0080
    1882:	f0 91 81 00 	lds	r31, 0x0081
    1886:	09 95       	icall
	}
}
    1888:	cf 91       	pop	r28
    188a:	df 91       	pop	r29
    188c:	ff 91       	pop	r31
    188e:	ef 91       	pop	r30
    1890:	bf 91       	pop	r27
    1892:	af 91       	pop	r26
    1894:	9f 91       	pop	r25
    1896:	8f 91       	pop	r24
    1898:	7f 91       	pop	r23
    189a:	6f 91       	pop	r22
    189c:	5f 91       	pop	r21
    189e:	4f 91       	pop	r20
    18a0:	3f 91       	pop	r19
    18a2:	2f 91       	pop	r18
    18a4:	0f 90       	pop	r0
    18a6:	0f be       	out	0x3f, r0	; 63
    18a8:	0f 90       	pop	r0
    18aa:	1f 90       	pop	r1
    18ac:	18 95       	reti

000018ae <__vector_6>:

ISR(TIMER1_COMPA_vect)
{
    18ae:	1f 92       	push	r1
    18b0:	0f 92       	push	r0
    18b2:	0f b6       	in	r0, 0x3f	; 63
    18b4:	0f 92       	push	r0
    18b6:	11 24       	eor	r1, r1
    18b8:	2f 93       	push	r18
    18ba:	3f 93       	push	r19
    18bc:	4f 93       	push	r20
    18be:	5f 93       	push	r21
    18c0:	6f 93       	push	r22
    18c2:	7f 93       	push	r23
    18c4:	8f 93       	push	r24
    18c6:	9f 93       	push	r25
    18c8:	af 93       	push	r26
    18ca:	bf 93       	push	r27
    18cc:	ef 93       	push	r30
    18ce:	ff 93       	push	r31
    18d0:	df 93       	push	r29
    18d2:	cf 93       	push	r28
    18d4:	cd b7       	in	r28, 0x3d	; 61
    18d6:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    18d8:	80 91 80 00 	lds	r24, 0x0080
    18dc:	90 91 81 00 	lds	r25, 0x0081
    18e0:	00 97       	sbiw	r24, 0x00	; 0
    18e2:	29 f0       	breq	.+10     	; 0x18ee <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    18e4:	e0 91 80 00 	lds	r30, 0x0080
    18e8:	f0 91 81 00 	lds	r31, 0x0081
    18ec:	09 95       	icall
	}
}
    18ee:	cf 91       	pop	r28
    18f0:	df 91       	pop	r29
    18f2:	ff 91       	pop	r31
    18f4:	ef 91       	pop	r30
    18f6:	bf 91       	pop	r27
    18f8:	af 91       	pop	r26
    18fa:	9f 91       	pop	r25
    18fc:	8f 91       	pop	r24
    18fe:	7f 91       	pop	r23
    1900:	6f 91       	pop	r22
    1902:	5f 91       	pop	r21
    1904:	4f 91       	pop	r20
    1906:	3f 91       	pop	r19
    1908:	2f 91       	pop	r18
    190a:	0f 90       	pop	r0
    190c:	0f be       	out	0x3f, r0	; 63
    190e:	0f 90       	pop	r0
    1910:	1f 90       	pop	r1
    1912:	18 95       	reti

00001914 <__vector_4>:

/**************************************************************************
 *                              Timer2
 * ************************************************************************/
ISR(TIMER2_OVF_vect)
{
    1914:	1f 92       	push	r1
    1916:	0f 92       	push	r0
    1918:	0f b6       	in	r0, 0x3f	; 63
    191a:	0f 92       	push	r0
    191c:	11 24       	eor	r1, r1
    191e:	2f 93       	push	r18
    1920:	3f 93       	push	r19
    1922:	4f 93       	push	r20
    1924:	5f 93       	push	r21
    1926:	6f 93       	push	r22
    1928:	7f 93       	push	r23
    192a:	8f 93       	push	r24
    192c:	9f 93       	push	r25
    192e:	af 93       	push	r26
    1930:	bf 93       	push	r27
    1932:	ef 93       	push	r30
    1934:	ff 93       	push	r31
    1936:	df 93       	push	r29
    1938:	cf 93       	push	r28
    193a:	cd b7       	in	r28, 0x3d	; 61
    193c:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    193e:	80 91 7e 00 	lds	r24, 0x007E
    1942:	90 91 7f 00 	lds	r25, 0x007F
    1946:	00 97       	sbiw	r24, 0x00	; 0
    1948:	29 f0       	breq	.+10     	; 0x1954 <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    194a:	e0 91 82 00 	lds	r30, 0x0082
    194e:	f0 91 83 00 	lds	r31, 0x0083
    1952:	09 95       	icall
	}
}
    1954:	cf 91       	pop	r28
    1956:	df 91       	pop	r29
    1958:	ff 91       	pop	r31
    195a:	ef 91       	pop	r30
    195c:	bf 91       	pop	r27
    195e:	af 91       	pop	r26
    1960:	9f 91       	pop	r25
    1962:	8f 91       	pop	r24
    1964:	7f 91       	pop	r23
    1966:	6f 91       	pop	r22
    1968:	5f 91       	pop	r21
    196a:	4f 91       	pop	r20
    196c:	3f 91       	pop	r19
    196e:	2f 91       	pop	r18
    1970:	0f 90       	pop	r0
    1972:	0f be       	out	0x3f, r0	; 63
    1974:	0f 90       	pop	r0
    1976:	1f 90       	pop	r1
    1978:	18 95       	reti

0000197a <__vector_3>:

ISR(TIMER2_COMP_vect)
{
    197a:	1f 92       	push	r1
    197c:	0f 92       	push	r0
    197e:	0f b6       	in	r0, 0x3f	; 63
    1980:	0f 92       	push	r0
    1982:	11 24       	eor	r1, r1
    1984:	2f 93       	push	r18
    1986:	3f 93       	push	r19
    1988:	4f 93       	push	r20
    198a:	5f 93       	push	r21
    198c:	6f 93       	push	r22
    198e:	7f 93       	push	r23
    1990:	8f 93       	push	r24
    1992:	9f 93       	push	r25
    1994:	af 93       	push	r26
    1996:	bf 93       	push	r27
    1998:	ef 93       	push	r30
    199a:	ff 93       	push	r31
    199c:	df 93       	push	r29
    199e:	cf 93       	push	r28
    19a0:	cd b7       	in	r28, 0x3d	; 61
    19a2:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBackPtr != NULL_PTR)
    19a4:	80 91 82 00 	lds	r24, 0x0082
    19a8:	90 91 83 00 	lds	r25, 0x0083
    19ac:	00 97       	sbiw	r24, 0x00	; 0
    19ae:	29 f0       	breq	.+10     	; 0x19ba <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    19b0:	e0 91 82 00 	lds	r30, 0x0082
    19b4:	f0 91 83 00 	lds	r31, 0x0083
    19b8:	09 95       	icall
	}
}
    19ba:	cf 91       	pop	r28
    19bc:	df 91       	pop	r29
    19be:	ff 91       	pop	r31
    19c0:	ef 91       	pop	r30
    19c2:	bf 91       	pop	r27
    19c4:	af 91       	pop	r26
    19c6:	9f 91       	pop	r25
    19c8:	8f 91       	pop	r24
    19ca:	7f 91       	pop	r23
    19cc:	6f 91       	pop	r22
    19ce:	5f 91       	pop	r21
    19d0:	4f 91       	pop	r20
    19d2:	3f 91       	pop	r19
    19d4:	2f 91       	pop	r18
    19d6:	0f 90       	pop	r0
    19d8:	0f be       	out	0x3f, r0	; 63
    19da:	0f 90       	pop	r0
    19dc:	1f 90       	pop	r1
    19de:	18 95       	reti

000019e0 <Timer_init>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void Timer_init(const Timer_ConfigType * Config_Ptr)
{
    19e0:	df 93       	push	r29
    19e2:	cf 93       	push	r28
    19e4:	cd b7       	in	r28, 0x3d	; 61
    19e6:	de b7       	in	r29, 0x3e	; 62
    19e8:	6a 97       	sbiw	r28, 0x1a	; 26
    19ea:	0f b6       	in	r0, 0x3f	; 63
    19ec:	f8 94       	cli
    19ee:	de bf       	out	0x3e, r29	; 62
    19f0:	0f be       	out	0x3f, r0	; 63
    19f2:	cd bf       	out	0x3d, r28	; 61
    19f4:	9a 83       	std	Y+2, r25	; 0x02
    19f6:	89 83       	std	Y+1, r24	; 0x01

	switch(Config_Ptr->timer_ID)
    19f8:	e9 81       	ldd	r30, Y+1	; 0x01
    19fa:	fa 81       	ldd	r31, Y+2	; 0x02
    19fc:	80 85       	ldd	r24, Z+8	; 0x08
    19fe:	28 2f       	mov	r18, r24
    1a00:	30 e0       	ldi	r19, 0x00	; 0
    1a02:	3a 8f       	std	Y+26, r19	; 0x1a
    1a04:	29 8f       	std	Y+25, r18	; 0x19
    1a06:	89 8d       	ldd	r24, Y+25	; 0x19
    1a08:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1a0a:	81 30       	cpi	r24, 0x01	; 1
    1a0c:	91 05       	cpc	r25, r1
    1a0e:	09 f4       	brne	.+2      	; 0x1a12 <Timer_init+0x32>
    1a10:	cf c0       	rjmp	.+414    	; 0x1bb0 <Timer_init+0x1d0>
    1a12:	e9 8d       	ldd	r30, Y+25	; 0x19
    1a14:	fa 8d       	ldd	r31, Y+26	; 0x1a
    1a16:	e2 30       	cpi	r30, 0x02	; 2
    1a18:	f1 05       	cpc	r31, r1
    1a1a:	09 f4       	brne	.+2      	; 0x1a1e <Timer_init+0x3e>
    1a1c:	9c c1       	rjmp	.+824    	; 0x1d56 <Timer_init+0x376>
    1a1e:	29 8d       	ldd	r18, Y+25	; 0x19
    1a20:	3a 8d       	ldd	r19, Y+26	; 0x1a
    1a22:	21 15       	cp	r18, r1
    1a24:	31 05       	cpc	r19, r1
    1a26:	09 f0       	breq	.+2      	; 0x1a2a <Timer_init+0x4a>
    1a28:	5e c2       	rjmp	.+1212   	; 0x1ee6 <Timer_init+0x506>
	{

	case Timer0:

		/*Clear registers of Timer0 before accessing any of them*/
		TIMER0_CONTROL_REGIRSTER        &= 0X00;
    1a2a:	e3 e5       	ldi	r30, 0x53	; 83
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	30 81       	ld	r19, Z
    1a30:	e3 e5       	ldi	r30, 0x53	; 83
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	10 82       	st	Z, r1
		TIMER0_INITIAL_VALUE_REGISTER   &= 0X00;
    1a36:	e2 e5       	ldi	r30, 0x52	; 82
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	80 81       	ld	r24, Z
    1a3c:	e2 e5       	ldi	r30, 0x52	; 82
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	10 82       	st	Z, r1
		TIMER0_OUTPUT_COMPARE_REGISTER  &= 0X00;
    1a42:	ec e5       	ldi	r30, 0x5C	; 92
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	90 81       	ld	r25, Z
    1a48:	ec e5       	ldi	r30, 0x5C	; 92
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	10 82       	st	Z, r1
		TIMER0_INTERRUPT_MASK_REGISTER  &= 0X00;
    1a4e:	e9 e5       	ldi	r30, 0x59	; 89
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	20 81       	ld	r18, Z
    1a54:	e9 e5       	ldi	r30, 0x59	; 89
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	10 82       	st	Z, r1
		 * Configure initial value for Timer0 to start count from it
		 * Anding with 0XFF to make sure the value won't exceed
		 * 255 as it is 8-bit Timer
		 */

		TIMER0_CONTROL_REGIRSTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFF;
    1a5a:	23 e5       	ldi	r18, 0x53	; 83
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a60:	fa 81       	ldd	r31, Y+2	; 0x02
    1a62:	80 81       	ld	r24, Z
    1a64:	91 81       	ldd	r25, Z+1	; 0x01
    1a66:	a2 81       	ldd	r26, Z+2	; 0x02
    1a68:	b3 81       	ldd	r27, Z+3	; 0x03
    1a6a:	f9 01       	movw	r30, r18
    1a6c:	80 83       	st	Z, r24
		 * Anding with 0XF8 to make sure the first 3-bits in TCCR0 register=0
		 * ORing with the selected timer clock to include it in the first 3-bits
		 * and keep the other bits as they are
		 */

		TIMER0_CONTROL_REGIRSTER = (TIMER0_CONTROL_REGIRSTER  & TIMER0_CLEAR_CLOCK_BITS_VALUE) | (Config_Ptr->timer_clock);
    1a6e:	a3 e5       	ldi	r26, 0x53	; 83
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	e3 e5       	ldi	r30, 0x53	; 83
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	98 2f       	mov	r25, r24
    1a7a:	98 7f       	andi	r25, 0xF8	; 248
    1a7c:	e9 81       	ldd	r30, Y+1	; 0x01
    1a7e:	fa 81       	ldd	r31, Y+2	; 0x02
    1a80:	81 85       	ldd	r24, Z+9	; 0x09
    1a82:	89 2b       	or	r24, r25
    1a84:	8c 93       	st	X, r24
		 * Configure compare output mode to work with normal port operation
		 * OC0 disconnected
		 * Clear COM00 bit in TCCR0 register
		 * Clear COM01 bit in TCCR0 register
		 */
		TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_COMPARE_OUTPUT_MODE_BIT0);
    1a86:	23 e5       	ldi	r18, 0x53	; 83
    1a88:	30 e0       	ldi	r19, 0x00	; 0
    1a8a:	a3 e5       	ldi	r26, 0x53	; 83
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	e3 e5       	ldi	r30, 0x53	; 83
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	8f 7e       	andi	r24, 0xEF	; 239
    1a96:	8c 93       	st	X, r24
    1a98:	8c 91       	ld	r24, X
    1a9a:	f9 01       	movw	r30, r18
    1a9c:	80 83       	st	Z, r24
		TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_COMPARE_OUTPUT_MODE_BIT1);
    1a9e:	23 e5       	ldi	r18, 0x53	; 83
    1aa0:	30 e0       	ldi	r19, 0x00	; 0
    1aa2:	a3 e5       	ldi	r26, 0x53	; 83
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e3 e5       	ldi	r30, 0x53	; 83
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	8f 7d       	andi	r24, 0xDF	; 223
    1aae:	8c 93       	st	X, r24
    1ab0:	8c 91       	ld	r24, X
    1ab2:	f9 01       	movw	r30, r18
    1ab4:	80 83       	st	Z, r24

		switch(Config_Ptr->timer_mode)
    1ab6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ab8:	fa 81       	ldd	r31, Y+2	; 0x02
    1aba:	82 85       	ldd	r24, Z+10	; 0x0a
    1abc:	28 2f       	mov	r18, r24
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	3c 8b       	std	Y+20, r19	; 0x14
    1ac2:	2b 8b       	std	Y+19, r18	; 0x13
    1ac4:	8b 89       	ldd	r24, Y+19	; 0x13
    1ac6:	9c 89       	ldd	r25, Y+20	; 0x14
    1ac8:	00 97       	sbiw	r24, 0x00	; 0
    1aca:	31 f0       	breq	.+12     	; 0x1ad8 <Timer_init+0xf8>
    1acc:	eb 89       	ldd	r30, Y+19	; 0x13
    1ace:	fc 89       	ldd	r31, Y+20	; 0x14
    1ad0:	e1 30       	cpi	r30, 0x01	; 1
    1ad2:	f1 05       	cpc	r31, r1
    1ad4:	91 f1       	breq	.+100    	; 0x1b3a <Timer_init+0x15a>
    1ad6:	07 c2       	rjmp	.+1038   	; 0x1ee6 <Timer_init+0x506>
			/*
			 * Configure wave form generation mode to work with normal mode
			 * Clear WGM00 bit in TCCR0 register
			 * Clear WGM01 bit in TCCR0 register
			 */
			TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_WAVE_FORM_GENERATION_BIT0);
    1ad8:	23 e5       	ldi	r18, 0x53	; 83
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	a3 e5       	ldi	r26, 0x53	; 83
    1ade:	b0 e0       	ldi	r27, 0x00	; 0
    1ae0:	e3 e5       	ldi	r30, 0x53	; 83
    1ae2:	f0 e0       	ldi	r31, 0x00	; 0
    1ae4:	80 81       	ld	r24, Z
    1ae6:	8f 7b       	andi	r24, 0xBF	; 191
    1ae8:	8c 93       	st	X, r24
    1aea:	8c 91       	ld	r24, X
    1aec:	f9 01       	movw	r30, r18
    1aee:	80 83       	st	Z, r24
			TIMER0_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER , TIMER0_WAVE_FORM_GENERATION_BIT1);
    1af0:	23 e5       	ldi	r18, 0x53	; 83
    1af2:	30 e0       	ldi	r19, 0x00	; 0
    1af4:	a3 e5       	ldi	r26, 0x53	; 83
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	e3 e5       	ldi	r30, 0x53	; 83
    1afa:	f0 e0       	ldi	r31, 0x00	; 0
    1afc:	80 81       	ld	r24, Z
    1afe:	87 7f       	andi	r24, 0xF7	; 247
    1b00:	8c 93       	st	X, r24
    1b02:	8c 91       	ld	r24, X
    1b04:	f9 01       	movw	r30, r18
    1b06:	80 83       	st	Z, r24
			/*
			 * Configure FOC0 bit in the TCCR0 register to be active
			 * As Timer0 is non-PWM
			 * Make FOC0 to be Active as it is overflow mode
			 */
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER,TIMER0_FORCE_OUTPUT_COMPARE_BIT);
    1b08:	23 e5       	ldi	r18, 0x53	; 83
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	a3 e5       	ldi	r26, 0x53	; 83
    1b0e:	b0 e0       	ldi	r27, 0x00	; 0
    1b10:	e3 e5       	ldi	r30, 0x53	; 83
    1b12:	f0 e0       	ldi	r31, 0x00	; 0
    1b14:	80 81       	ld	r24, Z
    1b16:	80 68       	ori	r24, 0x80	; 128
    1b18:	8c 93       	st	X, r24
    1b1a:	8c 91       	ld	r24, X
    1b1c:	f9 01       	movw	r30, r18
    1b1e:	80 83       	st	Z, r24
			 * Enable Timer0 overflow interrupt
			 * wait for: -Enable I-bit "mask bit" in the SREG register
			 *           -TOV0 bit in the TIFR register to be set
			 * Timer0 overflow mode is ready to work after that
			 */
			TIMER0_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER0_INTERRUPT_MASK_REGISTER, TIMER0_OUTPUT_OVERFLOW_INTERRUPT);
    1b20:	29 e5       	ldi	r18, 0x59	; 89
    1b22:	30 e0       	ldi	r19, 0x00	; 0
    1b24:	a9 e5       	ldi	r26, 0x59	; 89
    1b26:	b0 e0       	ldi	r27, 0x00	; 0
    1b28:	e9 e5       	ldi	r30, 0x59	; 89
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	80 81       	ld	r24, Z
    1b2e:	81 60       	ori	r24, 0x01	; 1
    1b30:	8c 93       	st	X, r24
    1b32:	8c 91       	ld	r24, X
    1b34:	f9 01       	movw	r30, r18
    1b36:	80 83       	st	Z, r24
    1b38:	d6 c1       	rjmp	.+940    	; 0x1ee6 <Timer_init+0x506>
			/*
			 * Configure wave form generation mode to work with normal mode
			 * Clear WGM00 bit in TCCR0 register
			 * Clear WGM01 bit in TCCR0 register
			 */
			TIMER0_CONTROL_REGIRSTER = CLEAR_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_WAVE_FORM_GENERATION_BIT0);
    1b3a:	23 e5       	ldi	r18, 0x53	; 83
    1b3c:	30 e0       	ldi	r19, 0x00	; 0
    1b3e:	a3 e5       	ldi	r26, 0x53	; 83
    1b40:	b0 e0       	ldi	r27, 0x00	; 0
    1b42:	e3 e5       	ldi	r30, 0x53	; 83
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	80 81       	ld	r24, Z
    1b48:	8f 7b       	andi	r24, 0xBF	; 191
    1b4a:	8c 93       	st	X, r24
    1b4c:	8c 91       	ld	r24, X
    1b4e:	f9 01       	movw	r30, r18
    1b50:	80 83       	st	Z, r24
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_WAVE_FORM_GENERATION_BIT1);
    1b52:	23 e5       	ldi	r18, 0x53	; 83
    1b54:	30 e0       	ldi	r19, 0x00	; 0
    1b56:	a3 e5       	ldi	r26, 0x53	; 83
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e3 e5       	ldi	r30, 0x53	; 83
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	88 60       	ori	r24, 0x08	; 8
    1b62:	8c 93       	st	X, r24
    1b64:	8c 91       	ld	r24, X
    1b66:	f9 01       	movw	r30, r18
    1b68:	80 83       	st	Z, r24
			/*
			 * Configure FOC0 bit in the TCCR0 register to be active
			 * As Timer0 is non-PWM
			 * Make FOC0 to be Active as it is compare mode
			 */
			TIMER0_CONTROL_REGIRSTER = SET_BIT(TIMER0_CONTROL_REGIRSTER, TIMER0_FORCE_OUTPUT_COMPARE_BIT);
    1b6a:	23 e5       	ldi	r18, 0x53	; 83
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	a3 e5       	ldi	r26, 0x53	; 83
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	e3 e5       	ldi	r30, 0x53	; 83
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	80 68       	ori	r24, 0x80	; 128
    1b7a:	8c 93       	st	X, r24
    1b7c:	8c 91       	ld	r24, X
    1b7e:	f9 01       	movw	r30, r18
    1b80:	80 83       	st	Z, r24
			/*
			 * Configure Compare match value for Timer0 to start count from it
			 * Anding with 0XFF to make sure the value won't exceed
			 * 255 as it is 8-bit Timer
			 */
			TIMER0_OUTPUT_COMPARE_REGISTER = ((Config_Ptr->timer_compare_MatchValue)) & 0XFF;
    1b82:	2c e5       	ldi	r18, 0x5C	; 92
    1b84:	30 e0       	ldi	r19, 0x00	; 0
    1b86:	e9 81       	ldd	r30, Y+1	; 0x01
    1b88:	fa 81       	ldd	r31, Y+2	; 0x02
    1b8a:	84 81       	ldd	r24, Z+4	; 0x04
    1b8c:	95 81       	ldd	r25, Z+5	; 0x05
    1b8e:	a6 81       	ldd	r26, Z+6	; 0x06
    1b90:	b7 81       	ldd	r27, Z+7	; 0x07
    1b92:	f9 01       	movw	r30, r18
    1b94:	80 83       	st	Z, r24
			 * Enable Timer0 compare match interrupt
			 * wait for: -Enable I-bit "mask bit" in the SREG register
			 *           -OCF0 bit in the TIFR register to be set
			 * Timer0 compare match mode is ready to work after that
			 */
			TIMER0_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER0_INTERRUPT_MASK_REGISTER, TIMER0_OUTPUT_COMPARE_MATCH_INTERRUPT);
    1b96:	29 e5       	ldi	r18, 0x59	; 89
    1b98:	30 e0       	ldi	r19, 0x00	; 0
    1b9a:	a9 e5       	ldi	r26, 0x59	; 89
    1b9c:	b0 e0       	ldi	r27, 0x00	; 0
    1b9e:	e9 e5       	ldi	r30, 0x59	; 89
    1ba0:	f0 e0       	ldi	r31, 0x00	; 0
    1ba2:	80 81       	ld	r24, Z
    1ba4:	82 60       	ori	r24, 0x02	; 2
    1ba6:	8c 93       	st	X, r24
    1ba8:	8c 91       	ld	r24, X
    1baa:	f9 01       	movw	r30, r18
    1bac:	80 83       	st	Z, r24
    1bae:	9b c1       	rjmp	.+822    	; 0x1ee6 <Timer_init+0x506>


		case Timer1:

			/*Clear registers of Timer1 before accessing any of them*/
			TIMER1_CONTROL_REGIRSTER_A        &= 0X00;
    1bb0:	ef e4       	ldi	r30, 0x4F	; 79
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	20 81       	ld	r18, Z
    1bb6:	ef e4       	ldi	r30, 0x4F	; 79
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	10 82       	st	Z, r1
			TIMER1_CONTROL_REGIRSTER_B        &= 0X00;
    1bbc:	ee e4       	ldi	r30, 0x4E	; 78
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	30 81       	ld	r19, Z
    1bc2:	ee e4       	ldi	r30, 0x4E	; 78
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	10 82       	st	Z, r1
			TIMER1_INITIAL_VALUE_REGISTER     &= 0X00;
    1bc8:	ec e4       	ldi	r30, 0x4C	; 76
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	80 81       	ld	r24, Z
    1bce:	91 81       	ldd	r25, Z+1	; 0x01
    1bd0:	ec e4       	ldi	r30, 0x4C	; 76
    1bd2:	f0 e0       	ldi	r31, 0x00	; 0
    1bd4:	11 82       	std	Z+1, r1	; 0x01
    1bd6:	10 82       	st	Z, r1
			TIMER1_OUTPUT_COMPARE_REGISTER_A  &= 0X00;
    1bd8:	ea e4       	ldi	r30, 0x4A	; 74
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	20 81       	ld	r18, Z
    1bde:	31 81       	ldd	r19, Z+1	; 0x01
    1be0:	ea e4       	ldi	r30, 0x4A	; 74
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	11 82       	std	Z+1, r1	; 0x01
    1be6:	10 82       	st	Z, r1
			TIMER1_INTERRUPT_MASK_REGISTER    &= 0X00;
    1be8:	e9 e5       	ldi	r30, 0x59	; 89
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	30 81       	ld	r19, Z
    1bee:	e9 e5       	ldi	r30, 0x59	; 89
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	10 82       	st	Z, r1
			 * Configure initial value for Timer1 to start count from it
			 * Anding with 0XFF to make sure the value won't exceed
			 *  0XFFFF as it is 16-bit Timer
			 */

			TIMER1_INITIAL_VALUE_REGISTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFFFF;
    1bf4:	2c e4       	ldi	r18, 0x4C	; 76
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	e9 81       	ldd	r30, Y+1	; 0x01
    1bfa:	fa 81       	ldd	r31, Y+2	; 0x02
    1bfc:	80 81       	ld	r24, Z
    1bfe:	91 81       	ldd	r25, Z+1	; 0x01
    1c00:	a2 81       	ldd	r26, Z+2	; 0x02
    1c02:	b3 81       	ldd	r27, Z+3	; 0x03
    1c04:	f9 01       	movw	r30, r18
    1c06:	91 83       	std	Z+1, r25	; 0x01
    1c08:	80 83       	st	Z, r24
			 * Anding with 0XF8 to make sure the first 3-bits in TCCR1B register=0
			 * ORing with the selected timer clock to include it in the first 3-bits
			 * and keep the other bits as they are
			 */

			TIMER1_CONTROL_REGIRSTER_B =  (TIMER1_CONTROL_REGIRSTER_B & 0XF8) | (Config_Ptr->timer_clock);
    1c0a:	ae e4       	ldi	r26, 0x4E	; 78
    1c0c:	b0 e0       	ldi	r27, 0x00	; 0
    1c0e:	ee e4       	ldi	r30, 0x4E	; 78
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	98 2f       	mov	r25, r24
    1c16:	98 7f       	andi	r25, 0xF8	; 248
    1c18:	e9 81       	ldd	r30, Y+1	; 0x01
    1c1a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c1c:	81 85       	ldd	r24, Z+9	; 0x09
    1c1e:	89 2b       	or	r24, r25
    1c20:	8c 93       	st	X, r24
			 * Configure compare output mode to work with normal port operation
			 * OC1A/OC1B disconnected
			 * Clear COM1A0/COM1A1 bits in TCCR1A register
			 * Clear COM1B0/COM1B1 bits in TCCR1A register
			 */
			TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0X0F;
    1c22:	af e4       	ldi	r26, 0x4F	; 79
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	ef e4       	ldi	r30, 0x4F	; 79
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	8f 70       	andi	r24, 0x0F	; 15
    1c2e:	8c 93       	st	X, r24


			switch(Config_Ptr->timer_mode)
    1c30:	e9 81       	ldd	r30, Y+1	; 0x01
    1c32:	fa 81       	ldd	r31, Y+2	; 0x02
    1c34:	82 85       	ldd	r24, Z+10	; 0x0a
    1c36:	28 2f       	mov	r18, r24
    1c38:	30 e0       	ldi	r19, 0x00	; 0
    1c3a:	3b 87       	std	Y+11, r19	; 0x0b
    1c3c:	2a 87       	std	Y+10, r18	; 0x0a
    1c3e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c40:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c42:	00 97       	sbiw	r24, 0x00	; 0
    1c44:	31 f0       	breq	.+12     	; 0x1c52 <Timer_init+0x272>
    1c46:	ea 85       	ldd	r30, Y+10	; 0x0a
    1c48:	fb 85       	ldd	r31, Y+11	; 0x0b
    1c4a:	e1 30       	cpi	r30, 0x01	; 1
    1c4c:	f1 05       	cpc	r31, r1
    1c4e:	a1 f1       	breq	.+104    	; 0x1cb8 <Timer_init+0x2d8>
    1c50:	4a c1       	rjmp	.+660    	; 0x1ee6 <Timer_init+0x506>
				/*
				 * Configure wave form generation mode to work with normal mode
				 * Clear WGM10/WMG11 bit in TCCR1A register
				 * Clear WGM12/WGM13 bit in TCCR1B register
				 */
				TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0XFC ;
    1c52:	af e4       	ldi	r26, 0x4F	; 79
    1c54:	b0 e0       	ldi	r27, 0x00	; 0
    1c56:	ef e4       	ldi	r30, 0x4F	; 79
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	80 81       	ld	r24, Z
    1c5c:	8c 7f       	andi	r24, 0xFC	; 252
    1c5e:	8c 93       	st	X, r24
				TIMER1_CONTROL_REGIRSTER_B = TIMER1_CONTROL_REGIRSTER_B & 0XE7 ;
    1c60:	ae e4       	ldi	r26, 0x4E	; 78
    1c62:	b0 e0       	ldi	r27, 0x00	; 0
    1c64:	ee e4       	ldi	r30, 0x4E	; 78
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	80 81       	ld	r24, Z
    1c6a:	87 7e       	andi	r24, 0xE7	; 231
    1c6c:	8c 93       	st	X, r24
				/*
				 * Configure FOC1A/FOC1B bit in the TCCR1 register to be active
				 * As Timer1 is non-PWM
				 * Make FOC1A/FOC1B to be Active as it is overflow mode
				 */
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_A);
    1c6e:	2f e4       	ldi	r18, 0x4F	; 79
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	af e4       	ldi	r26, 0x4F	; 79
    1c74:	b0 e0       	ldi	r27, 0x00	; 0
    1c76:	ef e4       	ldi	r30, 0x4F	; 79
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	88 60       	ori	r24, 0x08	; 8
    1c7e:	8c 93       	st	X, r24
    1c80:	8c 91       	ld	r24, X
    1c82:	f9 01       	movw	r30, r18
    1c84:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_B);
    1c86:	2f e4       	ldi	r18, 0x4F	; 79
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	af e4       	ldi	r26, 0x4F	; 79
    1c8c:	b0 e0       	ldi	r27, 0x00	; 0
    1c8e:	ef e4       	ldi	r30, 0x4F	; 79
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	80 81       	ld	r24, Z
    1c94:	84 60       	ori	r24, 0x04	; 4
    1c96:	8c 93       	st	X, r24
    1c98:	8c 91       	ld	r24, X
    1c9a:	f9 01       	movw	r30, r18
    1c9c:	80 83       	st	Z, r24
				 * Enable Timer1 overflow interrupt
				 * wait for: -Enable I-bit "mask bit" in the SREG register
				 *           -TOV1 bit in the TIFR register to be set
				 * Timer1 overflow mode is ready to work after that
				 */
				TIMER1_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER1_INTERRUPT_MASK_REGISTER,TIMER1_OUTPUT_OVERFLOW_INTERRUPT);
    1c9e:	29 e5       	ldi	r18, 0x59	; 89
    1ca0:	30 e0       	ldi	r19, 0x00	; 0
    1ca2:	a9 e5       	ldi	r26, 0x59	; 89
    1ca4:	b0 e0       	ldi	r27, 0x00	; 0
    1ca6:	e9 e5       	ldi	r30, 0x59	; 89
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	84 60       	ori	r24, 0x04	; 4
    1cae:	8c 93       	st	X, r24
    1cb0:	8c 91       	ld	r24, X
    1cb2:	f9 01       	movw	r30, r18
    1cb4:	80 83       	st	Z, r24
    1cb6:	17 c1       	rjmp	.+558    	; 0x1ee6 <Timer_init+0x506>
				 * Configure wave form generation mode to work with normal mode
				 * Clear WGM10/WGM11 bits in TCCR1A register
				 * Set WGM12 bit in TCCR1B register
				 * Clear WGM13 bit in TCCR1B register
				 */
				TIMER1_CONTROL_REGIRSTER_A = TIMER1_CONTROL_REGIRSTER_A & 0XFC ;
    1cb8:	af e4       	ldi	r26, 0x4F	; 79
    1cba:	b0 e0       	ldi	r27, 0x00	; 0
    1cbc:	ef e4       	ldi	r30, 0x4F	; 79
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	80 81       	ld	r24, Z
    1cc2:	8c 7f       	andi	r24, 0xFC	; 252
    1cc4:	8c 93       	st	X, r24
				TIMER1_CONTROL_REGIRSTER_B = SET_BIT(TIMER1_CONTROL_REGIRSTER_B, TIMER1_WAVE_FORM_GENERATION_BIT12);
    1cc6:	2e e4       	ldi	r18, 0x4E	; 78
    1cc8:	30 e0       	ldi	r19, 0x00	; 0
    1cca:	ae e4       	ldi	r26, 0x4E	; 78
    1ccc:	b0 e0       	ldi	r27, 0x00	; 0
    1cce:	ee e4       	ldi	r30, 0x4E	; 78
    1cd0:	f0 e0       	ldi	r31, 0x00	; 0
    1cd2:	80 81       	ld	r24, Z
    1cd4:	88 60       	ori	r24, 0x08	; 8
    1cd6:	8c 93       	st	X, r24
    1cd8:	8c 91       	ld	r24, X
    1cda:	f9 01       	movw	r30, r18
    1cdc:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_B = CLEAR_BIT(TIMER1_CONTROL_REGIRSTER_B, TIMER1_WAVE_FORM_GENERATION_BIT13);
    1cde:	2e e4       	ldi	r18, 0x4E	; 78
    1ce0:	30 e0       	ldi	r19, 0x00	; 0
    1ce2:	ae e4       	ldi	r26, 0x4E	; 78
    1ce4:	b0 e0       	ldi	r27, 0x00	; 0
    1ce6:	ee e4       	ldi	r30, 0x4E	; 78
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	8f 7e       	andi	r24, 0xEF	; 239
    1cee:	8c 93       	st	X, r24
    1cf0:	8c 91       	ld	r24, X
    1cf2:	f9 01       	movw	r30, r18
    1cf4:	80 83       	st	Z, r24
				/*
				 * Configure FOC1A/FOC1B bit in the TCCR1 register to be active
				 * As Timer1 is non-PWM
				 * Make FOC1A/FOC1B to be Active as it is compare mode
				 */
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_A);
    1cf6:	2f e4       	ldi	r18, 0x4F	; 79
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	af e4       	ldi	r26, 0x4F	; 79
    1cfc:	b0 e0       	ldi	r27, 0x00	; 0
    1cfe:	ef e4       	ldi	r30, 0x4F	; 79
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	80 81       	ld	r24, Z
    1d04:	88 60       	ori	r24, 0x08	; 8
    1d06:	8c 93       	st	X, r24
    1d08:	8c 91       	ld	r24, X
    1d0a:	f9 01       	movw	r30, r18
    1d0c:	80 83       	st	Z, r24
				TIMER1_CONTROL_REGIRSTER_A =  SET_BIT(TIMER1_CONTROL_REGIRSTER_A,TIMER1_FORCE_OUTPUT_COMPARE_BIT_B);
    1d0e:	2f e4       	ldi	r18, 0x4F	; 79
    1d10:	30 e0       	ldi	r19, 0x00	; 0
    1d12:	af e4       	ldi	r26, 0x4F	; 79
    1d14:	b0 e0       	ldi	r27, 0x00	; 0
    1d16:	ef e4       	ldi	r30, 0x4F	; 79
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	80 81       	ld	r24, Z
    1d1c:	84 60       	ori	r24, 0x04	; 4
    1d1e:	8c 93       	st	X, r24
    1d20:	8c 91       	ld	r24, X
    1d22:	f9 01       	movw	r30, r18
    1d24:	80 83       	st	Z, r24
				/*
				 * Configure Compare match value for Timer1 to start count from it
				 * Anding with 0XFFFF to make sure the value won't exceed
				 * OXFFFF as it is 16-bit Timer
				 */
				TIMER1_OUTPUT_COMPARE_REGISTER_A = ((Config_Ptr->timer_compare_MatchValue)) & 0XFFFF;
    1d26:	2a e4       	ldi	r18, 0x4A	; 74
    1d28:	30 e0       	ldi	r19, 0x00	; 0
    1d2a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d2c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d2e:	84 81       	ldd	r24, Z+4	; 0x04
    1d30:	95 81       	ldd	r25, Z+5	; 0x05
    1d32:	a6 81       	ldd	r26, Z+6	; 0x06
    1d34:	b7 81       	ldd	r27, Z+7	; 0x07
    1d36:	f9 01       	movw	r30, r18
    1d38:	91 83       	std	Z+1, r25	; 0x01
    1d3a:	80 83       	st	Z, r24
				 * Enable Timer1 compare match interrupt
				 * wait for: -Enable I-bit "mask bit" in the SREG register
				 *           -OCF1 bit in the TIFR register to be set
				 * Timer1 compare match mode is ready to work after that
				 */
				TIMER1_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER1_INTERRUPT_MASK_REGISTER,TIMER1_OUTPUT_COMPARE_MATCH_INTERRUPT);
    1d3c:	29 e5       	ldi	r18, 0x59	; 89
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	a9 e5       	ldi	r26, 0x59	; 89
    1d42:	b0 e0       	ldi	r27, 0x00	; 0
    1d44:	e9 e5       	ldi	r30, 0x59	; 89
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
    1d4a:	80 61       	ori	r24, 0x10	; 16
    1d4c:	8c 93       	st	X, r24
    1d4e:	8c 91       	ld	r24, X
    1d50:	f9 01       	movw	r30, r18
    1d52:	80 83       	st	Z, r24
    1d54:	c8 c0       	rjmp	.+400    	; 0x1ee6 <Timer_init+0x506>


			case Timer2:

				/*Clear registers of Timer0 before accessing any of them*/
				TIMER2_CONTROL_REGIRSTER        &= 0X00;
    1d56:	e5 e4       	ldi	r30, 0x45	; 69
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	20 81       	ld	r18, Z
    1d5c:	e5 e4       	ldi	r30, 0x45	; 69
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	10 82       	st	Z, r1
				TIMER2_INITIAL_VALUE_REGISTER   &= 0X00;
    1d62:	e4 e4       	ldi	r30, 0x44	; 68
    1d64:	f0 e0       	ldi	r31, 0x00	; 0
    1d66:	30 81       	ld	r19, Z
    1d68:	e4 e4       	ldi	r30, 0x44	; 68
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	10 82       	st	Z, r1
				TIMER2_OUTPUT_COMPARE_REGISTER  &= 0X00;
    1d6e:	e3 e4       	ldi	r30, 0x43	; 67
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	e3 e4       	ldi	r30, 0x43	; 67
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	10 82       	st	Z, r1
				TIMER2_INTERRUPT_MASK_REGISTER  &= 0X00;
    1d7a:	e9 e5       	ldi	r30, 0x59	; 89
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	90 81       	ld	r25, Z
    1d80:	e9 e5       	ldi	r30, 0x59	; 89
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	10 82       	st	Z, r1
				/*************************************************************************/
				ASSR  &= 0X00;
    1d86:	e2 e4       	ldi	r30, 0x42	; 66
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	20 81       	ld	r18, Z
    1d8c:	e2 e4       	ldi	r30, 0x42	; 66
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	10 82       	st	Z, r1
				 * Configure initial value for Timer2 to start count from it
				 * Anding with 0XFF to make sure the value won't exceed
				 * 255 as it is 8-bit Timer
				 */

				TIMER2_INITIAL_VALUE_REGISTER = ( (Config_Ptr->timer_InitialValue) ) & 0XFF;
    1d92:	24 e4       	ldi	r18, 0x44	; 68
    1d94:	30 e0       	ldi	r19, 0x00	; 0
    1d96:	e9 81       	ldd	r30, Y+1	; 0x01
    1d98:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9a:	80 81       	ld	r24, Z
    1d9c:	91 81       	ldd	r25, Z+1	; 0x01
    1d9e:	a2 81       	ldd	r26, Z+2	; 0x02
    1da0:	b3 81       	ldd	r27, Z+3	; 0x03
    1da2:	f9 01       	movw	r30, r18
    1da4:	80 83       	st	Z, r24
				 * Anding with 0XF8 to make sure the first 3-bits in TCCR2 register=0
				 * ORing with the selected timer clock to include it in the first 3-bits
				 * and keep the other bits as they are
				 */

				TIMER2_CONTROL_REGIRSTER = (TIMER2_CONTROL_REGIRSTER  & TIMER2_CLEAR_CLOCK_BITS_VALUE) | (Config_Ptr->timer_clock);
    1da6:	a5 e4       	ldi	r26, 0x45	; 69
    1da8:	b0 e0       	ldi	r27, 0x00	; 0
    1daa:	e5 e4       	ldi	r30, 0x45	; 69
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 81       	ld	r24, Z
    1db0:	98 2f       	mov	r25, r24
    1db2:	98 7f       	andi	r25, 0xF8	; 248
    1db4:	e9 81       	ldd	r30, Y+1	; 0x01
    1db6:	fa 81       	ldd	r31, Y+2	; 0x02
    1db8:	81 85       	ldd	r24, Z+9	; 0x09
    1dba:	89 2b       	or	r24, r25
    1dbc:	8c 93       	st	X, r24
				 * Configure compare output mode to work with normal port operation
				 * OC2 disconnected
				 * Clear COM20 bit in TCCR2 register
				 * Clear COM21 bit in TCCR2 register
				 */
				TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER, TIMER2_COMPARE_OUTPUT_MODE_BIT0);
    1dbe:	25 e4       	ldi	r18, 0x45	; 69
    1dc0:	30 e0       	ldi	r19, 0x00	; 0
    1dc2:	a5 e4       	ldi	r26, 0x45	; 69
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e5 e4       	ldi	r30, 0x45	; 69
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	8f 7e       	andi	r24, 0xEF	; 239
    1dce:	8c 93       	st	X, r24
    1dd0:	8c 91       	ld	r24, X
    1dd2:	f9 01       	movw	r30, r18
    1dd4:	80 83       	st	Z, r24
				TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER, TIMER2_COMPARE_OUTPUT_MODE_BIT1);
    1dd6:	25 e4       	ldi	r18, 0x45	; 69
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	a5 e4       	ldi	r26, 0x45	; 69
    1ddc:	b0 e0       	ldi	r27, 0x00	; 0
    1dde:	e5 e4       	ldi	r30, 0x45	; 69
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	8f 7d       	andi	r24, 0xDF	; 223
    1de6:	8c 93       	st	X, r24
    1de8:	8c 91       	ld	r24, X
    1dea:	f9 01       	movw	r30, r18
    1dec:	80 83       	st	Z, r24

				switch(Config_Ptr->timer_mode)
    1dee:	e9 81       	ldd	r30, Y+1	; 0x01
    1df0:	fa 81       	ldd	r31, Y+2	; 0x02
    1df2:	82 85       	ldd	r24, Z+10	; 0x0a
    1df4:	28 2f       	mov	r18, r24
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	3c 83       	std	Y+4, r19	; 0x04
    1dfa:	2b 83       	std	Y+3, r18	; 0x03
    1dfc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dfe:	9c 81       	ldd	r25, Y+4	; 0x04
    1e00:	00 97       	sbiw	r24, 0x00	; 0
    1e02:	31 f0       	breq	.+12     	; 0x1e10 <Timer_init+0x430>
    1e04:	eb 81       	ldd	r30, Y+3	; 0x03
    1e06:	fc 81       	ldd	r31, Y+4	; 0x04
    1e08:	e1 30       	cpi	r30, 0x01	; 1
    1e0a:	f1 05       	cpc	r31, r1
    1e0c:	91 f1       	breq	.+100    	; 0x1e72 <Timer_init+0x492>
    1e0e:	6b c0       	rjmp	.+214    	; 0x1ee6 <Timer_init+0x506>
					/*
					 * Configure wave form generation mode to work with normal mode
					 * Clear WGM00 bit in TCCR0 register
					 * Clear WGM01 bit in TCCR0 register
					 */
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT0);
    1e10:	25 e4       	ldi	r18, 0x45	; 69
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	a5 e4       	ldi	r26, 0x45	; 69
    1e16:	b0 e0       	ldi	r27, 0x00	; 0
    1e18:	e5 e4       	ldi	r30, 0x45	; 69
    1e1a:	f0 e0       	ldi	r31, 0x00	; 0
    1e1c:	80 81       	ld	r24, Z
    1e1e:	8f 7b       	andi	r24, 0xBF	; 191
    1e20:	8c 93       	st	X, r24
    1e22:	8c 91       	ld	r24, X
    1e24:	f9 01       	movw	r30, r18
    1e26:	80 83       	st	Z, r24
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT1);
    1e28:	25 e4       	ldi	r18, 0x45	; 69
    1e2a:	30 e0       	ldi	r19, 0x00	; 0
    1e2c:	a5 e4       	ldi	r26, 0x45	; 69
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e5 e4       	ldi	r30, 0x45	; 69
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	87 7f       	andi	r24, 0xF7	; 247
    1e38:	8c 93       	st	X, r24
    1e3a:	8c 91       	ld	r24, X
    1e3c:	f9 01       	movw	r30, r18
    1e3e:	80 83       	st	Z, r24
					/*
					 * Configure FOC2 bit in the TCCR2 register to be active
					 * As Timer2 is non-PWM
					 * Make FOC2 to be Active as it is overflow mode
					 */
					TIMER2_CONTROL_REGIRSTER =  SET_BIT(TIMER2_CONTROL_REGIRSTER ,TIMER2_FORCE_OUTPUT_COMPARE_BIT);
    1e40:	25 e4       	ldi	r18, 0x45	; 69
    1e42:	30 e0       	ldi	r19, 0x00	; 0
    1e44:	a5 e4       	ldi	r26, 0x45	; 69
    1e46:	b0 e0       	ldi	r27, 0x00	; 0
    1e48:	e5 e4       	ldi	r30, 0x45	; 69
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	80 81       	ld	r24, Z
    1e4e:	80 68       	ori	r24, 0x80	; 128
    1e50:	8c 93       	st	X, r24
    1e52:	8c 91       	ld	r24, X
    1e54:	f9 01       	movw	r30, r18
    1e56:	80 83       	st	Z, r24
					 * Enable Timer0 overflow interrupt
					 * wait for: -Enable I-bit "mask bit" in the SREG register
					 *           -TOV0 bit in the TIFR register to be set
					 * Timer0 overflow mode is ready to work after that
					 */
					TIMER2_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER2_INTERRUPT_MASK_REGISTER,TIMER2_OUTPUT_OVERFLOW_INTERRUPT);
    1e58:	29 e5       	ldi	r18, 0x59	; 89
    1e5a:	30 e0       	ldi	r19, 0x00	; 0
    1e5c:	a9 e5       	ldi	r26, 0x59	; 89
    1e5e:	b0 e0       	ldi	r27, 0x00	; 0
    1e60:	e9 e5       	ldi	r30, 0x59	; 89
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 81       	ld	r24, Z
    1e66:	80 64       	ori	r24, 0x40	; 64
    1e68:	8c 93       	st	X, r24
    1e6a:	8c 91       	ld	r24, X
    1e6c:	f9 01       	movw	r30, r18
    1e6e:	80 83       	st	Z, r24
    1e70:	3a c0       	rjmp	.+116    	; 0x1ee6 <Timer_init+0x506>
					/*
					 * Configure wave form generation mode to work with normal mode
					 * Clear WGM20 bit in TCCR2 register
					 * Clear WGM21 bit in TCCR2 register
					 */
					TIMER2_CONTROL_REGIRSTER  = CLEAR_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT0);
    1e72:	25 e4       	ldi	r18, 0x45	; 69
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	a5 e4       	ldi	r26, 0x45	; 69
    1e78:	b0 e0       	ldi	r27, 0x00	; 0
    1e7a:	e5 e4       	ldi	r30, 0x45	; 69
    1e7c:	f0 e0       	ldi	r31, 0x00	; 0
    1e7e:	80 81       	ld	r24, Z
    1e80:	8f 7b       	andi	r24, 0xBF	; 191
    1e82:	8c 93       	st	X, r24
    1e84:	8c 91       	ld	r24, X
    1e86:	f9 01       	movw	r30, r18
    1e88:	80 83       	st	Z, r24
					TIMER2_CONTROL_REGIRSTER  = SET_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_WAVE_FORM_GENERATION_BIT1);
    1e8a:	25 e4       	ldi	r18, 0x45	; 69
    1e8c:	30 e0       	ldi	r19, 0x00	; 0
    1e8e:	a5 e4       	ldi	r26, 0x45	; 69
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e5 e4       	ldi	r30, 0x45	; 69
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	88 60       	ori	r24, 0x08	; 8
    1e9a:	8c 93       	st	X, r24
    1e9c:	8c 91       	ld	r24, X
    1e9e:	f9 01       	movw	r30, r18
    1ea0:	80 83       	st	Z, r24
					/*
					 * Configure FOC2 bit in the TCCR2 register to be active
					 * As Timer2 is non-PWM
					 * Make FOC2 to be Active as it is compare mode
					 */
					TIMER2_CONTROL_REGIRSTER =  SET_BIT(TIMER2_CONTROL_REGIRSTER , TIMER2_FORCE_OUTPUT_COMPARE_BIT);
    1ea2:	25 e4       	ldi	r18, 0x45	; 69
    1ea4:	30 e0       	ldi	r19, 0x00	; 0
    1ea6:	a5 e4       	ldi	r26, 0x45	; 69
    1ea8:	b0 e0       	ldi	r27, 0x00	; 0
    1eaa:	e5 e4       	ldi	r30, 0x45	; 69
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	80 68       	ori	r24, 0x80	; 128
    1eb2:	8c 93       	st	X, r24
    1eb4:	8c 91       	ld	r24, X
    1eb6:	f9 01       	movw	r30, r18
    1eb8:	80 83       	st	Z, r24
					/*
					 * Configure Compare match value for Timer2 to start count from it
					 * Anding with 0XFF to make sure the value won't exceed
					 * 255 as it is 8-bit Timer
					 */
					TIMER2_OUTPUT_COMPARE_REGISTER = ((Config_Ptr->timer_compare_MatchValue)) & 0XFF;
    1eba:	23 e4       	ldi	r18, 0x43	; 67
    1ebc:	30 e0       	ldi	r19, 0x00	; 0
    1ebe:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec2:	84 81       	ldd	r24, Z+4	; 0x04
    1ec4:	95 81       	ldd	r25, Z+5	; 0x05
    1ec6:	a6 81       	ldd	r26, Z+6	; 0x06
    1ec8:	b7 81       	ldd	r27, Z+7	; 0x07
    1eca:	f9 01       	movw	r30, r18
    1ecc:	80 83       	st	Z, r24
					 * Enable Timer2 compare match interrupt
					 * wait for: -Enable I-bit "mask bit" in the SREG register
					 *           -OCF2 bit in the TIFR register to be set
					 * Timer2 compare match mode is ready to work after that
					 */
					TIMER2_INTERRUPT_MASK_REGISTER = SET_BIT(TIMER2_INTERRUPT_MASK_REGISTER, TIMER2_OUTPUT_COMPARE_MATCH_INTERRUPT);
    1ece:	29 e5       	ldi	r18, 0x59	; 89
    1ed0:	30 e0       	ldi	r19, 0x00	; 0
    1ed2:	a9 e5       	ldi	r26, 0x59	; 89
    1ed4:	b0 e0       	ldi	r27, 0x00	; 0
    1ed6:	e9 e5       	ldi	r30, 0x59	; 89
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	80 68       	ori	r24, 0x80	; 128
    1ede:	8c 93       	st	X, r24
    1ee0:	8c 91       	ld	r24, X
    1ee2:	f9 01       	movw	r30, r18
    1ee4:	80 83       	st	Z, r24

				break; /*End of Timer2*/

	}/*End of Super switch case*/

}/*End of the Timer_init*/
    1ee6:	6a 96       	adiw	r28, 0x1a	; 26
    1ee8:	0f b6       	in	r0, 0x3f	; 63
    1eea:	f8 94       	cli
    1eec:	de bf       	out	0x3e, r29	; 62
    1eee:	0f be       	out	0x3f, r0	; 63
    1ef0:	cd bf       	out	0x3d, r28	; 61
    1ef2:	cf 91       	pop	r28
    1ef4:	df 91       	pop	r29
    1ef6:	08 95       	ret

00001ef8 <Timer_setCallBack>:
 * [Out]           NONE
 *
 * [Returns]:      NONE
 ***************************************************************************************************/
void Timer_setCallBack(void(*a_ptr)(void), Timer_Type timer_type )
{
    1ef8:	df 93       	push	r29
    1efa:	cf 93       	push	r28
    1efc:	00 d0       	rcall	.+0      	; 0x1efe <Timer_setCallBack+0x6>
    1efe:	00 d0       	rcall	.+0      	; 0x1f00 <Timer_setCallBack+0x8>
    1f00:	0f 92       	push	r0
    1f02:	cd b7       	in	r28, 0x3d	; 61
    1f04:	de b7       	in	r29, 0x3e	; 62
    1f06:	9a 83       	std	Y+2, r25	; 0x02
    1f08:	89 83       	std	Y+1, r24	; 0x01
    1f0a:	6b 83       	std	Y+3, r22	; 0x03

	switch(timer_type)
    1f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0e:	28 2f       	mov	r18, r24
    1f10:	30 e0       	ldi	r19, 0x00	; 0
    1f12:	3d 83       	std	Y+5, r19	; 0x05
    1f14:	2c 83       	std	Y+4, r18	; 0x04
    1f16:	8c 81       	ldd	r24, Y+4	; 0x04
    1f18:	9d 81       	ldd	r25, Y+5	; 0x05
    1f1a:	81 30       	cpi	r24, 0x01	; 1
    1f1c:	91 05       	cpc	r25, r1
    1f1e:	81 f0       	breq	.+32     	; 0x1f40 <Timer_setCallBack+0x48>
    1f20:	2c 81       	ldd	r18, Y+4	; 0x04
    1f22:	3d 81       	ldd	r19, Y+5	; 0x05
    1f24:	22 30       	cpi	r18, 0x02	; 2
    1f26:	31 05       	cpc	r19, r1
    1f28:	91 f0       	breq	.+36     	; 0x1f4e <Timer_setCallBack+0x56>
    1f2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f2c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f2e:	00 97       	sbiw	r24, 0x00	; 0
    1f30:	a1 f4       	brne	.+40     	; 0x1f5a <Timer_setCallBack+0x62>
	{
	case Timer0:
		/* Save the address of the Call back function in a global variable */
		g_Timer0_callBackPtr = a_ptr;
    1f32:	89 81       	ldd	r24, Y+1	; 0x01
    1f34:	9a 81       	ldd	r25, Y+2	; 0x02
    1f36:	90 93 7f 00 	sts	0x007F, r25
    1f3a:	80 93 7e 00 	sts	0x007E, r24
    1f3e:	0d c0       	rjmp	.+26     	; 0x1f5a <Timer_setCallBack+0x62>
		break;

	case Timer1:
		/* Save the address of the Call back function in a global variable */
		g_Timer1_callBackPtr = a_ptr;
    1f40:	89 81       	ldd	r24, Y+1	; 0x01
    1f42:	9a 81       	ldd	r25, Y+2	; 0x02
    1f44:	90 93 81 00 	sts	0x0081, r25
    1f48:	80 93 80 00 	sts	0x0080, r24
    1f4c:	06 c0       	rjmp	.+12     	; 0x1f5a <Timer_setCallBack+0x62>
		break;

	case Timer2:
		/* Save the address of the Call back function in a global variable */
		g_Timer2_callBackPtr = a_ptr;
    1f4e:	89 81       	ldd	r24, Y+1	; 0x01
    1f50:	9a 81       	ldd	r25, Y+2	; 0x02
    1f52:	90 93 83 00 	sts	0x0083, r25
    1f56:	80 93 82 00 	sts	0x0082, r24
		break;
	} /*End of the switch case*/

}/*End of the setCallBack function*/
    1f5a:	0f 90       	pop	r0
    1f5c:	0f 90       	pop	r0
    1f5e:	0f 90       	pop	r0
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	cf 91       	pop	r28
    1f66:	df 91       	pop	r29
    1f68:	08 95       	ret

00001f6a <Timer_stop>:
 * [Returns]:      NONE
 ***************************************************************************************************/


void Timer_stop(Timer_Type timer_type)
{
    1f6a:	df 93       	push	r29
    1f6c:	cf 93       	push	r28
    1f6e:	00 d0       	rcall	.+0      	; 0x1f70 <Timer_stop+0x6>
    1f70:	0f 92       	push	r0
    1f72:	cd b7       	in	r28, 0x3d	; 61
    1f74:	de b7       	in	r29, 0x3e	; 62
    1f76:	89 83       	std	Y+1, r24	; 0x01

	switch(timer_type)
    1f78:	89 81       	ldd	r24, Y+1	; 0x01
    1f7a:	28 2f       	mov	r18, r24
    1f7c:	30 e0       	ldi	r19, 0x00	; 0
    1f7e:	3b 83       	std	Y+3, r19	; 0x03
    1f80:	2a 83       	std	Y+2, r18	; 0x02
    1f82:	8a 81       	ldd	r24, Y+2	; 0x02
    1f84:	9b 81       	ldd	r25, Y+3	; 0x03
    1f86:	81 30       	cpi	r24, 0x01	; 1
    1f88:	91 05       	cpc	r25, r1
    1f8a:	89 f0       	breq	.+34     	; 0x1fae <Timer_stop+0x44>
    1f8c:	2a 81       	ldd	r18, Y+2	; 0x02
    1f8e:	3b 81       	ldd	r19, Y+3	; 0x03
    1f90:	22 30       	cpi	r18, 0x02	; 2
    1f92:	31 05       	cpc	r19, r1
    1f94:	a1 f0       	breq	.+40     	; 0x1fbe <Timer_stop+0x54>
    1f96:	8a 81       	ldd	r24, Y+2	; 0x02
    1f98:	9b 81       	ldd	r25, Y+3	; 0x03
    1f9a:	00 97       	sbiw	r24, 0x00	; 0
    1f9c:	b9 f4       	brne	.+46     	; 0x1fcc <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR0 register
		 * stop the clock of the timer
		 * timer0 will stop incrementing
		 */
		TIMER0_CONTROL_REGIRSTER = (TIMER0_CONTROL_REGIRSTER  & TIMER0_CLEAR_CLOCK_BITS_VALUE) ;
    1f9e:	a3 e5       	ldi	r26, 0x53	; 83
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	e3 e5       	ldi	r30, 0x53	; 83
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	88 7f       	andi	r24, 0xF8	; 248
    1faa:	8c 93       	st	X, r24
    1fac:	0f c0       	rjmp	.+30     	; 0x1fcc <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR1B register
		 * stop the clock of the timer
		 * timer1 will stop incrementing
		 */
		TIMER1_CONTROL_REGIRSTER_B  =  (TIMER1_CONTROL_REGIRSTER_B  & 0XF8) ;
    1fae:	ae e4       	ldi	r26, 0x4E	; 78
    1fb0:	b0 e0       	ldi	r27, 0x00	; 0
    1fb2:	ee e4       	ldi	r30, 0x4E	; 78
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	80 81       	ld	r24, Z
    1fb8:	88 7f       	andi	r24, 0xF8	; 248
    1fba:	8c 93       	st	X, r24
    1fbc:	07 c0       	rjmp	.+14     	; 0x1fcc <Timer_stop+0x62>
		/*
		 * Clear the first 3-bits in TCCR2 register
		 * stop the clock of the timer
		 * timer2 will stop incrementing
		 */
		TIMER2_CONTROL_REGIRSTER = (TIMER2_CONTROL_REGIRSTER  & TIMER2_CLEAR_CLOCK_BITS_VALUE) ;
    1fbe:	a5 e4       	ldi	r26, 0x45	; 69
    1fc0:	b0 e0       	ldi	r27, 0x00	; 0
    1fc2:	e5 e4       	ldi	r30, 0x45	; 69
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	80 81       	ld	r24, Z
    1fc8:	88 7f       	andi	r24, 0xF8	; 248
    1fca:	8c 93       	st	X, r24
		break;

	} /*End of the switch case*/


}/*End of the Timer_stop function*/
    1fcc:	0f 90       	pop	r0
    1fce:	0f 90       	pop	r0
    1fd0:	0f 90       	pop	r0
    1fd2:	cf 91       	pop	r28
    1fd4:	df 91       	pop	r29
    1fd6:	08 95       	ret

00001fd8 <Timer_DeInit>:
 *
 * [Returns]:      NONE
 ***************************************************************************************************/

void Timer_DeInit(Timer_Type timer_type)
{
    1fd8:	df 93       	push	r29
    1fda:	cf 93       	push	r28
    1fdc:	cd b7       	in	r28, 0x3d	; 61
    1fde:	de b7       	in	r29, 0x3e	; 62
    1fe0:	62 97       	sbiw	r28, 0x12	; 18
    1fe2:	0f b6       	in	r0, 0x3f	; 63
    1fe4:	f8 94       	cli
    1fe6:	de bf       	out	0x3e, r29	; 62
    1fe8:	0f be       	out	0x3f, r0	; 63
    1fea:	cd bf       	out	0x3d, r28	; 61
    1fec:	89 83       	std	Y+1, r24	; 0x01
	switch(timer_type)
    1fee:	89 81       	ldd	r24, Y+1	; 0x01
    1ff0:	28 2f       	mov	r18, r24
    1ff2:	30 e0       	ldi	r19, 0x00	; 0
    1ff4:	3a 8b       	std	Y+18, r19	; 0x12
    1ff6:	29 8b       	std	Y+17, r18	; 0x11
    1ff8:	89 89       	ldd	r24, Y+17	; 0x11
    1ffa:	9a 89       	ldd	r25, Y+18	; 0x12
    1ffc:	81 30       	cpi	r24, 0x01	; 1
    1ffe:	91 05       	cpc	r25, r1
    2000:	21 f1       	breq	.+72     	; 0x204a <Timer_DeInit+0x72>
    2002:	29 89       	ldd	r18, Y+17	; 0x11
    2004:	3a 89       	ldd	r19, Y+18	; 0x12
    2006:	22 30       	cpi	r18, 0x02	; 2
    2008:	31 05       	cpc	r19, r1
    200a:	09 f4       	brne	.+2      	; 0x200e <Timer_DeInit+0x36>
    200c:	41 c0       	rjmp	.+130    	; 0x2090 <Timer_DeInit+0xb8>
    200e:	89 89       	ldd	r24, Y+17	; 0x11
    2010:	9a 89       	ldd	r25, Y+18	; 0x12
    2012:	00 97       	sbiw	r24, 0x00	; 0
    2014:	09 f0       	breq	.+2      	; 0x2018 <Timer_DeInit+0x40>
    2016:	54 c0       	rjmp	.+168    	; 0x20c0 <Timer_DeInit+0xe8>
	{
	case Timer0:

		/*Clear all register in Timer0*/
		TIMER0_CONTROL_REGIRSTER        &= 0X00;
    2018:	e3 e5       	ldi	r30, 0x53	; 83
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	90 81       	ld	r25, Z
    201e:	e3 e5       	ldi	r30, 0x53	; 83
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	10 82       	st	Z, r1
		TIMER0_INITIAL_VALUE_REGISTER   &= 0X00;
    2024:	e2 e5       	ldi	r30, 0x52	; 82
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	20 81       	ld	r18, Z
    202a:	e2 e5       	ldi	r30, 0x52	; 82
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	10 82       	st	Z, r1
		TIMER0_OUTPUT_COMPARE_REGISTER  &= 0X00;
    2030:	ec e5       	ldi	r30, 0x5C	; 92
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	30 81       	ld	r19, Z
    2036:	ec e5       	ldi	r30, 0x5C	; 92
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	10 82       	st	Z, r1
		TIMER0_INTERRUPT_MASK_REGISTER  &= 0X00;
    203c:	e9 e5       	ldi	r30, 0x59	; 89
    203e:	f0 e0       	ldi	r31, 0x00	; 0
    2040:	80 81       	ld	r24, Z
    2042:	e9 e5       	ldi	r30, 0x59	; 89
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	10 82       	st	Z, r1
    2048:	3b c0       	rjmp	.+118    	; 0x20c0 <Timer_DeInit+0xe8>
		break;

	case Timer1:

		/*Clear all register in Timer1*/
		TIMER1_CONTROL_REGIRSTER_A         &= 0X00;
    204a:	ef e4       	ldi	r30, 0x4F	; 79
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	90 81       	ld	r25, Z
    2050:	ef e4       	ldi	r30, 0x4F	; 79
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	10 82       	st	Z, r1
		TIMER1_CONTROL_REGIRSTER_B         &= 0X00;
    2056:	ee e4       	ldi	r30, 0x4E	; 78
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	20 81       	ld	r18, Z
    205c:	ee e4       	ldi	r30, 0x4E	; 78
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	10 82       	st	Z, r1
		TIMER1_INITIAL_VALUE_REGISTER      &= 0X00;
    2062:	ec e4       	ldi	r30, 0x4C	; 76
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	91 81       	ldd	r25, Z+1	; 0x01
    206a:	ec e4       	ldi	r30, 0x4C	; 76
    206c:	f0 e0       	ldi	r31, 0x00	; 0
    206e:	11 82       	std	Z+1, r1	; 0x01
    2070:	10 82       	st	Z, r1
		TIMER1_OUTPUT_COMPARE_REGISTER_A   &= 0X00;
    2072:	ea e4       	ldi	r30, 0x4A	; 74
    2074:	f0 e0       	ldi	r31, 0x00	; 0
    2076:	20 81       	ld	r18, Z
    2078:	31 81       	ldd	r19, Z+1	; 0x01
    207a:	ea e4       	ldi	r30, 0x4A	; 74
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	11 82       	std	Z+1, r1	; 0x01
    2080:	10 82       	st	Z, r1
		TIMER1_INTERRUPT_MASK_REGISTER     &= 0X00;
    2082:	e9 e5       	ldi	r30, 0x59	; 89
    2084:	f0 e0       	ldi	r31, 0x00	; 0
    2086:	30 81       	ld	r19, Z
    2088:	e9 e5       	ldi	r30, 0x59	; 89
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	10 82       	st	Z, r1
    208e:	18 c0       	rjmp	.+48     	; 0x20c0 <Timer_DeInit+0xe8>


	case Timer2:

		/*Clear all register in Timer2*/
		TIMER2_CONTROL_REGIRSTER        &= 0X00;
    2090:	e5 e4       	ldi	r30, 0x45	; 69
    2092:	f0 e0       	ldi	r31, 0x00	; 0
    2094:	80 81       	ld	r24, Z
    2096:	e5 e4       	ldi	r30, 0x45	; 69
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	10 82       	st	Z, r1
		TIMER2_INITIAL_VALUE_REGISTER   &= 0X00;
    209c:	e4 e4       	ldi	r30, 0x44	; 68
    209e:	f0 e0       	ldi	r31, 0x00	; 0
    20a0:	90 81       	ld	r25, Z
    20a2:	e4 e4       	ldi	r30, 0x44	; 68
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	10 82       	st	Z, r1
		TIMER2_OUTPUT_COMPARE_REGISTER  &= 0X00;
    20a8:	e3 e4       	ldi	r30, 0x43	; 67
    20aa:	f0 e0       	ldi	r31, 0x00	; 0
    20ac:	20 81       	ld	r18, Z
    20ae:	e3 e4       	ldi	r30, 0x43	; 67
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
    20b2:	10 82       	st	Z, r1
		TIMER2_INTERRUPT_MASK_REGISTER  &= 0X00;
    20b4:	e9 e5       	ldi	r30, 0x59	; 89
    20b6:	f0 e0       	ldi	r31, 0x00	; 0
    20b8:	30 81       	ld	r19, Z
    20ba:	e9 e5       	ldi	r30, 0x59	; 89
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	10 82       	st	Z, r1
		break;

	} /*End of the switch case*/


}/*end of the Timer_DeInit function*/
    20c0:	62 96       	adiw	r28, 0x12	; 18
    20c2:	0f b6       	in	r0, 0x3f	; 63
    20c4:	f8 94       	cli
    20c6:	de bf       	out	0x3e, r29	; 62
    20c8:	0f be       	out	0x3f, r0	; 63
    20ca:	cd bf       	out	0x3d, r28	; 61
    20cc:	cf 91       	pop	r28
    20ce:	df 91       	pop	r29
    20d0:	08 95       	ret

000020d2 <__udivmodqi4>:
    20d2:	99 1b       	sub	r25, r25
    20d4:	79 e0       	ldi	r23, 0x09	; 9
    20d6:	04 c0       	rjmp	.+8      	; 0x20e0 <__udivmodqi4_ep>

000020d8 <__udivmodqi4_loop>:
    20d8:	99 1f       	adc	r25, r25
    20da:	96 17       	cp	r25, r22
    20dc:	08 f0       	brcs	.+2      	; 0x20e0 <__udivmodqi4_ep>
    20de:	96 1b       	sub	r25, r22

000020e0 <__udivmodqi4_ep>:
    20e0:	88 1f       	adc	r24, r24
    20e2:	7a 95       	dec	r23
    20e4:	c9 f7       	brne	.-14     	; 0x20d8 <__udivmodqi4_loop>
    20e6:	80 95       	com	r24
    20e8:	08 95       	ret

000020ea <__prologue_saves__>:
    20ea:	2f 92       	push	r2
    20ec:	3f 92       	push	r3
    20ee:	4f 92       	push	r4
    20f0:	5f 92       	push	r5
    20f2:	6f 92       	push	r6
    20f4:	7f 92       	push	r7
    20f6:	8f 92       	push	r8
    20f8:	9f 92       	push	r9
    20fa:	af 92       	push	r10
    20fc:	bf 92       	push	r11
    20fe:	cf 92       	push	r12
    2100:	df 92       	push	r13
    2102:	ef 92       	push	r14
    2104:	ff 92       	push	r15
    2106:	0f 93       	push	r16
    2108:	1f 93       	push	r17
    210a:	cf 93       	push	r28
    210c:	df 93       	push	r29
    210e:	cd b7       	in	r28, 0x3d	; 61
    2110:	de b7       	in	r29, 0x3e	; 62
    2112:	ca 1b       	sub	r28, r26
    2114:	db 0b       	sbc	r29, r27
    2116:	0f b6       	in	r0, 0x3f	; 63
    2118:	f8 94       	cli
    211a:	de bf       	out	0x3e, r29	; 62
    211c:	0f be       	out	0x3f, r0	; 63
    211e:	cd bf       	out	0x3d, r28	; 61
    2120:	09 94       	ijmp

00002122 <__epilogue_restores__>:
    2122:	2a 88       	ldd	r2, Y+18	; 0x12
    2124:	39 88       	ldd	r3, Y+17	; 0x11
    2126:	48 88       	ldd	r4, Y+16	; 0x10
    2128:	5f 84       	ldd	r5, Y+15	; 0x0f
    212a:	6e 84       	ldd	r6, Y+14	; 0x0e
    212c:	7d 84       	ldd	r7, Y+13	; 0x0d
    212e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2130:	9b 84       	ldd	r9, Y+11	; 0x0b
    2132:	aa 84       	ldd	r10, Y+10	; 0x0a
    2134:	b9 84       	ldd	r11, Y+9	; 0x09
    2136:	c8 84       	ldd	r12, Y+8	; 0x08
    2138:	df 80       	ldd	r13, Y+7	; 0x07
    213a:	ee 80       	ldd	r14, Y+6	; 0x06
    213c:	fd 80       	ldd	r15, Y+5	; 0x05
    213e:	0c 81       	ldd	r16, Y+4	; 0x04
    2140:	1b 81       	ldd	r17, Y+3	; 0x03
    2142:	aa 81       	ldd	r26, Y+2	; 0x02
    2144:	b9 81       	ldd	r27, Y+1	; 0x01
    2146:	ce 0f       	add	r28, r30
    2148:	d1 1d       	adc	r29, r1
    214a:	0f b6       	in	r0, 0x3f	; 63
    214c:	f8 94       	cli
    214e:	de bf       	out	0x3e, r29	; 62
    2150:	0f be       	out	0x3f, r0	; 63
    2152:	cd bf       	out	0x3d, r28	; 61
    2154:	ed 01       	movw	r28, r26
    2156:	08 95       	ret

00002158 <_exit>:
    2158:	f8 94       	cli

0000215a <__stop_program>:
    215a:	ff cf       	rjmp	.-2      	; 0x215a <__stop_program>
