Flow report for DE10_NANO_SoC_GHRD
Mon May 22 22:29:12 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Mon May 22 22:27:29 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                          ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                          ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,896 / 41,910 ( 16 % )                     ;
; Total registers                 ; 6826                                        ;
; Total pins                      ; 225 / 314 ( 72 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,352 / 5,662,720 ( < 1 % )                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/22/2023 22:15:14 ;
; Main task         ; Compilation         ;
; Revision Name     ; DE10_NANO_SoC_GHRD  ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------+---------------+--------------------------------+------------------+
; Assignment Name                       ; Value                                                                    ; Default Value ; Entity Name                    ; Section Id       ;
+---------------------------------------+--------------------------------------------------------------------------+---------------+--------------------------------+------------------+
; COMPILER_SIGNATURE_ID                 ; 91759963736.168476850616760                                              ; --            ; --                             ; --               ;
; ECO_REGENERATE_REPORT                 ; On                                                                       ; Off           ; --                             ; --               ;
; ENABLE_SIGNALTAP                      ; On                                                                       ; --            ; --                             ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/hps.pre.xml                              ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_PARTITION                         ; On                                                                       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; MAX_CORE_JUNCTION_TEMP                ; 100                                                                      ; --            ; --                             ; --               ;
; MIN_CORE_JUNCTION_TEMP                ; -40                                                                      ; --            ; --                             ; --               ;
; MISC_FILE                             ; ip/altsource_probe/hps_reset_bb.v                                        ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../soc_system.cmp                                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../../output_files/D                                ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/soc_system_hps_0_hps.svd                            ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../../soc_system.qsys                               ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/hps.pre.xml                              ; --            ; --                             ; --               ;
; MISC_FILE                             ; SSP_UART_PLL.cmp                                                         ; --            ; --                             ; --               ;
; MISC_FILE                             ; IO_BUF_bb.v                                                              ; --            ; --                             ; --               ;
; PARTITION_COLOR                       ; -- (Not supported for targeted family)                                   ; --            ; --                             ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; -- (Not supported for targeted family)                                   ; --            ; --                             ; Top              ;
; PARTITION_NETLIST_TYPE                ; -- (Not supported for targeted family)                                   ; --            ; --                             ; Top              ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                      ; --            ; --                             ; --               ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                    ; --            ; --                             ; --               ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                                                             ; --            ; --                             ; --               ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.regmap                                   ; --            ; --                             ; --               ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.debuginfo                                ; --            ; --                             ; --               ;
; SLD_FILE                              ; db/stp1_auto_stripped.stp                                                ; --            ; --                             ; --               ;
; SLD_INFO                              ; QSYS_NAME soc_system HAS_SOPCINFO 1 GENERATION_ID 1684751110             ; --            ; soc_system                     ; --               ;
; SLD_NODE_CREATOR_ID                   ; 110                                                                      ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                  ; sld_signaltap                                                            ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_BLOCK_TYPE=AUTO                                                  ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_NODE_INFO=805334528                                                  ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_POWER_UP_TRIGGER=0                                                   ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ATTRIBUTE_MEM_MODE=OFF                                               ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_FLOW_USE_GENERATED=0                                           ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_BITS=11                                                        ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_BUFFER_FULL_STOP=1                                                   ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_CURRENT_RESOURCE_WIDTH=1                                             ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_GAP_RECORD=1                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_MODE=TRANSITIONAL                                  ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INCREMENTAL_ROUTING=1                                                ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL=1                                                      ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_IN_ENABLED=0                                                 ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_PIPELINE=0                                                   ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_PIPELINE=0                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_COUNTER_PIPELINE=0                                                   ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                     ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL_PIPELINE=1                                             ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ENABLE_ADVANCED_TRIGGER=0                                            ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_DATA_BITS=2                                                          ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_BITS=2                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_BITS=2                                             ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=3                            ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK=00000000000000000000000000000000                      ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK_LENGTH=32                                             ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SEGMENT_SIZE=512                                                     ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SAMPLE_DEPTH=512                                                     ; --            ; --                             ; auto_signaltap_0 ;
; SOPCINFO_FILE                         ; soc_system/synthesis/../../soc_system.sopcinfo                           ; --            ; --                             ; --               ;
; SPD_FILE                              ; SSP_UART_PLL.spd                                                         ; --            ; --                             ; --               ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                       ; --            ; --                             ; --               ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                       ; --            ; --                             ; --               ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                       ; Off           ; --                             ; --               ;
; USE_SIGNALTAP_FILE                    ; output_files/stp1.stp                                                    ; --            ; --                             ; --               ;
+---------------------------------------+--------------------------------------------------------------------------+---------------+--------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:14     ; 1.2                     ; 5295 MB             ; 00:02:41                           ;
; Fitter               ; 00:06:33     ; 1.1                     ; 7051 MB             ; 00:10:07                           ;
; Assembler            ; 00:00:21     ; 1.0                     ; 4964 MB             ; 00:00:18                           ;
; Timing Analyzer      ; 00:01:41     ; 1.3                     ; 6076 MB             ; 00:02:02                           ;
; Total                ; 00:10:49     ; --                      ; --                  ; 00:15:08                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-PBHE07F3  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-PBHE07F3  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-PBHE07F3  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-PBHE07F3  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD
quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD
quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD
quartus_sta DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD



