/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:44:52 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 28
# Timing Graph Levels: 48

#Path 1
Startpoint: pr[17].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[17].C[0] (dffre)                                              0.894     0.894
pr[17].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[17].outpad[0] (.output)                                   2.568     3.616
data arrival time                                                          3.616

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.616


#Path 2
Startpoint: pr[20].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[20].C[0] (dffre)                                              0.894     0.894
pr[20].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[20].outpad[0] (.output)                                   2.510     3.559
data arrival time                                                          3.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.559


#Path 3
Startpoint: pi[17].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[17].C[0] (dffre)                                              0.894     0.894
pi[17].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[17].outpad[0] (.output)                                   2.507     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 4
Startpoint: pr[14].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[14].C[0] (dffre)                                              0.894     0.894
pr[14].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[14].outpad[0] (.output)                                   2.507     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 5
Startpoint: pr[16].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[16].C[0] (dffre)                                              0.894     0.894
pr[16].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[16].outpad[0] (.output)                                   2.507     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 6
Startpoint: pr[28].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[28].C[0] (dffre)                                              0.894     0.894
pr[28].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[28].outpad[0] (.output)                                   2.507     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 7
Startpoint: pr[11].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[11].C[0] (dffre)                                              0.894     0.894
pr[11].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[11].outpad[0] (.output)                                   2.507     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 8
Startpoint: pr[18].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[18].C[0] (dffre)                                              0.894     0.894
pr[18].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[18].outpad[0] (.output)                                   2.504     3.552
data arrival time                                                          3.552

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.552


#Path 9
Startpoint: pr[21].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[21].C[0] (dffre)                                              0.894     0.894
pr[21].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[21].outpad[0] (.output)                                   2.449     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 10
Startpoint: pr[19].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[19].C[0] (dffre)                                              0.894     0.894
pr[19].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[19].outpad[0] (.output)                                   2.449     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 11
Startpoint: pi[22].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[22].C[0] (dffre)                                              0.894     0.894
pi[22].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[22].outpad[0] (.output)                                   2.449     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 12
Startpoint: pr[26].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[26].C[0] (dffre)                                              0.894     0.894
pr[26].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[26].outpad[0] (.output)                                   2.449     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 13
Startpoint: pr[22].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[22].C[0] (dffre)                                              0.894     0.894
pr[22].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[22].outpad[0] (.output)                                   2.449     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 14
Startpoint: pr[10].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[10].C[0] (dffre)                                              0.894     0.894
pr[10].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[10].outpad[0] (.output)                                   2.446     3.495
data arrival time                                                          3.495

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.495
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.495


#Path 15
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1303__.in[1] (.names)                                                     0.427     2.982
$abc$44827$new_new_n1303__.out[0] (.names)                                                    0.099     3.081
$abc$44827$new_new_n1311__.in[5] (.names)                                                     0.844     3.925
$abc$44827$new_new_n1311__.out[0] (.names)                                                    0.103     4.028
$abc$22685$li432_li432.in[0] (.names)                                                         0.085     4.113
$abc$22685$li432_li432.out[0] (.names)                                                        0.197     4.310
pi[22].D[0] (dffre)                                                                           0.000     4.310
data arrival time                                                                                       4.310

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[22].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.310
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.447


#Path 16
Startpoint: pr[27].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[27].C[0] (dffre)                                              0.894     0.894
pr[27].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[27].outpad[0] (.output)                                   2.391     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 17
Startpoint: pr[29].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[29].C[0] (dffre)                                              0.894     0.894
pr[29].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[29].outpad[0] (.output)                                   2.391     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 18
Startpoint: pr[15].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[15].C[0] (dffre)                                              0.894     0.894
pr[15].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[15].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 19
Startpoint: pi[18].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[18].C[0] (dffre)                                              0.894     0.894
pi[18].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[18].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 20
Startpoint: pi[24].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[24].C[0] (dffre)                                              0.894     0.894
pi[24].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[24].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 21
Startpoint: pi[25].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[25].C[0] (dffre)                                              0.894     0.894
pi[25].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[25].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 22
Startpoint: pi[19].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[19].C[0] (dffre)                                              0.894     0.894
pi[19].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[19].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 23
Startpoint: pi[30].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[30].C[0] (dffre)                                              0.894     0.894
pi[30].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[30].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 24
Startpoint: pi[29].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[29].C[0] (dffre)                                              0.894     0.894
pi[29].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[29].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 25
Startpoint: pi[13].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[13].C[0] (dffre)                                              0.894     0.894
pi[13].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[13].outpad[0] (.output)                                   2.388     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 26
Startpoint: pi[8].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[8].C[0] (dffre)                                               0.894     0.894
pi[8].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[8].outpad[0] (.output)                                    2.385     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 27
Startpoint: pi[20].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[20].C[0] (dffre)                                              0.894     0.894
pi[20].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[20].outpad[0] (.output)                                   2.385     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 28
Startpoint: pr[13].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[13].C[0] (dffre)                                              0.894     0.894
pr[13].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[13].outpad[0] (.output)                                   2.385     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 29
Startpoint: pr[32].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[32].C[0] (dffre)                                              0.894     0.894
pr[32].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[32].outpad[0] (.output)                                   2.333     3.382
data arrival time                                                          3.382

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.382


#Path 30
Startpoint: pi[11].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[11].C[0] (dffre)                                              0.894     0.894
pi[11].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[11].outpad[0] (.output)                                   2.333     3.382
data arrival time                                                          3.382

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.382


#Path 31
Startpoint: pi[21].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[21].C[0] (dffre)                                              0.894     0.894
pi[21].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[21].outpad[0] (.output)                                   2.330     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 32
Startpoint: pi[3].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[3].C[0] (dffre)                                               0.894     0.894
pi[3].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[3].outpad[0] (.output)                                    2.330     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 33
Startpoint: pi[31].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[31].C[0] (dffre)                                              0.894     0.894
pi[31].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[31].outpad[0] (.output)                                   2.330     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 34
Startpoint: pr[31].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[31].C[0] (dffre)                                              0.894     0.894
pr[31].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[31].outpad[0] (.output)                                   2.330     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 35
Startpoint: pi[32].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[32].C[0] (dffre)                                              0.894     0.894
pi[32].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[32].outpad[0] (.output)                                   2.330     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 36
Startpoint: pi[9].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[9].C[0] (dffre)                                               0.894     0.894
pi[9].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[9].outpad[0] (.output)                                    2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 37
Startpoint: pr[30].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[30].C[0] (dffre)                                              0.894     0.894
pr[30].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[30].outpad[0] (.output)                                   2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 38
Startpoint: pr[35].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[35].C[0] (dffre)                                              0.894     0.894
pr[35].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[35].outpad[0] (.output)                                   2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 39
Startpoint: pr[24].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[24].C[0] (dffre)                                              0.894     0.894
pr[24].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[24].outpad[0] (.output)                                   2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 40
Startpoint: pr[3].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[3].C[0] (dffre)                                               0.894     0.894
pr[3].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[3].outpad[0] (.output)                                    2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 41
Startpoint: pr[25].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[25].C[0] (dffre)                                              0.894     0.894
pr[25].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[25].outpad[0] (.output)                                   2.327     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 42
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1498__.in[5] (.names)                                                     0.664     3.562
$abc$44827$new_new_n1498__.out[0] (.names)                                                    0.152     3.714
$abc$22685$li486_li486.in[5] (.names)                                                         0.366     4.080
$abc$22685$li486_li486.out[0] (.names)                                                        0.152     4.232
pr[37].D[0] (dffre)                                                                           0.000     4.232
data arrival time                                                                                       4.232

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[37].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.232
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.369


#Path 43
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1498__.in[5] (.names)                                                     0.664     3.562
$abc$44827$new_new_n1498__.out[0] (.names)                                                    0.152     3.714
$abc$22685$li485_li485.in[3] (.names)                                                         0.366     4.080
$abc$22685$li485_li485.out[0] (.names)                                                        0.136     4.215
pr[36].D[0] (dffre)                                                                           0.000     4.215
data arrival time                                                                                       4.215

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[36].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.215
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.353


#Path 44
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1370__.in[5] (.names)                                                     0.485     3.430
$abc$44827$new_new_n1370__.out[0] (.names)                                                    0.025     3.455
$abc$22685$li445_li445.in[1] (.names)                                                         0.546     4.001
$abc$22685$li445_li445.out[0] (.names)                                                        0.197     4.198
pi[35].D[0] (dffre)                                                                           0.000     4.198
data arrival time                                                                                       4.198

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[35].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.198
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.335


#Path 45
Startpoint: pi[28].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[28].C[0] (dffre)                                              0.894     0.894
pi[28].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[28].outpad[0] (.output)                                   2.272     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.321


#Path 46
Startpoint: pi[14].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[14].C[0] (dffre)                                              0.894     0.894
pi[14].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[14].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 47
Startpoint: pr[12].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[12].C[0] (dffre)                                              0.894     0.894
pr[12].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[12].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 48
Startpoint: pi[37].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[37].C[0] (dffre)                                              0.894     0.894
pi[37].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[37].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 49
Startpoint: pi[23].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[23].C[0] (dffre)                                              0.894     0.894
pi[23].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[23].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 50
Startpoint: pi[35].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[35].C[0] (dffre)                                              0.894     0.894
pi[35].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[35].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 51
Startpoint: pr[9].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[9].C[0] (dffre)                                               0.894     0.894
pr[9].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[9].outpad[0] (.output)                                    2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 52
Startpoint: pi[15].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[15].C[0] (dffre)                                              0.894     0.894
pi[15].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[15].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 53
Startpoint: pi[0].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[0].C[0] (dffre)                                               0.894     0.894
pi[0].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[0].outpad[0] (.output)                                    2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 54
Startpoint: pi[4].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[4].C[0] (dffre)                                               0.894     0.894
pi[4].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[4].outpad[0] (.output)                                    2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 55
Startpoint: pi[27].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[27].C[0] (dffre)                                              0.894     0.894
pi[27].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[27].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 56
Startpoint: pi[36].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[36].C[0] (dffre)                                              0.894     0.894
pi[36].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[36].outpad[0] (.output)                                   2.269     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 57
Startpoint: pr[34].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[34].C[0] (dffre)                                              0.894     0.894
pr[34].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[34].outpad[0] (.output)                                   2.266     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 58
Startpoint: pi[2].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[2].C[0] (dffre)                                               0.894     0.894
pi[2].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[2].outpad[0] (.output)                                    2.266     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 59
Startpoint: pi[10].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[10].C[0] (dffre)                                              0.894     0.894
pi[10].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[10].outpad[0] (.output)                                   2.266     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 60
Startpoint: pr[1].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[1].C[0] (dffre)                                               0.894     0.894
pr[1].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[1].outpad[0] (.output)                                    2.266     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 61
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1479__.in[3] (.names)                                                     0.607     3.505
$abc$44827$new_new_n1479__.out[0] (.names)                                                    0.148     3.652
$abc$22685$li481_li481.in[4] (.names)                                                         0.424     4.076
$abc$22685$li481_li481.out[0] (.names)                                                        0.099     4.175
pr[32].D[0] (dffre)                                                                           0.000     4.175
data arrival time                                                                                       4.175

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[32].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.175
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.312


#Path 62
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1479__.in[3] (.names)                                                     0.607     3.505
$abc$44827$new_new_n1479__.out[0] (.names)                                                    0.148     3.652
$abc$22685$li480_li480.in[2] (.names)                                                         0.424     4.076
$abc$22685$li480_li480.out[0] (.names)                                                        0.099     4.175
pr[31].D[0] (dffre)                                                                           0.000     4.175
data arrival time                                                                                       4.175

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[31].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.175
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.312


#Path 63
Startpoint: pi[16].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[16].C[0] (dffre)                                              0.894     0.894
pi[16].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[16].outpad[0] (.output)                                   2.263     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 64
Startpoint: pi[12].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[12].C[0] (dffre)                                              0.894     0.894
pi[12].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[12].outpad[0] (.output)                                   2.263     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 65
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1303__.in[1] (.names)                                                     0.427     2.982
$abc$44827$new_new_n1303__.out[0] (.names)                                                    0.099     3.081
$abc$22685$li430_li430.in[1] (.names)                                                         0.844     3.925
$abc$22685$li430_li430.out[0] (.names)                                                        0.218     4.143
pi[20].D[0] (dffre)                                                                           0.000     4.143
data arrival time                                                                                       4.143

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[20].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.143
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.280


#Path 66
Startpoint: pr[33].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[33].C[0] (dffre)                                              0.894     0.894
pr[33].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[33].outpad[0] (.output)                                   2.211     3.260
data arrival time                                                          3.260

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 67
Startpoint: pr[23].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[23].C[0] (dffre)                                              0.894     0.894
pr[23].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[23].outpad[0] (.output)                                   2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 68
Startpoint: pi[34].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[34].C[0] (dffre)                                              0.894     0.894
pi[34].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[34].outpad[0] (.output)                                   2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 69
Startpoint: pi[38].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[38].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[38].C[0] (dffre)                                              0.894     0.894
pi[38].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[38].outpad[0] (.output)                                   2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 70
Startpoint: pr[36].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[36].C[0] (dffre)                                              0.894     0.894
pr[36].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[36].outpad[0] (.output)                                   2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 71
Startpoint: pi[26].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[26].C[0] (dffre)                                              0.894     0.894
pi[26].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[26].outpad[0] (.output)                                   2.205     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 72
Startpoint: pr[4].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[4].C[0] (dffre)                                               0.894     0.894
pr[4].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[4].outpad[0] (.output)                                    2.205     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 73
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1350__.in[3] (.names)                                                     0.485     3.430
$abc$44827$new_new_n1350__.out[0] (.names)                                                    0.148     3.578
$abc$22685$li444_li444.in[5] (.names)                                                         0.366     3.944
$abc$22685$li444_li444.out[0] (.names)                                                        0.172     4.116
pi[34].D[0] (dffre)                                                                           0.000     4.116
data arrival time                                                                                       4.116

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[34].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.116
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.254


#Path 74
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1474__.in[4] (.names)                                                     0.664     1.710
$abc$44827$new_new_n1474__.out[0] (.names)                                                    0.173     1.882
$abc$44827$new_new_n1478__.in[0] (.names)                                                     0.603     2.486
$abc$44827$new_new_n1478__.out[0] (.names)                                                    0.025     2.511
$abc$44827$new_new_n1487__.in[0] (.names)                                                     0.424     2.935
$abc$44827$new_new_n1487__.out[0] (.names)                                                    0.173     3.107
$abc$44827$new_new_n1488__.in[2] (.names)                                                     0.488     3.595
$abc$44827$new_new_n1488__.out[0] (.names)                                                    0.218     3.813
$abc$22685$li482_li482.in[1] (.names)                                                         0.085     3.898
$abc$22685$li482_li482.out[0] (.names)                                                        0.218     4.116
pr[33].D[0] (dffre)                                                                           0.000     4.116
data arrival time                                                                                       4.116

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[33].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.116
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.253


#Path 75
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1474__.in[4] (.names)                                                     0.664     1.710
$abc$44827$new_new_n1474__.out[0] (.names)                                                    0.173     1.882
$abc$44827$new_new_n1478__.in[0] (.names)                                                     0.603     2.486
$abc$44827$new_new_n1478__.out[0] (.names)                                                    0.025     2.511
$abc$44827$new_new_n1487__.in[0] (.names)                                                     0.424     2.935
$abc$44827$new_new_n1487__.out[0] (.names)                                                    0.173     3.107
$abc$44827$new_new_n1488__.in[2] (.names)                                                     0.488     3.595
$abc$44827$new_new_n1488__.out[0] (.names)                                                    0.218     3.813
$abc$22685$li483_li483.in[4] (.names)                                                         0.085     3.898
$abc$22685$li483_li483.out[0] (.names)                                                        0.218     4.116
pr[34].D[0] (dffre)                                                                           0.000     4.116
data arrival time                                                                                       4.116

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[34].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.116
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.253


#Path 76
Startpoint: pr[8].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[8].C[0] (dffre)                                               0.894     0.894
pr[8].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[8].outpad[0] (.output)                                    2.202     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 77
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[38].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1498__.in[5] (.names)                                                     0.664     3.562
$abc$44827$new_new_n1498__.out[0] (.names)                                                    0.152     3.714
$abc$22685$li487_li487.in[5] (.names)                                                         0.366     4.080
$abc$22685$li487_li487.out[0] (.names)                                                        0.025     4.105
pr[38].D[0] (dffre)                                                                           0.000     4.105
data arrival time                                                                                       4.105

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[38].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.105
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.242


#Path 78
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1350__.in[3] (.names)                                                     0.485     3.430
$abc$44827$new_new_n1350__.out[0] (.names)                                                    0.148     3.578
$abc$22685$li443_li443.in[4] (.names)                                                         0.366     3.944
$abc$22685$li443_li443.out[0] (.names)                                                        0.148     4.092
pi[33].D[0] (dffre)                                                                           0.000     4.092
data arrival time                                                                                       4.092

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[33].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.092
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.229


#Path 79
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1341__.in[4] (.names)                                                     0.603     3.549
$abc$44827$new_new_n1341__.out[0] (.names)                                                    0.218     3.767
$abc$22685$li439_li439.in[2] (.names)                                                         0.085     3.852
$abc$22685$li439_li439.out[0] (.names)                                                        0.218     4.071
pi[29].D[0] (dffre)                                                                           0.000     4.071
data arrival time                                                                                       4.071

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[29].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.071
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.208


#Path 80
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1341__.in[4] (.names)                                                     0.603     3.549
$abc$44827$new_new_n1341__.out[0] (.names)                                                    0.218     3.767
$abc$22685$li440_li440.in[4] (.names)                                                         0.085     3.852
$abc$22685$li440_li440.out[0] (.names)                                                        0.218     4.071
pi[30].D[0] (dffre)                                                                           0.000     4.071
data arrival time                                                                                       4.071

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[30].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.071
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.208


#Path 81
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1474__.in[4] (.names)                                                     0.664     1.710
$abc$44827$new_new_n1474__.out[0] (.names)                                                    0.173     1.882
$abc$44827$new_new_n1478__.in[0] (.names)                                                     0.603     2.486
$abc$44827$new_new_n1478__.out[0] (.names)                                                    0.025     2.511
$abc$44827$new_new_n1487__.in[0] (.names)                                                     0.424     2.935
$abc$44827$new_new_n1487__.out[0] (.names)                                                    0.173     3.107
$abc$44827$new_new_n1488__.in[2] (.names)                                                     0.488     3.595
$abc$44827$new_new_n1488__.out[0] (.names)                                                    0.218     3.813
$abc$22685$li484_li484.in[5] (.names)                                                         0.085     3.898
$abc$22685$li484_li484.out[0] (.names)                                                        0.172     4.070
pr[35].D[0] (dffre)                                                                           0.000     4.070
data arrival time                                                                                       4.070

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[35].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.070
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.208


#Path 82
Startpoint: pr[38].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[38].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[38].C[0] (dffre)                                              0.894     0.894
pr[38].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[38].outpad[0] (.output)                                   2.150     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 83
Startpoint: pi[33].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[33].C[0] (dffre)                                              0.894     0.894
pi[33].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pi[33].outpad[0] (.output)                                   2.150     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 84
Startpoint: pr[2].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[2].C[0] (dffre)                                               0.894     0.894
pr[2].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[2].outpad[0] (.output)                                    2.150     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 85
Startpoint: pr[0].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[0].C[0] (dffre)                                               0.894     0.894
pr[0].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[0].outpad[0] (.output)                                    2.147     3.196
data arrival time                                                          3.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 86
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1323__.in[4] (.names)                                                     0.366     3.311
$abc$44827$new_new_n1323__.out[0] (.names)                                                    0.197     3.508
$abc$22685$li437_li437.in[3] (.names)                                                         0.308     3.816
$abc$22685$li437_li437.out[0] (.names)                                                        0.218     4.034
pi[27].D[0] (dffre)                                                                           0.000     4.034
data arrival time                                                                                       4.034

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[27].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.034
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.171


#Path 87
Startpoint: pr[37].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[37].C[0] (dffre)                                              0.894     0.894
pr[37].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:pr[37].outpad[0] (.output)                                   2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 88
Startpoint: pi[6].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[6].C[0] (dffre)                                               0.894     0.894
pi[6].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[6].outpad[0] (.output)                                    2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 89
Startpoint: pr[7].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[7].C[0] (dffre)                                               0.894     0.894
pr[7].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[7].outpad[0] (.output)                                    2.086     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 90
Startpoint: pr[6].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[6].C[0] (dffre)                                               0.894     0.894
pr[6].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[6].outpad[0] (.output)                                    2.086     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 91
Startpoint: pi[5].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[5].C[0] (dffre)                                               0.894     0.894
pi[5].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[5].outpad[0] (.output)                                    2.086     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 92
Startpoint: pi[1].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[1].C[0] (dffre)                                               0.894     0.894
pi[1].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[1].outpad[0] (.output)                                    2.086     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 93
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1453__.in[1] (.names)                                                     0.485     1.530
$abc$44827$new_new_n1453__.out[0] (.names)                                                    0.173     1.703
$abc$44827$new_new_n1457__.in[0] (.names)                                                     0.366     2.068
$abc$44827$new_new_n1457__.out[0] (.names)                                                    0.173     2.241
$abc$44827$new_new_n1467__.in[1] (.names)                                                     0.543     2.783
$abc$44827$new_new_n1467__.out[0] (.names)                                                    0.218     3.001
$abc$44827$new_new_n1470__.in[1] (.names)                                                     0.485     3.486
$abc$44827$new_new_n1470__.out[0] (.names)                                                    0.197     3.683
$abc$22685$li479_li479.in[4] (.names)                                                         0.085     3.768
$abc$22685$li479_li479.out[0] (.names)                                                        0.218     3.986
pr[30].D[0] (dffre)                                                                           0.000     3.986
data arrival time                                                                                       3.986

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[30].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.986
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.123


#Path 94
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1453__.in[1] (.names)                                                     0.485     1.530
$abc$44827$new_new_n1453__.out[0] (.names)                                                    0.173     1.703
$abc$44827$new_new_n1457__.in[0] (.names)                                                     0.366     2.068
$abc$44827$new_new_n1457__.out[0] (.names)                                                    0.173     2.241
$abc$44827$new_new_n1467__.in[1] (.names)                                                     0.543     2.783
$abc$44827$new_new_n1467__.out[0] (.names)                                                    0.218     3.001
$abc$44827$new_new_n1470__.in[1] (.names)                                                     0.485     3.486
$abc$44827$new_new_n1470__.out[0] (.names)                                                    0.197     3.683
$abc$22685$li478_li478.in[2] (.names)                                                         0.085     3.768
$abc$22685$li478_li478.out[0] (.names)                                                        0.218     3.986
pr[29].D[0] (dffre)                                                                           0.000     3.986
data arrival time                                                                                       3.986

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[29].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.986
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.123


#Path 95
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1303__.in[1] (.names)                                                     0.427     2.982
$abc$44827$new_new_n1303__.out[0] (.names)                                                    0.099     3.081
$abc$44827$new_new_n1307__.in[1] (.names)                                                     0.366     3.447
$abc$44827$new_new_n1307__.out[0] (.names)                                                    0.218     3.665
$abc$22685$li431_li431.in[3] (.names)                                                         0.085     3.750
$abc$22685$li431_li431.out[0] (.names)                                                        0.218     3.968
pi[21].D[0] (dffre)                                                                           0.000     3.968
data arrival time                                                                                       3.968

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[21].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.968
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.105


#Path 96
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pi[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.045
$abc$44827$new_new_n1293__.in[3] (.names)                                                     0.603     1.649
$abc$44827$new_new_n1293__.out[0] (.names)                                                    0.152     1.801
$abc$44827$new_new_n1294__.in[0] (.names)                                                     0.607     2.407
$abc$44827$new_new_n1294__.out[0] (.names)                                                    0.148     2.555
$abc$44827$new_new_n1316__.in[3] (.names)                                                     0.366     2.921
$abc$44827$new_new_n1316__.out[0] (.names)                                                    0.025     2.946
$abc$44827$new_new_n1370__.in[5] (.names)                                                     0.485     3.430
$abc$44827$new_new_n1370__.out[0] (.names)                                                    0.025     3.455
$abc$22685$li447_li447.in[4] (.names)                                                         0.485     3.940
$abc$22685$li447_li447.out[0] (.names)                                                        0.025     3.965
pi[37].D[0] (dffre)                                                                           0.000     3.965
data arrival time                                                                                       3.965

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pi[37].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.965
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.102


#Path 97
Startpoint: pr[5].Q[0] (dffre clocked by clk)
Endpoint  : out:pr[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pr[5].C[0] (dffre)                                               0.894     0.894
pr[5].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pr[5].outpad[0] (.output)                                    2.029     3.077
data arrival time                                                          3.077

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.077


#Path 98
Startpoint: pi[7].Q[0] (dffre clocked by clk)
Endpoint  : out:pi[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
pi[7].C[0] (dffre)                                               0.894     0.894
pi[7].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:pi[7].outpad[0] (.output)                                    2.026     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 99
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1461__.in[4] (.names)                                                     0.546     3.444
$abc$44827$new_new_n1461__.out[0] (.names)                                                    0.136     3.579
$abc$22685$li476_li476.in[2] (.names)                                                         0.085     3.664
$abc$22685$li476_li476.out[0] (.names)                                                        0.218     3.882
pr[27].D[0] (dffre)                                                                           0.000     3.882
data arrival time                                                                                       3.882

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[27].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.882
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.019


#Path 100
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : pr[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.894     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.045
$abc$44827$new_new_n1397__.in[4] (.names)                                                     0.543     1.588
$abc$44827$new_new_n1397__.out[0] (.names)                                                    0.173     1.761
$abc$44827$new_new_n1408__.in[2] (.names)                                                     0.485     2.245
$abc$44827$new_new_n1408__.out[0] (.names)                                                    0.136     2.381
$abc$44827$new_new_n1444__.in[5] (.names)                                                     0.366     2.746
$abc$44827$new_new_n1444__.out[0] (.names)                                                    0.152     2.898
$abc$44827$new_new_n1461__.in[4] (.names)                                                     0.546     3.444
$abc$44827$new_new_n1461__.out[0] (.names)                                                    0.136     3.579
$abc$22685$li477_li477.in[4] (.names)                                                         0.085     3.664
$abc$22685$li477_li477.out[0] (.names)                                                        0.218     3.882
pr[28].D[0] (dffre)                                                                           0.000     3.882
data arrival time                                                                                       3.882

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
pr[28].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.882
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.019


#End of timing report
