
---------- Begin Simulation Statistics ----------
final_tick                                26718550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    497                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961820                       # Number of bytes of host memory used
host_op_rate                                      508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32058.41                       # Real time elapsed on the host
host_tick_rate                                 607891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15927281                       # Number of instructions simulated
sim_ops                                      16282778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019488                       # Number of seconds simulated
sim_ticks                                 19488010000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.082723                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  764364                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795527                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                976                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4292                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775031                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1044                       # Number of indirect misses.
system.cpu.branchPred.lookups                  820478                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14007                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1017                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4824535                       # Number of instructions committed
system.cpu.committedOps                       4882907                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.357758                       # CPI: cycles per instruction
system.cpu.discardedOps                         13038                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2446667                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            140063                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1507230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4818490                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297818                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16199619                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3197000     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150493      3.08%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1533417     31.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4882907                       # Class of committed instruction
system.cpu.quiesceCycles                     14981197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11381129                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459376                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          441                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              322                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           507                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1431686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1450626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        75200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       105148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45860732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155017                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002638                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155017                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3604891640                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19129000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              366078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3757875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14649855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2784458900                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             898750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4852180375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3883092916                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       880831                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       880831    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       880831                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2019151875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560380152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844084953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404465104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887802500                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503211051                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391013551                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448182652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347296004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795478656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          179                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          196                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       587849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         643678                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       587849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       587849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       587849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        643678                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29340864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16478464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503211051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2374383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505585434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1484400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844084953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845569353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1484400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347296004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2374383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351154787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559466000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274507                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14807190995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26840400995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32301.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58551.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       388                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    776                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.514874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.530041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.229582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1087      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1135      2.34%      4.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          718      1.48%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          694      1.43%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          770      1.59%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          722      1.49%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      1.36%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          925      1.91%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41796     86.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.920949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1678.385466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.773238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     26.88%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.719368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.967458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.529659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33     13.04%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          218     86.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29338112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16478912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29340864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16478464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19487866875                       # Total gap between requests
system.mem_ctrls.avgGap                      27220.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503073120.344252586365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2371098.947506697848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1556649.447532098042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844035691.689402818680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26808876100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31524895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15222921375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344287492875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58569.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43602.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33679029.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1339514.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10035758780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8400077380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9733491.034304                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450131.310469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5713500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11962000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17354931625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9363618375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2600286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2600286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2600286                       # number of overall hits
system.cpu.icache.overall_hits::total         2600286                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7780000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7780000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7780000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7780000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2600465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2600465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2600465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2600465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43463.687151                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43463.687151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43463.687151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43463.687151                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7496875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7496875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7496875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7496875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41881.983240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41881.983240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41881.983240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41881.983240                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2600286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2600286                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2600465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2600465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43463.687151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43463.687151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7496875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7496875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41881.983240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41881.983240                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.745146                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21538.312500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.745146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5201109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5201109                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240679                       # number of overall hits
system.cpu.dcache.overall_hits::total          240679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          958                       # number of overall misses
system.cpu.dcache.overall_misses::total           958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73217625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73217625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73217625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73217625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76427.583507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76427.583507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76427.583507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76427.583507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          441                       # number of writebacks
system.cpu.dcache.writebacks::total               441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          740                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55865500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55865500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20906500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20906500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75493.918919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75493.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75493.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75493.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.328042                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.328042                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       146889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          146889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40298500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40298500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       147400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       147400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78862.035225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78862.035225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39273750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39273750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20906500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20906500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77463.017751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77463.017751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.328482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.328482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73644.574944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73644.574944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16591750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16591750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71209.227468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71209.227468                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7464248500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7464248500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10443.130624                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10443.130624                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       120009                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       120009                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       594743                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       594743                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7194593390                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7194593390                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12096.978678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12096.978678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.790175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10042                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.533693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.790175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6685304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6685304                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26718550000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26718686250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    497                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961820                       # Number of bytes of host memory used
host_op_rate                                      508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32058.50                       # Real time elapsed on the host
host_tick_rate                                 607893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15927290                       # Number of instructions simulated
sim_ops                                      16282793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019488                       # Number of seconds simulated
sim_ticks                                 19488146250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.082003                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  764365                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4294                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775031                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1044                       # Number of indirect misses.
system.cpu.branchPred.lookups                  820487                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14009                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1017                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4824544                       # Number of instructions committed
system.cpu.committedOps                       4882922                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.357797                       # CPI: cycles per instruction
system.cpu.discardedOps                         13045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2446689                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            140063                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1507230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4818659                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297814                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16199837                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3197008     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150499      3.08%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1533417     31.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4882922                       # Class of committed instruction
system.cpu.quiesceCycles                     14981197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11381178                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459379                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          441                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              325                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           509                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1431692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1450632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        75328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       105276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45860924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155020                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002638                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155020                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3604897765                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19129000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              369078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3757875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14661230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2784458900                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             903750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4852180375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3883092916                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       880831                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       880831    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       880831                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2019151875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560369242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844079051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404448294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887796293                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503200542                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2390996835                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448165535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347279593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795445129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          180                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          197                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       591129                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         646957                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       591129                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       591129                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       591129                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        646957                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29340992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16478464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503200542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2380935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505581476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1484390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844079051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845563441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1484390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347279593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2380935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351144917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559466000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274507                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14807199120                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26840461620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32301.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58551.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       388                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427617                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    776                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.514874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.530041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.229582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1087      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1135      2.34%      4.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          718      1.48%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          694      1.43%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          770      1.59%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          722      1.49%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      1.36%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          925      1.91%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41796     86.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.920949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1678.385466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.773238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     26.88%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.719368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.967458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.529659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33     13.04%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          218     86.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29338240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16478912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29340992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16478464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19488168750                       # Total gap between requests
system.mem_ctrls.avgGap                      27220.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503062611.714544057846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2377650.465343772434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1556638.564327276545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844029790.673394560814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26808876100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31585520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15222921375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344287492875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58569.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43566.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33679029.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1339514.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10035758780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8400213630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9733491.034304                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450131.310469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5713500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11962000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17355067875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9363618375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2600295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2600295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2600295                       # number of overall hits
system.cpu.icache.overall_hits::total         2600295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7823750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7823750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7823750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7823750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2600475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2600475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2600475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2600475                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43465.277778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43465.277778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43465.277778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43465.277778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7538875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7538875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7538875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7538875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41882.638889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41882.638889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41882.638889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41882.638889                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2600295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2600295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2600475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2600475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43465.277778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43465.277778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7538875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7538875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41882.638889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41882.638889                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.745231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5901411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               379                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15571.005277                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.745231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5201130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5201130                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240683                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240683                       # number of overall hits
system.cpu.dcache.overall_hits::total          240683                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          960                       # number of overall misses
system.cpu.dcache.overall_misses::total           960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73347000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241643                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003973                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76403.125000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76403.125000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76403.125000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76403.125000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          441                       # number of writebacks
system.cpu.dcache.writebacks::total               441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55992125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55992125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55992125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55992125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20906500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20906500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75461.084906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75461.084906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75461.084906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75461.084906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.328042                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.328042                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    733                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       146893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          146893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40427875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40427875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       147406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       147406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78806.773879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78806.773879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39400375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39400375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20906500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20906500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77407.416503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77407.416503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.328482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.328482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32919125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73644.574944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73644.574944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16591750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16591750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71209.227468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71209.227468                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7464248500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7464248500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10443.130624                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10443.130624                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       120009                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       120009                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       594743                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       594743                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7194593390                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7194593390                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12096.978678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12096.978678                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.790170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.178628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.790170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6685330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6685330                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26718686250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
