[kernel] Parsing out/17_0007/17_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 14 goals scheduled
[wp] [Timeout] typed_SwitchSSFun_ensures_2 (Qed 9ms) (Z3)
[wp] [Timeout] typed_SwitchSSFun_ensures_6 (Qed 8ms) (Z3)
[wp] [Timeout] typed_SwitchSSFun_ensures_7 (Qed 8ms) (Z3)
[wp] [Timeout] typed_main17_call_SwitchSSFun_requires (Qed 1ms) (Alt-Ergo)
[wp] Proved goals:   10 / 14
  Qed:            10
  Timeout:         4
------------------------------------------------------------
  Function SwitchSSFun
------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 19) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 20) in 'SwitchSSFun':
Let a = shiftfield_F1_TAG_DSS_DATA_stateFlag_A(shiftfield_F2___SwitchSS_mDSSData(pIp_0)).
Let x = Mint_1[a].
Let a_1 = shiftfield_F2___SwitchSS_flgSP(pIp_0).
Let x_1 = Mint_0[a].
Assume {
  Type: is_sint32(x) /\ is_sint32(x_1).
  (* Heap *)
  Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: Mint_1[a_1] = 51.
  (* Goal *)
  When: Mint_0[a_1] = 51.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, pIp_0, 3).
  If x = 1
  Then { Have: Mint_1[a <- 0] = Mint_0. }
  Else { Have: Mint_1[a <- 1] = Mint_0. }
}
Prove: x_1 = (if (x_1 = 1) then 0 else 1).
Prover Z3 4.8.12 returns Timeout (Qed:9ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:9ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 21) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 22) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 23) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 24) in 'SwitchSSFun':
Let x = Mint_0
          [shiftfield_F1_TAG_DSS_DATA_stateFlag_A(shiftfield_F2___SwitchSS_mDSSData(pIp_0))].
Assume {
  Type: is_sint32(x).
  (* Heap *)
  Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: x != 1.
  (* Residual *)
  When: Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)] = 51.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, pIp_0, 3).
}
Prove: x = 0.
Prover Z3 4.8.12 returns Timeout (Qed:8ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:8ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 25) in 'SwitchSSFun':
Let x = Mint_0
          [shiftfield_F1_TAG_DSS_DATA_stateFlag_A(shiftfield_F2___SwitchSS_mDSSData(pIp_0))].
Assume {
  Type: is_sint32(x).
  (* Heap *)
  Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: x != 1.
  (* Residual *)
  When: Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)] = 51.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, pIp_0, 3).
}
Prove: x = 0.
Prover Z3 4.8.12 returns Timeout (Qed:8ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:8ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 26) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 27) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 28) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 29) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 30) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0007/17_merged.c, line 31) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (10ms)

------------------------------------------------------------
------------------------------------------------------------
  Function main17
------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/17_0007/17_merged.c, line 18) in 'SwitchSSFun'' in 'main17' at call 'SwitchSSFun' (file out/17_0007/17_merged.c, line 69)
:
Assume { (* Heap *) Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0). }
Prove: valid_rw(Malloc_0, pIp_0, 3).
Prover Z3 4.8.12 returns Unknown (Qed:1ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:1ms) (8s)

------------------------------------------------------------
[wp:pedantic-assigns] out/17_0007/17_merged.c:33: Warning: 
  No 'assigns' specification for function 'SwitchSSFun'.
  Callers assumptions might be imprecise.
[wp:pedantic-assigns] out/17_0007/17_merged.c:62: Warning: 
  No 'assigns' specification for function 'main17'.
  Callers assumptions might be imprecise.
