# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../Lab 9.srcs/sources_1/new/R7_7_seg.vhd" \
"../../../../Lab 9.srcs/sim_1/new/TB_R7_7_seg.vhd" \

# Do not sort compile order
nosort
