Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 18:56:57 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file teste_wrapper_timing_summary_routed.rpt -rpx teste_wrapper_timing_summary_routed.rpx
| Design       : teste_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: teste_i/ClkDividerN_0/U0/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.917        0.000                      0                   32        0.343        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.917        0.000                      0                   32        0.343        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.750ns (56.765%)  route 1.333ns (43.235%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.327     4.258    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.619     5.218    teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.710 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.710    teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.799 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.799    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.888 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.888    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.977 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.066 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.066    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.155 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.155    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.244 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.403 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.713     7.116    teste_i/ClkDividerN_0/U0/data0[29]
    SLICE_X86Y64         LUT3 (Prop_lut3_I2_O)        0.224     7.340 r  teste_i/ClkDividerN_0/U0/s_divCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.340    teste_i/ClkDividerN_0/U0/s_divCounter_0[29]
    SLICE_X86Y64         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.220    13.998    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y64         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/C
                         clock pessimism              0.231    14.229    
                         clock uncertainty           -0.035    14.193    
    SLICE_X86Y64         FDCE (Setup_fdce_C_D)        0.064    14.257    teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.689ns (55.983%)  route 1.328ns (44.017%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.327     4.258    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.619     5.218    teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.710 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.710    teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.799 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.799    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.888 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.888    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.977 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.066 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.066    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.155 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.155    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.336 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[2]
                         net (fo=1, routed)           0.709     7.044    teste_i/ClkDividerN_0/U0/data0[27]
    SLICE_X85Y63         LUT3 (Prop_lut3_I2_O)        0.230     7.274 r  teste_i/ClkDividerN_0/U0/s_divCounter[27]_i_1/O
                         net (fo=1, routed)           0.000     7.274    teste_i/ClkDividerN_0/U0/s_divCounter_0[27]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.996    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/C
                         clock pessimism              0.214    14.210    
                         clock uncertainty           -0.035    14.174    
    SLICE_X85Y63         FDCE (Setup_fdce_C_D)        0.064    14.238    teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.736ns (56.908%)  route 1.315ns (43.092%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.327     4.258    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.619     5.218    teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.710 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.710    teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.799 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.799    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.888 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.888    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.977 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.066 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.066    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.155 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.155    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.385 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[1]
                         net (fo=1, routed)           0.695     7.080    teste_i/ClkDividerN_0/U0/data0[26]
    SLICE_X88Y63         LUT3 (Prop_lut3_I2_O)        0.228     7.308 r  teste_i/ClkDividerN_0/U0/s_divCounter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.308    teste_i/ClkDividerN_0/U0/s_divCounter_0[26]
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.221    13.999    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X88Y63         FDCE (Setup_fdce_C_D)        0.098    14.292    teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.827ns (60.376%)  route 1.199ns (39.624%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.327     4.258    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.619     5.218    teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.710 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.710    teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.799 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.799    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.888 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.888    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.977 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.066 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.066    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.155 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.155    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.244 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.474 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.580     7.054    teste_i/ClkDividerN_0/U0/data0[30]
    SLICE_X88Y62         LUT3 (Prop_lut3_I2_O)        0.230     7.284 r  teste_i/ClkDividerN_0/U0/s_divCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     7.284    teste_i/ClkDividerN_0/U0/s_divCounter_0[30]
    SLICE_X88Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.222    14.000    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/C
                         clock pessimism              0.231    14.231    
                         clock uncertainty           -0.035    14.195    
    SLICE_X88Y62         FDCE (Setup_fdce_C_D)        0.098    14.293    teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.632ns (21.901%)  route 2.254ns (78.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.256    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.341     4.597 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/Q
                         net (fo=2, routed)           0.714     5.311    teste_i/ClkDividerN_0/U0/s_divCounter[14]
    SLICE_X86Y62         LUT4 (Prop_lut4_I3_O)        0.097     5.408 r  teste_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.749     6.156    teste_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I1_O)        0.097     6.253 r  teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.791     7.044    teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I0_O)        0.097     7.141 r  teste_i/ClkDividerN_0/U0/s_divCounter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.141    teste_i/ClkDividerN_0/U0/s_divCounter_0[16]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.996    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/C
                         clock pessimism              0.214    14.210    
                         clock uncertainty           -0.035    14.174    
    SLICE_X85Y63         FDCE (Setup_fdce_C_D)        0.030    14.204    teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.646ns (22.278%)  route 2.254ns (77.722%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.256    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.341     4.597 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/Q
                         net (fo=2, routed)           0.714     5.311    teste_i/ClkDividerN_0/U0/s_divCounter[14]
    SLICE_X86Y62         LUT4 (Prop_lut4_I3_O)        0.097     5.408 r  teste_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.749     6.156    teste_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I1_O)        0.097     6.253 r  teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.791     7.044    teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I0_O)        0.111     7.155 r  teste_i/ClkDividerN_0/U0/s_divCounter[24]_i_1/O
                         net (fo=1, routed)           0.000     7.155    teste_i/ClkDividerN_0/U0/s_divCounter_0[24]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.996    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/C
                         clock pessimism              0.214    14.210    
                         clock uncertainty           -0.035    14.174    
    SLICE_X85Y63         FDCE (Setup_fdce_C_D)        0.064    14.238    teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.757ns (26.330%)  route 2.118ns (73.670%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.324     4.255    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.361     4.616 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/Q
                         net (fo=3, routed)           0.604     5.220    teste_i/ClkDividerN_0/U0/s_divCounter[26]
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.202     5.422 r  teste_i/ClkDividerN_0/U0/clkOut_i_11/O
                         net (fo=1, routed)           0.405     5.827    teste_i/ClkDividerN_0/U0/clkOut_i_11_n_0
    SLICE_X85Y63         LUT5 (Prop_lut5_I0_O)        0.097     5.924 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          1.109     7.033    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X86Y59         LUT3 (Prop_lut3_I1_O)        0.097     7.130 r  teste_i/ClkDividerN_0/U0/s_divCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.130    teste_i/ClkDividerN_0/U0/s_divCounter_0[2]
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.224    14.002    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C
                         clock pessimism              0.231    14.233    
                         clock uncertainty           -0.035    14.197    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.030    14.227    teste_i/ClkDividerN_0/U0/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.757ns (26.402%)  route 2.110ns (73.598%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.324     4.255    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.361     4.616 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/Q
                         net (fo=3, routed)           0.604     5.220    teste_i/ClkDividerN_0/U0/s_divCounter[26]
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.202     5.422 r  teste_i/ClkDividerN_0/U0/clkOut_i_11/O
                         net (fo=1, routed)           0.405     5.827    teste_i/ClkDividerN_0/U0/clkOut_i_11_n_0
    SLICE_X85Y63         LUT5 (Prop_lut5_I0_O)        0.097     5.924 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          1.101     7.025    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X86Y59         LUT3 (Prop_lut3_I1_O)        0.097     7.122 r  teste_i/ClkDividerN_0/U0/s_divCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.122    teste_i/ClkDividerN_0/U0/s_divCounter_0[4]
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.224    14.002    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
                         clock pessimism              0.231    14.233    
                         clock uncertainty           -0.035    14.197    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.032    14.229    teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.632ns (22.248%)  route 2.209ns (77.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.256    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.341     4.597 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/Q
                         net (fo=2, routed)           0.714     5.311    teste_i/ClkDividerN_0/U0/s_divCounter[14]
    SLICE_X86Y62         LUT4 (Prop_lut4_I3_O)        0.097     5.408 r  teste_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.749     6.156    teste_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I1_O)        0.097     6.253 r  teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.746     6.999    teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I0_O)        0.097     7.096 r  teste_i/ClkDividerN_0/U0/s_divCounter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.096    teste_i/ClkDividerN_0/U0/s_divCounter_0[19]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.996    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/C
                         clock pessimism              0.214    14.210    
                         clock uncertainty           -0.035    14.174    
    SLICE_X85Y63         FDCE (Setup_fdce_C_D)        0.032    14.206    teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.761ns (26.432%)  route 2.118ns (73.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.324     4.255    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.361     4.616 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/Q
                         net (fo=3, routed)           0.604     5.220    teste_i/ClkDividerN_0/U0/s_divCounter[26]
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.202     5.422 r  teste_i/ClkDividerN_0/U0/clkOut_i_11/O
                         net (fo=1, routed)           0.405     5.827    teste_i/ClkDividerN_0/U0/clkOut_i_11_n_0
    SLICE_X85Y63         LUT5 (Prop_lut5_I0_O)        0.097     5.924 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          1.109     7.033    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X86Y59         LUT3 (Prop_lut3_I1_O)        0.101     7.134 r  teste_i/ClkDividerN_0/U0/s_divCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.134    teste_i/ClkDividerN_0/U0/s_divCounter_0[3]
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.224    14.002    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
                         clock pessimism              0.231    14.233    
                         clock uncertainty           -0.035    14.197    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.064    14.261    teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  7.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.756%)  route 0.249ns (57.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.605     1.524    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y60         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDCE (Prop_fdce_C_Q)         0.141     1.665 f  teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.249     1.914    teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X86Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.959 r  teste_i/ClkDividerN_0/U0/s_divCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    teste_i/ClkDividerN_0/U0/s_divCounter_0[0]
    SLICE_X86Y60         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.042    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y60         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y60         FDCE (Hold_fdce_C_D)         0.092     1.616    teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/clkOut_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/clkOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.268%)  route 0.285ns (57.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.604     1.523    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/clkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  teste_i/ClkDividerN_0/U0/clkOut_reg/Q
                         net (fo=9, routed)           0.285     1.973    teste_i/ClkDividerN_0/U0/clkOut
    SLICE_X88Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.018 r  teste_i/ClkDividerN_0/U0/clkOut_i_1/O
                         net (fo=1, routed)           0.000     2.018    teste_i/ClkDividerN_0/U0/clkOut_i_1_n_0
    SLICE_X88Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y62         FDCE                                         r  teste_i/ClkDividerN_0/U0/clkOut_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y62         FDCE (Hold_fdce_C_D)         0.120     1.643    teste_i/ClkDividerN_0/U0/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.257ns (45.665%)  route 0.306ns (54.335%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/Q
                         net (fo=3, routed)           0.120     1.806    teste_i/ClkDividerN_0/U0/s_divCounter[17]
    SLICE_X85Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          0.186     2.037    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.048     2.085 r  teste_i/ClkDividerN_0/U0/s_divCounter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.085    teste_i/ClkDividerN_0/U0/s_divCounter_0[24]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y63         FDCE (Hold_fdce_C_D)         0.107     1.665    teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.258ns (45.680%)  route 0.307ns (54.320%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/Q
                         net (fo=3, routed)           0.120     1.806    teste_i/ClkDividerN_0/U0/s_divCounter[17]
    SLICE_X85Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          0.187     2.038    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.049     2.087 r  teste_i/ClkDividerN_0/U0/s_divCounter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.087    teste_i/ClkDividerN_0/U0/s_divCounter_0[27]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y63         FDCE (Hold_fdce_C_D)         0.107     1.665    teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.254ns (45.374%)  route 0.306ns (54.626%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/Q
                         net (fo=3, routed)           0.120     1.806    teste_i/ClkDividerN_0/U0/s_divCounter[17]
    SLICE_X85Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          0.186     2.037    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.082 r  teste_i/ClkDividerN_0/U0/s_divCounter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.082    teste_i/ClkDividerN_0/U0/s_divCounter_0[16]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y63         FDCE (Hold_fdce_C_D)         0.091     1.649    teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.254ns (45.293%)  route 0.307ns (54.707%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/Q
                         net (fo=3, routed)           0.120     1.806    teste_i/ClkDividerN_0/U0/s_divCounter[17]
    SLICE_X85Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  teste_i/ClkDividerN_0/U0/clkOut_i_4/O
                         net (fo=31, routed)          0.187     2.038    teste_i/ClkDividerN_0/U0/clkOut_i_4_n_0
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  teste_i/ClkDividerN_0/U0/s_divCounter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.083    teste_i/ClkDividerN_0/U0/s_divCounter_0[19]
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X85Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y63         FDCE (Hold_fdce_C_D)         0.092     1.650    teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.381ns (56.746%)  route 0.290ns (43.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/Q
                         net (fo=3, routed)           0.108     1.794    teste_i/ClkDividerN_0/U0/s_divCounter[18]
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.904 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/O[1]
                         net (fo=1, routed)           0.183     2.087    teste_i/ClkDividerN_0/U0/data0[18]
    SLICE_X88Y63         LUT3 (Prop_lut3_I2_O)        0.107     2.194 r  teste_i/ClkDividerN_0/U0/s_divCounter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.194    teste_i/ClkDividerN_0/U0/s_divCounter_0[18]
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.039    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X88Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDCE (Hold_fdce_C_D)         0.121     1.643    teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.359ns (55.481%)  route 0.288ns (44.519%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/Q
                         net (fo=2, routed)           0.063     1.729    teste_i/ClkDividerN_0/U0/s_divCounter[4]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/O[3]
                         net (fo=1, routed)           0.225     2.062    teste_i/ClkDividerN_0/U0/data0[4]
    SLICE_X86Y59         LUT3 (Prop_lut3_I2_O)        0.110     2.172 r  teste_i/ClkDividerN_0/U0/s_divCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.172    teste_i/ClkDividerN_0/U0/s_divCounter_0[4]
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y59         FDCE (Hold_fdce_C_D)         0.092     1.617    teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.359ns (55.365%)  route 0.289ns (44.635%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/Q
                         net (fo=2, routed)           0.064     1.727    teste_i/ClkDividerN_0/U0/s_divCounter[20]
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.225     2.061    teste_i/ClkDividerN_0/U0/data0[20]
    SLICE_X86Y63         LUT3 (Prop_lut3_I2_O)        0.110     2.171 r  teste_i/ClkDividerN_0/U0/s_divCounter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.171    teste_i/ClkDividerN_0/U0/s_divCounter_0[20]
    SLICE_X86Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.039    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y63         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X86Y63         FDCE (Hold_fdce_C_D)         0.092     1.614    teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.398ns (59.143%)  route 0.275ns (40.857%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.128     1.653 r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.771    teste_i/ClkDividerN_0/U0/s_divCounter[3]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.936 r  teste_i/ClkDividerN_0/U0/s_divCounter0_carry/O[2]
                         net (fo=1, routed)           0.157     2.093    teste_i/ClkDividerN_0/U0/data0[3]
    SLICE_X86Y59         LUT3 (Prop_lut3_I2_O)        0.105     2.198 r  teste_i/ClkDividerN_0/U0/s_divCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.198    teste_i/ClkDividerN_0/U0/s_divCounter_0[3]
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y59         FDCE                                         r  teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y59         FDCE (Hold_fdce_C_D)         0.107     1.632    teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    teste_i/ClkDividerN_0/U0/clkOut_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y60    teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y63    teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y63    teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    teste_i/ClkDividerN_0/U0/clkOut_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    teste_i/ClkDividerN_0/U0/clkOut_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y61    teste_i/ClkDividerN_0/U0/s_divCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    teste_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    teste_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    teste_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    teste_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    teste_i/ClkDividerN_0/U0/s_divCounter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    teste_i/ClkDividerN_0/U0/s_divCounter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    teste_i/ClkDividerN_0/U0/clkOut_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    teste_i/ClkDividerN_0/U0/clkOut_reg/C



