// Seed: 2352737548
module module_0 #(
    parameter id_5 = 32'd8,
    parameter id_6 = 32'd15
) (
    id_1
);
  input wire id_1;
  reg id_2;
  always id_2 <= 1'b0 == 1;
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_3, id_4;
  defparam id_5.id_6 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5,
    output logic id_6,
    input supply1 id_7
);
  supply0 id_9;
  final begin
    id_6 <= 1 - id_2;
    id_9 = 1'h0;
  end
  module_0(
      id_9
  );
endmodule
