
# FwX BDT Verilog

Please follow previous tutorial and deploy this onto the APU and check for latency and resource usage