Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 23 14:15:11 2020
| Host         : InfinityTimeout running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sw (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CaptAudio/sclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amp/segs0_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: amp/segs0_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: amp/segs1_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20khz/cd_out_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk2hz/cd_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk381hz/cd_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/cd_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deboun/test/slow_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display_state_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display_state_reg[0]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display_state_reg[0]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display_state_reg[1]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display_state_reg[1]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display_state_reg[1]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display_state_reg[2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display_state_reg[2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display_state_reg[2]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.270        0.000                      0                  380        0.099        0.000                      0                  380        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.766        0.000                      0                  340        0.099        0.000                      0                  340        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.270        0.000                      0                   40        0.605        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 CaptAudio/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CaptAudio/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.304ns (30.662%)  route 2.949ns (69.338%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.567     5.088    CaptAudio/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  CaptAudio/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  CaptAudio/count2_reg[7]/Q
                         net (fo=10, routed)          0.690     6.234    CaptAudio/count2_reg[7]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.150     6.384 r  CaptAudio/sclk_i_24/O
                         net (fo=1, routed)           0.436     6.821    CaptAudio/sclk_i_24_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.147 r  CaptAudio/sclk_i_21/O
                         net (fo=1, routed)           0.667     7.814    CaptAudio/sclk_i_21_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.938 r  CaptAudio/sclk_i_12/O
                         net (fo=1, routed)           0.452     8.390    CaptAudio/sclk_i_12_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.514 r  CaptAudio/sclk_i_4/O
                         net (fo=1, routed)           0.703     9.217    CaptAudio/sclk_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.341 r  CaptAudio/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.341    CaptAudio/sclk_i_1_n_0
    SLICE_X56Y39         FDRE                                         r  CaptAudio/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.451    14.792    CaptAudio/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  CaptAudio/sclk_reg/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X56Y39         FDRE (Setup_fdre_C_D)        0.077    15.107    CaptAudio/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 clk2hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.766ns (21.678%)  route 2.768ns (78.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.565     5.086    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk2hz/count_reg[27]/Q
                         net (fo=2, routed)           1.109     6.713    clk2hz/count_reg[27]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.837 r  clk2hz/count[0]_i_3__2/O
                         net (fo=2, routed)           0.959     7.796    clk2hz/count[0]_i_3__2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  clk2hz/count[0]_i_1__1/O
                         net (fo=31, routed)          0.699     8.620    clk2hz/count[0]_i_1__1_n_0
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.435    14.776    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clk2hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 clk2hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.766ns (21.678%)  route 2.768ns (78.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.565     5.086    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk2hz/count_reg[27]/Q
                         net (fo=2, routed)           1.109     6.713    clk2hz/count_reg[27]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.837 r  clk2hz/count[0]_i_3__2/O
                         net (fo=2, routed)           0.959     7.796    clk2hz/count[0]_i_3__2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  clk2hz/count[0]_i_1__1/O
                         net (fo=31, routed)          0.699     8.620    clk2hz/count[0]_i_1__1_n_0
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.435    14.776    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clk2hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 clk2hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.766ns (21.678%)  route 2.768ns (78.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.565     5.086    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk2hz/count_reg[27]/Q
                         net (fo=2, routed)           1.109     6.713    clk2hz/count_reg[27]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.837 r  clk2hz/count[0]_i_3__2/O
                         net (fo=2, routed)           0.959     7.796    clk2hz/count[0]_i_3__2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  clk2hz/count[0]_i_1__1/O
                         net (fo=31, routed)          0.699     8.620    clk2hz/count[0]_i_1__1_n_0
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.435    14.776    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clk2hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.134%)  route 2.751ns (76.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.554     5.075    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/count_reg[29]/Q
                         net (fo=2, routed)           0.876     6.407    clk6p25m/count_reg[29]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.531 r  clk6p25m/count[0]_i_8__2/O
                         net (fo=1, routed)           0.903     7.434    clk6p25m/count[0]_i_8__2_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.558 r  clk6p25m/count[0]_i_4__1/O
                         net (fo=2, routed)           0.291     7.848    clk6p25m/count[0]_i_4__1_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.972 r  clk6p25m/count[0]_i_1__2/O
                         net (fo=31, routed)          0.682     8.654    clk6p25m/count[0]_i_1__2_n_0
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.446    14.787    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[24]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk6p25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.134%)  route 2.751ns (76.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.554     5.075    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/count_reg[29]/Q
                         net (fo=2, routed)           0.876     6.407    clk6p25m/count_reg[29]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.531 r  clk6p25m/count[0]_i_8__2/O
                         net (fo=1, routed)           0.903     7.434    clk6p25m/count[0]_i_8__2_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.558 r  clk6p25m/count[0]_i_4__1/O
                         net (fo=2, routed)           0.291     7.848    clk6p25m/count[0]_i_4__1_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.972 r  clk6p25m/count[0]_i_1__2/O
                         net (fo=31, routed)          0.682     8.654    clk6p25m/count[0]_i_1__2_n_0
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.446    14.787    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[25]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk6p25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.134%)  route 2.751ns (76.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.554     5.075    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/count_reg[29]/Q
                         net (fo=2, routed)           0.876     6.407    clk6p25m/count_reg[29]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.531 r  clk6p25m/count[0]_i_8__2/O
                         net (fo=1, routed)           0.903     7.434    clk6p25m/count[0]_i_8__2_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.558 r  clk6p25m/count[0]_i_4__1/O
                         net (fo=2, routed)           0.291     7.848    clk6p25m/count[0]_i_4__1_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.972 r  clk6p25m/count[0]_i_1__2/O
                         net (fo=31, routed)          0.682     8.654    clk6p25m/count[0]_i_1__2_n_0
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.446    14.787    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[26]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk6p25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.134%)  route 2.751ns (76.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.554     5.075    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/count_reg[29]/Q
                         net (fo=2, routed)           0.876     6.407    clk6p25m/count_reg[29]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.531 r  clk6p25m/count[0]_i_8__2/O
                         net (fo=1, routed)           0.903     7.434    clk6p25m/count[0]_i_8__2_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.558 r  clk6p25m/count[0]_i_4__1/O
                         net (fo=2, routed)           0.291     7.848    clk6p25m/count[0]_i_4__1_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.972 r  clk6p25m/count[0]_i_1__2/O
                         net (fo=31, routed)          0.682     8.654    clk6p25m/count[0]_i_1__2_n_0
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.446    14.787    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk6p25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 clk381hz/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk381hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.704ns (19.272%)  route 2.949ns (80.728%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.624     5.145    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  clk381hz/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  clk381hz/count_reg[29]/Q
                         net (fo=2, routed)           0.813     6.414    clk381hz/count_reg[29]
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  clk381hz/count[0]_i_3/O
                         net (fo=2, routed)           1.117     7.655    clk381hz/count[0]_i_3_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  clk381hz/count[0]_i_1/O
                         net (fo=31, routed)          1.019     8.798    clk381hz/clear
    SLICE_X61Y28         FDRE                                         r  clk381hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.847    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  clk381hz/count_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk381hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 clk381hz/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk381hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.704ns (19.272%)  route 2.949ns (80.728%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.624     5.145    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  clk381hz/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  clk381hz/count_reg[29]/Q
                         net (fo=2, routed)           0.813     6.414    clk381hz/count_reg[29]
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  clk381hz/count[0]_i_3/O
                         net (fo=2, routed)           1.117     7.655    clk381hz/count[0]_i_3_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  clk381hz/count[0]_i_1/O
                         net (fo=31, routed)          1.019     8.798    clk381hz/clear
    SLICE_X61Y28         FDRE                                         r  clk381hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.847    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  clk381hz/count_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk381hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk2hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.563     1.446    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk2hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.736    clk2hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk2hz/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk2hz/count_reg[24]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk2hz/count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.946    clk2hz/count_reg[28]_i_1__2_n_7
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.957    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk2hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.447    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    clk6p25m/count_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk6p25m/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk6p25m/count_reg[24]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  clk6p25m/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.920    clk6p25m/count_reg[28]_i_1__1_n_7
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.830     1.958    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk2hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.563     1.446    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk2hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.736    clk2hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk2hz/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk2hz/count_reg[24]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk2hz/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.959    clk2hz/count_reg[28]_i_1__2_n_5
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.957    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk2hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.447    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    clk6p25m/count_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk6p25m/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk6p25m/count_reg[24]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  clk6p25m/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.931    clk6p25m/count_reg[28]_i_1__1_n_5
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.830     1.958    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk2hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.563     1.446    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk2hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk2hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.736    clk2hz/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk2hz/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk2hz/count_reg[24]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clk2hz/count_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.982    clk2hz/count_reg[28]_i_1__2_n_6
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.957    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk2hz/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk2hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.447    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.705    clk6p25m/count_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk6p25m/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk6p25m/count_reg[24]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  clk6p25m/count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.956    clk6p25m/count_reg[28]_i_1__1_n_6
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.830     1.958    clk6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDPE                                         r  an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  an_reg[2]/Q
                         net (fo=2, routed)           0.068     1.675    an_OBUF[2]
    SLICE_X65Y26         FDPE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDPE                                         r  an_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDPE (Hold_fdpe_C_D)         0.070     1.536    an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 seg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  seg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg_reg[1]_C/Q
                         net (fo=1, routed)           0.087     1.696    seg_reg[1]_C_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.000     1.741    seg_OBUF[1]
    SLICE_X64Y21         FDPE                                         r  seg_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.854     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDPE                                         r  seg_reg[1]_P/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y21         FDPE (Hold_fdpe_C_D)         0.120     1.601    seg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 seg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  seg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg_reg[0]_C/Q
                         net (fo=1, routed)           0.087     1.696    seg_reg[0]_C_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.000     1.741    seg_OBUF[0]
    SLICE_X64Y22         FDPE                                         r  seg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y22         FDPE                                         r  seg_reg[0]_P/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDPE (Hold_fdpe_C_D)         0.120     1.601    seg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 seg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  seg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seg_reg[3]_C/Q
                         net (fo=1, routed)           0.087     1.697    seg_reg[3]_C_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.742 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.000     1.742    seg_OBUF[3]
    SLICE_X64Y20         FDPE                                         r  seg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDPE                                         r  seg_reg[3]_P/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y20         FDPE (Hold_fdpe_C_D)         0.120     1.602    seg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   CaptAudio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   CaptAudio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   CaptAudio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   CaptAudio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   CaptAudio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   CaptAudio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   CaptAudio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   CaptAudio/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   CaptAudio/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   clk20khz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   clk20khz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   clk20khz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   clk20khz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   clk20khz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   clk20khz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   clk20khz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   clk20khz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   clk20khz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   clk20khz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   CaptAudio/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   CaptAudio/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   CaptAudio/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   CaptAudio/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   CaptAudio/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   CaptAudio/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y38   CaptAudio/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   CaptAudio/sclk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   amp/max_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   amp/max_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.024ns (24.734%)  route 3.116ns (75.266%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.138    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.891     6.548    clk381hz/clk381
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.152     6.700 r  clk381hz/an_reg[1]_LDC_i_3/O
                         net (fo=20, routed)          1.299     7.999    amp/display_state_reg[2]_P
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.354     8.353 f  amp/seg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.925     9.278    amp_n_35
    SLICE_X64Y18         FDCE                                         f  seg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.509    14.850    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  seg_reg[5]_C/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         FDCE (Recov_fdce_C_CLR)     -0.527    14.548    seg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.114ns (28.915%)  route 2.739ns (71.085%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.658     6.315    display_state_reg[1]_C_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  display_state_reg[1]_LDC_i_3/O
                         net (fo=19, routed)          0.434     6.873    display_state_reg[1]_LDC_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.118     6.991 r  seg_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.847     7.838    amp/display_state_reg[0]_P
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.354     8.192 f  amp/seg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.800     8.992    amp_n_32
    SLICE_X63Y20         FDPE                                         f  seg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y20         FDPE                                         r  seg_reg[6]_P/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDPE (Recov_fdpe_C_PRE)     -0.567    14.521    seg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.024ns (27.609%)  route 2.685ns (72.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.138    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.891     6.548    clk381hz/clk381
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.152     6.700 r  clk381hz/an_reg[1]_LDC_i_3/O
                         net (fo=20, routed)          1.300     8.000    amp/display_state_reg[2]_P
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.354     8.354 f  amp/seg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.493     8.847    amp_n_39
    SLICE_X65Y20         FDCE                                         f  seg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  seg_reg[3]_C/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y20         FDCE (Recov_fdce_C_CLR)     -0.607    14.467    seg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.996ns (25.492%)  route 2.911ns (74.508%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.138    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.891     6.548    clk381hz/clk381
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.152     6.700 r  clk381hz/an_reg[1]_LDC_i_3/O
                         net (fo=20, routed)          1.300     8.000    amp/display_state_reg[2]_P
    SLICE_X65Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.326 f  amp/seg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.720     9.045    amp_n_38
    SLICE_X64Y20         FDPE                                         f  seg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDPE                                         r  seg_reg[3]_P/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    14.713    seg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.996ns (25.705%)  route 2.879ns (74.295%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.138    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.891     6.548    clk381hz/clk381
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.152     6.700 r  clk381hz/an_reg[1]_LDC_i_3/O
                         net (fo=20, routed)          1.299     7.999    amp/display_state_reg[2]_P
    SLICE_X65Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.325 f  amp/seg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.688     9.013    amp_n_34
    SLICE_X65Y18         FDPE                                         f  seg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.509    14.850    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y18         FDPE                                         r  seg_reg[5]_P/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    seg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.112ns (30.876%)  route 2.490ns (69.125%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.658     6.315    display_state_reg[1]_C_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  display_state_reg[1]_LDC_i_3/O
                         net (fo=19, routed)          0.434     6.873    display_state_reg[1]_LDC_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.118     6.991 f  seg_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.770     7.762    amp/display_state_reg[0]_P
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.352     8.114 f  amp/seg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.627     8.741    amp_n_41
    SLICE_X65Y21         FDCE                                         f  seg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  seg_reg[1]_C/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.613    14.474    seg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.996ns (26.443%)  route 2.771ns (73.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.138    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.891     6.548    clk381hz/clk381
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.152     6.700 r  clk381hz/an_reg[1]_LDC_i_3/O
                         net (fo=20, routed)          1.315     8.014    clk381hz/an_reg[1]_P_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.326     8.340 f  clk381hz/an_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.565     8.905    clk381hz_n_4
    SLICE_X62Y25         FDPE                                         f  an_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  an_reg[0]_P/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    14.709    an_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.114ns (31.228%)  route 2.453ns (68.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.658     6.315    display_state_reg[1]_C_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  display_state_reg[1]_LDC_i_3/O
                         net (fo=19, routed)          0.434     6.873    display_state_reg[1]_LDC_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.118     6.991 f  seg_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.845     7.836    amp/display_state_reg[0]_P
    SLICE_X63Y21         LUT5 (Prop_lut5_I2_O)        0.354     8.190 f  amp/seg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.516     8.707    amp_n_37
    SLICE_X60Y20         FDCE                                         f  seg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  seg_reg[4]_C/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Recov_fdce_C_CLR)     -0.521    14.552    seg_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.112ns (31.922%)  route 2.372ns (68.078%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.658     6.315    display_state_reg[1]_C_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  display_state_reg[1]_LDC_i_3/O
                         net (fo=19, routed)          0.434     6.873    display_state_reg[1]_LDC_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.118     6.991 f  seg_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.772     7.764    amp/display_state_reg[0]_P
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.352     8.116 f  amp/seg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.507     8.623    amp_n_43
    SLICE_X65Y22         FDCE                                         f  seg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  seg_reg[0]_C/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Recov_fdce_C_CLR)     -0.607    14.478    seg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.086ns (29.263%)  route 2.625ns (70.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.658     6.315    display_state_reg[1]_C_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  display_state_reg[1]_LDC_i_3/O
                         net (fo=19, routed)          0.434     6.873    display_state_reg[1]_LDC_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.118     6.991 r  seg_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.845     7.836    amp/display_state_reg[0]_P
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.162 f  amp/seg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.688     8.850    amp_n_36
    SLICE_X61Y21         FDPE                                         f  seg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.847    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDPE                                         r  seg_reg[4]_P/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    seg_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.186%)  route 0.338ns (61.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.582     1.465    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.185     1.814    clk381hz/display_state_reg[1]_C_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.859 f  clk381hz/an_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.154     2.012    clk381hz_n_5
    SLICE_X63Y25         FDCE                                         f  an_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.850     1.977    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  an_reg[0]_C/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    an_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 display_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.829%)  route 0.398ns (68.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  display_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display_state_reg[0]_C/Q
                         net (fo=8, routed)           0.278     1.885    clk381hz/display_state_reg[0]_C_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.930 f  clk381hz/display_state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.121     2.050    clk381hz_n_13
    SLICE_X62Y23         FDCE                                         f  display_state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  display_state_reg[0]_C/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    display_state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 display_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.944%)  route 0.407ns (66.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.582     1.465    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  display_state_reg[1]_C/Q
                         net (fo=6, routed)           0.178     1.807    clk381hz/display_state_reg[1]_C_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.852 f  clk381hz/an_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.229     2.081    clk381hz_n_4
    SLICE_X62Y25         FDPE                                         f  an_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.850     1.977    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  an_reg[0]_P/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.404    an_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 display_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  display_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_state_reg[0]_C/Q
                         net (fo=8, routed)           0.261     1.868    clk381hz/display_state_reg[0]_C_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.913 f  clk381hz/display_state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.097    clk381hz_n_11
    SLICE_X64Y24         FDCE                                         f  display_state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.850     1.977    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  display_state_reg[1]_C/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    display_state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 clk381hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.499%)  route 0.476ns (69.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.581     1.464    clk381hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  clk381hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  clk381hz/cd_out_reg/Q
                         net (fo=9, routed)           0.287     1.915    clk381hz/clk381
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.960 f  clk381hz/display_state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.189     2.149    clk381hz_n_9
    SLICE_X60Y24         FDCE                                         f  display_state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.848     1.975    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  display_state_reg[2]_C/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.430    display_state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 display_state_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.773%)  route 0.484ns (72.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y23         FDPE                                         r  display_state_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  display_state_reg[1]_P/Q
                         net (fo=6, routed)           0.288     1.896    clk381hz/display_state_reg[1]_P_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.941 f  clk381hz/display_state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.195     2.136    clk381hz_n_10
    SLICE_X58Y24         FDPE                                         f  display_state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.848     1.975    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y24         FDPE                                         r  display_state_reg[2]_P/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    display_state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 display_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.442%)  route 0.468ns (71.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  display_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_state_reg[0]_C/Q
                         net (fo=8, routed)           0.277     1.884    clk381hz/display_state_reg[0]_C_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  clk381hz/display_state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.120    clk381hz_n_12
    SLICE_X65Y23         FDPE                                         f  display_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y23         FDPE                                         r  display_state_reg[1]_P/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.384    display_state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 display_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_state_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.188ns (28.957%)  route 0.461ns (71.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  display_state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_state_reg[0]_C/Q
                         net (fo=8, routed)           0.278     1.885    clk381hz/display_state_reg[0]_C_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.047     1.932 f  clk381hz/display_state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.115    clk381hz_n_14
    SLICE_X63Y23         FDPE                                         f  display_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  display_state_reg[0]_P/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDPE (Remov_fdpe_C_PRE)     -0.168     1.311    display_state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 clk2hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp/max_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.167ns (16.681%)  route 0.834ns (83.319%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.445    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk2hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk2hz/cd_out_reg/Q
                         net (fo=2, routed)           0.217     1.803    clk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.829 f  clk2_BUFG_inst/O
                         net (fo=37, routed)          0.617     2.446    amp/clk2_BUFG
    SLICE_X55Y21         FDCE                                         f  amp/max_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.825     1.952    amp/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  amp/max_reg[10]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    amp/max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 clk2hz/cd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp/max_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.167ns (16.681%)  route 0.834ns (83.319%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.445    clk2hz/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk2hz/cd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk2hz/cd_out_reg/Q
                         net (fo=2, routed)           0.217     1.803    clk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.829 f  clk2_BUFG_inst/O
                         net (fo=37, routed)          0.617     2.446    amp/clk2_BUFG
    SLICE_X55Y21         FDCE                                         f  amp/max_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.825     1.952    amp/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  amp/max_reg[11]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    amp/max_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.835    





