data HELP_TYPE_DES 2
data DESIGN BaseDesign
data HPATH 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign'
data CPATH 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint/io'
data CDIR 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint'
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data ETYPE IO
data FAM PolarFire
data DIE PA5M300T_ES
data PACKAGE fcg1152
data SPEED STD
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR EXT
data VCCI_1.5_VOLTR EXT
data VCCI_1.8_VOLTR EXT
data VCCI_2.5_VOLTR EXT
data VCCI_3.3_VOLTR EXT
data FLOW_TYPE NEW
data PLANNER_IOMODE 1
data AFL 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign/BaseDesign.afl'
data ADL 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign/BaseDesign.adl'
data LOC 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign/BaseDesign.loc'
data SEG 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign/BaseDesign.seg'
data NMAT_TXT 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/designer/BaseDesign/BaseDesign.nmatinit.txt'

data IO_PDC_0 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint/io/user.pdc'
data FP_PDC_0 'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint/fp/user.pdc'
data TARGET_IOPDC  'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint/io/user.pdc'
data TARGET_FPPDC  'C:/Users/ciaran.lappin/Desktop/MiV_Github/PF_MPF300T/Modify_The_FPGA_Design/PF_MIV_RV32IMA_L1_AHB_BaseDesign/constraint/fp/user1.pdc'
data TARGET_DEVICES_FOR_MIGRATION 'PA5M300T_ES '
data RESTRICTPROBEPINS 1
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data IO_DEFT_STD LVCMOS18

