==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 100.773 ; gain = 44.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 100.773 ; gain = 44.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 101.965 ; gain = 45.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 102.219 ; gain = 46.160
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 123.301 ; gain = 67.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 123.301 ; gain = 67.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.353 seconds; current allocated memory: 74.703 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 74.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 75.165 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 123.301 ; gain = 67.242
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 34.008 seconds; peak allocated memory: 75.165 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 100.805 ; gain = 44.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 100.805 ; gain = 44.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.945 ; gain = 46.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 102.223 ; gain = 46.293
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul.c:6) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul.c:9) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 130.012 ; gain = 74.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 135.871 ; gain = 79.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.858 seconds; current allocated memory: 95.611 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.715 seconds; current allocated memory: 99.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 3.583 seconds; current allocated memory: 106.943 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 179.250 ; gain = 123.320
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 37.785 seconds; peak allocated memory: 106.943 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.895 ; gain = 45.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.895 ; gain = 45.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.348 ; gain = 46.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.602 ; gain = 46.730
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul.c:8) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul.c:11) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'A' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 131.129 ; gain = 75.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 136.578 ; gain = 80.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.785 seconds; current allocated memory: 96.734 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.767 seconds; current allocated memory: 102.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul1_mux_83_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 2.821 seconds; current allocated memory: 110.926 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 190.098 ; gain = 134.227
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 31.867 seconds; peak allocated memory: 110.926 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.828 ; gain = 45.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.828 ; gain = 45.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.426 ; gain = 46.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.684 ; gain = 47.172
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul.c:8) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul.c:11) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'A' (Mul/normal_mul.c:2) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/normal_mul.c:2) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/normal_mul.c:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 131.730 ; gain = 76.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 137.059 ; gain = 81.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.297 seconds; current allocated memory: 96.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul1_mux_83_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 1.772 seconds; current allocated memory: 110.884 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 191.141 ; gain = 135.629
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 18.577 seconds; peak allocated memory: 110.884 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.172 ; gain = 45.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.172 ; gain = 45.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.195 ; gain = 46.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.195 ; gain = 46.500
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul.c:8) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul.c:11) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'A' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/normal_mul.c:2) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 130.574 ; gain = 74.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 136.949 ; gain = 81.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.662 seconds; current allocated memory: 96.734 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.564 seconds; current allocated memory: 102.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul1_mux_83_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 1.908 seconds; current allocated memory: 110.926 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 191.469 ; gain = 135.773
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 20.558 seconds; peak allocated memory: 110.926 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 100.758 ; gain = 44.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 100.758 ; gain = 44.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.152 ; gain = 46.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.406 ; gain = 46.496
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 123.727 ; gain = 67.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 123.727 ; gain = 67.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.839 seconds; current allocated memory: 74.679 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 74.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 75.172 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 123.727 ; gain = 67.816
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 29.886 seconds; peak allocated memory: 75.172 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.848 ; gain = 44.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.848 ; gain = 44.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.160 ; gain = 46.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.695 ; gain = 46.695
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul.c:5) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul.c:8) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 130.234 ; gain = 74.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 135.359 ; gain = 79.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.052 seconds; current allocated memory: 95.596 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 99.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 106.943 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 179.203 ; gain = 123.203
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 15.415 seconds; peak allocated memory: 106.943 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/modified_algo(s2).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.867 ; gain = 45.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.867 ; gain = 45.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.141 ; gain = 46.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.480 ; gain = 46.910
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/modified_algo(s2).c:9) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (Mul/modified_algo(s2).c:13) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 124.824 ; gain = 69.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 124.824 ; gain = 69.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.021 seconds; current allocated memory: 81.835 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 83.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 85.700 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 141.766 ; gain = 86.195
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 10.232 seconds; peak allocated memory: 85.700 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s3).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.031 ; gain = 45.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.031 ; gain = 45.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.035 ; gain = 46.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.289 ; gain = 46.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 123.488 ; gain = 67.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 123.488 ; gain = 67.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.017 seconds; current allocated memory: 74.684 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 74.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 75.254 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 123.488 ; gain = 67.777
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 9.955 seconds; peak allocated memory: 75.254 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s3).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.742 ; gain = 44.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.742 ; gain = 44.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.043 ; gain = 46.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.297 ; gain = 46.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.477 ; gain = 67.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.477 ; gain = 67.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.488 seconds; current allocated memory: 74.684 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 74.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 75.254 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 123.477 ; gain = 67.711
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 10.369 seconds; peak allocated memory: 75.254 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s3).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.840 ; gain = 44.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 100.840 ; gain = 44.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.996 ; gain = 46.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.250 ; gain = 46.289
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s3).c:11) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 122.941 ; gain = 66.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 123.035 ; gain = 67.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.081 seconds; current allocated memory: 75.453 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 75.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 76.439 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.602 ; gain = 69.641
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 8.755 seconds; peak allocated memory: 76.439 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.848 ; gain = 45.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.848 ; gain = 45.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.457 ; gain = 46.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.711 ; gain = 46.891
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-131] Reshaping array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.262 ; gain = 68.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.262 ; gain = 68.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.562 seconds; current allocated memory: 75.092 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 75.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 75.963 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 124.629 ; gain = 68.809
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 11.841 seconds; peak allocated memory: 75.963 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.938 ; gain = 44.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.938 ; gain = 44.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.484 ; gain = 46.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.738 ; gain = 46.781
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.508 ; gain = 68.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.508 ; gain = 68.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.433 seconds; current allocated memory: 75.249 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 75.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 76.195 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 126.281 ; gain = 70.324
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 14.444 seconds; peak allocated memory: 76.195 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/normal_mul(s1).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.898 ; gain = 44.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.898 ; gain = 44.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.070 ; gain = 45.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.332 ; gain = 46.121
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Mul/normal_mul(s1).c:5) in function 'mul1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/normal_mul(s1).c:8) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 131.883 ; gain = 75.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 135.973 ; gain = 79.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.583 seconds; current allocated memory: 95.596 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 64 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.693 seconds; current allocated memory: 99.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 2.462 seconds; current allocated memory: 106.928 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 179.656 ; gain = 123.445
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 21.459 seconds; peak allocated memory: 106.928 MB.
