--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf Nexys3_Master.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn         |    4.410(R)|      SLOW  |   -1.258(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         9.319(R)|      SLOW  |         5.227(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         9.332(R)|      SLOW  |         5.241(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         8.873(R)|      SLOW  |         4.935(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         9.087(R)|      SLOW  |         5.080(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        10.752(R)|      SLOW  |         5.096(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        11.886(R)|      SLOW  |         5.009(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        12.065(R)|      SLOW  |         5.316(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        11.085(R)|      SLOW  |         5.220(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        10.928(R)|      SLOW  |         5.377(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        11.020(R)|      SLOW  |         5.277(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        11.138(R)|      SLOW  |         5.482(R)|      FAST  |clk_BUFGP         |   0.000|
sum0        |         9.624(R)|      SLOW  |         5.576(R)|      FAST  |clk_BUFGP         |   0.000|
sum1        |         9.325(R)|      SLOW  |         5.352(R)|      FAST  |clk_BUFGP         |   0.000|
sum2        |         9.119(R)|      SLOW  |         5.240(R)|      FAST  |clk_BUFGP         |   0.000|
sum3        |         9.056(R)|      SLOW  |         5.233(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.182|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 17 11:08:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



