#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov 10 22:27:47 2024
# Process ID         : 455883
# Current directory  : /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1
# Command line       : vivado -log project_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source project_1_wrapper.tcl -notrace
# Log file           : /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper.vdi
# Journal file       : /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/vivado.jou
# Running On         : xcosswbld25
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.2 LTS
# Processor Detail   : AMD EPYC 7302 16-Core Processor
# CPU Frequency      : 2994.378 MHz
# CPU Physical cores : 32
# CPU Logical cores  : 64
# Host memory        : 270024 MB
# Swap memory        : 6774 MB
# Total Virtual      : 276799 MB
# Available Virtual  : 234844 MB
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
445 Beta devices matching pattern found, 445 enabled.
enable_beta_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1514.129 ; gain = 94.027 ; free physical = 110781 ; free virtual = 222960
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl" line 2)
source project_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2024.2_1111_1/installs/lin64/Vivado/2024.2/data/ip'.
Command: link_design -top project_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0_0/project_1_axi_intc_0_0.dcp' for cell 'project_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_register_slice_0_0/project_1_axi_register_slice_0_0.dcp' for cell 'project_1_i/axi_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_vip_0_0/project_1_axi_vip_0_0.dcp' for cell 'project_1_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_vip_1_0/project_1_axi_vip_1_0.dcp' for cell 'project_1_i/axi_vip_1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.dcp' for cell 'project_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_0_0/project_1_proc_sys_reset_0_0.dcp' for cell 'project_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_1_0/project_1_proc_sys_reset_1_0.dcp' for cell 'project_1_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_2_0/project_1_proc_sys_reset_2_0.dcp' for cell 'project_1_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_3_0/project_1_proc_sys_reset_3_0.dcp' for cell 'project_1_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_4_0/project_1_proc_sys_reset_4_0.dcp' for cell 'project_1_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_5_0/project_1_proc_sys_reset_5_0.dcp' for cell 'project_1_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_6_0/project_1_proc_sys_reset_6_0.dcp' for cell 'project_1_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0.dcp' for cell 'project_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0.dcp' for cell 'project_1_i/axi_interconnect_lpd/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0.dcp' for cell 'project_1_i/interconnect_axifull/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axilite_imp_auto_pc_0/project_1_interconnect_axilite_imp_auto_pc_0.dcp' for cell 'project_1_i/interconnect_axilite/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2547.879 ; gain = 0.000 ; free physical = 109148 ; free virtual = 221329
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. project_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'project_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_2_0/project_1_proc_sys_reset_2_0.xdc] for cell 'project_1_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_2_0/project_1_proc_sys_reset_2_0.xdc] for cell 'project_1_i/proc_sys_reset_2/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_6_0/project_1_proc_sys_reset_6_0.xdc] for cell 'project_1_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_6_0/project_1_proc_sys_reset_6_0.xdc] for cell 'project_1_i/proc_sys_reset_6/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_6_0/project_1_proc_sys_reset_6_0_board.xdc] for cell 'project_1_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_6_0/project_1_proc_sys_reset_6_0_board.xdc] for cell 'project_1_i/proc_sys_reset_6/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_5_0/project_1_proc_sys_reset_5_0.xdc] for cell 'project_1_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_5_0/project_1_proc_sys_reset_5_0.xdc] for cell 'project_1_i/proc_sys_reset_5/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_5_0/project_1_proc_sys_reset_5_0_board.xdc] for cell 'project_1_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_5_0/project_1_proc_sys_reset_5_0_board.xdc] for cell 'project_1_i/proc_sys_reset_5/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_4_0/project_1_proc_sys_reset_4_0.xdc] for cell 'project_1_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_4_0/project_1_proc_sys_reset_4_0.xdc] for cell 'project_1_i/proc_sys_reset_4/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_4_0/project_1_proc_sys_reset_4_0_board.xdc] for cell 'project_1_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_4_0/project_1_proc_sys_reset_4_0_board.xdc] for cell 'project_1_i/proc_sys_reset_4/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_3_0/project_1_proc_sys_reset_3_0.xdc] for cell 'project_1_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_3_0/project_1_proc_sys_reset_3_0.xdc] for cell 'project_1_i/proc_sys_reset_3/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_3_0/project_1_proc_sys_reset_3_0_board.xdc] for cell 'project_1_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_3_0/project_1_proc_sys_reset_3_0_board.xdc] for cell 'project_1_i/proc_sys_reset_3/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.156 ; gain = 24.875 ; free physical = 110707 ; free virtual = 222908
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_2_0/project_1_proc_sys_reset_2_0_board.xdc] for cell 'project_1_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_2_0/project_1_proc_sys_reset_2_0_board.xdc] for cell 'project_1_i/proc_sys_reset_2/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_1_0/project_1_proc_sys_reset_1_0.xdc] for cell 'project_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_1_0/project_1_proc_sys_reset_1_0.xdc] for cell 'project_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_1_0/project_1_proc_sys_reset_1_0_board.xdc] for cell 'project_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_1_0/project_1_proc_sys_reset_1_0_board.xdc] for cell 'project_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_0_0/project_1_proc_sys_reset_0_0.xdc] for cell 'project_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_0_0/project_1_proc_sys_reset_0_0.xdc] for cell 'project_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_0_0/project_1_proc_sys_reset_0_0_board.xdc] for cell 'project_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_proc_sys_reset_0_0/project_1_proc_sys_reset_0_0_board.xdc] for cell 'project_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.xdc] for cell 'project_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.xdc] for cell 'project_1_i/clk_wiz_0/inst'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0_board.xdc] for cell 'project_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0_board.xdc] for cell 'project_1_i/clk_wiz_0/inst'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0_0/project_1_axi_intc_0_0.xdc] for cell 'project_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0_0/project_1_axi_intc_0_0.xdc] for cell 'project_1_i/axi_intc_0/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0_0/project_1_axi_intc_0_0_clocks.xdc] for cell 'project_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0_0/project_1_axi_intc_0_0_clocks.xdc] for cell 'project_1_i/axi_intc_0/U0'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc] for cell 'project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_interconnect_lpd_imp_auto_us_0/project_1_axi_interconnect_lpd_imp_auto_us_0_clocks.xdc] for cell 'project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_register_slice_0_0/project_1_axi_register_slice_0_0_clocks.xdc] for cell 'project_1_i/axi_register_slice_0/inst'
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_register_slice_0_0/project_1_axi_register_slice_0_0_clocks.xdc] for cell 'project_1_i/axi_register_slice_0/inst'
Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc] for cell 'project_1_i/interconnect_axifull/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_interconnect_axifull_imp_auto_us_0/project_1_interconnect_axifull_imp_auto_us_0_clocks.xdc] for cell 'project_1_i/interconnect_axifull/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3252.129 ; gain = 0.000 ; free physical = 109858 ; free virtual = 222060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3252.129 ; gain = 1652.469 ; free physical = 109858 ; free virtual = 222060
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3358.160 ; gain = 106.031 ; free physical = 109769 ; free virtual = 221972

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3358.160 ; gain = 0.000 ; free physical = 109768 ; free virtual = 221971

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109459 ; free virtual = 221661

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109459 ; free virtual = 221661
Phase 1 Initialization | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109459 ; free virtual = 221661

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109459 ; free virtual = 221661

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109458 ; free virtual = 221661
Phase 2 Timer Update And Timing Data Collection | Checksum: 1831ba74a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109458 ; free virtual = 221661

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 27 inverter(s) to 1202 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ac726e9d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109450 ; free virtual = 221653
Retarget | Checksum: 1ac726e9d
INFO: [Opt 31-389] Phase Retarget created 472 cells and removed 798 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 164a7397c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109365 ; free virtual = 221568
Constant propagation | Checksum: 164a7397c
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 2982 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109365 ; free virtual = 221567
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109365 ; free virtual = 221567
Phase 5 Sweep | Checksum: 16fa955ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3619.059 ; gain = 0.000 ; free physical = 109365 ; free virtual = 221568
Sweep | Checksum: 16fa955ce
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2224 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 16fa955ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109365 ; free virtual = 221568
BUFG optimization | Checksum: 16fa955ce
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16fa955ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568
Shift Register Optimization | Checksum: 16fa955ce
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11a83ea91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568
Post Processing Netlist | Checksum: 11a83ea91
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3627.074 ; gain = 0.000 ; free physical = 109366 ; free virtual = 221568
Phase 9.2 Verifying Netlist Connectivity | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568
Phase 9 Finalization | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             472  |             798  |                                              0  |
|  Constant propagation         |              30  |            2982  |                                              0  |
|  Sweep                        |               0  |            2224  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.074 ; gain = 8.016 ; free physical = 109366 ; free virtual = 221568

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3627.074 ; gain = 0.000 ; free physical = 109366 ; free virtual = 221568

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.074 ; gain = 0.000 ; free physical = 109366 ; free virtual = 221568

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.074 ; gain = 0.000 ; free physical = 109366 ; free virtual = 221568
Ending Netlist Obfuscation Task | Checksum: 9cc6c1e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.074 ; gain = 0.000 ; free physical = 109366 ; free virtual = 221568
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.074 ; gain = 374.945 ; free physical = 109366 ; free virtual = 221568
INFO: [Vivado 12-24828] Executing command : report_drc -file project_1_wrapper_drc_opted.rpt -pb project_1_wrapper_drc_opted.pb -rpx project_1_wrapper_drc_opted.rpx
Command: report_drc -file project_1_wrapper_drc_opted.rpt -pb project_1_wrapper_drc_opted.pb -rpx project_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.293 ; gain = 0.000 ; free physical = 109065 ; free virtual = 221268
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3775.824 ; gain = 0.000 ; free physical = 108960 ; free virtual = 221165
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9059a69b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3775.824 ; gain = 0.000 ; free physical = 108960 ; free virtual = 221165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3775.824 ; gain = 0.000 ; free physical = 108960 ; free virtual = 221165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143b87103

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4394.910 ; gain = 619.086 ; free physical = 107668 ; free virtual = 219901

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d10df34d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4416.953 ; gain = 641.129 ; free physical = 107678 ; free virtual = 219898

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d10df34d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4416.953 ; gain = 641.129 ; free physical = 107678 ; free virtual = 219898
Phase 1 Placer Initialization | Checksum: 1d10df34d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4416.953 ; gain = 641.129 ; free physical = 107678 ; free virtual = 219898

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 173812e0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4416.953 ; gain = 641.129 ; free physical = 107661 ; free virtual = 219882

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 173812e0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4416.953 ; gain = 641.129 ; free physical = 107662 ; free virtual = 219884

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 173812e0c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596
Phase 2.1.1 Partition Driven Placement | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596
Phase 2.1 Floorplanning | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a51afe11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4702.953 ; gain = 927.129 ; free physical = 106946 ; free virtual = 219596

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2051882a3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 106859 ; free virtual = 219509

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 23a365057

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 106858 ; free virtual = 219508

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 0 LUT, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4782.957 ; gain = 0.000 ; free physical = 106856 ; free virtual = 219508

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28ffbe8ce

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 106855 ; free virtual = 219508
Phase 2.5 Global Place Phase2 | Checksum: 273c85b96

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112458 ; free virtual = 224955
Phase 2 Global Placement | Checksum: 273c85b96

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112458 ; free virtual = 224955

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2349215a8

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 261fcd00e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112456 ; free virtual = 224955

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2bb3c7117

Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2d1de0176

Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955
Phase 3.3.2 Slice Area Swap | Checksum: 2d1de0176

Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955
Phase 3.3 Small Shape DP | Checksum: 190276d06

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b02e9a16

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 217216e69

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955
Phase 3 Detail Placement | Checksum: 217216e69

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4782.957 ; gain = 1007.133 ; free physical = 112457 ; free virtual = 224955

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cb0d6aeb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.988 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 132e00b03

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4786.957 ; gain = 0.000 ; free physical = 112452 ; free virtual = 224951
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ab2e9bdf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4786.957 ; gain = 0.000 ; free physical = 112452 ; free virtual = 224951
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb0d6aeb

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4786.957 ; gain = 1011.133 ; free physical = 112452 ; free virtual = 224951

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.988. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 214cebb9b

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4786.957 ; gain = 1011.133 ; free physical = 112452 ; free virtual = 224951

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4786.957 ; gain = 1011.133 ; free physical = 112452 ; free virtual = 224951
Phase 4.1 Post Commit Optimization | Checksum: 214cebb9b

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4786.957 ; gain = 1011.133 ; free physical = 112452 ; free virtual = 224951
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225775

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b6722c5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24b6722c5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775
Phase 4.3 Placer Reporting | Checksum: 24b6722c5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225775

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2419cf51a

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775
Ending Placer Task | Checksum: 1cb8fba17

Time (s): cpu = 00:02:36 ; elapsed = 00:01:05 . Memory (MB): peak = 4820.957 ; gain = 1045.133 ; free physical = 113277 ; free virtual = 225775
92 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:06 . Memory (MB): peak = 4820.957 ; gain = 1096.664 ; free physical = 113277 ; free virtual = 225775
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file project_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113280 ; free virtual = 225777
INFO: [Vivado 12-24828] Executing command : report_utilization -file project_1_wrapper_utilization_placed.rpt -pb project_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file project_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113292 ; free virtual = 225790
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113291 ; free virtual = 225790
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113291 ; free virtual = 225791
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113291 ; free virtual = 225791
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113290 ; free virtual = 225791
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113290 ; free virtual = 225791
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113290 ; free virtual = 225794
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113290 ; free virtual = 225794
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113295 ; free virtual = 225795
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.988 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113295 ; free virtual = 225795
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113295 ; free virtual = 225796
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113295 ; free virtual = 225796
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113294 ; free virtual = 225796
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113294 ; free virtual = 225797
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113291 ; free virtual = 225797
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113291 ; free virtual = 225797
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2bfd7087 ConstDB: 0 ShapeSum: f05cd7be RouteDB: af3571d2
Nodegraph reading from file.  Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113284 ; free virtual = 225790
Post Restoration Checksum: NetGraph: f7f4edd3 | NumContArr: e72387b6 | Constraints: 9f9ac925 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3415c394b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3415c394b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3415c394b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a699cf2c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e75453d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.026  | TNS=0.000  | WHS=-0.015 | THS=-0.037 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1154
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 966
  Number of Partially Routed Nets     = 188
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28295bf2b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28295bf2b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17f5144d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783
Phase 4 Initial Routing | Checksum: 1912372a1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225783

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.804  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 285c77a50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 29999253d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
Phase 5 Rip-up And Reroute | Checksum: 29999253d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 27cdf7b8b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27cdf7b8b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
Phase 6 Delay and Skew Optimization | Checksum: 27cdf7b8b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.804  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c150d99e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
Phase 7 Post Hold Fix | Checksum: 1c150d99e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0602626 %
  Global Horizontal Routing Utilization  = 0.0534921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c150d99e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c150d99e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c150d99e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c150d99e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1c150d99e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.804  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1c150d99e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
Total Elapsed time in route_design: 10.95 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 201e6728a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 201e6728a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.957 ; gain = 0.000 ; free physical = 113277 ; free virtual = 225784
INFO: [Vivado 12-24828] Executing command : report_drc -file project_1_wrapper_drc_routed.rpt -pb project_1_wrapper_drc_routed.pb -rpx project_1_wrapper_drc_routed.rpx
Command: report_drc -file project_1_wrapper_drc_routed.rpt -pb project_1_wrapper_drc_routed.pb -rpx project_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file project_1_wrapper_methodology_drc_routed.rpt -pb project_1_wrapper_methodology_drc_routed.pb -rpx project_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file project_1_wrapper_methodology_drc_routed.rpt -pb project_1_wrapper_methodology_drc_routed.pb -rpx project_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file project_1_wrapper_route_status.rpt -pb project_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file project_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file project_1_wrapper_bus_skew_routed.rpt -pb project_1_wrapper_bus_skew_routed.pb -rpx project_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file project_1_wrapper_power_routed.rpt -pb project_1_wrapper_power_summary_routed.pb -rpx project_1_wrapper_power_routed.rpx
Command: report_power -file project_1_wrapper_power_routed.rpt -pb project_1_wrapper_power_summary_routed.pb -rpx project_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file project_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4885.172 ; gain = 64.215 ; free physical = 113274 ; free virtual = 225782
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113274 ; free virtual = 225783
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113274 ; free virtual = 225784
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113274 ; free virtual = 225784
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113274 ; free virtual = 225785
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113274 ; free virtual = 225785
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113271 ; free virtual = 225785
Write Physdb Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4885.172 ; gain = 0.000 ; free physical = 113271 ; free virtual = 225785
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.t0bhEaqsGc/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force project_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 154946944 bits.
Writing bitstream ./project_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 4929.258 ; gain = 0.000 ; free physical = 113257 ; free virtual = 225774
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 22:30:40 2024...
