
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fda  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000fda  0000106e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008e  00800060  00800060  0000106e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000106e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  0000110c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002101  00000000  00000000  00001134  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006c1  00000000  00000000  00003235  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000108b  00000000  00000000  000038f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000328  00000000  00000000  00004984  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005de  00000000  00000000  00004cac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001859  00000000  00000000  0000528a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  00006ae3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	10 c0       	rjmp	.+32     	; 0x22 <__ctors_end>
   2:	1f c0       	rjmp	.+62     	; 0x42 <__bad_interrupt>
   4:	1e c0       	rjmp	.+60     	; 0x42 <__bad_interrupt>
   6:	1d c0       	rjmp	.+58     	; 0x42 <__bad_interrupt>
   8:	1c c0       	rjmp	.+56     	; 0x42 <__bad_interrupt>
   a:	1b c0       	rjmp	.+54     	; 0x42 <__bad_interrupt>
   c:	1a c0       	rjmp	.+52     	; 0x42 <__bad_interrupt>
   e:	19 c0       	rjmp	.+50     	; 0x42 <__bad_interrupt>
  10:	18 c0       	rjmp	.+48     	; 0x42 <__bad_interrupt>
  12:	17 c0       	rjmp	.+46     	; 0x42 <__bad_interrupt>
  14:	16 c0       	rjmp	.+44     	; 0x42 <__bad_interrupt>
  16:	15 c0       	rjmp	.+42     	; 0x42 <__bad_interrupt>
  18:	14 c0       	rjmp	.+40     	; 0x42 <__bad_interrupt>
  1a:	13 c0       	rjmp	.+38     	; 0x42 <__bad_interrupt>
  1c:	12 c0       	rjmp	.+36     	; 0x42 <__bad_interrupt>
  1e:	11 c0       	rjmp	.+34     	; 0x42 <__bad_interrupt>
  20:	10 c0       	rjmp	.+32     	; 0x42 <__bad_interrupt>

00000022 <__ctors_end>:
  22:	11 24       	eor	r1, r1
  24:	1f be       	out	0x3f, r1	; 63
  26:	cf e5       	ldi	r28, 0x5F	; 95
  28:	d2 e0       	ldi	r29, 0x02	; 2
  2a:	de bf       	out	0x3e, r29	; 62
  2c:	cd bf       	out	0x3d, r28	; 61

0000002e <__do_clear_bss>:
  2e:	20 e0       	ldi	r18, 0x00	; 0
  30:	a0 e6       	ldi	r26, 0x60	; 96
  32:	b0 e0       	ldi	r27, 0x00	; 0
  34:	01 c0       	rjmp	.+2      	; 0x38 <.do_clear_bss_start>

00000036 <.do_clear_bss_loop>:
  36:	1d 92       	st	X+, r1

00000038 <.do_clear_bss_start>:
  38:	ae 3e       	cpi	r26, 0xEE	; 238
  3a:	b2 07       	cpc	r27, r18
  3c:	e1 f7       	brne	.-8      	; 0x36 <.do_clear_bss_loop>
  3e:	ed d2       	rcall	.+1498   	; 0x61a <main>
  40:	ca c7       	rjmp	.+3988   	; 0xfd6 <_exit>

00000042 <__bad_interrupt>:
  42:	de cf       	rjmp	.-68     	; 0x0 <__vectors>

00000044 <USART_Receive>:
uint8_t eepromBuffer[8];
uint8_t flashChipIdBuffer[2];

// Receive USART data
uint8_t USART_Receive(void) {
	while ( !(UCSRA & (1<<RXC)) ); // Wait for data to be received
  44:	5f 9b       	sbis	0x0b, 7	; 11
  46:	fe cf       	rjmp	.-4      	; 0x44 <USART_Receive>
	return UDR; // Get and return received data from buffer
  48:	8c b1       	in	r24, 0x0c	; 12
}
  4a:	08 95       	ret

0000004c <USART_Transmit>:

// Transmit USART data
void USART_Transmit(unsigned char data) {
	while ( !( UCSRA & (1<<UDRE)) ); // Wait for empty transmit buffer
  4c:	5d 9b       	sbis	0x0b, 5	; 11
  4e:	fe cf       	rjmp	.-4      	; 0x4c <USART_Transmit>
	UDR = data;
  50:	8c b9       	out	0x0c, r24	; 12
  52:	08 95       	ret

00000054 <usart_read_bytes>:
}

// Read 1-128 bytes from the USART 
void usart_read_bytes(uint8_t count) {
  54:	0f 93       	push	r16
  56:	1f 93       	push	r17
  58:	cf 93       	push	r28
  5a:	df 93       	push	r29
  5c:	d8 2f       	mov	r29, r24
  5e:	02 e6       	ldi	r16, 0x62	; 98
  60:	10 e0       	ldi	r17, 0x00	; 0
	for (uint8_t x = 0; x < count; x++) {
  62:	c0 e0       	ldi	r28, 0x00	; 0
  64:	cd 17       	cp	r28, r29
  66:	31 f0       	breq	.+12     	; 0x74 <usart_read_bytes+0x20>
		receivedBuffer[x] = USART_Receive();
  68:	ed df       	rcall	.-38     	; 0x44 <USART_Receive>
  6a:	f8 01       	movw	r30, r16
  6c:	81 93       	st	Z+, r24
  6e:	8f 01       	movw	r16, r30
	UDR = data;
}

// Read 1-128 bytes from the USART 
void usart_read_bytes(uint8_t count) {
	for (uint8_t x = 0; x < count; x++) {
  70:	cf 5f       	subi	r28, 0xFF	; 255
  72:	f8 cf       	rjmp	.-16     	; 0x64 <usart_read_bytes+0x10>
		receivedBuffer[x] = USART_Receive();
	}
}
  74:	df 91       	pop	r29
  76:	cf 91       	pop	r28
  78:	1f 91       	pop	r17
  7a:	0f 91       	pop	r16
  7c:	08 95       	ret

0000007e <usart_read_chars>:

// Read the USART until a 0 (string terminator byte) is received
void usart_read_chars(void) {
  7e:	cf 93       	push	r28
	uint8_t x = 0;
  80:	c0 e0       	ldi	r28, 0x00	; 0
	while (1) {
		receivedBuffer[x] = USART_Receive();
  82:	e0 df       	rcall	.-64     	; 0x44 <USART_Receive>
  84:	ec 2f       	mov	r30, r28
  86:	f0 e0       	ldi	r31, 0x00	; 0
  88:	ee 59       	subi	r30, 0x9E	; 158
  8a:	ff 4f       	sbci	r31, 0xFF	; 255
  8c:	80 83       	st	Z, r24
		if (receivedBuffer[x] == 0) {
  8e:	88 23       	and	r24, r24
  90:	11 f0       	breq	.+4      	; 0x96 <usart_read_chars+0x18>
			break;
		}
		x++;
  92:	cf 5f       	subi	r28, 0xFF	; 255
	}
  94:	f6 cf       	rjmp	.-20     	; 0x82 <usart_read_chars+0x4>
}
  96:	cf 91       	pop	r28
  98:	08 95       	ret

0000009a <rd_wr_csmreq_cs2_reset>:

// Turn RD, WR, CS/MREQ and CS2 to high so they are deselected (reset state)
void rd_wr_csmreq_cs2_reset(void) {
	cs2Pin_high; // CS2 off
  9a:	3a 9a       	sbi	0x07, 2	; 7
	cs_mreqPin_high; // CS/MREQ off
  9c:	94 9a       	sbi	0x12, 4	; 18
	rdPin_high; // RD off
  9e:	95 9a       	sbi	0x12, 5	; 18
	wrPin_high; // WR off
  a0:	96 9a       	sbi	0x12, 6	; 18
  a2:	08 95       	ret

000000a4 <gb_mode>:
// ****** Gameboy / Gameboy Colour functions ******

// Set Gameboy mode
void gb_mode(void) {
	// Set inputs
	PORT_DATA7_0 = 0;
  a4:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
  a6:	14 ba       	out	0x14, r1	; 20
	
	// Set outputs
	PORT_ADDR7_0 = 0;
  a8:	18 ba       	out	0x18, r1	; 24
	PORT_ADDR15_8 = 0;
  aa:	1b ba       	out	0x1b, r1	; 27
	DDR_ADDR7_0 = 0xFF;
  ac:	8f ef       	ldi	r24, 0xFF	; 255
  ae:	87 bb       	out	0x17, r24	; 23
	DDR_ADDR15_8 = 0xFF;
  b0:	8a bb       	out	0x1a, r24	; 26
  b2:	08 95       	ret

000000b4 <set_16bit_address>:
}

// Set the 16 bit address on A15-0
void set_16bit_address(uint16_t address) {
	PORT_ADDR15_8 = (address >> 8);
  b4:	9b bb       	out	0x1b, r25	; 27
	PORT_ADDR7_0 = (address & 0xFF);
  b6:	88 bb       	out	0x18, r24	; 24
  b8:	08 95       	ret

000000ba <read_8bit_data>:
}

// Set the address and read a byte from the 8 bit data line
uint8_t read_8bit_data(uint16_t address) {
	set_16bit_address(address);
  ba:	fc df       	rcall	.-8      	; 0xb4 <set_16bit_address>
	
	cs_mreqPin_low;
  bc:	94 98       	cbi	0x12, 4	; 18
	rdPin_low;
  be:	95 98       	cbi	0x12, 5	; 18
	
	asm volatile("nop"); // Delay a little (minimum needed is 1 nops, 2 nops for GB camera)
  c0:	00 00       	nop
	asm volatile("nop");
  c2:	00 00       	nop
	uint8_t data = PIN_DATA7_0; // Read data
  c4:	83 b3       	in	r24, 0x13	; 19
	
	rdPin_high;
  c6:	95 9a       	sbi	0x12, 5	; 18
	cs_mreqPin_high;
  c8:	94 9a       	sbi	0x12, 4	; 18
	
	return data;
}
  ca:	08 95       	ret

000000cc <write_8bit_data>:

// Set the address and write a byte to the 8 bit data line and pulse cs/mREQ if writing to RAM
void write_8bit_data(uint16_t address, uint8_t data, uint8_t type) {
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
  d0:	d6 2f       	mov	r29, r22
  d2:	c4 2f       	mov	r28, r20
	set_16bit_address(address);
  d4:	ef df       	rcall	.-34     	; 0xb4 <set_16bit_address>
	
	DDR_DATA7_0 = 0xFF; // Set data pins as outputs
  d6:	8f ef       	ldi	r24, 0xFF	; 255
  d8:	84 bb       	out	0x14, r24	; 20
	PORT_DATA7_0 = data; // Set data
  da:	d5 bb       	out	0x15, r29	; 21
	
	// Pulse WR and mREQ if the type matches
	wrPin_low;
  dc:	96 98       	cbi	0x12, 6	; 18
	if (type == MEMORY_WRITE) {
  de:	c1 30       	cpi	r28, 0x01	; 1
  e0:	09 f4       	brne	.+2      	; 0xe4 <write_8bit_data+0x18>
		cs_mreqPin_low;
  e2:	94 98       	cbi	0x12, 4	; 18
	}
	
	asm volatile("nop");
  e4:	00 00       	nop
	
	if (type == MEMORY_WRITE) {
  e6:	c1 30       	cpi	r28, 0x01	; 1
  e8:	09 f4       	brne	.+2      	; 0xec <write_8bit_data+0x20>
		cs_mreqPin_high;
  ea:	94 9a       	sbi	0x12, 4	; 18
	}
	wrPin_high;
  ec:	96 9a       	sbi	0x12, 6	; 18
	
	// Clear data outputs and set data pins as inputs
	PORT_DATA7_0 = 0;
  ee:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
  f0:	14 ba       	out	0x14, r1	; 20
}
  f2:	df 91       	pop	r29
  f4:	cf 91       	pop	r28
  f6:	08 95       	ret

000000f8 <gba_mode>:
// ****** Gameboy Advance functions ****** 

// Set GBA mode
void gba_mode(void) {
	// Set outputs for reading ROM addresses as default
	GBA_PORT_ROM_ADDR7_0 = 0;
  f8:	18 ba       	out	0x18, r1	; 24
	GBA_PORT_ROM_ADDR15_8 = 0;
  fa:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR23_16 = 0;
  fc:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
  fe:	8f ef       	ldi	r24, 0xFF	; 255
 100:	87 bb       	out	0x17, r24	; 23
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
 102:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
 104:	84 bb       	out	0x14, r24	; 20
 106:	08 95       	ret

00000108 <gba_set_24bit_address>:
}

// Set the 24 bit address on A23-0
void gba_set_24bit_address(uint32_t address) {	
 108:	0f 93       	push	r16
 10a:	1f 93       	push	r17
	GBA_PORT_ROM_ADDR23_16 = 0; // Set 0-23 address lines low and set as outputs
 10c:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0;
 10e:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR7_0 = 0;
 110:	18 ba       	out	0x18, r1	; 24
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
 112:	2f ef       	ldi	r18, 0xFF	; 255
 114:	24 bb       	out	0x14, r18	; 20
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
 116:	2a bb       	out	0x1a, r18	; 26
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
 118:	27 bb       	out	0x17, r18	; 23
	
	GBA_PORT_ROM_ADDR23_16 = (address >> 16);
 11a:	8c 01       	movw	r16, r24
 11c:	22 27       	eor	r18, r18
 11e:	33 27       	eor	r19, r19
 120:	05 bb       	out	0x15, r16	; 21
	GBA_PORT_ROM_ADDR15_8 = (address >> 8);
 122:	07 2f       	mov	r16, r23
 124:	18 2f       	mov	r17, r24
 126:	29 2f       	mov	r18, r25
 128:	33 27       	eor	r19, r19
 12a:	0b bb       	out	0x1b, r16	; 27
	GBA_PORT_ROM_ADDR7_0 = (address & 0xFF);
 12c:	68 bb       	out	0x18, r22	; 24
}
 12e:	1f 91       	pop	r17
 130:	0f 91       	pop	r16
 132:	08 95       	ret

00000134 <gba_read_16bit_data>:

// ---------- ROM/SRAM ----------

// Read a byte from the 16 bit data line non-sequentially
uint16_t gba_read_16bit_data(uint32_t address) {
	gba_set_24bit_address(address);
 134:	e9 df       	rcall	.-46     	; 0x108 <gba_set_24bit_address>
	
	cs_mreqPin_low;
 136:	94 98       	cbi	0x12, 4	; 18
	
	GBA_PORT_ROM_ADDR15_8 = 0; // Set address lines low and set as inputs
 138:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR7_0 = 0;
 13a:	18 ba       	out	0x18, r1	; 24
	GBA_DDR_ROM_ADDR15_8 = 0;
 13c:	1a ba       	out	0x1a, r1	; 26
	GBA_DDR_ROM_ADDR7_0 = 0;
 13e:	17 ba       	out	0x17, r1	; 23
	
	rdPin_low;
 140:	95 98       	cbi	0x12, 5	; 18
	asm volatile("nop");
 142:	00 00       	nop
	
	uint16_t data = (GBA_PIN_ROM_DATA15_8 << 8) | GBA_PIN_ROM_DATA7_0; // Read data
 144:	29 b3       	in	r18, 0x19	; 25
 146:	86 b3       	in	r24, 0x16	; 22
	
	rdPin_high;
 148:	95 9a       	sbi	0x12, 5	; 18
	cs_mreqPin_high;
 14a:	94 9a       	sbi	0x12, 4	; 18
	
	return data;
 14c:	90 e0       	ldi	r25, 0x00	; 0
}
 14e:	92 2b       	or	r25, r18
 150:	08 95       	ret

00000152 <gba_read_ram_8bit_data>:

// Set the address and read a byte from the 8 bit data line
uint8_t gba_read_ram_8bit_data(uint16_t address) {
	set_16bit_address(address);
 152:	b0 df       	rcall	.-160    	; 0xb4 <set_16bit_address>
	
	rdPin_low;
 154:	95 98       	cbi	0x12, 5	; 18
	cs2Pin_low; // CS2 pin low for SRAM/Flash select
 156:	3a 98       	cbi	0x07, 2	; 7
	
	asm volatile("nop"); // Delay a little (minimum needed is 2)
 158:	00 00       	nop
	asm volatile("nop");
 15a:	00 00       	nop
	
	uint8_t data = GBA_PIN_RAM_DATA7_0; // Read data
 15c:	83 b3       	in	r24, 0x13	; 19
	
	cs2Pin_high;
 15e:	3a 9a       	sbi	0x07, 2	; 7
	rdPin_high;
 160:	95 9a       	sbi	0x12, 5	; 18
	
	return data;
}
 162:	08 95       	ret

00000164 <gba_write_ram_8bit_data>:

// Set the address and write a byte to the 8 bit data line 
void gba_write_ram_8bit_data(uint16_t address, uint8_t data) {
 164:	cf 93       	push	r28
 166:	c6 2f       	mov	r28, r22
	set_16bit_address(address);
 168:	a5 df       	rcall	.-182    	; 0xb4 <set_16bit_address>
	
	GBA_DDR_RAM_DATA7_0 = 0xFF; // Set data pins as outputs
 16a:	8f ef       	ldi	r24, 0xFF	; 255
 16c:	84 bb       	out	0x14, r24	; 20
	GBA_PORT_RAM_DATA7_0 = data; // Set data
 16e:	c5 bb       	out	0x15, r28	; 21
	
	// Pulse WR
	wrPin_low;
 170:	96 98       	cbi	0x12, 6	; 18
	cs2Pin_low; // CS2 pin low for SRAM/Flash select
 172:	3a 98       	cbi	0x07, 2	; 7
	
	asm volatile("nop");
 174:	00 00       	nop
	asm volatile("nop");
 176:	00 00       	nop
	
	cs2Pin_high;
 178:	3a 9a       	sbi	0x07, 2	; 7
	wrPin_high;
 17a:	96 9a       	sbi	0x12, 6	; 18
	
	// Clear data outputs and set data pins as inputs
	GBA_PORT_RAM_DATA7_0 = 0;
 17c:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_RAM_DATA7_0 = 0;
 17e:	14 ba       	out	0x14, r1	; 20
}
 180:	cf 91       	pop	r28
 182:	08 95       	ret

00000184 <gba_eeprom_mode>:

// ---------- EEPROM ----------

// Set address/data all high (includes AD0/A23)
void gba_eeprom_mode (void) {
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
 184:	8f ef       	ldi	r24, 0xFF	; 255
 186:	87 bb       	out	0x17, r24	; 23
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
 188:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
 18a:	84 bb       	out	0x14, r24	; 20
	GBA_PORT_ROM_ADDR7_0 = 0x80;
 18c:	90 e8       	ldi	r25, 0x80	; 128
 18e:	98 bb       	out	0x18, r25	; 24
	GBA_PORT_ROM_ADDR15_8 = 0xFF;
 190:	8b bb       	out	0x1b, r24	; 27
	GBA_PORT_ROM_ADDR23_16 = 0xFF;
 192:	85 bb       	out	0x15, r24	; 21
 194:	08 95       	ret

00000196 <gba_eeprom_set_address>:
}

// Send out EEPROM address serially (WR clock, AD0 data out)
void gba_eeprom_set_address(uint16_t address, uint8_t eepromSize, uint8_t command) {
	cs_mreqPin_low;
 196:	94 98       	cbi	0x12, 4	; 18
	
	int8_t x = 0;
	if (eepromSize == EEPROM_64KBIT) {
 198:	62 30       	cpi	r22, 0x02	; 2
 19a:	49 f4       	brne	.+18     	; 0x1ae <gba_eeprom_set_address+0x18>
		if (command == EEPROM_READ) {
 19c:	41 11       	cpse	r20, r1
 19e:	05 c0       	rjmp	.+10     	; 0x1aa <gba_eeprom_set_address+0x14>
			address |= (1<<15) | (1<<14); // Set upper 2 bits high for read request
 1a0:	90 6c       	ori	r25, 0xC0	; 192
		}
		else {
			address |= (1<<15); // Set upper 1 bit high for write request
		}
		x = 15;
 1a2:	2f e0       	ldi	r18, 0x0F	; 15
		x = 7;
	}
	
	// Loop through address, 8 or 16 bits depending on EEPROM (includes the 2 bits for request type)
	while (x >= 0) {
		if (address & (1<<x)) {
 1a4:	e1 e0       	ldi	r30, 0x01	; 1
 1a6:	f0 e0       	ldi	r31, 0x00	; 0
 1a8:	13 c0       	rjmp	.+38     	; 0x1d0 <gba_eeprom_set_address+0x3a>
	if (eepromSize == EEPROM_64KBIT) {
		if (command == EEPROM_READ) {
			address |= (1<<15) | (1<<14); // Set upper 2 bits high for read request
		}
		else {
			address |= (1<<15); // Set upper 1 bit high for write request
 1aa:	90 68       	ori	r25, 0x80	; 128
 1ac:	fa cf       	rjmp	.-12     	; 0x1a2 <gba_eeprom_set_address+0xc>
		}
		x = 15;
	}
	else {
		if (command == EEPROM_READ) {
 1ae:	41 11       	cpse	r20, r1
 1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <gba_eeprom_set_address+0x20>
			address |= (1<<7) | (1<<6);
 1b2:	80 6c       	ori	r24, 0xC0	; 192
 1b4:	01 c0       	rjmp	.+2      	; 0x1b8 <gba_eeprom_set_address+0x22>
		}
		else {
			address |= (1<<7);
 1b6:	80 68       	ori	r24, 0x80	; 128
		}
		x = 7;
 1b8:	27 e0       	ldi	r18, 0x07	; 7
 1ba:	f4 cf       	rjmp	.-24     	; 0x1a4 <gba_eeprom_set_address+0xe>
	while (x >= 0) {
		if (address & (1<<x)) {
			ad0Pin_high;
		}
		else {
			ad0Pin_low;
 1bc:	c0 98       	cbi	0x18, 0	; 24
		}
		
		wrPin_low; // CLK
 1be:	96 98       	cbi	0x12, 6	; 18
		asm ("nop");
 1c0:	00 00       	nop
		asm ("nop");
 1c2:	00 00       	nop
		wrPin_high; 
 1c4:	96 9a       	sbi	0x12, 6	; 18
		asm ("nop");
 1c6:	00 00       	nop
		asm ("nop");
 1c8:	00 00       	nop
 1ca:	21 50       	subi	r18, 0x01	; 1
		}
		x = 7;
	}
	
	// Loop through address, 8 or 16 bits depending on EEPROM (includes the 2 bits for request type)
	while (x >= 0) {
 1cc:	27 fd       	sbrc	r18, 7
 1ce:	0d c0       	rjmp	.+26     	; 0x1ea <gba_eeprom_set_address+0x54>
		if (address & (1<<x)) {
 1d0:	bf 01       	movw	r22, r30
 1d2:	02 2e       	mov	r0, r18
 1d4:	02 c0       	rjmp	.+4      	; 0x1da <gba_eeprom_set_address+0x44>
 1d6:	66 0f       	add	r22, r22
 1d8:	77 1f       	adc	r23, r23
 1da:	0a 94       	dec	r0
 1dc:	e2 f7       	brpl	.-8      	; 0x1d6 <gba_eeprom_set_address+0x40>
 1de:	68 23       	and	r22, r24
 1e0:	79 23       	and	r23, r25
 1e2:	67 2b       	or	r22, r23
 1e4:	59 f3       	breq	.-42     	; 0x1bc <gba_eeprom_set_address+0x26>
			ad0Pin_high;
 1e6:	c0 9a       	sbi	0x18, 0	; 24
 1e8:	ea cf       	rjmp	.-44     	; 0x1be <gba_eeprom_set_address+0x28>
		
		x--;
	}
	
	// Only send stop bit (0) and WR/CS high if reading, as writing is done in 1 continuous chunk
	if (command == EEPROM_READ) {  
 1ea:	41 11       	cpse	r20, r1
 1ec:	07 c0       	rjmp	.+14     	; 0x1fc <gba_eeprom_set_address+0x66>
		ad0Pin_low;
 1ee:	c0 98       	cbi	0x18, 0	; 24
		asm ("nop");
 1f0:	00 00       	nop
		wrPin_low;
 1f2:	96 98       	cbi	0x12, 6	; 18
		asm ("nop");
 1f4:	00 00       	nop
		asm ("nop");
 1f6:	00 00       	nop
		
		wrPin_high;
 1f8:	96 9a       	sbi	0x12, 6	; 18
		cs_mreqPin_high;
 1fa:	94 9a       	sbi	0x12, 4	; 18
 1fc:	08 95       	ret

000001fe <gba_eeprom_read>:
	}
}

// Read 8 bytes from the EEPROM address, data is valid on rising edge
void gba_eeprom_read(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_READ);
 1fe:	40 e0       	ldi	r20, 0x00	; 0
 200:	ca df       	rcall	.-108    	; 0x196 <gba_eeprom_set_address>
	
	// Set AD0 pin as input
	GBA_PORT_EEPROM_DATA7_0 &= ~(1<<AD0);
 202:	c0 98       	cbi	0x18, 0	; 24
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
 204:	b8 98       	cbi	0x17, 0	; 23
	
	cs_mreqPin_low;
 206:	94 98       	cbi	0x12, 4	; 18
 208:	84 e0       	ldi	r24, 0x04	; 4
	
	// Ignore first 4 bits
	for (int8_t x = 0; x < 4; x++) {
		rdPin_low; // CLK
 20a:	95 98       	cbi	0x12, 5	; 18
		asm ("nop");
 20c:	00 00       	nop
		asm ("nop");
 20e:	00 00       	nop
		rdPin_high; 
 210:	95 9a       	sbi	0x12, 5	; 18
		asm ("nop");
 212:	00 00       	nop
		asm ("nop");
 214:	00 00       	nop
 216:	81 50       	subi	r24, 0x01	; 1
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
	
	cs_mreqPin_low;
	
	// Ignore first 4 bits
	for (int8_t x = 0; x < 4; x++) {
 218:	c1 f7       	brne	.-16     	; 0x20a <gba_eeprom_read+0xc>
 21a:	e4 ee       	ldi	r30, 0xE4	; 228
 21c:	f0 e0       	ldi	r31, 0x00	; 0
			asm ("nop");
			asm ("nop");
			rdPin_high;
			
			if (GBA_PIN_EEPROM_DATA7_0 & (1<<AD0)) {
				data |= (1<<x);
 21e:	41 e0       	ldi	r20, 0x01	; 1
 220:	50 e0       	ldi	r21, 0x00	; 0
	
	// Set AD0 pin as input
	GBA_PORT_EEPROM_DATA7_0 &= ~(1<<AD0);
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
	
	cs_mreqPin_low;
 222:	87 e0       	ldi	r24, 0x07	; 7
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	20 e0       	ldi	r18, 0x00	; 0
	
	// Read out 64 bits
	for (uint8_t c = 0; c < 8; c++) {
		uint8_t data = 0;
		for (int8_t x = 7; x >= 0; x--) {
			rdPin_low; // CLK
 228:	95 98       	cbi	0x12, 5	; 18
			asm ("nop");
 22a:	00 00       	nop
			asm ("nop");
 22c:	00 00       	nop
			rdPin_high;
 22e:	95 9a       	sbi	0x12, 5	; 18
			
			if (GBA_PIN_EEPROM_DATA7_0 & (1<<AD0)) {
 230:	b0 9b       	sbis	0x16, 0	; 22
 232:	07 c0       	rjmp	.+14     	; 0x242 <gba_eeprom_read+0x44>
				data |= (1<<x);
 234:	ba 01       	movw	r22, r20
 236:	08 2e       	mov	r0, r24
 238:	01 c0       	rjmp	.+2      	; 0x23c <gba_eeprom_read+0x3e>
 23a:	66 0f       	add	r22, r22
 23c:	0a 94       	dec	r0
 23e:	ea f7       	brpl	.-6      	; 0x23a <gba_eeprom_read+0x3c>
 240:	26 2b       	or	r18, r22
 242:	01 97       	sbiw	r24, 0x01	; 1
 244:	88 f7       	brcc	.-30     	; 0x228 <gba_eeprom_read+0x2a>
			}
		}
		eepromBuffer[c] = data;
 246:	21 93       	st	Z+, r18
		asm ("nop");
		asm ("nop");
	}
	
	// Read out 64 bits
	for (uint8_t c = 0; c < 8; c++) {
 248:	80 e0       	ldi	r24, 0x00	; 0
 24a:	ec 3e       	cpi	r30, 0xEC	; 236
 24c:	f8 07       	cpc	r31, r24
 24e:	49 f7       	brne	.-46     	; 0x222 <gba_eeprom_read+0x24>
			}
		}
		eepromBuffer[c] = data;
	}
	
	cs_mreqPin_high;
 250:	94 9a       	sbi	0x12, 4	; 18
	
	// Set AD0 pin as output
	GBA_PORT_EEPROM_DATA7_0 |= (1<<AD0);
 252:	c0 9a       	sbi	0x18, 0	; 24
	GBA_DDR_EEPROM_DATA7_0 |= (1<<AD0);
 254:	b8 9a       	sbi	0x17, 0	; 23
 256:	08 95       	ret

00000258 <gba_eeprom_write>:
}

// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
 258:	41 e0       	ldi	r20, 0x01	; 1
 25a:	9d df       	rcall	.-198    	; 0x196 <gba_eeprom_set_address>
 25c:	e4 ee       	ldi	r30, 0xE4	; 228
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	48 e0       	ldi	r20, 0x08	; 8
	GBA_PORT_EEPROM_DATA7_0 |= (1<<AD0);
	GBA_DDR_EEPROM_DATA7_0 |= (1<<AD0);
}

// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
 262:	27 e0       	ldi	r18, 0x07	; 7
 264:	30 e0       	ldi	r19, 0x00	; 0
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
	
	// Write 64 bits
	for (uint8_t c = 0; c < 8; c++) {
		for (int8_t x = 7; x >= 0; x--) {
			if (eepromBuffer[c] & (1<<x)) {
 266:	80 81       	ld	r24, Z
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 2e       	mov	r0, r18
 26c:	02 c0       	rjmp	.+4      	; 0x272 <__stack+0x13>
 26e:	95 95       	asr	r25
 270:	87 95       	ror	r24
 272:	0a 94       	dec	r0
 274:	e2 f7       	brpl	.-8      	; 0x26e <__stack+0xf>
 276:	80 ff       	sbrs	r24, 0
 278:	02 c0       	rjmp	.+4      	; 0x27e <__stack+0x1f>
				ad0Pin_high;
 27a:	c0 9a       	sbi	0x18, 0	; 24
 27c:	01 c0       	rjmp	.+2      	; 0x280 <__stack+0x21>
			}
			else {
				ad0Pin_low;
 27e:	c0 98       	cbi	0x18, 0	; 24
			}
			
			wrPin_low; // CLK
 280:	96 98       	cbi	0x12, 6	; 18
			asm ("nop");
 282:	00 00       	nop
			asm ("nop");
 284:	00 00       	nop
			wrPin_high; 
 286:	96 9a       	sbi	0x12, 6	; 18
			asm ("nop");
 288:	00 00       	nop
			asm ("nop");
 28a:	00 00       	nop
 28c:	21 50       	subi	r18, 0x01	; 1
 28e:	31 09       	sbc	r19, r1
 290:	50 f7       	brcc	.-44     	; 0x266 <__stack+0x7>
 292:	41 50       	subi	r20, 0x01	; 1
 294:	31 96       	adiw	r30, 0x01	; 1
// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
	
	// Write 64 bits
	for (uint8_t c = 0; c < 8; c++) {
 296:	41 11       	cpse	r20, r1
 298:	e4 cf       	rjmp	.-56     	; 0x262 <__stack+0x3>
			asm ("nop");
		}
	}
	
	// Last bit low
	ad0Pin_low;
 29a:	c0 98       	cbi	0x18, 0	; 24
	wrPin_low; // CLK
 29c:	96 98       	cbi	0x12, 6	; 18
	asm ("nop");
 29e:	00 00       	nop
	asm ("nop");
 2a0:	00 00       	nop
	wrPin_high; 
 2a2:	96 9a       	sbi	0x12, 6	; 18
	asm ("nop");
 2a4:	00 00       	nop
	asm ("nop");
 2a6:	00 00       	nop
	
	cs_mreqPin_high;
 2a8:	94 9a       	sbi	0x12, 4	; 18
 2aa:	08 95       	ret

000002ac <flash_write_bus_cycle>:


// ---------- FLASH ----------

// Set the address and data for the write byte cycle to the flash
void flash_write_bus_cycle(uint16_t address, uint8_t data) {
 2ac:	cf 93       	push	r28
 2ae:	c6 2f       	mov	r28, r22
	GBA_DDR_RAM_DATA7_0 = 0xFF; // Set data pins as outputs
 2b0:	2f ef       	ldi	r18, 0xFF	; 255
 2b2:	24 bb       	out	0x14, r18	; 20
	set_16bit_address(address);
 2b4:	ff de       	rcall	.-514    	; 0xb4 <set_16bit_address>
	GBA_PORT_RAM_DATA7_0 = data;
 2b6:	c5 bb       	out	0x15, r28	; 21
	
	wrPin_low;
 2b8:	96 98       	cbi	0x12, 6	; 18
	cs2Pin_low;
 2ba:	3a 98       	cbi	0x07, 2	; 7
	asm volatile("nop");
 2bc:	00 00       	nop
	wrPin_high;
 2be:	96 9a       	sbi	0x12, 6	; 18
	cs2Pin_high;
 2c0:	3a 9a       	sbi	0x07, 2	; 7
}
 2c2:	cf 91       	pop	r28
 2c4:	08 95       	ret

000002c6 <flash_read_chip_id>:

// Read the flash manufacturer and device ID (Software ID)
void flash_read_chip_id(void) {
 2c6:	cf 93       	push	r28
 2c8:	df 93       	push	r29
	flash_write_bus_cycle(0x5555, 0xAA);
 2ca:	6a ea       	ldi	r22, 0xAA	; 170
 2cc:	85 e5       	ldi	r24, 0x55	; 85
 2ce:	95 e5       	ldi	r25, 0x55	; 85
 2d0:	ed df       	rcall	.-38     	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 2d2:	65 e5       	ldi	r22, 0x55	; 85
 2d4:	8a ea       	ldi	r24, 0xAA	; 170
 2d6:	9a e2       	ldi	r25, 0x2A	; 42
 2d8:	e9 df       	rcall	.-46     	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0x90); // Software ID entry
 2da:	60 e9       	ldi	r22, 0x90	; 144
 2dc:	85 e5       	ldi	r24, 0x55	; 85
 2de:	95 e5       	ldi	r25, 0x55	; 85
 2e0:	e5 df       	rcall	.-54     	; 0x2ac <flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2e2:	8f e3       	ldi	r24, 0x3F	; 63
 2e4:	9c e9       	ldi	r25, 0x9C	; 156
 2e6:	01 97       	sbiw	r24, 0x01	; 1
 2e8:	f1 f7       	brne	.-4      	; 0x2e6 <flash_read_chip_id+0x20>
 2ea:	00 c0       	rjmp	.+0      	; 0x2ec <flash_read_chip_id+0x26>
 2ec:	00 00       	nop
	_delay_ms(20); // Wait a little (for Atmel chip)
	
	// Set data as inputs
	GBA_PORT_RAM_DATA7_0 = 0;
 2ee:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_RAM_DATA7_0 = 0;
 2f0:	14 ba       	out	0x14, r1	; 20
	
	// Read and transmit the 2 bytes
	flashChipIdBuffer[0] = gba_read_ram_8bit_data(0x0000);
 2f2:	80 e0       	ldi	r24, 0x00	; 0
 2f4:	90 e0       	ldi	r25, 0x00	; 0
 2f6:	2d df       	rcall	.-422    	; 0x152 <gba_read_ram_8bit_data>
 2f8:	c0 e6       	ldi	r28, 0x60	; 96
 2fa:	d0 e0       	ldi	r29, 0x00	; 0
 2fc:	88 83       	st	Y, r24
	flashChipIdBuffer[1] = gba_read_ram_8bit_data(0x0001);
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	27 df       	rcall	.-434    	; 0x152 <gba_read_ram_8bit_data>
 304:	89 83       	std	Y+1, r24	; 0x01
	
	flash_write_bus_cycle(0x5555, 0xAA);
 306:	6a ea       	ldi	r22, 0xAA	; 170
 308:	85 e5       	ldi	r24, 0x55	; 85
 30a:	95 e5       	ldi	r25, 0x55	; 85
 30c:	cf df       	rcall	.-98     	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 30e:	65 e5       	ldi	r22, 0x55	; 85
 310:	8a ea       	ldi	r24, 0xAA	; 170
 312:	9a e2       	ldi	r25, 0x2A	; 42
 314:	cb df       	rcall	.-106    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xF0); // Software ID exit
 316:	60 ef       	ldi	r22, 0xF0	; 240
 318:	85 e5       	ldi	r24, 0x55	; 85
 31a:	95 e5       	ldi	r25, 0x55	; 85
 31c:	c7 df       	rcall	.-114    	; 0x2ac <flash_write_bus_cycle>
 31e:	8f e3       	ldi	r24, 0x3F	; 63
 320:	9c e9       	ldi	r25, 0x9C	; 156
 322:	01 97       	sbiw	r24, 0x01	; 1
 324:	f1 f7       	brne	.-4      	; 0x322 <flash_read_chip_id+0x5c>
 326:	00 c0       	rjmp	.+0      	; 0x328 <flash_read_chip_id+0x62>
 328:	00 00       	nop
	_delay_ms(20); // Wait a little (for Atmel chip)
}
 32a:	df 91       	pop	r29
 32c:	cf 91       	pop	r28
 32e:	08 95       	ret

00000330 <flash_switch_bank>:

// Switch banks on the Flash
void flash_switch_bank(uint8_t bank) {
 330:	cf 93       	push	r28
 332:	c8 2f       	mov	r28, r24
	flash_write_bus_cycle(0x5555, 0xAA);
 334:	6a ea       	ldi	r22, 0xAA	; 170
 336:	85 e5       	ldi	r24, 0x55	; 85
 338:	95 e5       	ldi	r25, 0x55	; 85
 33a:	b8 df       	rcall	.-144    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 33c:	65 e5       	ldi	r22, 0x55	; 85
 33e:	8a ea       	ldi	r24, 0xAA	; 170
 340:	9a e2       	ldi	r25, 0x2A	; 42
 342:	b4 df       	rcall	.-152    	; 0x2ac <flash_write_bus_cycle>
	
	flash_write_bus_cycle(0x5555, 0xB0);
 344:	60 eb       	ldi	r22, 0xB0	; 176
 346:	85 e5       	ldi	r24, 0x55	; 85
 348:	95 e5       	ldi	r25, 0x55	; 85
 34a:	b0 df       	rcall	.-160    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x0000, bank);
 34c:	6c 2f       	mov	r22, r28
 34e:	80 e0       	ldi	r24, 0x00	; 0
 350:	90 e0       	ldi	r25, 0x00	; 0
}
 352:	cf 91       	pop	r28
void flash_switch_bank(uint8_t bank) {
	flash_write_bus_cycle(0x5555, 0xAA);
	flash_write_bus_cycle(0x2AAA, 0x55);
	
	flash_write_bus_cycle(0x5555, 0xB0);
	flash_write_bus_cycle(0x0000, bank);
 354:	ab cf       	rjmp	.-170    	; 0x2ac <flash_write_bus_cycle>

00000356 <flash_erase_4k_sector>:
}

// Erase 4K sector on Flash, expects first sector to start at 0, left shifts by 12 (A15-A12 to select sector for 512Kbit)
// Takes 25ms after last command to erase sector
void flash_erase_4k_sector(uint8_t sector) {
 356:	cf 93       	push	r28
 358:	c8 2f       	mov	r28, r24
	flash_write_bus_cycle(0x5555, 0xAA);
 35a:	6a ea       	ldi	r22, 0xAA	; 170
 35c:	85 e5       	ldi	r24, 0x55	; 85
 35e:	95 e5       	ldi	r25, 0x55	; 85
 360:	a5 df       	rcall	.-182    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 362:	65 e5       	ldi	r22, 0x55	; 85
 364:	8a ea       	ldi	r24, 0xAA	; 170
 366:	9a e2       	ldi	r25, 0x2A	; 42
 368:	a1 df       	rcall	.-190    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0x80);
 36a:	60 e8       	ldi	r22, 0x80	; 128
 36c:	85 e5       	ldi	r24, 0x55	; 85
 36e:	95 e5       	ldi	r25, 0x55	; 85
 370:	9d df       	rcall	.-198    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xAA);
 372:	6a ea       	ldi	r22, 0xAA	; 170
 374:	85 e5       	ldi	r24, 0x55	; 85
 376:	95 e5       	ldi	r25, 0x55	; 85
 378:	99 df       	rcall	.-206    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 37a:	65 e5       	ldi	r22, 0x55	; 85
 37c:	8a ea       	ldi	r24, 0xAA	; 170
 37e:	9a e2       	ldi	r25, 0x2A	; 42
 380:	95 df       	rcall	.-214    	; 0x2ac <flash_write_bus_cycle>
	
	flash_write_bus_cycle((uint16_t) sector << 12, 0x30);
 382:	60 e3       	ldi	r22, 0x30	; 48
 384:	80 e0       	ldi	r24, 0x00	; 0
 386:	9c 2f       	mov	r25, r28
 388:	92 95       	swap	r25
 38a:	90 7f       	andi	r25, 0xF0	; 240
 38c:	8f df       	rcall	.-226    	; 0x2ac <flash_write_bus_cycle>
 38e:	8f e4       	ldi	r24, 0x4F	; 79
 390:	93 ec       	ldi	r25, 0xC3	; 195
 392:	01 97       	sbiw	r24, 0x01	; 1
 394:	f1 f7       	brne	.-4      	; 0x392 <flash_erase_4k_sector+0x3c>
 396:	00 c0       	rjmp	.+0      	; 0x398 <flash_erase_4k_sector+0x42>
 398:	00 00       	nop
	_delay_ms(25); // Wait 25ms for sector erase
}
 39a:	cf 91       	pop	r28
 39c:	08 95       	ret

0000039e <flash_write_byte>:

// Write a single byte to the Flash address
// Takes 20us to program Flash
void flash_write_byte(uint16_t address, uint8_t data) {
 39e:	1f 93       	push	r17
 3a0:	cf 93       	push	r28
 3a2:	df 93       	push	r29
 3a4:	ec 01       	movw	r28, r24
 3a6:	16 2f       	mov	r17, r22
	flash_write_bus_cycle(0x5555, 0xAA);
 3a8:	6a ea       	ldi	r22, 0xAA	; 170
 3aa:	85 e5       	ldi	r24, 0x55	; 85
 3ac:	95 e5       	ldi	r25, 0x55	; 85
 3ae:	7e df       	rcall	.-260    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 3b0:	65 e5       	ldi	r22, 0x55	; 85
 3b2:	8a ea       	ldi	r24, 0xAA	; 170
 3b4:	9a e2       	ldi	r25, 0x2A	; 42
 3b6:	7a df       	rcall	.-268    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xA0);
 3b8:	60 ea       	ldi	r22, 0xA0	; 160
 3ba:	85 e5       	ldi	r24, 0x55	; 85
 3bc:	95 e5       	ldi	r25, 0x55	; 85
 3be:	76 df       	rcall	.-276    	; 0x2ac <flash_write_bus_cycle>
	
	flash_write_bus_cycle(address, data);
 3c0:	61 2f       	mov	r22, r17
 3c2:	ce 01       	movw	r24, r28
 3c4:	73 df       	rcall	.-282    	; 0x2ac <flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c6:	85 e3       	ldi	r24, 0x35	; 53
 3c8:	8a 95       	dec	r24
 3ca:	f1 f7       	brne	.-4      	; 0x3c8 <flash_write_byte+0x2a>
 3cc:	00 00       	nop
	_delay_us(20); // Wait byte program time
}
 3ce:	df 91       	pop	r29
 3d0:	cf 91       	pop	r28
 3d2:	1f 91       	pop	r17
 3d4:	08 95       	ret

000003d6 <flash_write_sector>:

// Write a sector (128 bytes) to the Atmel flash
// Takes 20ms for write cycle
void flash_write_sector(uint16_t sector) {
 3d6:	ef 92       	push	r14
 3d8:	ff 92       	push	r15
 3da:	0f 93       	push	r16
 3dc:	1f 93       	push	r17
 3de:	cf 93       	push	r28
 3e0:	df 93       	push	r29
 3e2:	8c 01       	movw	r16, r24
	flash_write_bus_cycle(0x5555, 0xAA);
 3e4:	6a ea       	ldi	r22, 0xAA	; 170
 3e6:	85 e5       	ldi	r24, 0x55	; 85
 3e8:	95 e5       	ldi	r25, 0x55	; 85
 3ea:	60 df       	rcall	.-320    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
 3ec:	65 e5       	ldi	r22, 0x55	; 85
 3ee:	8a ea       	ldi	r24, 0xAA	; 170
 3f0:	9a e2       	ldi	r25, 0x2A	; 42
 3f2:	5c df       	rcall	.-328    	; 0x2ac <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xA0);
 3f4:	60 ea       	ldi	r22, 0xA0	; 160
 3f6:	85 e5       	ldi	r24, 0x55	; 85
 3f8:	95 e5       	ldi	r25, 0x55	; 85
 3fa:	58 df       	rcall	.-336    	; 0x2ac <flash_write_bus_cycle>
	
	// Write the bytes (A0-A6 byte address, A7-A15 sector address)
	for (uint8_t x = 0; x < 128; x++) {
		flash_write_bus_cycle((uint16_t) (sector << 7) | (uint16_t) x, receivedBuffer[x]);
 3fc:	16 95       	lsr	r17
 3fe:	10 2f       	mov	r17, r16
 400:	00 27       	eor	r16, r16
 402:	17 95       	ror	r17
 404:	07 95       	ror	r16
 406:	92 e6       	ldi	r25, 0x62	; 98
 408:	e9 2e       	mov	r14, r25
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	f9 2e       	mov	r15, r25
 40e:	c0 e0       	ldi	r28, 0x00	; 0
 410:	d0 e0       	ldi	r29, 0x00	; 0
 412:	f7 01       	movw	r30, r14
 414:	61 91       	ld	r22, Z+
 416:	7f 01       	movw	r14, r30
 418:	ce 01       	movw	r24, r28
 41a:	80 2b       	or	r24, r16
 41c:	91 2b       	or	r25, r17
 41e:	46 df       	rcall	.-372    	; 0x2ac <flash_write_bus_cycle>
 420:	21 96       	adiw	r28, 0x01	; 1
	flash_write_bus_cycle(0x5555, 0xAA);
	flash_write_bus_cycle(0x2AAA, 0x55);
	flash_write_bus_cycle(0x5555, 0xA0);
	
	// Write the bytes (A0-A6 byte address, A7-A15 sector address)
	for (uint8_t x = 0; x < 128; x++) {
 422:	c0 38       	cpi	r28, 0x80	; 128
 424:	d1 05       	cpc	r29, r1
 426:	a9 f7       	brne	.-22     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 428:	8f e3       	ldi	r24, 0x3F	; 63
 42a:	9c e9       	ldi	r25, 0x9C	; 156
 42c:	01 97       	sbiw	r24, 0x01	; 1
 42e:	f1 f7       	brne	.-4      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 430:	00 c0       	rjmp	.+0      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 432:	00 00       	nop
		flash_write_bus_cycle((uint16_t) (sector << 7) | (uint16_t) x, receivedBuffer[x]);
	}
	_delay_ms(20); // Wait sector program time
}
 434:	df 91       	pop	r29
 436:	cf 91       	pop	r28
 438:	1f 91       	pop	r17
 43a:	0f 91       	pop	r16
 43c:	ff 90       	pop	r15
 43e:	ef 90       	pop	r14
 440:	08 95       	ret

00000442 <audio_flash_write_bus_cycle>:


// ---------- GB FLASH CARTS ----------

// 32K Audio WE - Set the address and data for the write byte cycle to the flash (pulsing audio pin)
void audio_flash_write_bus_cycle(uint16_t address, uint8_t data) {
 442:	cf 93       	push	r28
 444:	c6 2f       	mov	r28, r22
	DDR_DATA7_0 = 0xFF; // Set data pins as outputs
 446:	2f ef       	ldi	r18, 0xFF	; 255
 448:	24 bb       	out	0x14, r18	; 20
	set_16bit_address(address);
 44a:	34 de       	rcall	.-920    	; 0xb4 <set_16bit_address>
	PORT_DATA7_0 = data;
 44c:	c5 bb       	out	0x15, r28	; 21
	
	audioPin_low; // WE low
 44e:	39 98       	cbi	0x07, 1	; 7
	asm volatile("nop");
 450:	00 00       	nop
	asm volatile("nop");
 452:	00 00       	nop
	asm volatile("nop");
 454:	00 00       	nop
	audioPin_high; // WE high
 456:	39 9a       	sbi	0x07, 1	; 7
}
 458:	cf 91       	pop	r28
 45a:	08 95       	ret

0000045c <audio_flash_write_byte>:

// 32K Audio WE - Write a single byte to the Flash address. Takes 20us to program Flash.
void audio_flash_write_byte(uint16_t address, uint8_t data) {
 45c:	1f 93       	push	r17
 45e:	cf 93       	push	r28
 460:	df 93       	push	r29
 462:	ec 01       	movw	r28, r24
 464:	16 2f       	mov	r17, r22
	audio_flash_write_bus_cycle(0x555, 0xAA);
 466:	6a ea       	ldi	r22, 0xAA	; 170
 468:	85 e5       	ldi	r24, 0x55	; 85
 46a:	95 e0       	ldi	r25, 0x05	; 5
 46c:	ea df       	rcall	.-44     	; 0x442 <audio_flash_write_bus_cycle>
	audio_flash_write_bus_cycle(0x2AA, 0x55);
 46e:	65 e5       	ldi	r22, 0x55	; 85
 470:	8a ea       	ldi	r24, 0xAA	; 170
 472:	92 e0       	ldi	r25, 0x02	; 2
 474:	e6 df       	rcall	.-52     	; 0x442 <audio_flash_write_bus_cycle>
	audio_flash_write_bus_cycle(0x555, 0xA0);
 476:	60 ea       	ldi	r22, 0xA0	; 160
 478:	85 e5       	ldi	r24, 0x55	; 85
 47a:	95 e0       	ldi	r25, 0x05	; 5
 47c:	e2 df       	rcall	.-60     	; 0x442 <audio_flash_write_bus_cycle>
	audio_flash_write_bus_cycle(address, data);
 47e:	61 2f       	mov	r22, r17
 480:	ce 01       	movw	r24, r28
 482:	df df       	rcall	.-66     	; 0x442 <audio_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 484:	85 e3       	ldi	r24, 0x35	; 53
 486:	8a 95       	dec	r24
 488:	f1 f7       	brne	.-4      	; 0x486 <audio_flash_write_byte+0x2a>
 48a:	00 00       	nop
	_delay_us(20); // Wait byte program time
	
	// Set data pins inputs
	PORT_DATA7_0 = 0;
 48c:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
 48e:	14 ba       	out	0x14, r1	; 20
	
	// Verify data
	uint8_t dataVerify = read_8bit_data(address);
 490:	ce 01       	movw	r24, r28
 492:	13 de       	rcall	.-986    	; 0xba <read_8bit_data>
	while (data != dataVerify) {
 494:	81 17       	cp	r24, r17
 496:	39 f0       	breq	.+14     	; 0x4a6 <audio_flash_write_byte+0x4a>
		dataVerify = read_8bit_data(address);
 498:	ce 01       	movw	r24, r28
 49a:	0f de       	rcall	.-994    	; 0xba <read_8bit_data>
 49c:	95 e3       	ldi	r25, 0x35	; 53
 49e:	9a 95       	dec	r25
 4a0:	f1 f7       	brne	.-4      	; 0x49e <audio_flash_write_byte+0x42>
 4a2:	00 00       	nop
 4a4:	f7 cf       	rjmp	.-18     	; 0x494 <audio_flash_write_byte+0x38>
		_delay_us(20);
	}
}
 4a6:	df 91       	pop	r29
 4a8:	cf 91       	pop	r28
 4aa:	1f 91       	pop	r17
 4ac:	08 95       	ret

000004ae <bv5_flash_write_bus_cycle>:

// BV5 - Set the address and data for the write byte cycle to the flash (pulsing WR pin)
void bv5_flash_write_bus_cycle(uint16_t address, uint8_t data) {
 4ae:	cf 93       	push	r28
 4b0:	c6 2f       	mov	r28, r22
	DDR_DATA7_0 = 0xFF; // Set data pins as outputs
 4b2:	2f ef       	ldi	r18, 0xFF	; 255
 4b4:	24 bb       	out	0x14, r18	; 20
	set_16bit_address(address);
 4b6:	fe dd       	rcall	.-1028   	; 0xb4 <set_16bit_address>
	PORT_DATA7_0 = data;
 4b8:	c5 bb       	out	0x15, r28	; 21
	
	wrPin_low;
 4ba:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
 4bc:	00 00       	nop
	asm volatile("nop");
 4be:	00 00       	nop
	asm volatile("nop");
 4c0:	00 00       	nop
	wrPin_high;
 4c2:	96 9a       	sbi	0x12, 6	; 18
}
 4c4:	cf 91       	pop	r28
 4c6:	08 95       	ret

000004c8 <bv5_flash_read_byte>:

// BV5 - Read a byte from the flash
uint8_t bv5_flash_read_byte(uint16_t address) {
	PORT_DATA7_0 = 0;
 4c8:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
 4ca:	14 ba       	out	0x14, r1	; 20
	
	set_16bit_address(address);
 4cc:	f3 dd       	rcall	.-1050   	; 0xb4 <set_16bit_address>
	
	rdPin_low;
 4ce:	95 98       	cbi	0x12, 5	; 18
	asm volatile("nop"); // Delay a little
 4d0:	00 00       	nop
	asm volatile("nop");
 4d2:	00 00       	nop
	uint8_t data = PIN_DATA7_0; // Read data
 4d4:	83 b3       	in	r24, 0x13	; 19
	rdPin_high;
 4d6:	95 9a       	sbi	0x12, 5	; 18
	
	return data;
}
 4d8:	08 95       	ret

000004da <bv5_flash_write_byte>:

// BV5 - Write a single byte to the Flash address. Time to wait depends on Flash.
// Data byte's bit 0 & 1 are swapped for chip commands as D0 & D1 lines are swapped
void bv5_flash_write_byte(uint16_t address, uint8_t data) {
 4da:	1f 93       	push	r17
 4dc:	cf 93       	push	r28
 4de:	df 93       	push	r29
 4e0:	ec 01       	movw	r28, r24
 4e2:	16 2f       	mov	r17, r22
	bv5_flash_write_bus_cycle(0xAAA, 0xA9);
 4e4:	69 ea       	ldi	r22, 0xA9	; 169
 4e6:	8a ea       	ldi	r24, 0xAA	; 170
 4e8:	9a e0       	ldi	r25, 0x0A	; 10
 4ea:	e1 df       	rcall	.-62     	; 0x4ae <bv5_flash_write_bus_cycle>
	bv5_flash_write_bus_cycle(0x555, 0x56);
 4ec:	66 e5       	ldi	r22, 0x56	; 86
 4ee:	85 e5       	ldi	r24, 0x55	; 85
 4f0:	95 e0       	ldi	r25, 0x05	; 5
 4f2:	dd df       	rcall	.-70     	; 0x4ae <bv5_flash_write_bus_cycle>
	bv5_flash_write_bus_cycle(0xAAA, 0xA0);
 4f4:	60 ea       	ldi	r22, 0xA0	; 160
 4f6:	8a ea       	ldi	r24, 0xAA	; 170
 4f8:	9a e0       	ldi	r25, 0x0A	; 10
 4fa:	d9 df       	rcall	.-78     	; 0x4ae <bv5_flash_write_bus_cycle>
	bv5_flash_write_bus_cycle(address, data);
 4fc:	61 2f       	mov	r22, r17
 4fe:	ce 01       	movw	r24, r28
 500:	d6 df       	rcall	.-84     	; 0x4ae <bv5_flash_write_bus_cycle>
 502:	85 e3       	ldi	r24, 0x35	; 53
 504:	8a 95       	dec	r24
 506:	f1 f7       	brne	.-4      	; 0x504 <bv5_flash_write_byte+0x2a>
 508:	00 00       	nop
	_delay_us(20); // Wait byte program time
	
	// Verify data
	uint8_t dataVerify = bv5_flash_read_byte(address);
 50a:	ce 01       	movw	r24, r28
 50c:	dd df       	rcall	.-70     	; 0x4c8 <bv5_flash_read_byte>
	while (data != dataVerify) {
 50e:	81 17       	cp	r24, r17
 510:	39 f0       	breq	.+14     	; 0x520 <bv5_flash_write_byte+0x46>
		dataVerify = bv5_flash_read_byte(address);
 512:	ce 01       	movw	r24, r28
 514:	d9 df       	rcall	.-78     	; 0x4c8 <bv5_flash_read_byte>
 516:	95 e3       	ldi	r25, 0x35	; 53
 518:	9a 95       	dec	r25
 51a:	f1 f7       	brne	.-4      	; 0x518 <bv5_flash_write_byte+0x3e>
 51c:	00 00       	nop
 51e:	f7 cf       	rjmp	.-18     	; 0x50e <bv5_flash_write_byte+0x34>
		_delay_us(20);
	}
}
 520:	df 91       	pop	r29
 522:	cf 91       	pop	r28
 524:	1f 91       	pop	r17
 526:	08 95       	ret

00000528 <gba_flash_write_bus_cycle>:


// ---------- GBA FLASH CARTS ----------

// Set the 24 bit address and 16 bit data for the write byte cycle to the flash (pulse WR pin)
void gba_flash_write_bus_cycle(uint32_t address, uint16_t data) {
 528:	cf 93       	push	r28
 52a:	df 93       	push	r29
 52c:	ea 01       	movw	r28, r20
	gba_set_24bit_address(address);
 52e:	ec dd       	rcall	.-1064   	; 0x108 <gba_set_24bit_address>
	
	cs_mreqPin_low;
 530:	94 98       	cbi	0x12, 4	; 18
	
	GBA_DDR_ROM_ADDR15_8 = 0xFF; // Set data pins as outputs
 532:	8f ef       	ldi	r24, 0xFF	; 255
 534:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
 536:	87 bb       	out	0x17, r24	; 23
	GBA_PORT_ROM_DATA15_8 = data >> 8; // Set data
 538:	db bb       	out	0x1b, r29	; 27
	GBA_PORT_ROM_DATA7_0 = data & 0xFF;
 53a:	c8 bb       	out	0x18, r28	; 24
	
	wrPin_low;
 53c:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
 53e:	00 00       	nop
	asm volatile("nop");
 540:	00 00       	nop
	asm volatile("nop");
 542:	00 00       	nop
	wrPin_high;
 544:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
 546:	94 9a       	sbi	0x12, 4	; 18
}
 548:	df 91       	pop	r29
 54a:	cf 91       	pop	r28
 54c:	08 95       	ret

0000054e <gba_flash_write_byte_swapped>:

// Write 2 bytes to the Flash address. Time to wait depends on Flash, we will query it to verify the correct data has been written.
// Address is divided by 2 as we are in GBA mode. 
// Data byte's bit 0 & 1 are swapped for chip commands as D0 & D1 lines are swapped
void gba_flash_write_byte_swapped(uint32_t address, uint16_t data) {
 54e:	cf 92       	push	r12
 550:	df 92       	push	r13
 552:	ef 92       	push	r14
 554:	ff 92       	push	r15
 556:	cf 93       	push	r28
 558:	df 93       	push	r29
 55a:	6b 01       	movw	r12, r22
 55c:	7c 01       	movw	r14, r24
 55e:	ea 01       	movw	r28, r20
	gba_flash_write_bus_cycle(0xAAA / 2, 0xA9);
 560:	49 ea       	ldi	r20, 0xA9	; 169
 562:	50 e0       	ldi	r21, 0x00	; 0
 564:	65 e5       	ldi	r22, 0x55	; 85
 566:	75 e0       	ldi	r23, 0x05	; 5
 568:	80 e0       	ldi	r24, 0x00	; 0
 56a:	90 e0       	ldi	r25, 0x00	; 0
 56c:	dd df       	rcall	.-70     	; 0x528 <gba_flash_write_bus_cycle>
	gba_flash_write_bus_cycle(0x555 / 2, 0x56);
 56e:	46 e5       	ldi	r20, 0x56	; 86
 570:	50 e0       	ldi	r21, 0x00	; 0
 572:	6a ea       	ldi	r22, 0xAA	; 170
 574:	72 e0       	ldi	r23, 0x02	; 2
 576:	80 e0       	ldi	r24, 0x00	; 0
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	d6 df       	rcall	.-84     	; 0x528 <gba_flash_write_bus_cycle>
	gba_flash_write_bus_cycle(0xAAA / 2, 0xA0);
 57c:	40 ea       	ldi	r20, 0xA0	; 160
 57e:	50 e0       	ldi	r21, 0x00	; 0
 580:	65 e5       	ldi	r22, 0x55	; 85
 582:	75 e0       	ldi	r23, 0x05	; 5
 584:	80 e0       	ldi	r24, 0x00	; 0
 586:	90 e0       	ldi	r25, 0x00	; 0
 588:	cf df       	rcall	.-98     	; 0x528 <gba_flash_write_bus_cycle>
	gba_flash_write_bus_cycle(address, data);
 58a:	ae 01       	movw	r20, r28
 58c:	c7 01       	movw	r24, r14
 58e:	b6 01       	movw	r22, r12
 590:	cb df       	rcall	.-106    	; 0x528 <gba_flash_write_bus_cycle>
 592:	25 e3       	ldi	r18, 0x35	; 53
 594:	2a 95       	dec	r18
 596:	f1 f7       	brne	.-4      	; 0x594 <gba_flash_write_byte_swapped+0x46>
 598:	00 00       	nop
	_delay_us(20); // Wait byte program time
	
	// Verify data
	uint16_t dataVerify = gba_read_16bit_data(address);
 59a:	c7 01       	movw	r24, r14
 59c:	b6 01       	movw	r22, r12
 59e:	ca dd       	rcall	.-1132   	; 0x134 <gba_read_16bit_data>
	while (data != dataVerify) {
 5a0:	8c 17       	cp	r24, r28
 5a2:	9d 07       	cpc	r25, r29
 5a4:	41 f0       	breq	.+16     	; 0x5b6 <gba_flash_write_byte_swapped+0x68>
		dataVerify = gba_read_16bit_data(address);
 5a6:	c7 01       	movw	r24, r14
 5a8:	b6 01       	movw	r22, r12
 5aa:	c4 dd       	rcall	.-1144   	; 0x134 <gba_read_16bit_data>
 5ac:	25 e3       	ldi	r18, 0x35	; 53
 5ae:	2a 95       	dec	r18
 5b0:	f1 f7       	brne	.-4      	; 0x5ae <gba_flash_write_byte_swapped+0x60>
 5b2:	00 00       	nop
 5b4:	f5 cf       	rjmp	.-22     	; 0x5a0 <gba_flash_write_byte_swapped+0x52>
		_delay_us(20);
	}
}
 5b6:	df 91       	pop	r29
 5b8:	cf 91       	pop	r28
 5ba:	ff 90       	pop	r15
 5bc:	ef 90       	pop	r14
 5be:	df 90       	pop	r13
 5c0:	cf 90       	pop	r12
 5c2:	08 95       	ret

000005c4 <setup>:


// Setup
void setup(void) {
	// Turn off watchdog
	MCUCSR &= ~(1<<WDRF);
 5c4:	84 b7       	in	r24, 0x34	; 52
 5c6:	87 7f       	andi	r24, 0xF7	; 247
 5c8:	84 bf       	out	0x34, r24	; 52
	WDTCR = (1<<WDCE) | (1<<WDE);
 5ca:	88 e1       	ldi	r24, 0x18	; 24
 5cc:	81 bd       	out	0x21, r24	; 33
	WDTCR = 0;
 5ce:	11 bc       	out	0x21, r1	; 33
	
	// Reset common lines
	rd_wr_csmreq_cs2_reset();
 5d0:	64 dd       	rcall	.-1336   	; 0x9a <rd_wr_csmreq_cs2_reset>
	
	// Set outputs
	DDRD |= (1<<ACTIVITY_LED) | (1<<WR_PIN) | (1<<RD_PIN) | (1<<CS_MREQ_PIN) | (1<<LED_5V);
 5d2:	81 b3       	in	r24, 0x11	; 17
 5d4:	88 6f       	ori	r24, 0xF8	; 248
 5d6:	81 bb       	out	0x11, r24	; 17
	DDRE |= (1<<CS2_PIN) | (1<<LED_3V);
 5d8:	86 b1       	in	r24, 0x06	; 6
 5da:	85 60       	ori	r24, 0x05	; 5
 5dc:	86 b9       	out	0x06, r24	; 6
	
	// Set all pins as inputs
	PORT_DATA7_0 = 0;
 5de:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
 5e0:	14 ba       	out	0x14, r1	; 20
	PORT_ADDR7_0 = 0;
 5e2:	18 ba       	out	0x18, r1	; 24
	DDR_ADDR7_0 = 0;
 5e4:	17 ba       	out	0x17, r1	; 23
	PORT_ADDR15_8 = 0;
 5e6:	1b ba       	out	0x1b, r1	; 27
	DDR_ADDR15_8 = 0;
 5e8:	1a ba       	out	0x1a, r1	; 26
	
	// Light up 3.3V or 5V
	if (PIND & (1<<SWITCH_DETECT)) {
 5ea:	82 9b       	sbis	0x10, 2	; 16
 5ec:	03 c0       	rjmp	.+6      	; 0x5f4 <setup+0x30>
		PORTD |= (1<<LED_5V);
 5ee:	97 9a       	sbi	0x12, 7	; 18
		PORTE &= ~(1<<LED_3V);
 5f0:	38 98       	cbi	0x07, 0	; 7
 5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <setup+0x34>
	}
	else {
		PORTE |= (1<<LED_3V);
 5f4:	38 9a       	sbi	0x07, 0	; 7
		PORTD &= ~(1<<LED_5V);
 5f6:	97 98       	cbi	0x12, 7	; 18
	}
	
	// Light LED
	PORTD |= (1<<ACTIVITY_LED);
 5f8:	93 9a       	sbi	0x12, 3	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5fa:	2f ef       	ldi	r18, 0xFF	; 255
 5fc:	84 e3       	ldi	r24, 0x34	; 52
 5fe:	9c e0       	ldi	r25, 0x0C	; 12
 600:	21 50       	subi	r18, 0x01	; 1
 602:	80 40       	sbci	r24, 0x00	; 0
 604:	90 40       	sbci	r25, 0x00	; 0
 606:	e1 f7       	brne	.-8      	; 0x600 <setup+0x3c>
 608:	00 c0       	rjmp	.+0      	; 0x60a <setup+0x46>
 60a:	00 00       	nop
	_delay_ms(500);
	PORTD &= ~(1<<ACTIVITY_LED);
 60c:	93 98       	cbi	0x12, 3	; 18
	
	// Setup USART
	UBRRL = 0; // 1Mbps Baud rate
 60e:	19 b8       	out	0x09, r1	; 9
	sbi(UCSRA, U2X); // Double rate
 610:	59 9a       	sbi	0x0b, 1	; 11
	sbi(UCSRB, TXEN); // Transmitter enable
 612:	53 9a       	sbi	0x0a, 3	; 10
	sbi(UCSRB, RXEN); // Receiver enable
 614:	54 9a       	sbi	0x0a, 4	; 10
	
	// Turn on interrupts
	sei();
 616:	78 94       	sei
 618:	08 95       	ret

0000061a <main>:
#include <string.h>
#include "setup.c" // See defines, variables, constants, functions here


int main(void) {
	setup();
 61a:	d4 df       	rcall	.-88     	; 0x5c4 <setup>
	
	uint32_t address = 0;
	uint8_t eepromSize = EEPROM_4KBIT;
	uint8_t cartMode = GB_MODE;
	uint8_t resetCommonLines = 1;
 61c:	88 24       	eor	r8, r8
 61e:	83 94       	inc	r8

int main(void) {
	setup();
	
	uint32_t address = 0;
	uint8_t eepromSize = EEPROM_4KBIT;
 620:	99 24       	eor	r9, r9
 622:	93 94       	inc	r9


int main(void) {
	setup();
	
	uint32_t address = 0;
 624:	c1 2c       	mov	r12, r1
 626:	d1 2c       	mov	r13, r1
 628:	76 01       	movw	r14, r12
 62a:	32 ea       	ldi	r19, 0xA2	; 162
 62c:	63 2e       	mov	r6, r19
 62e:	30 e0       	ldi	r19, 0x00	; 0
 630:	73 2e       	mov	r7, r19
 632:	0c ee       	ldi	r16, 0xEC	; 236
 634:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t eepromSize = EEPROM_4KBIT;
	uint8_t cartMode = GB_MODE;
	uint8_t resetCommonLines = 1;
	
	while(1) {
		if (resetCommonLines == 1) {
 636:	21 e0       	ldi	r18, 0x01	; 1
 638:	82 12       	cpse	r8, r18
 63a:	01 c0       	rjmp	.+2      	; 0x63e <main+0x24>
			rd_wr_csmreq_cs2_reset();
 63c:	2e dd       	rcall	.-1444   	; 0x9a <rd_wr_csmreq_cs2_reset>
		}
		receivedChar = USART_Receive(); // Wait for 1 byte of data
 63e:	02 dd       	rcall	.-1532   	; 0x44 <USART_Receive>
 640:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
		
		// Read the pin to find out which mode we are in, if it reads high, we are powered by 5V
		if (PIND & (1<<SWITCH_DETECT)) {
 644:	82 9b       	sbis	0x10, 2	; 16
 646:	04 c0       	rjmp	.+8      	; 0x650 <main+0x36>
			cartMode = GB_MODE;
			PORTD |= (1<<LED_5V);
 648:	97 9a       	sbi	0x12, 7	; 18
			PORTE &= ~(1<<LED_3V);
 64a:	38 98       	cbi	0x07, 0	; 7
		}
		receivedChar = USART_Receive(); // Wait for 1 byte of data
		
		// Read the pin to find out which mode we are in, if it reads high, we are powered by 5V
		if (PIND & (1<<SWITCH_DETECT)) {
			cartMode = GB_MODE;
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	03 c0       	rjmp	.+6      	; 0x656 <main+0x3c>
			PORTD |= (1<<LED_5V);
			PORTE &= ~(1<<LED_3V);
		}
		else {
			cartMode = GBA_MODE;
			PORTE |= (1<<LED_3V);
 650:	38 9a       	sbi	0x07, 0	; 7
			PORTD &= ~(1<<LED_5V);
 652:	97 98       	cbi	0x12, 7	; 18
			cartMode = GB_MODE;
			PORTD |= (1<<LED_5V);
			PORTE &= ~(1<<LED_3V);
		}
		else {
			cartMode = GBA_MODE;
 654:	82 e0       	ldi	r24, 0x02	; 2
			PORTE |= (1<<LED_3V);
			PORTD &= ~(1<<LED_5V);
		}
		
		// Return the cart mode in use
		if (receivedChar == CART_MODE) {
 656:	90 91 e3 00 	lds	r25, 0x00E3	; 0x8000e3 <receivedChar>
 65a:	93 34       	cpi	r25, 0x43	; 67
 65c:	09 f4       	brne	.+2      	; 0x660 <main+0x46>
 65e:	dd c2       	rjmp	.+1466   	; 0xc1a <main+0x600>
			USART_Transmit(cartMode);
		}
		
		// Change to GB mode or GBA mode if requested
		else if (receivedChar == GB_CART_MODE) {
 660:	97 34       	cpi	r25, 0x47	; 71
 662:	11 f4       	brne	.+4      	; 0x668 <main+0x4e>
			gb_mode();
 664:	1f dd       	rcall	.-1474   	; 0xa4 <gb_mode>
 666:	e7 cf       	rjmp	.-50     	; 0x636 <main+0x1c>
		}
		else if (receivedChar == GBA_CART_MODE) {
 668:	97 36       	cpi	r25, 0x67	; 103
 66a:	09 f4       	brne	.+2      	; 0x66e <main+0x54>
 66c:	c5 c0       	rjmp	.+394    	; 0x7f8 <main+0x1de>
			gba_mode();
		}
		
		// Set address
		else if (receivedChar == SET_START_ADDRESS) {
 66e:	91 34       	cpi	r25, 0x41	; 65
 670:	59 f4       	brne	.+22     	; 0x688 <main+0x6e>
			usart_read_chars(); // Read start address
 672:	05 dd       	rcall	.-1526   	; 0x7e <usart_read_chars>
			address = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
 674:	40 e1       	ldi	r20, 0x10	; 16
 676:	50 e0       	ldi	r21, 0x00	; 0
 678:	60 e0       	ldi	r22, 0x00	; 0
 67a:	70 e0       	ldi	r23, 0x00	; 0
 67c:	82 e6       	ldi	r24, 0x62	; 98
 67e:	90 e0       	ldi	r25, 0x00	; 0
 680:	eb d2       	rcall	.+1494   	; 0xc58 <strtol>
 682:	6b 01       	movw	r12, r22
 684:	7c 01       	movw	r14, r24
 686:	d7 cf       	rjmp	.-82     	; 0x636 <main+0x1c>
		
		
		// ****** Gameboy / Gameboy Colour ******
		
		// Read 64 bytes of ROM/RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == READ_ROM_RAM) {
 688:	92 35       	cpi	r25, 0x52	; 82
 68a:	e1 f4       	brne	.+56     	; 0x6c4 <main+0xaa>
			gb_mode();
 68c:	0b dd       	rcall	.-1514   	; 0xa4 <gb_mode>
			receivedChar = '1';
 68e:	81 e3       	ldi	r24, 0x31	; 49
					USART_Transmit(read_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
 690:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
		
		// Read 64 bytes of ROM/RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == READ_ROM_RAM) {
			gb_mode();
			receivedChar = '1';
			while (receivedChar == '1') {
 694:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 698:	81 33       	cpi	r24, 0x31	; 49
 69a:	69 f6       	brne	.-102    	; 0x636 <main+0x1c>
				PORTD |= (1<<ACTIVITY_LED);
 69c:	93 9a       	sbi	0x12, 3	; 18
 69e:	c0 e0       	ldi	r28, 0x00	; 0
 6a0:	d0 e0       	ldi	r29, 0x00	; 0
				for (uint8_t x = 0; x < 64; x++) {
					USART_Transmit(read_8bit_data(address));
 6a2:	ce 01       	movw	r24, r28
 6a4:	8c 0d       	add	r24, r12
 6a6:	9d 1d       	adc	r25, r13
 6a8:	08 dd       	rcall	.-1520   	; 0xba <read_8bit_data>
 6aa:	d0 dc       	rcall	.-1632   	; 0x4c <USART_Transmit>
 6ac:	21 96       	adiw	r28, 0x01	; 1
		else if (receivedChar == READ_ROM_RAM) {
			gb_mode();
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				for (uint8_t x = 0; x < 64; x++) {
 6ae:	c0 34       	cpi	r28, 0x40	; 64
 6b0:	d1 05       	cpc	r29, r1
 6b2:	b9 f7       	brne	.-18     	; 0x6a2 <main+0x88>
 6b4:	80 e4       	ldi	r24, 0x40	; 64
 6b6:	c8 0e       	add	r12, r24
 6b8:	d1 1c       	adc	r13, r1
 6ba:	e1 1c       	adc	r14, r1
 6bc:	f1 1c       	adc	r15, r1
					USART_Transmit(read_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
 6be:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
 6c0:	c1 dc       	rcall	.-1662   	; 0x44 <USART_Receive>
 6c2:	e6 cf       	rjmp	.-52     	; 0x690 <main+0x76>
			}
		}
		
		// Write 64 bytes to RAM on address (and increment)
		else if (receivedChar == WRITE_RAM) {
 6c4:	97 35       	cpi	r25, 0x57	; 87
 6c6:	d9 f4       	brne	.+54     	; 0x6fe <main+0xe4>
			gb_mode();
 6c8:	ed dc       	rcall	.-1574   	; 0xa4 <gb_mode>
			
			// Read 64 bytes first as CH340G sends them all at once
			usart_read_bytes(64);
 6ca:	80 e4       	ldi	r24, 0x40	; 64
 6cc:	c3 dc       	rcall	.-1658   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 6ce:	93 9a       	sbi	0x12, 3	; 18
 6d0:	c2 e6       	ldi	r28, 0x62	; 98
 6d2:	d0 e0       	ldi	r29, 0x00	; 0
 6d4:	a1 2c       	mov	r10, r1
 6d6:	b1 2c       	mov	r11, r1
			for (uint8_t x = 0; x < 64; x++) {
				write_8bit_data(address, receivedBuffer[x], MEMORY_WRITE);
 6d8:	69 91       	ld	r22, Y+
 6da:	c5 01       	movw	r24, r10
 6dc:	8c 0d       	add	r24, r12
 6de:	9d 1d       	adc	r25, r13
 6e0:	41 e0       	ldi	r20, 0x01	; 1
 6e2:	f4 dc       	rcall	.-1560   	; 0xcc <write_8bit_data>
 6e4:	9f ef       	ldi	r25, 0xFF	; 255
 6e6:	a9 1a       	sub	r10, r25
 6e8:	b9 0a       	sbc	r11, r25
			
			// Read 64 bytes first as CH340G sends them all at once
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
 6ea:	e0 e4       	ldi	r30, 0x40	; 64
 6ec:	ae 16       	cp	r10, r30
 6ee:	b1 04       	cpc	r11, r1
 6f0:	99 f7       	brne	.-26     	; 0x6d8 <main+0xbe>
 6f2:	f0 e4       	ldi	r31, 0x40	; 64
 6f4:	cf 0e       	add	r12, r31
 6f6:	d1 1c       	adc	r13, r1
 6f8:	e1 1c       	adc	r14, r1
 6fa:	f1 1c       	adc	r15, r1
 6fc:	8f c1       	rjmp	.+798    	; 0xa1c <main+0x402>
			PORTD &= ~(1<<ACTIVITY_LED);
			USART_Transmit('1'); // Send back acknowledgement
		}
		
		// Set bank address and write a byte
		else if (receivedChar == SET_BANK) {
 6fe:	92 34       	cpi	r25, 0x42	; 66
 700:	d1 f4       	brne	.+52     	; 0x736 <main+0x11c>
			gb_mode();
 702:	d0 dc       	rcall	.-1632   	; 0xa4 <gb_mode>
			
			usart_read_chars(); // Read start address
 704:	bc dc       	rcall	.-1672   	; 0x7e <usart_read_chars>
			uint16_t bankaddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
 706:	40 e1       	ldi	r20, 0x10	; 16
 708:	50 e0       	ldi	r21, 0x00	; 0
 70a:	60 e0       	ldi	r22, 0x00	; 0
 70c:	70 e0       	ldi	r23, 0x00	; 0
 70e:	82 e6       	ldi	r24, 0x62	; 98
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	a2 d2       	rcall	.+1348   	; 0xc58 <strtol>
 714:	1b 01       	movw	r2, r22
 716:	2c 01       	movw	r4, r24
			
			receivedChar = USART_Receive(); // Wait for bank number
 718:	95 dc       	rcall	.-1750   	; 0x44 <USART_Receive>
 71a:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
			if (receivedChar == 'B') {
 71e:	82 34       	cpi	r24, 0x42	; 66
 720:	09 f0       	breq	.+2      	; 0x724 <main+0x10a>
 722:	89 cf       	rjmp	.-238    	; 0x636 <main+0x1c>
				usart_read_chars(); // Read data
 724:	ac dc       	rcall	.-1704   	; 0x7e <usart_read_chars>
				uint8_t data = atoi(receivedBuffer); // Convert data string to dec
 726:	82 e6       	ldi	r24, 0x62	; 98
 728:	90 e0       	ldi	r25, 0x00	; 0
 72a:	a7 d3       	rcall	.+1870   	; 0xe7a <atoi>
				
				write_8bit_data(bankaddress, data, BANK_WRITE);
 72c:	40 e0       	ldi	r20, 0x00	; 0
 72e:	68 2f       	mov	r22, r24
 730:	c1 01       	movw	r24, r2
 732:	cc dc       	rcall	.-1640   	; 0xcc <write_8bit_data>
 734:	80 cf       	rjmp	.-256    	; 0x636 <main+0x1c>
		
		// ****** Gameboy Advance ******
		
		// ---------- ROM ----------
		// Read one 16bit byte from ROM using address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_ROM) {
 736:	92 37       	cpi	r25, 0x72	; 114
 738:	19 f5       	brne	.+70     	; 0x780 <main+0x166>
			gba_mode(); 
 73a:	de dc       	rcall	.-1604   	; 0xf8 <gba_mode>
			
			receivedChar = '1';
 73c:	81 e3       	ldi	r24, 0x31	; 49
					
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
 73e:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
		// Read one 16bit byte from ROM using address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_ROM) {
			gba_mode(); 
			
			receivedChar = '1';
			while (receivedChar == '1') {
 742:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 746:	81 33       	cpi	r24, 0x31	; 49
 748:	09 f0       	breq	.+2      	; 0x74c <main+0x132>
 74a:	75 cf       	rjmp	.-278    	; 0x636 <main+0x1c>
				PORTD |= (1<<ACTIVITY_LED);
 74c:	93 9a       	sbi	0x12, 3	; 18
 74e:	16 01       	movw	r2, r12
 750:	27 01       	movw	r4, r14
 752:	c0 e2       	ldi	r28, 0x20	; 32
				for (uint8_t x = 0; x < 32; x++) {
					uint16_t dataRead = gba_read_16bit_data(address);
 754:	c2 01       	movw	r24, r4
 756:	b1 01       	movw	r22, r2
 758:	ed dc       	rcall	.-1574   	; 0x134 <gba_read_16bit_data>
 75a:	d9 2f       	mov	r29, r25
					
					// Low byte & High byte
					USART_Transmit(dataRead & 0xFF);
 75c:	77 dc       	rcall	.-1810   	; 0x4c <USART_Transmit>
					USART_Transmit(dataRead >> 8);
 75e:	8d 2f       	mov	r24, r29
 760:	75 dc       	rcall	.-1814   	; 0x4c <USART_Transmit>
					
					address++;
 762:	2f ef       	ldi	r18, 0xFF	; 255
 764:	22 1a       	sub	r2, r18
 766:	32 0a       	sbc	r3, r18
 768:	42 0a       	sbc	r4, r18
 76a:	52 0a       	sbc	r5, r18
 76c:	c1 50       	subi	r28, 0x01	; 1
			gba_mode(); 
			
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				for (uint8_t x = 0; x < 32; x++) {
 76e:	91 f7       	brne	.-28     	; 0x754 <main+0x13a>
 770:	80 e2       	ldi	r24, 0x20	; 32
 772:	c8 0e       	add	r12, r24
 774:	d1 1c       	adc	r13, r1
 776:	e1 1c       	adc	r14, r1
 778:	f1 1c       	adc	r15, r1
					USART_Transmit(dataRead >> 8);
					
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
 77a:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
 77c:	63 dc       	rcall	.-1850   	; 0x44 <USART_Receive>
 77e:	df cf       	rjmp	.-66     	; 0x73e <main+0x124>
		}
		
		
		// ---------- SRAM ----------
		// Read RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_SRAM) {
 780:	9d 36       	cpi	r25, 0x6D	; 109
 782:	e1 f4       	brne	.+56     	; 0x7bc <main+0x1a2>
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
 784:	8f dc       	rcall	.-1762   	; 0xa4 <gb_mode>
			
			receivedChar = '1';
 786:	81 e3       	ldi	r24, 0x31	; 49
					USART_Transmit(gba_read_ram_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
 788:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
		// Read RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_SRAM) {
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
			
			receivedChar = '1';
			while (receivedChar == '1') {
 78c:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 790:	81 33       	cpi	r24, 0x31	; 49
 792:	91 f5       	brne	.+100    	; 0x7f8 <main+0x1de>
				PORTD |= (1<<ACTIVITY_LED);
 794:	93 9a       	sbi	0x12, 3	; 18
 796:	c0 e0       	ldi	r28, 0x00	; 0
 798:	d0 e0       	ldi	r29, 0x00	; 0
				for (uint8_t x = 0; x < 64; x++) {
					USART_Transmit(gba_read_ram_8bit_data(address));
 79a:	ce 01       	movw	r24, r28
 79c:	8c 0d       	add	r24, r12
 79e:	9d 1d       	adc	r25, r13
 7a0:	d8 dc       	rcall	.-1616   	; 0x152 <gba_read_ram_8bit_data>
 7a2:	54 dc       	rcall	.-1880   	; 0x4c <USART_Transmit>
 7a4:	21 96       	adiw	r28, 0x01	; 1
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
			
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				for (uint8_t x = 0; x < 64; x++) {
 7a6:	c0 34       	cpi	r28, 0x40	; 64
 7a8:	d1 05       	cpc	r29, r1
 7aa:	b9 f7       	brne	.-18     	; 0x79a <main+0x180>
 7ac:	90 e4       	ldi	r25, 0x40	; 64
 7ae:	c9 0e       	add	r12, r25
 7b0:	d1 1c       	adc	r13, r1
 7b2:	e1 1c       	adc	r14, r1
 7b4:	f1 1c       	adc	r15, r1
					USART_Transmit(gba_read_ram_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
 7b6:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
 7b8:	45 dc       	rcall	.-1910   	; 0x44 <USART_Receive>
 7ba:	e6 cf       	rjmp	.-52     	; 0x788 <main+0x16e>
			
			gba_mode(); // Set back
		}
		
		// Write to RAM on address (and increment) with 64 bytes of data
		else if (receivedChar == GBA_WRITE_SRAM) {
 7bc:	97 37       	cpi	r25, 0x77	; 119
 7be:	f1 f4       	brne	.+60     	; 0x7fc <main+0x1e2>
			gb_mode();
 7c0:	71 dc       	rcall	.-1822   	; 0xa4 <gb_mode>
			
			usart_read_bytes(64);
 7c2:	80 e4       	ldi	r24, 0x40	; 64
 7c4:	47 dc       	rcall	.-1906   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 7c6:	93 9a       	sbi	0x12, 3	; 18
 7c8:	c2 e6       	ldi	r28, 0x62	; 98
 7ca:	d0 e0       	ldi	r29, 0x00	; 0
 7cc:	a1 2c       	mov	r10, r1
 7ce:	b1 2c       	mov	r11, r1
			for (uint8_t x = 0; x < 64; x++) {
				gba_write_ram_8bit_data(address, receivedBuffer[x]);
 7d0:	69 91       	ld	r22, Y+
 7d2:	c5 01       	movw	r24, r10
 7d4:	8c 0d       	add	r24, r12
 7d6:	9d 1d       	adc	r25, r13
 7d8:	c5 dc       	rcall	.-1654   	; 0x164 <gba_write_ram_8bit_data>
 7da:	ef ef       	ldi	r30, 0xFF	; 255
 7dc:	ae 1a       	sub	r10, r30
 7de:	be 0a       	sbc	r11, r30
			gb_mode();
			
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
 7e0:	f0 e4       	ldi	r31, 0x40	; 64
 7e2:	af 16       	cp	r10, r31
 7e4:	b1 04       	cpc	r11, r1
 7e6:	a1 f7       	brne	.-24     	; 0x7d0 <main+0x1b6>
 7e8:	20 e4       	ldi	r18, 0x40	; 64
 7ea:	c2 0e       	add	r12, r18
 7ec:	d1 1c       	adc	r13, r1
 7ee:	e1 1c       	adc	r14, r1
 7f0:	f1 1c       	adc	r15, r1
				gba_write_ram_8bit_data(address, receivedBuffer[x]);
				address++;
			}
			USART_Transmit('1'); // Send back acknowledgement
 7f2:	81 e3       	ldi	r24, 0x31	; 49
 7f4:	2b dc       	rcall	.-1962   	; 0x4c <USART_Transmit>
			
			PORTD &= ~(1<<ACTIVITY_LED);
 7f6:	93 98       	cbi	0x12, 3	; 18
			gba_mode(); // Set back
 7f8:	7f dc       	rcall	.-1794   	; 0xf8 <gba_mode>
 7fa:	1d cf       	rjmp	.-454    	; 0x636 <main+0x1c>
		}
		
		// Write 1 byte to SRAM address
		else if (receivedChar == GBA_WRITE_ONE_BYTE_SRAM) {
 7fc:	9f 36       	cpi	r25, 0x6F	; 111
 7fe:	31 f4       	brne	.+12     	; 0x80c <main+0x1f2>
			gb_mode();
 800:	51 dc       	rcall	.-1886   	; 0xa4 <gb_mode>
			
			uint8_t data = USART_Receive();
 802:	20 dc       	rcall	.-1984   	; 0x44 <USART_Receive>
			gba_write_ram_8bit_data(address, data);
 804:	68 2f       	mov	r22, r24
 806:	c6 01       	movw	r24, r12
 808:	ad dc       	rcall	.-1702   	; 0x164 <gba_write_ram_8bit_data>
 80a:	23 c0       	rjmp	.+70     	; 0x852 <main+0x238>
		}
		
		
		// ---------- FLASH ----------
		// Read the Flash Manufacturer and Device ID
		else if (receivedChar == GBA_FLASH_READ_ID) {
 80c:	99 36       	cpi	r25, 0x69	; 105
 80e:	49 f4       	brne	.+18     	; 0x822 <main+0x208>
			gb_mode();
 810:	49 dc       	rcall	.-1902   	; 0xa4 <gb_mode>
			
			flash_read_chip_id();
 812:	59 dd       	rcall	.-1358   	; 0x2c6 <flash_read_chip_id>
			USART_Transmit(flashChipIdBuffer[0]);
 814:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 818:	19 dc       	rcall	.-1998   	; 0x4c <USART_Transmit>
			USART_Transmit(flashChipIdBuffer[1]);
 81a:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <_edata+0x1>
 81e:	16 dc       	rcall	.-2004   	; 0x4c <USART_Transmit>
 820:	eb cf       	rjmp	.-42     	; 0x7f8 <main+0x1de>
			
			gba_mode(); // Set back
		}
		
		// Change bank
		else if (receivedChar == GBA_FLASH_SET_BANK) {
 822:	9b 36       	cpi	r25, 0x6B	; 107
 824:	49 f4       	brne	.+18     	; 0x838 <main+0x21e>
			usart_read_chars(); // Read data
 826:	2b dc       	rcall	.-1962   	; 0x7e <usart_read_chars>
			uint8_t bank = atoi(receivedBuffer); // Convert data string to dec
 828:	82 e6       	ldi	r24, 0x62	; 98
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	26 d3       	rcall	.+1612   	; 0xe7a <atoi>
 82e:	c8 2f       	mov	r28, r24
			
			gb_mode();
 830:	39 dc       	rcall	.-1934   	; 0xa4 <gb_mode>
			flash_switch_bank(bank);
 832:	8c 2f       	mov	r24, r28
 834:	7d dd       	rcall	.-1286   	; 0x330 <flash_switch_bank>
 836:	e0 cf       	rjmp	.-64     	; 0x7f8 <main+0x1de>
			
			gba_mode(); // Set back
		}
		
		// Erase 4K sector on Flash (sector 0 to 15 for 512Kbit)
		else if (receivedChar == GBA_FLASH_4K_SECTOR_ERASE) {
 838:	93 37       	cpi	r25, 0x73	; 115
 83a:	69 f4       	brne	.+26     	; 0x856 <main+0x23c>
			gb_mode();
 83c:	33 dc       	rcall	.-1946   	; 0xa4 <gb_mode>
			
			usart_read_chars(); // Read sector
 83e:	1f dc       	rcall	.-1986   	; 0x7e <usart_read_chars>
			uint8_t sectorAddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
 840:	40 e1       	ldi	r20, 0x10	; 16
 842:	50 e0       	ldi	r21, 0x00	; 0
 844:	60 e0       	ldi	r22, 0x00	; 0
 846:	70 e0       	ldi	r23, 0x00	; 0
 848:	82 e6       	ldi	r24, 0x62	; 98
 84a:	90 e0       	ldi	r25, 0x00	; 0
 84c:	05 d2       	rcall	.+1034   	; 0xc58 <strtol>
 84e:	86 2f       	mov	r24, r22
			
			flash_erase_4k_sector(sectorAddress);
 850:	82 dd       	rcall	.-1276   	; 0x356 <flash_erase_4k_sector>
			USART_Transmit('1'); // Send back acknowledgement
 852:	81 e3       	ldi	r24, 0x31	; 49
 854:	e4 cf       	rjmp	.-56     	; 0x81e <main+0x204>
			
			gba_mode(); // Set back
		}
		
		// Write 64 bytes to Flash address one byte write at a time (and increment)
		else if (receivedChar == GBA_FLASH_WRITE_BYTE) {
 856:	92 36       	cpi	r25, 0x62	; 98
 858:	d9 f4       	brne	.+54     	; 0x890 <main+0x276>
			gb_mode();
 85a:	24 dc       	rcall	.-1976   	; 0xa4 <gb_mode>
			
			usart_read_bytes(64);
 85c:	80 e4       	ldi	r24, 0x40	; 64
 85e:	fa db       	rcall	.-2060   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 860:	93 9a       	sbi	0x12, 3	; 18
 862:	22 e6       	ldi	r18, 0x62	; 98
 864:	a2 2e       	mov	r10, r18
 866:	20 e0       	ldi	r18, 0x00	; 0
 868:	b2 2e       	mov	r11, r18
 86a:	c0 e0       	ldi	r28, 0x00	; 0
 86c:	d0 e0       	ldi	r29, 0x00	; 0
			for (uint8_t x = 0; x < 64; x++) {
				flash_write_byte(address, receivedBuffer[x]);
 86e:	f5 01       	movw	r30, r10
 870:	61 91       	ld	r22, Z+
 872:	5f 01       	movw	r10, r30
 874:	ce 01       	movw	r24, r28
 876:	8c 0d       	add	r24, r12
 878:	9d 1d       	adc	r25, r13
 87a:	91 dd       	rcall	.-1246   	; 0x39e <flash_write_byte>
 87c:	21 96       	adiw	r28, 0x01	; 1
			gb_mode();
			
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
 87e:	c0 34       	cpi	r28, 0x40	; 64
 880:	d1 05       	cpc	r29, r1
 882:	a9 f7       	brne	.-22     	; 0x86e <main+0x254>
 884:	f0 e4       	ldi	r31, 0x40	; 64
 886:	cf 0e       	add	r12, r31
 888:	d1 1c       	adc	r13, r1
 88a:	e1 1c       	adc	r14, r1
 88c:	f1 1c       	adc	r15, r1
 88e:	b1 cf       	rjmp	.-158    	; 0x7f2 <main+0x1d8>
			PORTD &= ~(1<<ACTIVITY_LED);
			gba_mode(); // Set back
		}
		
		// Write 128 bytes to flash sector for Atmel flash (and increment)
		else if (receivedChar == GBA_FLASH_WRITE_ATMEL) {
 890:	91 36       	cpi	r25, 0x61	; 97
 892:	61 f4       	brne	.+24     	; 0x8ac <main+0x292>
			gb_mode();
 894:	07 dc       	rcall	.-2034   	; 0xa4 <gb_mode>
			
			usart_read_bytes(128);
 896:	80 e8       	ldi	r24, 0x80	; 128
 898:	dd db       	rcall	.-2118   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 89a:	93 9a       	sbi	0x12, 3	; 18
			flash_write_sector(address); // Address used as sector number
 89c:	c6 01       	movw	r24, r12
 89e:	9b dd       	rcall	.-1226   	; 0x3d6 <flash_write_sector>
			address++;
 8a0:	2f ef       	ldi	r18, 0xFF	; 255
 8a2:	c2 1a       	sub	r12, r18
 8a4:	d2 0a       	sbc	r13, r18
 8a6:	e2 0a       	sbc	r14, r18
 8a8:	f2 0a       	sbc	r15, r18
 8aa:	a3 cf       	rjmp	.-186    	; 0x7f2 <main+0x1d8>
		}
		
		
		// ---------- EEPROM ----------
		// Set EEPROM size
		else if (receivedChar == GBA_SET_EEPROM_SIZE) {
 8ac:	93 35       	cpi	r25, 0x53	; 83
 8ae:	51 f4       	brne	.+20     	; 0x8c4 <main+0x2aa>
			usart_read_chars(); // Read size
 8b0:	e6 db       	rcall	.-2100   	; 0x7e <usart_read_chars>
			eepromSize = strtol(receivedBuffer, NULL, 16); // Convert size to dec
 8b2:	40 e1       	ldi	r20, 0x10	; 16
 8b4:	50 e0       	ldi	r21, 0x00	; 0
 8b6:	60 e0       	ldi	r22, 0x00	; 0
 8b8:	70 e0       	ldi	r23, 0x00	; 0
 8ba:	82 e6       	ldi	r24, 0x62	; 98
 8bc:	90 e0       	ldi	r25, 0x00	; 0
 8be:	cc d1       	rcall	.+920    	; 0xc58 <strtol>
 8c0:	96 2e       	mov	r9, r22
 8c2:	b9 ce       	rjmp	.-654    	; 0x636 <main+0x1c>
		}
		
		// Read the EEPROM on address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_EEPROM) {
 8c4:	95 36       	cpi	r25, 0x65	; 101
 8c6:	e1 f4       	brne	.+56     	; 0x900 <main+0x2e6>
			gba_eeprom_mode();
 8c8:	5d dc       	rcall	.-1862   	; 0x184 <gba_eeprom_mode>
			
			receivedChar = '1';
 8ca:	81 e3       	ldi	r24, 0x31	; 49
					USART_Transmit(eepromBuffer[c]);
				}
				address++; // Increment to next 8 bytes
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
 8cc:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
		// Read the EEPROM on address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_EEPROM) {
			gba_eeprom_mode();
			
			receivedChar = '1';
			while (receivedChar == '1') {
 8d0:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 8d4:	81 33       	cpi	r24, 0x31	; 49
 8d6:	09 f0       	breq	.+2      	; 0x8da <main+0x2c0>
 8d8:	8f cf       	rjmp	.-226    	; 0x7f8 <main+0x1de>
				PORTD |= (1<<ACTIVITY_LED);
 8da:	93 9a       	sbi	0x12, 3	; 18
				gba_eeprom_read(address, eepromSize);
 8dc:	69 2d       	mov	r22, r9
 8de:	c6 01       	movw	r24, r12
 8e0:	8e dc       	rcall	.-1764   	; 0x1fe <gba_eeprom_read>
 8e2:	c4 ee       	ldi	r28, 0xE4	; 228
 8e4:	d0 e0       	ldi	r29, 0x00	; 0
				
				// Send back the 8 bytes of data
				for (uint8_t c = 0; c < 8; c++) {
					USART_Transmit(eepromBuffer[c]);
 8e6:	89 91       	ld	r24, Y+
 8e8:	b1 db       	rcall	.-2206   	; 0x4c <USART_Transmit>
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				gba_eeprom_read(address, eepromSize);
				
				// Send back the 8 bytes of data
				for (uint8_t c = 0; c < 8; c++) {
 8ea:	0c 17       	cp	r16, r28
 8ec:	1d 07       	cpc	r17, r29
 8ee:	d9 f7       	brne	.-10     	; 0x8e6 <main+0x2cc>
					USART_Transmit(eepromBuffer[c]);
				}
				address++; // Increment to next 8 bytes
 8f0:	8f ef       	ldi	r24, 0xFF	; 255
 8f2:	c8 1a       	sub	r12, r24
 8f4:	d8 0a       	sbc	r13, r24
 8f6:	e8 0a       	sbc	r14, r24
 8f8:	f8 0a       	sbc	r15, r24
				
				PORTD &= ~(1<<ACTIVITY_LED);
 8fa:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
 8fc:	a3 db       	rcall	.-2234   	; 0x44 <USART_Receive>
 8fe:	e6 cf       	rjmp	.-52     	; 0x8cc <main+0x2b2>
			
			gba_mode(); // Set back
		}
		
		// Write 8 bytes to the EEPROM address (and increment)
		else if (receivedChar == GBA_WRITE_EEPROM) {
 900:	90 37       	cpi	r25, 0x70	; 112
 902:	c1 f4       	brne	.+48     	; 0x934 <main+0x31a>
			gba_eeprom_mode();
 904:	3f dc       	rcall	.-1922   	; 0x184 <gba_eeprom_mode>
 906:	c4 ee       	ldi	r28, 0xE4	; 228
 908:	d0 e0       	ldi	r29, 0x00	; 0
			
			// Read 8 bytes from USART and place in buffer
			for (uint8_t x = 0; x < 8; x++) {
				eepromBuffer[x] = USART_Receive();
 90a:	9c db       	rcall	.-2248   	; 0x44 <USART_Receive>
 90c:	89 93       	st	Y+, r24
		// Write 8 bytes to the EEPROM address (and increment)
		else if (receivedChar == GBA_WRITE_EEPROM) {
			gba_eeprom_mode();
			
			// Read 8 bytes from USART and place in buffer
			for (uint8_t x = 0; x < 8; x++) {
 90e:	0c 17       	cp	r16, r28
 910:	1d 07       	cpc	r17, r29
 912:	d9 f7       	brne	.-10     	; 0x90a <main+0x2f0>
				eepromBuffer[x] = USART_Receive();
			}
			PORTD |= (1<<ACTIVITY_LED);
 914:	93 9a       	sbi	0x12, 3	; 18
			
			gba_eeprom_write(address, eepromSize);
 916:	69 2d       	mov	r22, r9
 918:	c6 01       	movw	r24, r12
 91a:	9e dc       	rcall	.-1732   	; 0x258 <gba_eeprom_write>
			address++;
 91c:	9f ef       	ldi	r25, 0xFF	; 255
 91e:	c9 1a       	sub	r12, r25
 920:	d9 0a       	sbc	r13, r25
 922:	e9 0a       	sbc	r14, r25
 924:	f9 0a       	sbc	r15, r25
 926:	ef e7       	ldi	r30, 0x7F	; 127
 928:	fe e3       	ldi	r31, 0x3E	; 62
 92a:	31 97       	sbiw	r30, 0x01	; 1
 92c:	f1 f7       	brne	.-4      	; 0x92a <main+0x310>
 92e:	00 c0       	rjmp	.+0      	; 0x930 <main+0x316>
 930:	00 00       	nop
 932:	5f cf       	rjmp	.-322    	; 0x7f2 <main+0x1d8>
		}
		
		
		// ---------- GB FLASH CARTS ----------
		// Write address, one byte and pulse a pin
		else if (receivedChar == GB_FLASH_WRITE_BYTE) {
 934:	96 34       	cpi	r25, 0x46	; 70
 936:	41 f5       	brne	.+80     	; 0x988 <main+0x36e>
			usart_read_chars(); // Read address
 938:	a2 db       	rcall	.-2236   	; 0x7e <usart_read_chars>
			uint16_t flashAddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
 93a:	40 e1       	ldi	r20, 0x10	; 16
 93c:	50 e0       	ldi	r21, 0x00	; 0
 93e:	60 e0       	ldi	r22, 0x00	; 0
 940:	70 e0       	ldi	r23, 0x00	; 0
 942:	82 e6       	ldi	r24, 0x62	; 98
 944:	90 e0       	ldi	r25, 0x00	; 0
 946:	88 d1       	rcall	.+784    	; 0xc58 <strtol>
 948:	1b 01       	movw	r2, r22
 94a:	2c 01       	movw	r4, r24
			
			receivedChar = USART_Receive(); // Wait for byte
 94c:	7b db       	rcall	.-2314   	; 0x44 <USART_Receive>
 94e:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
			if (receivedChar == GB_AUDIO_FLASH_WRITE || receivedChar == GB_BV5_FLASH_WRITE) {
 952:	85 35       	cpi	r24, 0x55	; 85
 954:	19 f0       	breq	.+6      	; 0x95c <main+0x342>
 956:	85 33       	cpi	r24, 0x35	; 53
 958:	09 f0       	breq	.+2      	; 0x95c <main+0x342>
 95a:	6d ce       	rjmp	.-806    	; 0x636 <main+0x1c>
				usart_read_chars(); // Read data
 95c:	90 db       	rcall	.-2272   	; 0x7e <usart_read_chars>
				uint8_t flashByte = strtol(receivedBuffer, NULL, 16); // Convert data byte in hex to dec
 95e:	40 e1       	ldi	r20, 0x10	; 16
 960:	50 e0       	ldi	r21, 0x00	; 0
 962:	60 e0       	ldi	r22, 0x00	; 0
 964:	70 e0       	ldi	r23, 0x00	; 0
 966:	82 e6       	ldi	r24, 0x62	; 98
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	76 d1       	rcall	.+748    	; 0xc58 <strtol>
				
				PORTD |= (1<<ACTIVITY_LED);
 96c:	93 9a       	sbi	0x12, 3	; 18
				if (receivedChar == GB_AUDIO_FLASH_WRITE) { // Pulse audio pin
 96e:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 972:	85 35       	cpi	r24, 0x55	; 85
 974:	19 f4       	brne	.+6      	; 0x97c <main+0x362>
					audio_flash_write_bus_cycle(flashAddress, flashByte);
 976:	c1 01       	movw	r24, r2
 978:	64 dd       	rcall	.-1336   	; 0x442 <audio_flash_write_bus_cycle>
 97a:	50 c0       	rjmp	.+160    	; 0xa1c <main+0x402>
				}
				else if (receivedChar == GB_BV5_FLASH_WRITE) { // Pulse WR pin
 97c:	85 33       	cpi	r24, 0x35	; 53
 97e:	09 f0       	breq	.+2      	; 0x982 <main+0x368>
 980:	4d c0       	rjmp	.+154    	; 0xa1c <main+0x402>
					bv5_flash_write_bus_cycle(flashAddress, flashByte);
 982:	c1 01       	movw	r24, r2
 984:	94 dd       	rcall	.-1240   	; 0x4ae <bv5_flash_write_bus_cycle>
 986:	4a c0       	rjmp	.+148    	; 0xa1c <main+0x402>
				USART_Transmit('1'); // Send back acknowledgement
			}
		}
		
		// Write 64 bytes to Flash address one byte write at a time (and increment), pulse a pin
		else if (receivedChar == GB_FLASH_WRITE_64BYTE) {
 988:	94 35       	cpi	r25, 0x54	; 84
 98a:	49 f5       	brne	.+82     	; 0x9de <main+0x3c4>
			receivedChar = USART_Receive(); // Wait for byte
 98c:	5b db       	rcall	.-2378   	; 0x44 <USART_Receive>
 98e:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
			usart_read_bytes(64);
 992:	80 e4       	ldi	r24, 0x40	; 64
 994:	5f db       	rcall	.-2370   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 996:	93 9a       	sbi	0x12, 3	; 18
 998:	c2 e6       	ldi	r28, 0x62	; 98
 99a:	d0 e0       	ldi	r29, 0x00	; 0
 99c:	90 e4       	ldi	r25, 0x40	; 64
 99e:	59 2e       	mov	r5, r25
			for (uint8_t x = 0; x < 64; x++) {
				if (receivedChar == GB_AUDIO_FLASH_WRITE) { // Pulse audio pin
					audio_flash_write_byte(address, receivedBuffer[x]);
				}
				else if (receivedChar == GB_BV5_FLASH_WRITE) { // Pulse WR pin
					bv5_flash_write_byte(address, receivedBuffer[x]);
 9a0:	c6 01       	movw	r24, r12
 9a2:	82 56       	subi	r24, 0x62	; 98
 9a4:	90 40       	sbci	r25, 0x00	; 0
 9a6:	5c 01       	movw	r10, r24
			receivedChar = USART_Receive(); // Wait for byte
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
				if (receivedChar == GB_AUDIO_FLASH_WRITE) { // Pulse audio pin
 9a8:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 9ac:	85 35       	cpi	r24, 0x55	; 85
 9ae:	31 f4       	brne	.+12     	; 0x9bc <main+0x3a2>
					audio_flash_write_byte(address, receivedBuffer[x]);
 9b0:	68 81       	ld	r22, Y
 9b2:	c5 01       	movw	r24, r10
 9b4:	8c 0f       	add	r24, r28
 9b6:	9d 1f       	adc	r25, r29
 9b8:	51 dd       	rcall	.-1374   	; 0x45c <audio_flash_write_byte>
 9ba:	07 c0       	rjmp	.+14     	; 0x9ca <main+0x3b0>
				}
				else if (receivedChar == GB_BV5_FLASH_WRITE) { // Pulse WR pin
 9bc:	85 33       	cpi	r24, 0x35	; 53
 9be:	29 f4       	brne	.+10     	; 0x9ca <main+0x3b0>
					bv5_flash_write_byte(address, receivedBuffer[x]);
 9c0:	68 81       	ld	r22, Y
 9c2:	c5 01       	movw	r24, r10
 9c4:	8c 0f       	add	r24, r28
 9c6:	9d 1f       	adc	r25, r29
 9c8:	88 dd       	rcall	.-1264   	; 0x4da <bv5_flash_write_byte>
 9ca:	5a 94       	dec	r5
 9cc:	21 96       	adiw	r28, 0x01	; 1
		else if (receivedChar == GB_FLASH_WRITE_64BYTE) {
			receivedChar = USART_Receive(); // Wait for byte
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
 9ce:	51 10       	cpse	r5, r1
 9d0:	eb cf       	rjmp	.-42     	; 0x9a8 <main+0x38e>
 9d2:	90 e4       	ldi	r25, 0x40	; 64
 9d4:	c9 0e       	add	r12, r25
 9d6:	d1 1c       	adc	r13, r1
 9d8:	e1 1c       	adc	r14, r1
 9da:	f1 1c       	adc	r15, r1
 9dc:	42 c0       	rjmp	.+132    	; 0xa62 <main+0x448>
		}
		
		
		// ---------- GBA FLASH CARTS ----------
		// Write 24 bit address, 16 bit data and pulse a pin
		else if (receivedChar == GBA_FLASH_CART_WRITE_BYTE) {
 9de:	9e 36       	cpi	r25, 0x6E	; 110
 9e0:	01 f5       	brne	.+64     	; 0xa22 <main+0x408>
			usart_read_chars(); // Read address
 9e2:	4d db       	rcall	.-2406   	; 0x7e <usart_read_chars>
			uint32_t flashAddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
 9e4:	40 e1       	ldi	r20, 0x10	; 16
 9e6:	50 e0       	ldi	r21, 0x00	; 0
 9e8:	60 e0       	ldi	r22, 0x00	; 0
 9ea:	70 e0       	ldi	r23, 0x00	; 0
 9ec:	82 e6       	ldi	r24, 0x62	; 98
 9ee:	90 e0       	ldi	r25, 0x00	; 0
 9f0:	33 d1       	rcall	.+614    	; 0xc58 <strtol>
 9f2:	1b 01       	movw	r2, r22
 9f4:	2c 01       	movw	r4, r24
			
			receivedChar = USART_Receive(); // Wait for byte
 9f6:	26 db       	rcall	.-2484   	; 0x44 <USART_Receive>
 9f8:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <receivedChar>
			if (receivedChar == GBA_FLASH_CART_WRITE_BYTE) {
 9fc:	8e 36       	cpi	r24, 0x6E	; 110
 9fe:	09 f0       	breq	.+2      	; 0xa02 <main+0x3e8>
 a00:	1a ce       	rjmp	.-972    	; 0x636 <main+0x1c>
				usart_read_chars(); // Read data
 a02:	3d db       	rcall	.-2438   	; 0x7e <usart_read_chars>
				uint16_t flashByte = strtol(receivedBuffer, NULL, 16); // Convert data byte in hex to dec
 a04:	40 e1       	ldi	r20, 0x10	; 16
 a06:	50 e0       	ldi	r21, 0x00	; 0
 a08:	60 e0       	ldi	r22, 0x00	; 0
 a0a:	70 e0       	ldi	r23, 0x00	; 0
 a0c:	82 e6       	ldi	r24, 0x62	; 98
 a0e:	90 e0       	ldi	r25, 0x00	; 0
 a10:	23 d1       	rcall	.+582    	; 0xc58 <strtol>
				
				PORTD |= (1<<ACTIVITY_LED);
 a12:	93 9a       	sbi	0x12, 3	; 18
				gba_flash_write_bus_cycle(flashAddress, flashByte);
 a14:	ab 01       	movw	r20, r22
 a16:	c2 01       	movw	r24, r4
 a18:	b1 01       	movw	r22, r2
 a1a:	86 dd       	rcall	.-1268   	; 0x528 <gba_flash_write_bus_cycle>
				PORTD &= ~(1<<ACTIVITY_LED);
 a1c:	93 98       	cbi	0x12, 3	; 18
				
				USART_Transmit('1'); // Send back acknowledgement
 a1e:	81 e3       	ldi	r24, 0x31	; 49
 a20:	fc c0       	rjmp	.+504    	; 0xc1a <main+0x600>
			}
		}
		
		// Write 64 bytes to Flash address, combine 2 bytes and write at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_64BYTE) {
 a22:	91 37       	cpi	r25, 0x71	; 113
 a24:	01 f5       	brne	.+64     	; 0xa66 <main+0x44c>
			usart_read_bytes(64);
 a26:	80 e4       	ldi	r24, 0x40	; 64
 a28:	15 db       	rcall	.-2518   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
 a2a:	93 9a       	sbi	0x12, 3	; 18
 a2c:	c2 e6       	ldi	r28, 0x62	; 98
 a2e:	d0 e0       	ldi	r29, 0x00	; 0
 a30:	16 01       	movw	r2, r12
 a32:	27 01       	movw	r4, r14
			for (uint8_t x = 0; x < 64; x += 2) {
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
				gba_flash_write_byte_swapped(address, combinedBytes);
 a34:	49 81       	ldd	r20, Y+1	; 0x01
 a36:	50 e0       	ldi	r21, 0x00	; 0
 a38:	54 2f       	mov	r21, r20
 a3a:	44 27       	eor	r20, r20
 a3c:	88 81       	ld	r24, Y
 a3e:	48 2b       	or	r20, r24
 a40:	c2 01       	movw	r24, r4
 a42:	b1 01       	movw	r22, r2
 a44:	84 dd       	rcall	.-1272   	; 0x54e <gba_flash_write_byte_swapped>
				address++;
 a46:	ef ef       	ldi	r30, 0xFF	; 255
 a48:	2e 1a       	sub	r2, r30
 a4a:	3e 0a       	sbc	r3, r30
 a4c:	4e 0a       	sbc	r4, r30
 a4e:	5e 0a       	sbc	r5, r30
 a50:	22 96       	adiw	r28, 0x02	; 2
		// Write 64 bytes to Flash address, combine 2 bytes and write at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_64BYTE) {
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x += 2) {
 a52:	6c 16       	cp	r6, r28
 a54:	7d 06       	cpc	r7, r29
 a56:	71 f7       	brne	.-36     	; 0xa34 <main+0x41a>
 a58:	f0 e2       	ldi	r31, 0x20	; 32
 a5a:	cf 0e       	add	r12, r31
 a5c:	d1 1c       	adc	r13, r1
 a5e:	e1 1c       	adc	r14, r1
 a60:	f1 1c       	adc	r15, r1
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
				gba_flash_write_byte_swapped(address, combinedBytes);
				address++;
			}
			USART_Transmit('1'); // Send back acknowledgement
 a62:	81 e3       	ldi	r24, 0x31	; 49
 a64:	c3 c0       	rjmp	.+390    	; 0xbec <main+0x5d2>
		
		
		// ---------- General commands ----------
		// Set any pin as input/output
		// Reads the DDR/PORT (e.g. DDRB/PORTB is 'B') and the hex value that represents pins to set to an input (e.g. PB7 is 0x80)
		else if (receivedChar == SET_INPUT || receivedChar == SET_OUTPUT) {
 a66:	99 34       	cpi	r25, 0x49	; 73
 a68:	19 f0       	breq	.+6      	; 0xa70 <main+0x456>
 a6a:	9f 34       	cpi	r25, 0x4F	; 79
 a6c:	09 f0       	breq	.+2      	; 0xa70 <main+0x456>
 a6e:	50 c0       	rjmp	.+160    	; 0xb10 <main+0x4f6>
			char portChar = USART_Receive();
 a70:	e9 da       	rcall	.-2606   	; 0x44 <USART_Receive>
 a72:	c8 2f       	mov	r28, r24
			usart_read_chars();
 a74:	04 db       	rcall	.-2552   	; 0x7e <usart_read_chars>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
 a76:	40 e1       	ldi	r20, 0x10	; 16
 a78:	50 e0       	ldi	r21, 0x00	; 0
 a7a:	60 e0       	ldi	r22, 0x00	; 0
 a7c:	70 e0       	ldi	r23, 0x00	; 0
 a7e:	82 e6       	ldi	r24, 0x62	; 98
 a80:	90 e0       	ldi	r25, 0x00	; 0
 a82:	ea d0       	rcall	.+468    	; 0xc58 <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
 a84:	93 9a       	sbi	0x12, 3	; 18
			if (receivedChar == SET_INPUT) {
 a86:	80 91 e3 00 	lds	r24, 0x00E3	; 0x8000e3 <receivedChar>
 a8a:	89 34       	cpi	r24, 0x49	; 73
 a8c:	f9 f4       	brne	.+62     	; 0xacc <main+0x4b2>
				if (portChar == 'A') {
 a8e:	c1 34       	cpi	r28, 0x41	; 65
 a90:	21 f4       	brne	.+8      	; 0xa9a <main+0x480>
					DDRA &= ~(setValue);
 a92:	8a b3       	in	r24, 0x1a	; 26
 a94:	60 95       	com	r22
 a96:	68 23       	and	r22, r24
 a98:	20 c0       	rjmp	.+64     	; 0xada <main+0x4c0>
				}
				else if (portChar == 'B') {
 a9a:	c2 34       	cpi	r28, 0x42	; 66
 a9c:	21 f4       	brne	.+8      	; 0xaa6 <main+0x48c>
					DDRB &= ~(setValue);
 a9e:	87 b3       	in	r24, 0x17	; 23
 aa0:	60 95       	com	r22
 aa2:	68 23       	and	r22, r24
 aa4:	20 c0       	rjmp	.+64     	; 0xae6 <main+0x4cc>
				}
				else if (portChar == 'C') {
 aa6:	c3 34       	cpi	r28, 0x43	; 67
 aa8:	21 f4       	brne	.+8      	; 0xab2 <main+0x498>
					DDRC &= ~(setValue);
 aaa:	84 b3       	in	r24, 0x14	; 20
 aac:	60 95       	com	r22
 aae:	68 23       	and	r22, r24
 ab0:	20 c0       	rjmp	.+64     	; 0xaf2 <main+0x4d8>
				}
				else if (portChar == 'D') {
 ab2:	c4 34       	cpi	r28, 0x44	; 68
 ab4:	21 f4       	brne	.+8      	; 0xabe <main+0x4a4>
					DDRD &= ~(setValue);
 ab6:	81 b3       	in	r24, 0x11	; 17
 ab8:	60 95       	com	r22
 aba:	68 23       	and	r22, r24
 abc:	20 c0       	rjmp	.+64     	; 0xafe <main+0x4e4>
				}
				else if (portChar == 'E') {
 abe:	c5 34       	cpi	r28, 0x45	; 69
 ac0:	09 f0       	breq	.+2      	; 0xac4 <main+0x4aa>
 ac2:	95 c0       	rjmp	.+298    	; 0xbee <main+0x5d4>
					DDRE &= ~(setValue);
 ac4:	86 b1       	in	r24, 0x06	; 6
 ac6:	60 95       	com	r22
 ac8:	68 23       	and	r22, r24
 aca:	20 c0       	rjmp	.+64     	; 0xb0c <main+0x4f2>
				}
			}
			else if (receivedChar == SET_OUTPUT) {
 acc:	8f 34       	cpi	r24, 0x4F	; 79
 ace:	09 f0       	breq	.+2      	; 0xad2 <main+0x4b8>
 ad0:	8e c0       	rjmp	.+284    	; 0xbee <main+0x5d4>
				if (portChar == 'A') {
 ad2:	c1 34       	cpi	r28, 0x41	; 65
 ad4:	21 f4       	brne	.+8      	; 0xade <main+0x4c4>
					DDRA |= (setValue);
 ad6:	8a b3       	in	r24, 0x1a	; 26
 ad8:	68 2b       	or	r22, r24
 ada:	6a bb       	out	0x1a, r22	; 26
 adc:	88 c0       	rjmp	.+272    	; 0xbee <main+0x5d4>
				}
				else if (portChar == 'B') {
 ade:	c2 34       	cpi	r28, 0x42	; 66
 ae0:	21 f4       	brne	.+8      	; 0xaea <main+0x4d0>
					DDRB |= (setValue);
 ae2:	87 b3       	in	r24, 0x17	; 23
 ae4:	68 2b       	or	r22, r24
 ae6:	67 bb       	out	0x17, r22	; 23
 ae8:	82 c0       	rjmp	.+260    	; 0xbee <main+0x5d4>
				}
				else if (portChar == 'C') {
 aea:	c3 34       	cpi	r28, 0x43	; 67
 aec:	21 f4       	brne	.+8      	; 0xaf6 <main+0x4dc>
					DDRC |= (setValue);
 aee:	84 b3       	in	r24, 0x14	; 20
 af0:	68 2b       	or	r22, r24
 af2:	64 bb       	out	0x14, r22	; 20
 af4:	7c c0       	rjmp	.+248    	; 0xbee <main+0x5d4>
				}
				else if (portChar == 'D') {
 af6:	c4 34       	cpi	r28, 0x44	; 68
 af8:	21 f4       	brne	.+8      	; 0xb02 <main+0x4e8>
					DDRD |= (setValue);
 afa:	81 b3       	in	r24, 0x11	; 17
 afc:	68 2b       	or	r22, r24
 afe:	61 bb       	out	0x11, r22	; 17
 b00:	76 c0       	rjmp	.+236    	; 0xbee <main+0x5d4>
				}
				else if (portChar == 'E') {
 b02:	c5 34       	cpi	r28, 0x45	; 69
 b04:	09 f0       	breq	.+2      	; 0xb08 <main+0x4ee>
 b06:	73 c0       	rjmp	.+230    	; 0xbee <main+0x5d4>
					DDRE |= (setValue);
 b08:	86 b1       	in	r24, 0x06	; 6
 b0a:	68 2b       	or	r22, r24
 b0c:	66 b9       	out	0x06, r22	; 6
 b0e:	6f c0       	rjmp	.+222    	; 0xbee <main+0x5d4>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Set pin output as low
		else if (receivedChar == SET_OUTPUT_LOW) {
 b10:	9c 34       	cpi	r25, 0x4C	; 76
 b12:	51 f5       	brne	.+84     	; 0xb68 <main+0x54e>
			char portChar = USART_Receive();			
 b14:	97 da       	rcall	.-2770   	; 0x44 <USART_Receive>
 b16:	c8 2f       	mov	r28, r24
			usart_read_chars();
 b18:	b2 da       	rcall	.-2716   	; 0x7e <usart_read_chars>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
 b1a:	40 e1       	ldi	r20, 0x10	; 16
 b1c:	50 e0       	ldi	r21, 0x00	; 0
 b1e:	60 e0       	ldi	r22, 0x00	; 0
 b20:	70 e0       	ldi	r23, 0x00	; 0
 b22:	82 e6       	ldi	r24, 0x62	; 98
 b24:	90 e0       	ldi	r25, 0x00	; 0
 b26:	98 d0       	rcall	.+304    	; 0xc58 <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
 b28:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
 b2a:	c1 34       	cpi	r28, 0x41	; 65
 b2c:	21 f4       	brne	.+8      	; 0xb36 <main+0x51c>
				PORTA &= ~(setValue);
 b2e:	8b b3       	in	r24, 0x1b	; 27
 b30:	60 95       	com	r22
 b32:	68 23       	and	r22, r24
 b34:	2a c0       	rjmp	.+84     	; 0xb8a <main+0x570>
			}
			else if (portChar == 'B') {
 b36:	c2 34       	cpi	r28, 0x42	; 66
 b38:	21 f4       	brne	.+8      	; 0xb42 <main+0x528>
				PORTB &= ~(setValue);
 b3a:	88 b3       	in	r24, 0x18	; 24
 b3c:	60 95       	com	r22
 b3e:	68 23       	and	r22, r24
 b40:	2a c0       	rjmp	.+84     	; 0xb96 <main+0x57c>
			}
			else if (portChar == 'C') {
 b42:	c3 34       	cpi	r28, 0x43	; 67
 b44:	21 f4       	brne	.+8      	; 0xb4e <main+0x534>
				PORTC &= ~(setValue);
 b46:	85 b3       	in	r24, 0x15	; 21
 b48:	60 95       	com	r22
 b4a:	68 23       	and	r22, r24
 b4c:	2a c0       	rjmp	.+84     	; 0xba2 <main+0x588>
			}
			else if (portChar == 'D') {
 b4e:	c4 34       	cpi	r28, 0x44	; 68
 b50:	21 f4       	brne	.+8      	; 0xb5a <main+0x540>
				PORTD &= ~(setValue);
 b52:	82 b3       	in	r24, 0x12	; 18
 b54:	60 95       	com	r22
 b56:	68 23       	and	r22, r24
 b58:	2a c0       	rjmp	.+84     	; 0xbae <main+0x594>
			}
			else if (portChar == 'E') {
 b5a:	c5 34       	cpi	r28, 0x45	; 69
 b5c:	09 f0       	breq	.+2      	; 0xb60 <main+0x546>
 b5e:	47 c0       	rjmp	.+142    	; 0xbee <main+0x5d4>
				PORTE &= ~(setValue);
 b60:	87 b1       	in	r24, 0x07	; 7
 b62:	60 95       	com	r22
 b64:	68 23       	and	r22, r24
 b66:	29 c0       	rjmp	.+82     	; 0xbba <main+0x5a0>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Set pin output as high
		else if (receivedChar == SET_OUTPUT_HIGH) {
 b68:	98 34       	cpi	r25, 0x48	; 72
 b6a:	49 f5       	brne	.+82     	; 0xbbe <main+0x5a4>
			char portChar = USART_Receive();			
 b6c:	6b da       	rcall	.-2858   	; 0x44 <USART_Receive>
 b6e:	c8 2f       	mov	r28, r24
			usart_read_chars();
 b70:	86 da       	rcall	.-2804   	; 0x7e <usart_read_chars>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
 b72:	40 e1       	ldi	r20, 0x10	; 16
 b74:	50 e0       	ldi	r21, 0x00	; 0
 b76:	60 e0       	ldi	r22, 0x00	; 0
 b78:	70 e0       	ldi	r23, 0x00	; 0
 b7a:	82 e6       	ldi	r24, 0x62	; 98
 b7c:	90 e0       	ldi	r25, 0x00	; 0
 b7e:	6c d0       	rcall	.+216    	; 0xc58 <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
 b80:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
 b82:	c1 34       	cpi	r28, 0x41	; 65
 b84:	21 f4       	brne	.+8      	; 0xb8e <main+0x574>
				PORTA |= (setValue);
 b86:	8b b3       	in	r24, 0x1b	; 27
 b88:	68 2b       	or	r22, r24
 b8a:	6b bb       	out	0x1b, r22	; 27
 b8c:	30 c0       	rjmp	.+96     	; 0xbee <main+0x5d4>
			}
			else if (portChar == 'B') {
 b8e:	c2 34       	cpi	r28, 0x42	; 66
 b90:	21 f4       	brne	.+8      	; 0xb9a <main+0x580>
				PORTB |= (setValue);
 b92:	88 b3       	in	r24, 0x18	; 24
 b94:	68 2b       	or	r22, r24
 b96:	68 bb       	out	0x18, r22	; 24
 b98:	2a c0       	rjmp	.+84     	; 0xbee <main+0x5d4>
			}
			else if (portChar == 'C') {
 b9a:	c3 34       	cpi	r28, 0x43	; 67
 b9c:	21 f4       	brne	.+8      	; 0xba6 <main+0x58c>
				PORTC |= (setValue);
 b9e:	85 b3       	in	r24, 0x15	; 21
 ba0:	68 2b       	or	r22, r24
 ba2:	65 bb       	out	0x15, r22	; 21
 ba4:	24 c0       	rjmp	.+72     	; 0xbee <main+0x5d4>
			}
			else if (portChar == 'D') {
 ba6:	c4 34       	cpi	r28, 0x44	; 68
 ba8:	21 f4       	brne	.+8      	; 0xbb2 <main+0x598>
				PORTD |= (setValue);
 baa:	82 b3       	in	r24, 0x12	; 18
 bac:	68 2b       	or	r22, r24
 bae:	62 bb       	out	0x12, r22	; 18
 bb0:	1e c0       	rjmp	.+60     	; 0xbee <main+0x5d4>
			}
			else if (portChar == 'E') {
 bb2:	c5 34       	cpi	r28, 0x45	; 69
 bb4:	e1 f4       	brne	.+56     	; 0xbee <main+0x5d4>
				PORTE |= (setValue);
 bb6:	87 b1       	in	r24, 0x07	; 7
 bb8:	68 2b       	or	r22, r24
 bba:	67 b9       	out	0x07, r22	; 7
 bbc:	18 c0       	rjmp	.+48     	; 0xbee <main+0x5d4>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Read all pins of a PORT and return the value
		else if (receivedChar == READ_INPUT) {
 bbe:	94 34       	cpi	r25, 0x44	; 68
 bc0:	c1 f4       	brne	.+48     	; 0xbf2 <main+0x5d8>
			char portChar = USART_Receive();			
 bc2:	40 da       	rcall	.-2944   	; 0x44 <USART_Receive>
			
			PORTD |= (1<<ACTIVITY_LED);
 bc4:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
 bc6:	81 34       	cpi	r24, 0x41	; 65
 bc8:	11 f4       	brne	.+4      	; 0xbce <main+0x5b4>
				USART_Transmit(PINA);
 bca:	89 b3       	in	r24, 0x19	; 25
 bcc:	0f c0       	rjmp	.+30     	; 0xbec <main+0x5d2>
			}
			else if (portChar == 'B') {
 bce:	82 34       	cpi	r24, 0x42	; 66
 bd0:	11 f4       	brne	.+4      	; 0xbd6 <main+0x5bc>
				USART_Transmit(PINB);
 bd2:	86 b3       	in	r24, 0x16	; 22
 bd4:	0b c0       	rjmp	.+22     	; 0xbec <main+0x5d2>
			}
			else if (portChar == 'C') {
 bd6:	83 34       	cpi	r24, 0x43	; 67
 bd8:	11 f4       	brne	.+4      	; 0xbde <main+0x5c4>
				USART_Transmit(PINC);
 bda:	83 b3       	in	r24, 0x13	; 19
 bdc:	07 c0       	rjmp	.+14     	; 0xbec <main+0x5d2>
			}
			else if (portChar == 'D') {
 bde:	84 34       	cpi	r24, 0x44	; 68
 be0:	11 f4       	brne	.+4      	; 0xbe6 <main+0x5cc>
				USART_Transmit(PIND);
 be2:	80 b3       	in	r24, 0x10	; 16
 be4:	03 c0       	rjmp	.+6      	; 0xbec <main+0x5d2>
			}
			else if (portChar == 'E') {
 be6:	85 34       	cpi	r24, 0x45	; 69
 be8:	11 f4       	brne	.+4      	; 0xbee <main+0x5d4>
				USART_Transmit(PINE);
 bea:	85 b1       	in	r24, 0x05	; 5
 bec:	2f da       	rcall	.-2978   	; 0x4c <USART_Transmit>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
 bee:	93 98       	cbi	0x12, 3	; 18
 bf0:	22 cd       	rjmp	.-1468   	; 0x636 <main+0x1c>
		}
		
		// Set the reset common lines variable on or off, useful if you are controlling all the pins directly
		else if (receivedChar == RESET_COMMON_LINES) {
 bf2:	9d 34       	cpi	r25, 0x4D	; 77
 bf4:	59 f4       	brne	.+22     	; 0xc0c <main+0x5f2>
			char commonChar = USART_Receive();
 bf6:	26 da       	rcall	.-2996   	; 0x44 <USART_Receive>
			if (commonChar == '1') {
 bf8:	81 33       	cpi	r24, 0x31	; 49
 bfa:	19 f4       	brne	.+6      	; 0xc02 <main+0x5e8>
				resetCommonLines = 1;
 bfc:	88 24       	eor	r8, r8
 bfe:	83 94       	inc	r8
 c00:	1d cd       	rjmp	.-1478   	; 0x63c <main+0x22>
			}
			else if (commonChar == '0') {
 c02:	80 33       	cpi	r24, 0x30	; 48
 c04:	09 f0       	breq	.+2      	; 0xc08 <main+0x5ee>
 c06:	17 cd       	rjmp	.-1490   	; 0x636 <main+0x1c>
				resetCommonLines = 0;
 c08:	81 2c       	mov	r8, r1
 c0a:	19 cd       	rjmp	.-1486   	; 0x63e <main+0x24>
			}
		}
		
		// Send back the PCB version number
		else if (receivedChar == READ_PCB_VERSION) {
 c0c:	98 36       	cpi	r25, 0x68	; 104
 c0e:	11 f4       	brne	.+4      	; 0xc14 <main+0x5fa>
			USART_Transmit(PCB_VERSION);
 c10:	82 e0       	ldi	r24, 0x02	; 2
 c12:	03 c0       	rjmp	.+6      	; 0xc1a <main+0x600>
		}
		
		// Send back the firmware version number
		else if (receivedChar == READ_FIRMWARE_VERSION) {
 c14:	96 35       	cpi	r25, 0x56	; 86
 c16:	19 f4       	brne	.+6      	; 0xc1e <main+0x604>
			USART_Transmit(FIRMWARE_VERSION);
 c18:	86 e0       	ldi	r24, 0x06	; 6
 c1a:	18 da       	rcall	.-3024   	; 0x4c <USART_Transmit>
 c1c:	0c cd       	rjmp	.-1512   	; 0x636 <main+0x1c>
		}
		
		// Reset the AVR if it matches the number
		else if (receivedChar == RESET_AVR) {
 c1e:	9a 32       	cpi	r25, 0x2A	; 42
 c20:	09 f0       	breq	.+2      	; 0xc24 <main+0x60a>
 c22:	09 cd       	rjmp	.-1518   	; 0x636 <main+0x1c>
			usart_read_chars();
 c24:	2c da       	rcall	.-2984   	; 0x7e <usart_read_chars>
			uint32_t resetValue = strtol(receivedBuffer, NULL, 16);
 c26:	40 e1       	ldi	r20, 0x10	; 16
 c28:	50 e0       	ldi	r21, 0x00	; 0
 c2a:	60 e0       	ldi	r22, 0x00	; 0
 c2c:	70 e0       	ldi	r23, 0x00	; 0
 c2e:	82 e6       	ldi	r24, 0x62	; 98
 c30:	90 e0       	ldi	r25, 0x00	; 0
 c32:	12 d0       	rcall	.+36     	; 0xc58 <strtol>
			if (resetValue == RESET_VALUE) {
 c34:	61 3e       	cpi	r22, 0xE1	; 225
 c36:	75 4e       	sbci	r23, 0xE5	; 229
 c38:	87 40       	sbci	r24, 0x07	; 7
 c3a:	91 05       	cpc	r25, r1
 c3c:	09 f0       	breq	.+2      	; 0xc40 <main+0x626>
 c3e:	fb cc       	rjmp	.-1546   	; 0x636 <main+0x1c>
				// Clear watchdog flag
				MCUCSR &= ~(1<<WDRF);
 c40:	84 b7       	in	r24, 0x34	; 52
 c42:	87 7f       	andi	r24, 0xF7	; 247
 c44:	84 bf       	out	0x34, r24	; 52
				
				// Start timed sequence
				WDTCR = (1<<WDCE) | (1<<WDE);
 c46:	88 e1       	ldi	r24, 0x18	; 24
 c48:	81 bd       	out	0x21, r24	; 33
				
				// Reset in 250 ms
				WDTCR = (1<<WDP2) | (1<<WDE);
 c4a:	9c e0       	ldi	r25, 0x0C	; 12
 c4c:	91 bd       	out	0x21, r25	; 33
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 c4e:	8f ef       	ldi	r24, 0xFF	; 255
 c50:	9f ef       	ldi	r25, 0xFF	; 255
 c52:	01 97       	sbiw	r24, 0x01	; 1
 c54:	f1 f7       	brne	.-4      	; 0xc52 <main+0x638>
 c56:	ef cc       	rjmp	.-1570   	; 0x636 <main+0x1c>

00000c58 <strtol>:
 c58:	a0 e0       	ldi	r26, 0x00	; 0
 c5a:	b0 e0       	ldi	r27, 0x00	; 0
 c5c:	e1 e3       	ldi	r30, 0x31	; 49
 c5e:	f6 e0       	ldi	r31, 0x06	; 6
 c60:	78 c1       	rjmp	.+752    	; 0xf52 <__prologue_saves__+0x2>
 c62:	5c 01       	movw	r10, r24
 c64:	6b 01       	movw	r12, r22
 c66:	7a 01       	movw	r14, r20
 c68:	61 15       	cp	r22, r1
 c6a:	71 05       	cpc	r23, r1
 c6c:	19 f0       	breq	.+6      	; 0xc74 <strtol+0x1c>
 c6e:	fb 01       	movw	r30, r22
 c70:	91 83       	std	Z+1, r25	; 0x01
 c72:	80 83       	st	Z, r24
 c74:	e1 14       	cp	r14, r1
 c76:	f1 04       	cpc	r15, r1
 c78:	29 f0       	breq	.+10     	; 0xc84 <strtol+0x2c>
 c7a:	c7 01       	movw	r24, r14
 c7c:	02 97       	sbiw	r24, 0x02	; 2
 c7e:	83 97       	sbiw	r24, 0x23	; 35
 c80:	08 f0       	brcs	.+2      	; 0xc84 <strtol+0x2c>
 c82:	e2 c0       	rjmp	.+452    	; 0xe48 <strtol+0x1f0>
 c84:	e5 01       	movw	r28, r10
 c86:	21 96       	adiw	r28, 0x01	; 1
 c88:	f5 01       	movw	r30, r10
 c8a:	10 81       	ld	r17, Z
 c8c:	81 2f       	mov	r24, r17
 c8e:	90 e0       	ldi	r25, 0x00	; 0
 c90:	11 d1       	rcall	.+546    	; 0xeb4 <isspace>
 c92:	89 2b       	or	r24, r25
 c94:	11 f0       	breq	.+4      	; 0xc9a <strtol+0x42>
 c96:	5e 01       	movw	r10, r28
 c98:	f5 cf       	rjmp	.-22     	; 0xc84 <strtol+0x2c>
 c9a:	1d 32       	cpi	r17, 0x2D	; 45
 c9c:	29 f4       	brne	.+10     	; 0xca8 <strtol+0x50>
 c9e:	21 96       	adiw	r28, 0x01	; 1
 ca0:	f5 01       	movw	r30, r10
 ca2:	11 81       	ldd	r17, Z+1	; 0x01
 ca4:	01 e0       	ldi	r16, 0x01	; 1
 ca6:	07 c0       	rjmp	.+14     	; 0xcb6 <strtol+0x5e>
 ca8:	1b 32       	cpi	r17, 0x2B	; 43
 caa:	21 f4       	brne	.+8      	; 0xcb4 <strtol+0x5c>
 cac:	e5 01       	movw	r28, r10
 cae:	22 96       	adiw	r28, 0x02	; 2
 cb0:	f5 01       	movw	r30, r10
 cb2:	11 81       	ldd	r17, Z+1	; 0x01
 cb4:	00 e0       	ldi	r16, 0x00	; 0
 cb6:	e1 14       	cp	r14, r1
 cb8:	f1 04       	cpc	r15, r1
 cba:	09 f1       	breq	.+66     	; 0xcfe <strtol+0xa6>
 cbc:	f0 e1       	ldi	r31, 0x10	; 16
 cbe:	ef 16       	cp	r14, r31
 cc0:	f1 04       	cpc	r15, r1
 cc2:	29 f4       	brne	.+10     	; 0xcce <strtol+0x76>
 cc4:	3e c0       	rjmp	.+124    	; 0xd42 <strtol+0xea>
 cc6:	10 e3       	ldi	r17, 0x30	; 48
 cc8:	e1 14       	cp	r14, r1
 cca:	f1 04       	cpc	r15, r1
 ccc:	21 f1       	breq	.+72     	; 0xd16 <strtol+0xbe>
 cce:	28 e0       	ldi	r18, 0x08	; 8
 cd0:	e2 16       	cp	r14, r18
 cd2:	f1 04       	cpc	r15, r1
 cd4:	01 f1       	breq	.+64     	; 0xd16 <strtol+0xbe>
 cd6:	54 f4       	brge	.+20     	; 0xcec <strtol+0x94>
 cd8:	e2 e0       	ldi	r30, 0x02	; 2
 cda:	ee 16       	cp	r14, r30
 cdc:	f1 04       	cpc	r15, r1
 cde:	21 f5       	brne	.+72     	; 0xd28 <strtol+0xd0>
 ce0:	81 2c       	mov	r8, r1
 ce2:	91 2c       	mov	r9, r1
 ce4:	a1 2c       	mov	r10, r1
 ce6:	b0 e4       	ldi	r27, 0x40	; 64
 ce8:	bb 2e       	mov	r11, r27
 cea:	3d c0       	rjmp	.+122    	; 0xd66 <strtol+0x10e>
 cec:	fa e0       	ldi	r31, 0x0A	; 10
 cee:	ef 16       	cp	r14, r31
 cf0:	f1 04       	cpc	r15, r1
 cf2:	39 f0       	breq	.+14     	; 0xd02 <strtol+0xaa>
 cf4:	20 e1       	ldi	r18, 0x10	; 16
 cf6:	e2 16       	cp	r14, r18
 cf8:	f1 04       	cpc	r15, r1
 cfa:	b1 f4       	brne	.+44     	; 0xd28 <strtol+0xd0>
 cfc:	2f c0       	rjmp	.+94     	; 0xd5c <strtol+0x104>
 cfe:	10 33       	cpi	r17, 0x30	; 48
 d00:	11 f1       	breq	.+68     	; 0xd46 <strtol+0xee>
 d02:	fa e0       	ldi	r31, 0x0A	; 10
 d04:	ef 2e       	mov	r14, r31
 d06:	f1 2c       	mov	r15, r1
 d08:	ac ec       	ldi	r26, 0xCC	; 204
 d0a:	8a 2e       	mov	r8, r26
 d0c:	98 2c       	mov	r9, r8
 d0e:	a8 2c       	mov	r10, r8
 d10:	ac e0       	ldi	r26, 0x0C	; 12
 d12:	ba 2e       	mov	r11, r26
 d14:	28 c0       	rjmp	.+80     	; 0xd66 <strtol+0x10e>
 d16:	78 e0       	ldi	r23, 0x08	; 8
 d18:	e7 2e       	mov	r14, r23
 d1a:	f1 2c       	mov	r15, r1
 d1c:	81 2c       	mov	r8, r1
 d1e:	91 2c       	mov	r9, r1
 d20:	a1 2c       	mov	r10, r1
 d22:	e0 e1       	ldi	r30, 0x10	; 16
 d24:	be 2e       	mov	r11, r30
 d26:	1f c0       	rjmp	.+62     	; 0xd66 <strtol+0x10e>
 d28:	60 e0       	ldi	r22, 0x00	; 0
 d2a:	70 e0       	ldi	r23, 0x00	; 0
 d2c:	80 e0       	ldi	r24, 0x00	; 0
 d2e:	90 e8       	ldi	r25, 0x80	; 128
 d30:	97 01       	movw	r18, r14
 d32:	0f 2c       	mov	r0, r15
 d34:	00 0c       	add	r0, r0
 d36:	44 0b       	sbc	r20, r20
 d38:	55 0b       	sbc	r21, r21
 d3a:	de d0       	rcall	.+444    	; 0xef8 <__udivmodsi4>
 d3c:	49 01       	movw	r8, r18
 d3e:	5a 01       	movw	r10, r20
 d40:	12 c0       	rjmp	.+36     	; 0xd66 <strtol+0x10e>
 d42:	10 33       	cpi	r17, 0x30	; 48
 d44:	59 f4       	brne	.+22     	; 0xd5c <strtol+0x104>
 d46:	88 81       	ld	r24, Y
 d48:	8f 7d       	andi	r24, 0xDF	; 223
 d4a:	88 35       	cpi	r24, 0x58	; 88
 d4c:	09 f0       	breq	.+2      	; 0xd50 <strtol+0xf8>
 d4e:	bb cf       	rjmp	.-138    	; 0xcc6 <strtol+0x6e>
 d50:	19 81       	ldd	r17, Y+1	; 0x01
 d52:	22 96       	adiw	r28, 0x02	; 2
 d54:	02 60       	ori	r16, 0x02	; 2
 d56:	80 e1       	ldi	r24, 0x10	; 16
 d58:	e8 2e       	mov	r14, r24
 d5a:	f1 2c       	mov	r15, r1
 d5c:	81 2c       	mov	r8, r1
 d5e:	91 2c       	mov	r9, r1
 d60:	a1 2c       	mov	r10, r1
 d62:	68 e0       	ldi	r22, 0x08	; 8
 d64:	b6 2e       	mov	r11, r22
 d66:	40 e0       	ldi	r20, 0x00	; 0
 d68:	60 e0       	ldi	r22, 0x00	; 0
 d6a:	70 e0       	ldi	r23, 0x00	; 0
 d6c:	cb 01       	movw	r24, r22
 d6e:	27 01       	movw	r4, r14
 d70:	0f 2c       	mov	r0, r15
 d72:	00 0c       	add	r0, r0
 d74:	66 08       	sbc	r6, r6
 d76:	77 08       	sbc	r7, r7
 d78:	fe 01       	movw	r30, r28
 d7a:	50 ed       	ldi	r21, 0xD0	; 208
 d7c:	35 2e       	mov	r3, r21
 d7e:	31 0e       	add	r3, r17
 d80:	29 e0       	ldi	r18, 0x09	; 9
 d82:	23 15       	cp	r18, r3
 d84:	70 f4       	brcc	.+28     	; 0xda2 <strtol+0x14a>
 d86:	2f eb       	ldi	r18, 0xBF	; 191
 d88:	21 0f       	add	r18, r17
 d8a:	2a 31       	cpi	r18, 0x1A	; 26
 d8c:	18 f4       	brcc	.+6      	; 0xd94 <strtol+0x13c>
 d8e:	39 ec       	ldi	r19, 0xC9	; 201
 d90:	33 2e       	mov	r3, r19
 d92:	06 c0       	rjmp	.+12     	; 0xda0 <strtol+0x148>
 d94:	2f e9       	ldi	r18, 0x9F	; 159
 d96:	21 0f       	add	r18, r17
 d98:	2a 31       	cpi	r18, 0x1A	; 26
 d9a:	10 f5       	brcc	.+68     	; 0xde0 <strtol+0x188>
 d9c:	29 ea       	ldi	r18, 0xA9	; 169
 d9e:	32 2e       	mov	r3, r18
 da0:	31 0e       	add	r3, r17
 da2:	23 2d       	mov	r18, r3
 da4:	30 e0       	ldi	r19, 0x00	; 0
 da6:	2e 15       	cp	r18, r14
 da8:	3f 05       	cpc	r19, r15
 daa:	d4 f4       	brge	.+52     	; 0xde0 <strtol+0x188>
 dac:	47 fd       	sbrc	r20, 7
 dae:	15 c0       	rjmp	.+42     	; 0xdda <strtol+0x182>
 db0:	86 16       	cp	r8, r22
 db2:	97 06       	cpc	r9, r23
 db4:	a8 06       	cpc	r10, r24
 db6:	b9 06       	cpc	r11, r25
 db8:	68 f0       	brcs	.+26     	; 0xdd4 <strtol+0x17c>
 dba:	a3 01       	movw	r20, r6
 dbc:	92 01       	movw	r18, r4
 dbe:	8d d0       	rcall	.+282    	; 0xeda <__mulsi3>
 dc0:	63 0d       	add	r22, r3
 dc2:	71 1d       	adc	r23, r1
 dc4:	81 1d       	adc	r24, r1
 dc6:	91 1d       	adc	r25, r1
 dc8:	61 30       	cpi	r22, 0x01	; 1
 dca:	71 05       	cpc	r23, r1
 dcc:	81 05       	cpc	r24, r1
 dce:	20 e8       	ldi	r18, 0x80	; 128
 dd0:	92 07       	cpc	r25, r18
 dd2:	10 f0       	brcs	.+4      	; 0xdd8 <strtol+0x180>
 dd4:	4f ef       	ldi	r20, 0xFF	; 255
 dd6:	01 c0       	rjmp	.+2      	; 0xdda <strtol+0x182>
 dd8:	41 e0       	ldi	r20, 0x01	; 1
 dda:	21 96       	adiw	r28, 0x01	; 1
 ddc:	10 81       	ld	r17, Z
 dde:	cc cf       	rjmp	.-104    	; 0xd78 <strtol+0x120>
 de0:	20 2f       	mov	r18, r16
 de2:	21 70       	andi	r18, 0x01	; 1
 de4:	c1 14       	cp	r12, r1
 de6:	d1 04       	cpc	r13, r1
 de8:	71 f0       	breq	.+28     	; 0xe06 <strtol+0x1ae>
 dea:	44 23       	and	r20, r20
 dec:	29 f0       	breq	.+10     	; 0xdf8 <strtol+0x1a0>
 dee:	21 97       	sbiw	r28, 0x01	; 1
 df0:	f6 01       	movw	r30, r12
 df2:	d1 83       	std	Z+1, r29	; 0x01
 df4:	c0 83       	st	Z, r28
 df6:	07 c0       	rjmp	.+14     	; 0xe06 <strtol+0x1ae>
 df8:	01 ff       	sbrs	r16, 1
 dfa:	19 c0       	rjmp	.+50     	; 0xe2e <strtol+0x1d6>
 dfc:	22 97       	sbiw	r28, 0x02	; 2
 dfe:	f6 01       	movw	r30, r12
 e00:	d1 83       	std	Z+1, r29	; 0x01
 e02:	c0 83       	st	Z, r28
 e04:	14 c0       	rjmp	.+40     	; 0xe2e <strtol+0x1d6>
 e06:	47 ff       	sbrs	r20, 7
 e08:	12 c0       	rjmp	.+36     	; 0xe2e <strtol+0x1d6>
 e0a:	22 23       	and	r18, r18
 e0c:	29 f0       	breq	.+10     	; 0xe18 <strtol+0x1c0>
 e0e:	60 e0       	ldi	r22, 0x00	; 0
 e10:	70 e0       	ldi	r23, 0x00	; 0
 e12:	80 e0       	ldi	r24, 0x00	; 0
 e14:	90 e8       	ldi	r25, 0x80	; 128
 e16:	04 c0       	rjmp	.+8      	; 0xe20 <strtol+0x1c8>
 e18:	6f ef       	ldi	r22, 0xFF	; 255
 e1a:	7f ef       	ldi	r23, 0xFF	; 255
 e1c:	8f ef       	ldi	r24, 0xFF	; 255
 e1e:	9f e7       	ldi	r25, 0x7F	; 127
 e20:	22 e2       	ldi	r18, 0x22	; 34
 e22:	30 e0       	ldi	r19, 0x00	; 0
 e24:	30 93 ed 00 	sts	0x00ED, r19	; 0x8000ed <errno+0x1>
 e28:	20 93 ec 00 	sts	0x00EC, r18	; 0x8000ec <errno>
 e2c:	09 c0       	rjmp	.+18     	; 0xe40 <strtol+0x1e8>
 e2e:	22 23       	and	r18, r18
 e30:	81 f0       	breq	.+32     	; 0xe52 <strtol+0x1fa>
 e32:	90 95       	com	r25
 e34:	80 95       	com	r24
 e36:	70 95       	com	r23
 e38:	61 95       	neg	r22
 e3a:	7f 4f       	sbci	r23, 0xFF	; 255
 e3c:	8f 4f       	sbci	r24, 0xFF	; 255
 e3e:	9f 4f       	sbci	r25, 0xFF	; 255
 e40:	46 2f       	mov	r20, r22
 e42:	37 2f       	mov	r19, r23
 e44:	28 2f       	mov	r18, r24
 e46:	12 c0       	rjmp	.+36     	; 0xe6c <strtol+0x214>
 e48:	40 e0       	ldi	r20, 0x00	; 0
 e4a:	30 e0       	ldi	r19, 0x00	; 0
 e4c:	20 e0       	ldi	r18, 0x00	; 0
 e4e:	90 e0       	ldi	r25, 0x00	; 0
 e50:	0d c0       	rjmp	.+26     	; 0xe6c <strtol+0x214>
 e52:	97 ff       	sbrs	r25, 7
 e54:	f5 cf       	rjmp	.-22     	; 0xe40 <strtol+0x1e8>
 e56:	82 e2       	ldi	r24, 0x22	; 34
 e58:	90 e0       	ldi	r25, 0x00	; 0
 e5a:	90 93 ed 00 	sts	0x00ED, r25	; 0x8000ed <errno+0x1>
 e5e:	80 93 ec 00 	sts	0x00EC, r24	; 0x8000ec <errno>
 e62:	6f ef       	ldi	r22, 0xFF	; 255
 e64:	7f ef       	ldi	r23, 0xFF	; 255
 e66:	8f ef       	ldi	r24, 0xFF	; 255
 e68:	9f e7       	ldi	r25, 0x7F	; 127
 e6a:	ea cf       	rjmp	.-44     	; 0xe40 <strtol+0x1e8>
 e6c:	64 2f       	mov	r22, r20
 e6e:	73 2f       	mov	r23, r19
 e70:	82 2f       	mov	r24, r18
 e72:	cd b7       	in	r28, 0x3d	; 61
 e74:	de b7       	in	r29, 0x3e	; 62
 e76:	e1 e1       	ldi	r30, 0x11	; 17
 e78:	88 c0       	rjmp	.+272    	; 0xf8a <__epilogue_restores__+0x2>

00000e7a <atoi>:
 e7a:	fc 01       	movw	r30, r24
 e7c:	88 27       	eor	r24, r24
 e7e:	99 27       	eor	r25, r25
 e80:	e8 94       	clt
 e82:	21 91       	ld	r18, Z+
 e84:	20 32       	cpi	r18, 0x20	; 32
 e86:	e9 f3       	breq	.-6      	; 0xe82 <atoi+0x8>
 e88:	29 30       	cpi	r18, 0x09	; 9
 e8a:	10 f0       	brcs	.+4      	; 0xe90 <atoi+0x16>
 e8c:	2e 30       	cpi	r18, 0x0E	; 14
 e8e:	c8 f3       	brcs	.-14     	; 0xe82 <atoi+0x8>
 e90:	2b 32       	cpi	r18, 0x2B	; 43
 e92:	39 f0       	breq	.+14     	; 0xea2 <atoi+0x28>
 e94:	2d 32       	cpi	r18, 0x2D	; 45
 e96:	31 f4       	brne	.+12     	; 0xea4 <atoi+0x2a>
 e98:	68 94       	set
 e9a:	03 c0       	rjmp	.+6      	; 0xea2 <atoi+0x28>
 e9c:	13 d0       	rcall	.+38     	; 0xec4 <__mulhi_const_10>
 e9e:	82 0f       	add	r24, r18
 ea0:	91 1d       	adc	r25, r1
 ea2:	21 91       	ld	r18, Z+
 ea4:	20 53       	subi	r18, 0x30	; 48
 ea6:	2a 30       	cpi	r18, 0x0A	; 10
 ea8:	c8 f3       	brcs	.-14     	; 0xe9c <atoi+0x22>
 eaa:	1e f4       	brtc	.+6      	; 0xeb2 <atoi+0x38>
 eac:	90 95       	com	r25
 eae:	81 95       	neg	r24
 eb0:	9f 4f       	sbci	r25, 0xFF	; 255
 eb2:	08 95       	ret

00000eb4 <isspace>:
 eb4:	91 11       	cpse	r25, r1
 eb6:	0e c0       	rjmp	.+28     	; 0xed4 <__ctype_isfalse>
 eb8:	80 32       	cpi	r24, 0x20	; 32
 eba:	19 f0       	breq	.+6      	; 0xec2 <isspace+0xe>
 ebc:	89 50       	subi	r24, 0x09	; 9
 ebe:	85 50       	subi	r24, 0x05	; 5
 ec0:	d0 f7       	brcc	.-12     	; 0xeb6 <isspace+0x2>
 ec2:	08 95       	ret

00000ec4 <__mulhi_const_10>:
 ec4:	7a e0       	ldi	r23, 0x0A	; 10
 ec6:	97 9f       	mul	r25, r23
 ec8:	90 2d       	mov	r25, r0
 eca:	87 9f       	mul	r24, r23
 ecc:	80 2d       	mov	r24, r0
 ece:	91 0d       	add	r25, r1
 ed0:	11 24       	eor	r1, r1
 ed2:	08 95       	ret

00000ed4 <__ctype_isfalse>:
 ed4:	99 27       	eor	r25, r25
 ed6:	88 27       	eor	r24, r24

00000ed8 <__ctype_istrue>:
 ed8:	08 95       	ret

00000eda <__mulsi3>:
 eda:	db 01       	movw	r26, r22
 edc:	8f 93       	push	r24
 ede:	9f 93       	push	r25
 ee0:	2d d0       	rcall	.+90     	; 0xf3c <__muluhisi3>
 ee2:	bf 91       	pop	r27
 ee4:	af 91       	pop	r26
 ee6:	a2 9f       	mul	r26, r18
 ee8:	80 0d       	add	r24, r0
 eea:	91 1d       	adc	r25, r1
 eec:	a3 9f       	mul	r26, r19
 eee:	90 0d       	add	r25, r0
 ef0:	b2 9f       	mul	r27, r18
 ef2:	90 0d       	add	r25, r0
 ef4:	11 24       	eor	r1, r1
 ef6:	08 95       	ret

00000ef8 <__udivmodsi4>:
 ef8:	a1 e2       	ldi	r26, 0x21	; 33
 efa:	1a 2e       	mov	r1, r26
 efc:	aa 1b       	sub	r26, r26
 efe:	bb 1b       	sub	r27, r27
 f00:	fd 01       	movw	r30, r26
 f02:	0d c0       	rjmp	.+26     	; 0xf1e <__udivmodsi4_ep>

00000f04 <__udivmodsi4_loop>:
 f04:	aa 1f       	adc	r26, r26
 f06:	bb 1f       	adc	r27, r27
 f08:	ee 1f       	adc	r30, r30
 f0a:	ff 1f       	adc	r31, r31
 f0c:	a2 17       	cp	r26, r18
 f0e:	b3 07       	cpc	r27, r19
 f10:	e4 07       	cpc	r30, r20
 f12:	f5 07       	cpc	r31, r21
 f14:	20 f0       	brcs	.+8      	; 0xf1e <__udivmodsi4_ep>
 f16:	a2 1b       	sub	r26, r18
 f18:	b3 0b       	sbc	r27, r19
 f1a:	e4 0b       	sbc	r30, r20
 f1c:	f5 0b       	sbc	r31, r21

00000f1e <__udivmodsi4_ep>:
 f1e:	66 1f       	adc	r22, r22
 f20:	77 1f       	adc	r23, r23
 f22:	88 1f       	adc	r24, r24
 f24:	99 1f       	adc	r25, r25
 f26:	1a 94       	dec	r1
 f28:	69 f7       	brne	.-38     	; 0xf04 <__udivmodsi4_loop>
 f2a:	60 95       	com	r22
 f2c:	70 95       	com	r23
 f2e:	80 95       	com	r24
 f30:	90 95       	com	r25
 f32:	9b 01       	movw	r18, r22
 f34:	ac 01       	movw	r20, r24
 f36:	bd 01       	movw	r22, r26
 f38:	cf 01       	movw	r24, r30
 f3a:	08 95       	ret

00000f3c <__muluhisi3>:
 f3c:	40 d0       	rcall	.+128    	; 0xfbe <__umulhisi3>
 f3e:	a5 9f       	mul	r26, r21
 f40:	90 0d       	add	r25, r0
 f42:	b4 9f       	mul	r27, r20
 f44:	90 0d       	add	r25, r0
 f46:	a4 9f       	mul	r26, r20
 f48:	80 0d       	add	r24, r0
 f4a:	91 1d       	adc	r25, r1
 f4c:	11 24       	eor	r1, r1
 f4e:	08 95       	ret

00000f50 <__prologue_saves__>:
 f50:	2f 92       	push	r2
 f52:	3f 92       	push	r3
 f54:	4f 92       	push	r4
 f56:	5f 92       	push	r5
 f58:	6f 92       	push	r6
 f5a:	7f 92       	push	r7
 f5c:	8f 92       	push	r8
 f5e:	9f 92       	push	r9
 f60:	af 92       	push	r10
 f62:	bf 92       	push	r11
 f64:	cf 92       	push	r12
 f66:	df 92       	push	r13
 f68:	ef 92       	push	r14
 f6a:	ff 92       	push	r15
 f6c:	0f 93       	push	r16
 f6e:	1f 93       	push	r17
 f70:	cf 93       	push	r28
 f72:	df 93       	push	r29
 f74:	cd b7       	in	r28, 0x3d	; 61
 f76:	de b7       	in	r29, 0x3e	; 62
 f78:	ca 1b       	sub	r28, r26
 f7a:	db 0b       	sbc	r29, r27
 f7c:	0f b6       	in	r0, 0x3f	; 63
 f7e:	f8 94       	cli
 f80:	de bf       	out	0x3e, r29	; 62
 f82:	0f be       	out	0x3f, r0	; 63
 f84:	cd bf       	out	0x3d, r28	; 61
 f86:	09 94       	ijmp

00000f88 <__epilogue_restores__>:
 f88:	2a 88       	ldd	r2, Y+18	; 0x12
 f8a:	39 88       	ldd	r3, Y+17	; 0x11
 f8c:	48 88       	ldd	r4, Y+16	; 0x10
 f8e:	5f 84       	ldd	r5, Y+15	; 0x0f
 f90:	6e 84       	ldd	r6, Y+14	; 0x0e
 f92:	7d 84       	ldd	r7, Y+13	; 0x0d
 f94:	8c 84       	ldd	r8, Y+12	; 0x0c
 f96:	9b 84       	ldd	r9, Y+11	; 0x0b
 f98:	aa 84       	ldd	r10, Y+10	; 0x0a
 f9a:	b9 84       	ldd	r11, Y+9	; 0x09
 f9c:	c8 84       	ldd	r12, Y+8	; 0x08
 f9e:	df 80       	ldd	r13, Y+7	; 0x07
 fa0:	ee 80       	ldd	r14, Y+6	; 0x06
 fa2:	fd 80       	ldd	r15, Y+5	; 0x05
 fa4:	0c 81       	ldd	r16, Y+4	; 0x04
 fa6:	1b 81       	ldd	r17, Y+3	; 0x03
 fa8:	aa 81       	ldd	r26, Y+2	; 0x02
 faa:	b9 81       	ldd	r27, Y+1	; 0x01
 fac:	ce 0f       	add	r28, r30
 fae:	d1 1d       	adc	r29, r1
 fb0:	0f b6       	in	r0, 0x3f	; 63
 fb2:	f8 94       	cli
 fb4:	de bf       	out	0x3e, r29	; 62
 fb6:	0f be       	out	0x3f, r0	; 63
 fb8:	cd bf       	out	0x3d, r28	; 61
 fba:	ed 01       	movw	r28, r26
 fbc:	08 95       	ret

00000fbe <__umulhisi3>:
 fbe:	a2 9f       	mul	r26, r18
 fc0:	b0 01       	movw	r22, r0
 fc2:	b3 9f       	mul	r27, r19
 fc4:	c0 01       	movw	r24, r0
 fc6:	a3 9f       	mul	r26, r19
 fc8:	01 d0       	rcall	.+2      	; 0xfcc <__umulhisi3+0xe>
 fca:	b2 9f       	mul	r27, r18
 fcc:	70 0d       	add	r23, r0
 fce:	81 1d       	adc	r24, r1
 fd0:	11 24       	eor	r1, r1
 fd2:	91 1d       	adc	r25, r1
 fd4:	08 95       	ret

00000fd6 <_exit>:
 fd6:	f8 94       	cli

00000fd8 <__stop_program>:
 fd8:	ff cf       	rjmp	.-2      	; 0xfd8 <__stop_program>
