Classic Timing Analyzer report for SRAM_TEST
Fri May 31 21:38:24 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 10. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 11. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
 12. Clock Hold: 'CLOCK_50'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                                                                                                                        ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 7.453 ns                         ; ENET_DATA[8]                                                                                                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                     ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 6.627 ns                         ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                       ; ENET_WR_N                                                                                                                 ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                     ; altera_reserved_tdo                                                                                                       ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.436 ns                         ; altera_internal_jtag~TDIUTAP                                                                                 ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; --                                           ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' ; -2.721 ns ; 100.00 MHz ( period = 10.000 ns ) ; 64.76 MHz ( period = 15.442 ns ) ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]                ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 64           ;
; Clock Setup: 'CLOCK_50'                                     ; 0.565 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request        ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2' ; 2.146 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                 ; N/A       ; None                              ; 160.51 MHz ( period = 6.230 ns ) ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                  ; altera_internal_jtag~TCKUTAP                 ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'  ; 0.163 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'CLOCK_50'                                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                          ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                       ; CLOCK_50                                     ; CLOCK_50                                     ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                              ;                                                                                                                           ;                                              ;                                              ; 64           ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                      ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Option                                                              ; Setting            ; From                   ; To                      ; Entity Name     ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Device Name                                                         ; EP2C35F672C6       ;                        ;                         ;                 ;
; Timing Models                                                       ; Final              ;                        ;                         ;                 ;
; Default hold multicycle                                             ; Same as Multicycle ;                        ;                         ;                 ;
; Cut paths between unrelated clock domains                           ; On                 ;                        ;                         ;                 ;
; Cut off read during write signal paths                              ; On                 ;                        ;                         ;                 ;
; Cut off feedback from I/O pins                                      ; On                 ;                        ;                         ;                 ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                        ;                         ;                 ;
; Ignore Clock Settings                                               ; Off                ;                        ;                         ;                 ;
; Analyze latches as synchronous elements                             ; On                 ;                        ;                         ;                 ;
; Enable Recovery/Removal analysis                                    ; Off                ;                        ;                         ;                 ;
; Enable Clock Latency                                                ; Off                ;                        ;                         ;                 ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                        ;                         ;                 ;
; Minimum Core Junction Temperature                                   ; 0                  ;                        ;                         ;                 ;
; Maximum Core Junction Temperature                                   ; 85                 ;                        ;                         ;                 ;
; Number of source nodes to report per destination node               ; 10                 ;                        ;                         ;                 ;
; Number of destination nodes to report                               ; 10                 ;                        ;                         ;                 ;
; Number of paths to report                                           ; 200                ;                        ;                         ;                 ;
; Report Minimum Timing Checks                                        ; Off                ;                        ;                         ;                 ;
; Use Fast Timing Models                                              ; Off                ;                        ;                         ;                 ;
; Report IO Paths Separately                                          ; Off                ;                        ;                         ;                 ;
; Perform Multicorner Analysis                                        ; On                 ;                        ;                         ;                 ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                        ;                         ;                 ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                        ;                         ;                 ;
; Output I/O Timing Endpoint                                          ; Near End           ;                        ;                         ;                 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_1 ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.274 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 5                   ; -2.358 ns ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                 ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                                                                                                  ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.721 ns                               ; 64.76 MHz ( period = 15.442 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.904 ns                 ; 1.817 ns                ;
; -2.714 ns                               ; 64.82 MHz ( period = 15.428 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 1.821 ns                ;
; -2.712 ns                               ; 64.83 MHz ( period = 15.424 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|A_slow_inst_result[16]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 1.820 ns                ;
; -2.708 ns                               ; 64.87 MHz ( period = 15.416 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|A_slow_inst_result[24]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.894 ns                 ; 1.814 ns                ;
; -2.702 ns                               ; 64.92 MHz ( period = 15.404 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 1.807 ns                ;
; -2.695 ns                               ; 64.98 MHz ( period = 15.390 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|A_slow_inst_result[31]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.884 ns                 ; 1.811 ns                ;
; -2.691 ns                               ; 65.01 MHz ( period = 15.382 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|A_slow_inst_result[27]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.881 ns                 ; 1.810 ns                ;
; -2.667 ns                               ; 65.21 MHz ( period = 15.334 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|A_slow_inst_result[28]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.875 ns                 ; 1.792 ns                ;
; -2.644 ns                               ; 65.41 MHz ( period = 15.288 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|A_slow_inst_result[22]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 1.749 ns                ;
; -2.574 ns                               ; 66.02 MHz ( period = 15.148 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.691 ns                ;
; -2.571 ns                               ; 66.04 MHz ( period = 15.142 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.688 ns                ;
; -2.564 ns                               ; 66.10 MHz ( period = 15.128 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.887 ns                 ; 1.677 ns                ;
; -2.554 ns                               ; 66.19 MHz ( period = 15.108 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.671 ns                ;
; -2.551 ns                               ; 66.22 MHz ( period = 15.102 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.905 ns                 ; 1.646 ns                ;
; -2.528 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.937 ns                 ; 1.591 ns                ;
; -2.509 ns                               ; 66.59 MHz ( period = 15.018 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 1.617 ns                ;
; -2.498 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.885 ns                 ; 1.613 ns                ;
; -2.491 ns                               ; 66.75 MHz ( period = 14.982 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|A_slow_inst_result[23]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.897 ns                 ; 1.594 ns                ;
; -2.467 ns                               ; 66.96 MHz ( period = 14.934 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.875 ns                 ; 1.592 ns                ;
; -2.467 ns                               ; 66.96 MHz ( period = 14.934 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 1.574 ns                ;
; -2.463 ns                               ; 67.00 MHz ( period = 14.926 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|A_slow_inst_result[17]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.887 ns                 ; 1.576 ns                ;
; -2.454 ns                               ; 67.08 MHz ( period = 14.908 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.906 ns                 ; 1.548 ns                ;
; -2.452 ns                               ; 67.10 MHz ( period = 14.904 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|A_slow_inst_result[19]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.881 ns                 ; 1.571 ns                ;
; -2.357 ns                               ; 67.96 MHz ( period = 14.714 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.924 ns                 ; 1.433 ns                ;
; -2.356 ns                               ; 67.97 MHz ( period = 14.712 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.922 ns                 ; 1.434 ns                ;
; -2.314 ns                               ; 68.36 MHz ( period = 14.628 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|A_slow_inst_result[20]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.896 ns                 ; 1.418 ns                ;
; -2.306 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|A_slow_inst_result[26]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 1.413 ns                ;
; -2.305 ns                               ; 68.45 MHz ( period = 14.610 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|A_slow_inst_result[25]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 1.410 ns                ;
; -2.303 ns                               ; 68.47 MHz ( period = 14.606 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[3]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 1.411 ns                ;
; -2.195 ns                               ; 69.49 MHz ( period = 14.390 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[5]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.920 ns                 ; 1.275 ns                ;
; -2.193 ns                               ; 69.51 MHz ( period = 14.386 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.905 ns                 ; 1.288 ns                ;
; -2.188 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|d_readdata_d1[30]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.904 ns                 ; 1.284 ns                ;
; -2.182 ns                               ; 69.62 MHz ( period = 14.364 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|d_readdata_d1[16]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 1.290 ns                ;
; -2.179 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|d_readdata_d1[7]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.296 ns                ;
; -2.178 ns                               ; 69.66 MHz ( period = 14.356 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|d_readdata_d1[12]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 1.285 ns                ;
; -2.177 ns                               ; 69.67 MHz ( period = 14.354 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[4]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 1.284 ns                ;
; -2.175 ns                               ; 69.69 MHz ( period = 14.350 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|d_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.292 ns                ;
; -2.174 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|d_readdata_d1[24]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.894 ns                 ; 1.280 ns                ;
; -2.173 ns                               ; 69.71 MHz ( period = 14.346 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|d_readdata_d1[11]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 1.278 ns                ;
; -2.166 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|d_readdata_d1[31]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.884 ns                 ; 1.282 ns                ;
; -2.165 ns                               ; 69.78 MHz ( period = 14.330 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|d_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.883 ns                 ; 1.282 ns                ;
; -2.163 ns                               ; 69.80 MHz ( period = 14.326 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|d_readdata_d1[1]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.887 ns                 ; 1.276 ns                ;
; -2.161 ns                               ; 69.82 MHz ( period = 14.322 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|d_readdata_d1[27]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.881 ns                 ; 1.280 ns                ;
; -2.134 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|d_readdata_d1[28]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.875 ns                 ; 1.259 ns                ;
; -1.997 ns                               ; 71.46 MHz ( period = 13.994 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|d_readdata_d1[8]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.937 ns                 ; 1.060 ns                ;
; -1.921 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|d_readdata_d1[14]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.906 ns                 ; 1.015 ns                ;
; -1.913 ns                               ; 72.33 MHz ( period = 13.826 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|d_readdata_d1[3]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 1.021 ns                ;
; -1.909 ns                               ; 72.37 MHz ( period = 13.818 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|d_readdata_d1[22]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 1.014 ns                ;
; -1.822 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|d_readdata_d1[21]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.924 ns                 ; 0.898 ns                ;
; -1.815 ns                               ; 73.37 MHz ( period = 13.630 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|d_readdata_d1[29]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.922 ns                 ; 0.893 ns                ;
; -1.801 ns                               ; 73.52 MHz ( period = 13.602 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|d_readdata_d1[6]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.905 ns                 ; 0.896 ns                ;
; -1.797 ns                               ; 73.56 MHz ( period = 13.594 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|d_readdata_d1[5]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.920 ns                 ; 0.877 ns                ;
; -1.787 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|d_readdata_d1[9]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.905 ns                 ; 0.882 ns                ;
; -1.784 ns                               ; 73.70 MHz ( period = 13.568 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|d_readdata_d1[20]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.896 ns                 ; 0.888 ns                ;
; -1.779 ns                               ; 73.76 MHz ( period = 13.558 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|d_readdata_d1[4]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 0.886 ns                ;
; -1.779 ns                               ; 73.76 MHz ( period = 13.558 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|d_readdata_d1[23]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.897 ns                 ; 0.882 ns                ;
; -1.778 ns                               ; 73.77 MHz ( period = 13.556 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|d_readdata_d1[13]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 0.885 ns                ;
; -1.774 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|d_readdata_d1[10]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.885 ns                 ; 0.889 ns                ;
; -1.774 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|d_readdata_d1[26]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.893 ns                 ; 0.881 ns                ;
; -1.771 ns                               ; 73.84 MHz ( period = 13.542 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|d_readdata_d1[15]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.892 ns                 ; 0.879 ns                ;
; -1.770 ns                               ; 73.86 MHz ( period = 13.540 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|d_readdata_d1[25]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.895 ns                 ; 0.875 ns                ;
; -1.769 ns                               ; 73.87 MHz ( period = 13.538 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|d_readdata_d1[17]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.886 ns                 ; 0.883 ns                ;
; -1.759 ns                               ; 73.98 MHz ( period = 13.518 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|d_readdata_d1[19]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.881 ns                 ; 0.878 ns                ;
; -1.751 ns                               ; 74.06 MHz ( period = 13.502 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|d_readdata_d1[18]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.876 ns                 ; 0.875 ns                ;
; 0.334 ns                                ; 103.46 MHz ( period = 9.666 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.454 ns                ;
; 0.364 ns                                ; 103.78 MHz ( period = 9.636 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.423 ns                ;
; 0.368 ns                                ; 103.82 MHz ( period = 9.632 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.420 ns                ;
; 0.398 ns                                ; 104.14 MHz ( period = 9.602 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.389 ns                ;
; 0.398 ns                                ; 104.14 MHz ( period = 9.602 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.389 ns                ;
; 0.399 ns                                ; 104.16 MHz ( period = 9.601 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.388 ns                ;
; 0.402 ns                                ; 104.19 MHz ( period = 9.598 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.385 ns                ;
; 0.413 ns                                ; 104.31 MHz ( period = 9.587 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.374 ns                ;
; 0.432 ns                                ; 104.52 MHz ( period = 9.568 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.355 ns                ;
; 0.433 ns                                ; 104.53 MHz ( period = 9.567 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.354 ns                ;
; 0.436 ns                                ; 104.56 MHz ( period = 9.564 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.351 ns                ;
; 0.447 ns                                ; 104.68 MHz ( period = 9.553 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.340 ns                ;
; 0.545 ns                                ; 105.76 MHz ( period = 9.455 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.242 ns                ;
; 0.579 ns                                ; 106.15 MHz ( period = 9.421 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.208 ns                ;
; 0.581 ns                                ; 106.17 MHz ( period = 9.419 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.206 ns                ;
; 0.596 ns                                ; 106.34 MHz ( period = 9.404 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.192 ns                ;
; 0.598 ns                                ; 106.36 MHz ( period = 9.402 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.190 ns                ;
; 0.601 ns                                ; 106.39 MHz ( period = 9.399 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.187 ns                ;
; 0.615 ns                                ; 106.55 MHz ( period = 9.385 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.172 ns                ;
; 0.626 ns                                ; 106.68 MHz ( period = 9.374 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.161 ns                ;
; 0.628 ns                                ; 106.70 MHz ( period = 9.372 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.159 ns                ;
; 0.631 ns                                ; 106.73 MHz ( period = 9.369 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.156 ns                ;
; 0.635 ns                                ; 106.78 MHz ( period = 9.365 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.153 ns                ;
; 0.650 ns                                ; 106.95 MHz ( period = 9.350 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 9.136 ns                ;
; 0.652 ns                                ; 106.97 MHz ( period = 9.348 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.106 ns                ;
; 0.653 ns                                ; 106.99 MHz ( period = 9.347 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 9.136 ns                ;
; 0.654 ns                                ; 107.00 MHz ( period = 9.346 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 9.135 ns                ;
; 0.655 ns                                ; 107.01 MHz ( period = 9.345 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.103 ns                ;
; 0.660 ns                                ; 107.07 MHz ( period = 9.340 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.127 ns                ;
; 0.661 ns                                ; 107.08 MHz ( period = 9.339 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.126 ns                ;
; 0.662 ns                                ; 107.09 MHz ( period = 9.338 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.125 ns                ;
; 0.663 ns                                ; 107.10 MHz ( period = 9.337 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.124 ns                ;
; 0.664 ns                                ; 107.11 MHz ( period = 9.336 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.123 ns                ;
; 0.665 ns                                ; 107.12 MHz ( period = 9.335 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.122 ns                ;
; 0.665 ns                                ; 107.12 MHz ( period = 9.335 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.122 ns                ;
; 0.666 ns                                ; 107.14 MHz ( period = 9.334 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.121 ns                ;
; 0.666 ns                                ; 107.14 MHz ( period = 9.334 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.121 ns                ;
; 0.669 ns                                ; 107.17 MHz ( period = 9.331 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.118 ns                ;
; 0.675 ns                                ; 107.24 MHz ( period = 9.325 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.112 ns                ;
; 0.677 ns                                ; 107.26 MHz ( period = 9.323 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.110 ns                ;
; 0.680 ns                                ; 107.30 MHz ( period = 9.320 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.107 ns                ;
; 0.684 ns                                ; 107.34 MHz ( period = 9.316 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 9.102 ns                ;
; 0.686 ns                                ; 107.37 MHz ( period = 9.314 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.072 ns                ;
; 0.687 ns                                ; 107.38 MHz ( period = 9.313 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 9.102 ns                ;
; 0.688 ns                                ; 107.39 MHz ( period = 9.312 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 9.101 ns                ;
; 0.689 ns                                ; 107.40 MHz ( period = 9.311 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.069 ns                ;
; 0.693 ns                                ; 107.45 MHz ( period = 9.307 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.065 ns                ;
; 0.699 ns                                ; 107.52 MHz ( period = 9.301 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.088 ns                ;
; 0.700 ns                                ; 107.53 MHz ( period = 9.300 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.087 ns                ;
; 0.703 ns                                ; 107.56 MHz ( period = 9.297 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.084 ns                ;
; 0.714 ns                                ; 107.69 MHz ( period = 9.286 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.073 ns                ;
; 0.727 ns                                ; 107.84 MHz ( period = 9.273 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.031 ns                ;
; 0.738 ns                                ; 107.97 MHz ( period = 9.262 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.050 ns                ;
; 0.747 ns                                ; 108.07 MHz ( period = 9.253 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.011 ns                ;
; 0.768 ns                                ; 108.32 MHz ( period = 9.232 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.019 ns                ;
; 0.774 ns                                ; 108.39 MHz ( period = 9.226 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.014 ns                ;
; 0.781 ns                                ; 108.47 MHz ( period = 9.219 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.977 ns                ;
; 0.790 ns                                ; 108.58 MHz ( period = 9.210 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.968 ns                ;
; 0.796 ns                                ; 108.65 MHz ( period = 9.204 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.962 ns                ;
; 0.802 ns                                ; 108.72 MHz ( period = 9.198 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.985 ns                ;
; 0.803 ns                                ; 108.73 MHz ( period = 9.197 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.984 ns                ;
; 0.804 ns                                ; 108.74 MHz ( period = 9.196 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.983 ns                ;
; 0.806 ns                                ; 108.77 MHz ( period = 9.194 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.981 ns                ;
; 0.807 ns                                ; 108.78 MHz ( period = 9.193 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.980 ns                ;
; 0.809 ns                                ; 108.80 MHz ( period = 9.191 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.978 ns                ;
; 0.812 ns                                ; 108.84 MHz ( period = 9.188 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.975 ns                ;
; 0.817 ns                                ; 108.90 MHz ( period = 9.183 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.970 ns                ;
; 0.824 ns                                ; 108.98 MHz ( period = 9.176 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.934 ns                ;
; 0.830 ns                                ; 109.05 MHz ( period = 9.170 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.928 ns                ;
; 0.838 ns                                ; 109.15 MHz ( period = 9.162 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.949 ns                ;
; 0.839 ns                                ; 109.16 MHz ( period = 9.161 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.948 ns                ;
; 0.842 ns                                ; 109.19 MHz ( period = 9.158 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.945 ns                ;
; 0.843 ns                                ; 109.21 MHz ( period = 9.157 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.944 ns                ;
; 0.845 ns                                ; 109.23 MHz ( period = 9.155 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.942 ns                ;
; 0.846 ns                                ; 109.24 MHz ( period = 9.154 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.941 ns                ;
; 0.848 ns                                ; 109.27 MHz ( period = 9.152 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.939 ns                ;
; 0.853 ns                                ; 109.33 MHz ( period = 9.147 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.934 ns                ;
; 0.876 ns                                ; 109.60 MHz ( period = 9.124 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 8.912 ns                ;
; 0.876 ns                                ; 109.60 MHz ( period = 9.124 ns )                    ; system0:u0|cpu:the_cpu|E_src2[0]                                                              ; system0:u0|cpu:the_cpu|E_src2_reg[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.910 ns                ;
; 0.879 ns                                ; 109.64 MHz ( period = 9.121 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[19]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.881 ns                ;
; 0.882 ns                                ; 109.67 MHz ( period = 9.118 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.905 ns                ;
; 0.899 ns                                ; 109.88 MHz ( period = 9.101 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.868 ns                ;
; 0.906 ns                                ; 109.96 MHz ( period = 9.094 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.881 ns                ;
; 0.912 ns                                ; 110.04 MHz ( period = 9.088 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.874 ns                ;
; 0.913 ns                                ; 110.05 MHz ( period = 9.087 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[19]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.847 ns                ;
; 0.914 ns                                ; 110.06 MHz ( period = 9.086 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.844 ns                ;
; 0.914 ns                                ; 110.06 MHz ( period = 9.086 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.872 ns                ;
; 0.915 ns                                ; 110.07 MHz ( period = 9.085 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.874 ns                ;
; 0.916 ns                                ; 110.08 MHz ( period = 9.084 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.842 ns                ;
; 0.916 ns                                ; 110.08 MHz ( period = 9.084 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.873 ns                ;
; 0.916 ns                                ; 110.08 MHz ( period = 9.084 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 8.845 ns                ;
; 0.917 ns                                ; 110.10 MHz ( period = 9.083 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.841 ns                ;
; 0.917 ns                                ; 110.10 MHz ( period = 9.083 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.872 ns                ;
; 0.917 ns                                ; 110.10 MHz ( period = 9.083 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.869 ns                ;
; 0.918 ns                                ; 110.11 MHz ( period = 9.082 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.871 ns                ;
; 0.919 ns                                ; 110.12 MHz ( period = 9.081 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.839 ns                ;
; 0.919 ns                                ; 110.12 MHz ( period = 9.081 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.839 ns                ;
; 0.920 ns                                ; 110.13 MHz ( period = 9.080 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.869 ns                ;
; 0.921 ns                                ; 110.14 MHz ( period = 9.079 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.868 ns                ;
; 0.922 ns                                ; 110.16 MHz ( period = 9.078 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.836 ns                ;
; 0.926 ns                                ; 110.20 MHz ( period = 9.074 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.834 ns                ;
; 0.932 ns                                ; 110.28 MHz ( period = 9.068 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[14]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.855 ns                ;
; 0.932 ns                                ; 110.28 MHz ( period = 9.068 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[20]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.835 ns                ;
; 0.933 ns                                ; 110.29 MHz ( period = 9.067 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.834 ns                ;
; 0.935 ns                                ; 110.31 MHz ( period = 9.065 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[30]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.852 ns                ;
; 0.937 ns                                ; 110.34 MHz ( period = 9.063 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[6]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.850 ns                ;
; 0.940 ns                                ; 110.38 MHz ( period = 9.060 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.847 ns                ;
; 0.940 ns                                ; 110.38 MHz ( period = 9.060 ns )                    ; system0:u0|cpu:the_cpu|E_src1[1]                                                              ; system0:u0|cpu:the_cpu|E_src2_reg[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.850 ns                ;
; 0.941 ns                                ; 110.39 MHz ( period = 9.059 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.846 ns                ;
; 0.944 ns                                ; 110.42 MHz ( period = 9.056 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.843 ns                ;
; 0.949 ns                                ; 110.49 MHz ( period = 9.051 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.838 ns                ;
; 0.950 ns                                ; 110.50 MHz ( period = 9.050 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 8.811 ns                ;
; 0.951 ns                                ; 110.51 MHz ( period = 9.049 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.838 ns                ;
; 0.951 ns                                ; 110.51 MHz ( period = 9.049 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[2]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.835 ns                ;
; 0.953 ns                                ; 110.53 MHz ( period = 9.047 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.805 ns                ;
; 0.954 ns                                ; 110.55 MHz ( period = 9.046 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.835 ns                ;
; 0.955 ns                                ; 110.56 MHz ( period = 9.045 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.832 ns                ;
; 0.955 ns                                ; 110.56 MHz ( period = 9.045 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.834 ns                ;
; 0.955 ns                                ; 110.56 MHz ( period = 9.045 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.803 ns                ;
; 0.956 ns                                ; 110.57 MHz ( period = 9.044 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.802 ns                ;
; 0.957 ns                                ; 110.58 MHz ( period = 9.043 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.801 ns                ;
; 0.960 ns                                ; 110.62 MHz ( period = 9.040 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.800 ns                ;
; 0.960 ns                                ; 110.62 MHz ( period = 9.040 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.798 ns                ;
; 0.962 ns                                ; 110.64 MHz ( period = 9.038 ns )                    ; system0:u0|cpu:the_cpu|E_src2[1]                                                              ; system0:u0|cpu:the_cpu|E_src2_reg[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.824 ns                ;
; 0.966 ns                                ; 110.69 MHz ( period = 9.034 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[14]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.821 ns                ;
; 0.966 ns                                ; 110.69 MHz ( period = 9.034 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[20]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.801 ns                ;
; 0.969 ns                                ; 110.73 MHz ( period = 9.031 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[30]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.818 ns                ;
; 0.970 ns                                ; 110.74 MHz ( period = 9.030 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.790 ns                ;
; 0.971 ns                                ; 110.75 MHz ( period = 9.029 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[6]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.816 ns                ;
; 0.972 ns                                ; 110.77 MHz ( period = 9.028 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.788 ns                ;
; 0.985 ns                                ; 110.93 MHz ( period = 9.015 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.789 ns                  ; 8.804 ns                ;
; 0.985 ns                                ; 110.93 MHz ( period = 9.015 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.802 ns                ;
; 0.985 ns                                ; 110.93 MHz ( period = 9.015 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.802 ns                ;
; 0.986 ns                                ; 110.94 MHz ( period = 9.014 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                 ; system0:u0|cpu:the_cpu|i_readdata_d1[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.799 ns                ;
; 0.994 ns                                ; 111.04 MHz ( period = 9.006 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.764 ns                ;
; 0.995 ns                                ; 111.05 MHz ( period = 9.005 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.757 ns                  ; 8.762 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                                                                                                     ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                                                                                                        ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.146 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.643 ns                ;
; 2.169 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.620 ns                ;
; 2.219 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.570 ns                ;
; 2.242 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.547 ns                ;
; 2.290 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.499 ns                ;
; 2.313 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.476 ns                ;
; 2.314 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.475 ns                ;
; 2.314 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.475 ns                ;
; 2.315 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.474 ns                ;
; 2.315 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.474 ns                ;
; 2.317 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.472 ns                ;
; 2.317 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.472 ns                ;
; 2.319 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.470 ns                ;
; 2.387 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.402 ns                ;
; 2.387 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.402 ns                ;
; 2.388 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.401 ns                ;
; 2.388 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.401 ns                ;
; 2.390 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.399 ns                ;
; 2.390 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.399 ns                ;
; 2.392 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.397 ns                ;
; 2.422 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.367 ns                ;
; 2.425 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.363 ns                ;
; 2.445 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.344 ns                ;
; 2.448 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.340 ns                ;
; 2.453 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.333 ns                ;
; 2.454 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.332 ns                ;
; 2.455 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.331 ns                ;
; 2.458 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.331 ns                ;
; 2.458 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.331 ns                ;
; 2.459 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.330 ns                ;
; 2.459 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.330 ns                ;
; 2.461 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.328 ns                ;
; 2.461 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.328 ns                ;
; 2.463 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.326 ns                ;
; 2.506 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.284 ns                ;
; 2.507 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.283 ns                ;
; 2.515 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.274 ns                ;
; 2.526 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.260 ns                ;
; 2.527 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.259 ns                ;
; 2.528 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.258 ns                ;
; 2.538 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.251 ns                ;
; 2.564 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.225 ns                ;
; 2.579 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.211 ns                ;
; 2.580 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.210 ns                ;
; 2.587 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.202 ns                ;
; 2.590 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.199 ns                ;
; 2.590 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.199 ns                ;
; 2.591 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.198 ns                ;
; 2.591 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.198 ns                ;
; 2.593 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.195 ns                ;
; 2.593 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.195 ns                ;
; 2.593 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.196 ns                ;
; 2.593 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.196 ns                ;
; 2.594 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.194 ns                ;
; 2.594 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.194 ns                ;
; 2.595 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.194 ns                ;
; 2.596 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.192 ns                ;
; 2.596 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.192 ns                ;
; 2.597 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.189 ns                ;
; 2.598 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.188 ns                ;
; 2.598 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 7.190 ns                ;
; 2.599 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.187 ns                ;
; 2.650 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.140 ns                ;
; 2.651 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.139 ns                ;
; 2.662 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.127 ns                ;
; 2.681 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 7.106 ns                ;
; 2.683 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.106 ns                ;
; 2.683 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.106 ns                ;
; 2.684 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.105 ns                ;
; 2.684 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.105 ns                ;
; 2.685 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.104 ns                ;
; 2.686 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.103 ns                ;
; 2.686 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.103 ns                ;
; 2.688 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.101 ns                ;
; 2.704 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 7.083 ns                ;
; 2.706 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.083 ns                ;
; 2.729 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.057 ns                ;
; 2.729 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.060 ns                ;
; 2.730 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.056 ns                ;
; 2.731 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.055 ns                ;
; 2.732 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 7.053 ns                ;
; 2.732 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.057 ns                ;
; 2.732 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.057 ns                ;
; 2.733 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 7.052 ns                ;
; 2.733 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.056 ns                ;
; 2.733 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.056 ns                ;
; 2.734 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 7.051 ns                ;
; 2.735 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.054 ns                ;
; 2.735 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.054 ns                ;
; 2.737 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.052 ns                ;
; 2.752 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.038 ns                ;
; 2.752 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.038 ns                ;
; 2.753 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.037 ns                ;
; 2.753 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.037 ns                ;
; 2.755 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.035 ns                ;
; 2.757 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.033 ns                ;
; 2.760 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.030 ns                ;
; 2.782 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.008 ns                ;
; 2.783 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.007 ns                ;
; 2.785 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.004 ns                ;
; 2.786 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 7.003 ns                ;
; 2.798 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.991 ns                ;
; 2.798 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.991 ns                ;
; 2.798 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.991 ns                ;
; 2.799 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.990 ns                ;
; 2.802 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.987 ns                ;
; 2.804 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.985 ns                ;
; 2.804 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.985 ns                ;
; 2.807 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.982 ns                ;
; 2.808 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.981 ns                ;
; 2.811 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.978 ns                ;
; 2.811 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.978 ns                ;
; 2.822 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.964 ns                ;
; 2.823 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.963 ns                ;
; 2.824 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.962 ns                ;
; 2.825 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.965 ns                ;
; 2.825 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.965 ns                ;
; 2.826 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.964 ns                ;
; 2.826 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.964 ns                ;
; 2.828 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.962 ns                ;
; 2.830 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.960 ns                ;
; 2.830 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.959 ns                ;
; 2.830 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.959 ns                ;
; 2.831 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.958 ns                ;
; 2.831 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.958 ns                ;
; 2.831 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.958 ns                ;
; 2.833 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.957 ns                ;
; 2.833 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.956 ns                ;
; 2.833 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.956 ns                ;
; 2.835 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.954 ns                ;
; 2.849 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.938 ns                ;
; 2.849 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.938 ns                ;
; 2.850 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.937 ns                ;
; 2.850 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.937 ns                ;
; 2.852 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.935 ns                ;
; 2.852 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.935 ns                ;
; 2.854 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.933 ns                ;
; 2.871 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.918 ns                ;
; 2.871 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.918 ns                ;
; 2.871 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.918 ns                ;
; 2.871 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.915 ns                ;
; 2.872 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.917 ns                ;
; 2.872 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.914 ns                ;
; 2.873 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.913 ns                ;
; 2.874 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.915 ns                ;
; 2.874 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.915 ns                ;
; 2.875 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.914 ns                ;
; 2.875 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.915 ns                ;
; 2.875 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.914 ns                ;
; 2.875 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.914 ns                ;
; 2.876 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.914 ns                ;
; 2.877 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.912 ns                ;
; 2.877 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.912 ns                ;
; 2.877 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.912 ns                ;
; 2.877 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[0]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.910 ns                ;
; 2.877 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.912 ns                ;
; 2.879 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.910 ns                ;
; 2.880 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.909 ns                ;
; 2.884 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.905 ns                ;
; 2.884 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.905 ns                ;
; 2.896 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.894 ns                ;
; 2.896 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.894 ns                ;
; 2.897 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.893 ns                ;
; 2.897 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.893 ns                ;
; 2.899 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.891 ns                ;
; 2.900 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[0]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 6.887 ns                ;
; 2.901 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.889 ns                ;
; 2.904 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.886 ns                ;
; 2.924 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.866 ns                ;
; 2.925 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.865 ns                ;
; 2.934 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.855 ns                ;
; 2.942 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.847 ns                ;
; 2.942 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.847 ns                ;
; 2.942 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.847 ns                ;
; 2.943 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.846 ns                ;
; 2.946 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.843 ns                ;
; 2.948 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.841 ns                ;
; 2.948 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.841 ns                ;
; 2.951 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.838 ns                ;
; 2.955 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.834 ns                ;
; 2.955 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.834 ns                ;
; 2.969 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.817 ns                ;
; 2.970 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.816 ns                ;
; 2.971 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.815 ns                ;
; 2.976 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.813 ns                ;
; 2.976 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.813 ns                ;
; 2.977 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.812 ns                ;
; 2.977 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.812 ns                ;
; 2.979 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.810 ns                ;
; 2.979 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.810 ns                ;
; 2.981 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.808 ns                ;
; 2.988 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.796 ns                ;
; 2.989 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.795 ns                ;
; 2.990 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.794 ns                ;
; 3.007 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 6.782 ns                ;
; 3.013 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.773 ns                ;
; 3.014 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.772 ns                ;
; 3.015 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.771 ns                ;
; 3.022 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.768 ns                ;
; 3.023 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 6.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                                                                                                           ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                         ; From Clock                                   ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.565 ns                                ; None                                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.153 ns                  ; 1.588 ns                ;
; 0.618 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.158 ns                  ; 1.540 ns                ;
; 1.232 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.171 ns                  ; 0.939 ns                ;
; 10.596 ns                               ; 106.34 MHz ( period = 9.404 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.919 ns                ;
; 10.870 ns                               ; 109.53 MHz ( period = 9.130 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.644 ns                ;
; 10.916 ns                               ; 110.08 MHz ( period = 9.084 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.588 ns                ;
; 11.038 ns                               ; 111.58 MHz ( period = 8.962 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.466 ns                ;
; 11.262 ns                               ; 114.44 MHz ( period = 8.738 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.252 ns                ;
; 11.272 ns                               ; 114.57 MHz ( period = 8.728 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 8.245 ns                ;
; 11.539 ns                               ; 118.19 MHz ( period = 8.461 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.975 ns                ;
; 11.546 ns                               ; 118.29 MHz ( period = 8.454 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.970 ns                ;
; 11.578 ns                               ; 118.74 MHz ( period = 8.422 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.924 ns                ;
; 11.592 ns                               ; 118.93 MHz ( period = 8.408 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.914 ns                ;
; 11.614 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 7.903 ns                ;
; 11.670 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[1]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 8.127 ns                ;
; 11.670 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[0]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 8.127 ns                ;
; 11.670 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 8.127 ns                ;
; 11.670 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 8.127 ns                ;
; 11.673 ns                               ; 120.09 MHz ( period = 8.327 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.830 ns                ;
; 11.679 ns                               ; 120.18 MHz ( period = 8.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 7.838 ns                ;
; 11.680 ns                               ; 120.19 MHz ( period = 8.320 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.822 ns                ;
; 11.697 ns                               ; 120.44 MHz ( period = 8.303 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.805 ns                ;
; 11.701 ns                               ; 120.50 MHz ( period = 8.299 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.801 ns                ;
; 11.709 ns                               ; 120.61 MHz ( period = 8.291 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.552 ns                 ; 7.843 ns                ;
; 11.714 ns                               ; 120.69 MHz ( period = 8.286 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.792 ns                ;
; 11.813 ns                               ; 122.14 MHz ( period = 8.187 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.689 ns                ;
; 11.818 ns                               ; 122.22 MHz ( period = 8.182 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.685 ns                ;
; 11.831 ns                               ; 122.41 MHz ( period = 8.169 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.671 ns                ;
; 11.832 ns                               ; 122.43 MHz ( period = 8.168 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[13]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.712 ns                ;
; 11.837 ns                               ; 122.50 MHz ( period = 8.163 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.665 ns                ;
; 11.846 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.656 ns                ;
; 11.852 ns                               ; 122.73 MHz ( period = 8.148 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.649 ns                ;
; 11.885 ns                               ; 123.23 MHz ( period = 8.115 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.618 ns                ;
; 11.887 ns                               ; 123.26 MHz ( period = 8.113 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 7.630 ns                ;
; 11.888 ns                               ; 123.27 MHz ( period = 8.112 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.628 ns                ;
; 11.898 ns                               ; 123.43 MHz ( period = 8.102 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.593 ns                ;
; 11.934 ns                               ; 123.98 MHz ( period = 8.066 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.572 ns                ;
; 11.938 ns                               ; 124.04 MHz ( period = 8.062 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.578 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.941 ns                               ; 124.08 MHz ( period = 8.059 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 7.842 ns                ;
; 11.946 ns                               ; 124.16 MHz ( period = 8.054 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.556 ns                ;
; 11.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.555 ns                ;
; 11.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 7.838 ns                ;
; 11.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 7.838 ns                ;
; 11.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[8]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 7.838 ns                ;
; 11.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[9]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 7.838 ns                ;
; 11.953 ns                               ; 124.27 MHz ( period = 8.047 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.563 ns                ;
; 11.954 ns                               ; 124.29 MHz ( period = 8.046 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.547 ns                ;
; 11.967 ns                               ; 124.49 MHz ( period = 8.033 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.535 ns                ;
; 11.971 ns                               ; 124.55 MHz ( period = 8.029 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.530 ns                ;
; 11.975 ns                               ; 124.61 MHz ( period = 8.025 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.526 ns                ;
; 11.979 ns                               ; 124.67 MHz ( period = 8.021 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.523 ns                ;
; 11.980 ns                               ; 124.69 MHz ( period = 8.020 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.524 ns                ;
; 11.981 ns                               ; 124.70 MHz ( period = 8.019 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.521 ns                ;
; 11.993 ns                               ; 124.89 MHz ( period = 8.007 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.499 ns                ;
; 11.999 ns                               ; 124.98 MHz ( period = 8.001 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.507 ns                ;
; 12.000 ns                               ; 125.00 MHz ( period = 8.000 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.491 ns                ;
; 12.005 ns                               ; 125.08 MHz ( period = 7.995 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.498 ns                ;
; 12.007 ns                               ; 125.11 MHz ( period = 7.993 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.496 ns                ;
; 12.016 ns                               ; 125.25 MHz ( period = 7.984 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 7.501 ns                ;
; 12.017 ns                               ; 125.27 MHz ( period = 7.983 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.474 ns                ;
; 12.020 ns                               ; 125.31 MHz ( period = 7.980 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.471 ns                ;
; 12.021 ns                               ; 125.33 MHz ( period = 7.979 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.470 ns                ;
; 12.025 ns                               ; 125.39 MHz ( period = 7.975 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.479 ns                ;
; 12.032 ns                               ; 125.50 MHz ( period = 7.968 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.471 ns                ;
; 12.054 ns                               ; 125.85 MHz ( period = 7.946 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.517 ns                 ; 7.463 ns                ;
; 12.056 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.450 ns                ;
; 12.061 ns                               ; 125.96 MHz ( period = 7.939 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.441 ns                ;
; 12.078 ns                               ; 126.23 MHz ( period = 7.922 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.470 ns                ;
; 12.081 ns                               ; 126.28 MHz ( period = 7.919 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.421 ns                ;
; 12.087 ns                               ; 126.37 MHz ( period = 7.913 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.414 ns                ;
; 12.092 ns                               ; 126.45 MHz ( period = 7.908 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.410 ns                ;
; 12.099 ns                               ; 126.57 MHz ( period = 7.901 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.403 ns                ;
; 12.104 ns                               ; 126.65 MHz ( period = 7.896 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.444 ns                ;
; 12.105 ns                               ; 126.66 MHz ( period = 7.895 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.396 ns                ;
; 12.111 ns                               ; 126.76 MHz ( period = 7.889 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.390 ns                ;
; 12.115 ns                               ; 126.82 MHz ( period = 7.885 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.377 ns                ;
; 12.120 ns                               ; 126.90 MHz ( period = 7.880 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.381 ns                ;
; 12.121 ns                               ; 126.92 MHz ( period = 7.879 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.385 ns                ;
; 12.122 ns                               ; 126.94 MHz ( period = 7.878 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.369 ns                ;
; 12.124 ns                               ; 126.97 MHz ( period = 7.876 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.378 ns                ;
; 12.133 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.358 ns                ;
; 12.133 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.533 ns                 ; 7.400 ns                ;
; 12.133 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.533 ns                 ; 7.400 ns                ;
; 12.133 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[12]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.411 ns                ;
; 12.138 ns                               ; 127.19 MHz ( period = 7.862 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.354 ns                ;
; 12.139 ns                               ; 127.21 MHz ( period = 7.861 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.352 ns                ;
; 12.140 ns                               ; 127.23 MHz ( period = 7.860 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.533 ns                 ; 7.393 ns                ;
; 12.141 ns                               ; 127.24 MHz ( period = 7.859 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.533 ns                 ; 7.392 ns                ;
; 12.142 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.654 ns                ;
; 12.142 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.654 ns                ;
; 12.142 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.654 ns                ;
; 12.142 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.654 ns                ;
; 12.143 ns                               ; 127.28 MHz ( period = 7.857 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.348 ns                ;
; 12.146 ns                               ; 127.32 MHz ( period = 7.854 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[11]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.398 ns                ;
; 12.147 ns                               ; 127.34 MHz ( period = 7.853 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.378 ns                ;
; 12.151 ns                               ; 127.40 MHz ( period = 7.849 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.340 ns                ;
; 12.157 ns                               ; 127.50 MHz ( period = 7.843 ns )                    ; system0:u0|sdram:the_sdram|active_addr[9]                                                              ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.359 ns                ;
; 12.157 ns                               ; 127.50 MHz ( period = 7.843 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.334 ns                ;
; 12.159 ns                               ; 127.53 MHz ( period = 7.841 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.343 ns                ;
; 12.161 ns                               ; 127.57 MHz ( period = 7.839 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.355 ns                ;
; 12.166 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.325 ns                ;
; 12.186 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[11]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 7.605 ns                ;
; 12.186 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 7.605 ns                ;
; 12.186 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[9]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 7.605 ns                ;
; 12.186 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 7.605 ns                ;
; 12.186 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[8]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 7.605 ns                ;
; 12.193 ns                               ; 128.09 MHz ( period = 7.807 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 7.591 ns                ;
; 12.193 ns                               ; 128.09 MHz ( period = 7.807 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 7.591 ns                ;
; 12.197 ns                               ; 128.16 MHz ( period = 7.803 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.328 ns                ;
; 12.202 ns                               ; 128.24 MHz ( period = 7.798 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.597 ns                ;
; 12.202 ns                               ; 128.24 MHz ( period = 7.798 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[18]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.597 ns                ;
; 12.205 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.287 ns                ;
; 12.207 ns                               ; 128.32 MHz ( period = 7.793 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.299 ns                ;
; 12.215 ns                               ; 128.45 MHz ( period = 7.785 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.287 ns                ;
; 12.215 ns                               ; 128.45 MHz ( period = 7.785 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.301 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.281 ns                ;
; 12.241 ns                               ; 128.88 MHz ( period = 7.759 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.260 ns                ;
; 12.244 ns                               ; 128.93 MHz ( period = 7.756 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.257 ns                ;
; 12.249 ns                               ; 129.02 MHz ( period = 7.751 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.552 ns                 ; 7.303 ns                ;
; 12.253 ns                               ; 129.08 MHz ( period = 7.747 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.248 ns                ;
; 12.255 ns                               ; 129.12 MHz ( period = 7.745 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.236 ns                ;
; 12.255 ns                               ; 129.12 MHz ( period = 7.745 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.246 ns                ;
; 12.260 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.232 ns                ;
; 12.266 ns                               ; 129.30 MHz ( period = 7.734 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.225 ns                ;
; 12.273 ns                               ; 129.42 MHz ( period = 7.727 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.218 ns                ;
; 12.274 ns                               ; 129.43 MHz ( period = 7.726 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.228 ns                ;
; 12.279 ns                               ; 129.52 MHz ( period = 7.721 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.212 ns                ;
; 12.279 ns                               ; 129.52 MHz ( period = 7.721 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.223 ns                ;
; 12.280 ns                               ; 129.53 MHz ( period = 7.720 ns )                    ; system0:u0|sdram:the_sdram|active_addr[13]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.223 ns                ;
; 12.280 ns                               ; 129.53 MHz ( period = 7.720 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.236 ns                ;
; 12.281 ns                               ; 129.55 MHz ( period = 7.719 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.221 ns                ;
; 12.287 ns                               ; 129.65 MHz ( period = 7.713 ns )                    ; system0:u0|sdram:the_sdram|active_rnw                                                                  ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.216 ns                ;
; 12.287 ns                               ; 129.65 MHz ( period = 7.713 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.204 ns                ;
; 12.288 ns                               ; 129.67 MHz ( period = 7.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.203 ns                ;
; 12.290 ns                               ; 129.70 MHz ( period = 7.710 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.226 ns                ;
; 12.299 ns                               ; 129.85 MHz ( period = 7.701 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.192 ns                ;
; 12.301 ns                               ; 129.89 MHz ( period = 7.699 ns )                    ; system0:u0|sdram:the_sdram|active_addr[11]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.214 ns                ;
; 12.301 ns                               ; 129.89 MHz ( period = 7.699 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.190 ns                ;
; 12.303 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; system0:u0|sdram:the_sdram|active_addr[8]                                                              ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.213 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.196 ns                ;
; 12.325 ns                               ; 130.29 MHz ( period = 7.675 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.167 ns                ;
; 12.327 ns                               ; 130.33 MHz ( period = 7.673 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.165 ns                ;
; 12.327 ns                               ; 130.33 MHz ( period = 7.673 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.165 ns                ;
; 12.328 ns                               ; 130.34 MHz ( period = 7.672 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.188 ns                ;
; 12.329 ns                               ; 130.36 MHz ( period = 7.671 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.177 ns                ;
; 12.335 ns                               ; 130.46 MHz ( period = 7.665 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.166 ns                ;
; 12.336 ns                               ; 130.48 MHz ( period = 7.664 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.170 ns                ;
; 12.339 ns                               ; 130.53 MHz ( period = 7.661 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.163 ns                ;
; 12.345 ns                               ; 130.63 MHz ( period = 7.655 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.171 ns                ;
; 12.346 ns                               ; 130.65 MHz ( period = 7.654 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.155 ns                ;
; 12.346 ns                               ; 130.65 MHz ( period = 7.654 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|active_dqm[1]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.453 ns                ;
; 12.346 ns                               ; 130.65 MHz ( period = 7.654 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|active_dqm[0]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.453 ns                ;
; 12.346 ns                               ; 130.65 MHz ( period = 7.654 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|active_addr[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.453 ns                ;
; 12.346 ns                               ; 130.65 MHz ( period = 7.654 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|active_addr[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 7.453 ns                ;
; 12.352 ns                               ; 130.75 MHz ( period = 7.648 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.140 ns                ;
; 12.355 ns                               ; 130.80 MHz ( period = 7.645 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.146 ns                ;
; 12.363 ns                               ; 130.94 MHz ( period = 7.637 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.138 ns                ;
; 12.367 ns                               ; 131.01 MHz ( period = 7.633 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.134 ns                ;
; 12.373 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.128 ns                ;
; 12.374 ns                               ; 131.13 MHz ( period = 7.626 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.132 ns                ;
; 12.381 ns                               ; 131.25 MHz ( period = 7.619 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.110 ns                ;
; 12.385 ns                               ; 131.32 MHz ( period = 7.615 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_bank[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.554 ns                 ; 7.169 ns                ;
; 12.388 ns                               ; 131.37 MHz ( period = 7.612 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.103 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 7.114 ns                ;
; 12.395 ns                               ; 131.49 MHz ( period = 7.605 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[8]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.144 ns                ;
; 12.398 ns                               ; 131.54 MHz ( period = 7.602 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.103 ns                ;
; 12.400 ns                               ; 131.58 MHz ( period = 7.600 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.102 ns                ;
; 12.401 ns                               ; 131.60 MHz ( period = 7.599 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.090 ns                ;
; 12.409 ns                               ; 131.73 MHz ( period = 7.591 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.082 ns                ;
; 12.415 ns                               ; 131.84 MHz ( period = 7.585 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[9]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.124 ns                ;
; 12.416 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[10]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.123 ns                ;
; 12.418 ns                               ; 131.89 MHz ( period = 7.582 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.130 ns                ;
; 12.419 ns                               ; 131.91 MHz ( period = 7.581 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.072 ns                ;
; 12.421 ns                               ; 131.94 MHz ( period = 7.579 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.070 ns                ;
; 12.423 ns                               ; 131.98 MHz ( period = 7.577 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.068 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[20]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_rnw                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[14]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.374 ns                ;
; 12.431 ns                               ; 132.12 MHz ( period = 7.569 ns )                    ; system0:u0|sdram:the_sdram|active_addr[9]                                                              ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.084 ns                ;
; 12.444 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.047 ns                ;
; 12.445 ns                               ; 132.36 MHz ( period = 7.555 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.080 ns                ;
; 12.447 ns                               ; 132.40 MHz ( period = 7.553 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.045 ns                ;
; 12.449 ns                               ; 132.43 MHz ( period = 7.551 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.043 ns                ;
; 12.453 ns                               ; 132.50 MHz ( period = 7.547 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.086 ns                ;
; 12.458 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.048 ns                ;
; 12.474 ns                               ; 132.87 MHz ( period = 7.526 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 7.018 ns                ;
; 12.477 ns                               ; 132.93 MHz ( period = 7.523 ns )                    ; system0:u0|sdram:the_sdram|active_addr[9]                                                              ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.028 ns                ;
; 12.479 ns                               ; 132.96 MHz ( period = 7.521 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.022 ns                ;
; 12.484 ns                               ; 133.05 MHz ( period = 7.516 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.018 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                            ;                                              ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                 ; To                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 166.28 MHz ( period = 6.014 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.652 ns                ;
; N/A                                     ; 183.28 MHz ( period = 5.456 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.389 ns                ;
; N/A                                     ; 201.05 MHz ( period = 4.974 ns )                    ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 202.35 MHz ( period = 4.942 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 211.33 MHz ( period = 4.732 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.151 ns                ;
; N/A                                     ; 214.96 MHz ( period = 4.652 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 227.38 MHz ( period = 4.398 ns )                    ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 231.27 MHz ( period = 4.324 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 234.08 MHz ( period = 4.272 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.087 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                      ;                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                               ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.163 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.679 ns                   ; 0.842 ns                 ;
; 0.351 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[20]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.680 ns                   ; 1.031 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|r_val                                                                                                                                                                                                          ; system0:u0|jtag_uart:the_jtag_uart|r_val                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                       ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                    ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                         ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                          ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.484 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[22]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.679 ns                   ; 1.163 ns                 ;
; 0.513 ns                                ; system0:u0|cpu:the_cpu|M_st_data[15]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[15]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; system0:u0|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[3]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.514 ns                                ; system0:u0|cpu:the_cpu|M_src2[27]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[27]                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.515 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|M_st_data[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[5]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|M_st_data[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[1]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[4]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_rot_mask[7]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_rot_mask[7]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_rot_mask[5]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_rot_mask[5]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|E_iw[7]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[7]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[0]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_st_data[14]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[14]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_st_data[31]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[31]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[6]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[3]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[3]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_src2[25]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[25]                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[5]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[5]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_src2[18]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[18]                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_st_data[9]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[9]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|E_ctrl_shift_rot                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|M_ctrl_shift_rot                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[5]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[1]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[13]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[13]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[5]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[5]                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[1]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[1]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[22]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[6]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_ctrl_ld8                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_control_reg_rddata[1]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|A_inst_result[1]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|A_rot[30]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[30]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_control_reg_rddata[0]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[9]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[9]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[4]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|A_rot[31]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[31]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|A_rot[25]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[25]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mem_byte_en[0]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_st_data[17]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[17]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_st_data[24]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[24]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_st_data[27]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[27]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_in_d1                                                                                                                                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[1]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[1]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[3]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[8]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[8]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[14]                                                                                                                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[14]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall_d1                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[7]                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|i_readdata_d1[23]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|F_pc[19]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|D_pc[19]                                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_uir                                                    ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|A_st_data[7]                                                                                                                                                                                                               ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[7]                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[13]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[13]                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[2]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|F_pc[0]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[0]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|D_pc[18]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[18]                                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[2]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[2]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|A_st_data[6]                                                                                                                                                                                                               ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[6]                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[1]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[1]                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[7]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[7]                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|A_ienable_reg_irq1                                                                                                                                                                                                         ; system0:u0|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                            ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|enable_action_strobe                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|E_src2[24]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_src2[24]                                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[4]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[20]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[15]                                                                                                                                                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[15]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[6]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[6]                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[14]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[7]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[12]                                                                                                                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[12]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|M_src2[31]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[31]                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[0]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[0]                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[13]                                                                                                                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[13]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[12]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[12]                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|F_pc[2]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[2]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|F_pc[7]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[7]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_uir                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; system0:u0|cpu:the_cpu|F_pc[1]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[1]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_done_edge_to_pulse|data_in_d1                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[15]                                                                                                                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[15]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[1]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[1]                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[7]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[1]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; system0:u0|cpu:the_cpu|D_pc[10]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[10]                                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[8]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[8]                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; system0:u0|cpu:the_cpu|E_bht_data[1]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; system0:u0|cpu:the_cpu|D_pc[15]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[15]                                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; system0:u0|cpu:the_cpu|D_pc[6]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|E_pc[6]                                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; system0:u0|cpu:the_cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                        ; system0:u0|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[11]                                                                                                                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[11]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                  ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[20]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[20]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[3]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[19]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; system0:u0|cpu:the_cpu|D_pc[20]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[19]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[19]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[12]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[12]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[3]                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.546 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[23]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[23]                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[21]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[21]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; system0:u0|cpu:the_cpu|A_status_reg_pie                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_estatus_reg_pie                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[22]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[22]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.550 ns                                ; system0:u0|cpu:the_cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|M_rot_pass0                                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; system0:u0|cpu:the_cpu|A_status_reg_pie                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_bstatus_reg_pie                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.554 ns                                ; system0:u0|cpu:the_cpu|M_iw[6]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|A_valid_wrctl_ienable                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.559 ns                                ; system0:u0|cpu:the_cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|M_rot_pass3                                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.568 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.569 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.571 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.573 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.574 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.575 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.579 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.580 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.595 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[27]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.662 ns                   ; 1.257 ns                 ;
; 0.616 ns                                ; system0:u0|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.632 ns                 ;
; 0.616 ns                                ; system0:u0|cpu:the_cpu|M_st_data[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[4]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.632 ns                 ;
; 0.618 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[23]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.685 ns                   ; 1.303 ns                 ;
; 0.619 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected                                                                                                                         ; system0:u0|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.635 ns                 ;
; 0.620 ns                                ; system0:u0|cpu:the_cpu|M_st_data[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[7]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.636 ns                 ;
; 0.623 ns                                ; system0:u0|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[29]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.623 ns                                ; system0:u0|cpu:the_cpu|M_st_data[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[0]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.624 ns                                ; system0:u0|cpu:the_cpu|M_st_data[8]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[8]                                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.640 ns                 ;
; 0.625 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                          ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ram_block1a0~portb_datain_reg12 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 0.682 ns                 ;
; 0.625 ns                                ; system0:u0|cpu:the_cpu|M_st_data[25]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[25]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.641 ns                 ;
; 0.625 ns                                ; system0:u0|cpu:the_cpu|M_st_data[16]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[16]                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.641 ns                 ;
; 0.626 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                          ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ram_block1a8~portb_datain_reg4  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.057 ns                   ; 0.683 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                  ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                           ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[23]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[23]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[28]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[28]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[30]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[30]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[24]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[24]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[29]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[29]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.545 ns                 ;
; 0.528 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[14]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[14]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.534 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[23]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[23]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.551 ns                 ;
; 0.534 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[25]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[25]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[5]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.553 ns                 ;
; 0.536 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[12]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[12]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.553 ns                 ;
; 0.536 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[19]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[19]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[30]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[30]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[17]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[17]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.557 ns                 ;
; 0.540 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[11]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[11]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.548 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.666 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[27]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[27]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[22]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[22]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.684 ns                 ;
; 0.667 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[13]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[13]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.684 ns                 ;
; 0.674 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[16]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[16]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[1]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.693 ns                 ;
; 0.677 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[8]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.694 ns                 ;
; 0.678 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[20]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[20]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.695 ns                 ;
; 0.682 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[22]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[22]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.699 ns                 ;
; 0.685 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.690 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[18]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[18]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.707 ns                 ;
; 0.703 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[26]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[26]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.720 ns                 ;
; 0.708 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[28]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[28]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.725 ns                 ;
; 0.716 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[4]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.733 ns                 ;
; 0.717 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.719 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.721 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.728 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[9]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.795 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[0]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.799 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.805 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.811 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.828 ns                 ;
; 0.811 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.829 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.844 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[10]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[10]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.861 ns                 ;
; 0.851 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[9]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[21]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[21]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.869 ns                 ;
; 0.855 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[24]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[24]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.872 ns                 ;
; 0.858 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[0]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[5]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.874 ns                 ;
; 0.861 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[15]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[15]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.878 ns                 ;
; 0.866 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[26]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[26]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.883 ns                 ;
; 0.866 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[7]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.883 ns                 ;
; 0.940 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[2]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.954 ns                 ;
; 0.940 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[14]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.957 ns                 ;
; 0.943 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[25]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[25]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.961 ns                 ;
; 0.956 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[9]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.974 ns                 ;
; 0.958 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.974 ns                 ;
; 0.960 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.976 ns                 ;
; 0.970 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.987 ns                 ;
; 0.971 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[25]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.993 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.009 ns                 ;
; 1.021 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.035 ns                 ;
; 1.026 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.042 ns                 ;
; 1.028 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.044 ns                 ;
; 1.029 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.045 ns                 ;
; 1.047 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[1]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.065 ns                 ;
; 1.063 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.080 ns                 ;
; 1.065 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[1]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.082 ns                 ;
; 1.071 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[5]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.089 ns                 ;
; 1.073 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[29]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[29]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.091 ns                 ;
; 1.073 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[30]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.090 ns                 ;
; 1.077 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[3]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.094 ns                 ;
; 1.085 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[12]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.104 ns                 ;
; 1.085 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[2]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.103 ns                 ;
; 1.086 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[2]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.104 ns                 ;
; 1.088 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[6]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[6]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.105 ns                 ;
; 1.096 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[31]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[31]        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.113 ns                 ;
; 1.101 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[31]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[31]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.118 ns                 ;
; 1.106 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[13]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.124 ns                 ;
; 1.110 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[15]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.129 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.132 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.148 ns                 ;
; 1.143 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[2]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.162 ns                 ;
; 1.147 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[2]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.167 ns                 ;
; 1.152 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[18]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.166 ns                 ;
; 1.167 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[3]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.181 ns                 ;
; 1.168 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[16]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.182 ns                 ;
; 1.177 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_oen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.183 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.200 ns                 ;
; 1.188 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.191 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[11]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.209 ns                 ;
; 1.198 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[31]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[9]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.215 ns                 ;
; 1.203 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_oen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.220 ns                 ;
; 1.204 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[1]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[1]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.219 ns                 ;
; 1.214 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.233 ns                 ;
; 1.219 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[7]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[6]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.226 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[8]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.243 ns                 ;
; 1.227 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[8]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.239 ns                 ;
; 1.229 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[3]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.246 ns                 ;
; 1.239 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[10]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.257 ns                 ;
; 1.247 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.259 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[29]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.280 ns                 ;
; 1.263 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[19]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.281 ns                 ;
; 1.264 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[22]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.281 ns                 ;
; 1.274 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[1]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[31]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.291 ns                 ;
; 1.279 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.286 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[4]          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.301 ns                 ;
; 1.292 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[25]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[3]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.310 ns                 ;
; 1.293 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[23]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23]    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                              ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                         ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                        ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|how_many_ones[0] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|how_many_ones[0]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|how_many_ones[3]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[0]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_in_d1                                                        ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_out                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.535 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Reset_Delay:delay1|Cont[23]                                                                                                                                   ; Reset_Delay:delay1|Cont[23]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.554 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.569 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.592 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.608 ns                 ;
; 0.609 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.625 ns                 ;
; 0.610 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.626 ns                 ;
; 0.653 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.659 ns                                ; system0:u0|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.672 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.690 ns                 ;
; 0.678 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.685 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.690 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.694 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.696 ns                                ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.697 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_addr[11]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.701 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.715 ns                 ;
; 0.703 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.718 ns                 ;
; 0.705 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.719 ns                 ;
; 0.706 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.721 ns                 ;
; 0.706 ns                                ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[12]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[12]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.719 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.720 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.735 ns                 ;
; 0.739 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.756 ns                 ;
; 0.741 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.758 ns                 ;
; 0.750 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.765 ns                 ;
; 0.751 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.766 ns                 ;
; 0.753 ns                                ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.756 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.773 ns                 ;
; 0.761 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.778 ns                 ;
; 0.761 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.778 ns                 ;
; 0.785 ns                                ; system0:u0|sdram:the_sdram|active_data[4]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[7]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[7]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.791 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]                                                                  ; system0:u0|sdram:the_sdram|active_addr[18]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.794 ns                                ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|how_many_ones[0] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|fifo_contains_ones_n ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Reset_Delay:delay1|Cont[12]                                                                                                                                   ; Reset_Delay:delay1|Cont[12]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.805 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Reset_Delay:delay1|Cont[9]                                                                                                                                    ; Reset_Delay:delay1|Cont[9]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:delay1|Cont[11]                                                                                                                                   ; Reset_Delay:delay1|Cont[11]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:delay1|Cont[10]                                                                                                                                   ; Reset_Delay:delay1|Cont[10]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Reset_Delay:delay1|Cont[5]                                                                                                                                    ; Reset_Delay:delay1|Cont[5]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Reset_Delay:delay1|Cont[7]                                                                                                                                    ; Reset_Delay:delay1|Cont[7]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[3]                                                                                                                                    ; Reset_Delay:delay1|Cont[3]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Reset_Delay:delay1|Cont[13]                                                                                                                                   ; Reset_Delay:delay1|Cont[13]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[14]                                                                                                                                   ; Reset_Delay:delay1|Cont[14]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[21]                                                                                                                                   ; Reset_Delay:delay1|Cont[21]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[16]                                                                                                                                   ; Reset_Delay:delay1|Cont[16]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Reset_Delay:delay1|Cont[19]                                                                                                                                   ; Reset_Delay:delay1|Cont[19]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.823 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.827 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000010000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.846 ns                 ;
; 0.830 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.830 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.834 ns                                ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000001000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.851 ns                 ;
; 0.834 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.834 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.837 ns                                ; Reset_Delay:delay1|Cont[20]                                                                                                                                   ; Reset_Delay:delay1|Cont[20]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[22]                                                                                                                                   ; Reset_Delay:delay1|Cont[22]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 0.840 ns                 ;
; 0.841 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Reset_Delay:delay1|Cont[4]                                                                                                                                    ; Reset_Delay:delay1|Cont[4]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Reset_Delay:delay1|Cont[6]                                                                                                                                    ; Reset_Delay:delay1|Cont[6]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.845 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[15]                                                                                                                                   ; Reset_Delay:delay1|Cont[15]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[1]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[8]                                                                                                                                    ; Reset_Delay:delay1|Cont[8]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[2]                                                                                                                                    ; Reset_Delay:delay1|Cont[2]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[17]                                                                                                                                   ; Reset_Delay:delay1|Cont[17]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Reset_Delay:delay1|Cont[18]                                                                                                                                   ; Reset_Delay:delay1|Cont[18]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.851 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                           ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.858 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.863 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.863 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.867 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.868 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.884 ns                                ; system0:u0|sdram:the_sdram|m_state.000100000                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.899 ns                 ;
; 0.886 ns                                ; system0:u0|sdram:the_sdram|m_state.000010000                                                                                                                  ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.901 ns                 ;
; 0.893 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.909 ns                 ;
; 0.910 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.926 ns                 ;
; 0.916 ns                                ; system0:u0|sdram:the_sdram|active_data[15]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.932 ns                 ;
; 0.917 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[7]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[7]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.918 ns                                ; system0:u0|sdram:the_sdram|active_data[0]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.934 ns                 ;
; 0.919 ns                                ; system0:u0|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                             ; system0:u0|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.925 ns                                ; system0:u0|sdram:the_sdram|active_data[11]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.941 ns                 ;
; 0.927 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[13]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[13]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.943 ns                 ;
; 0.928 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[14]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[14]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.944 ns                 ;
; 0.928 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]                                                                  ; system0:u0|sdram:the_sdram|active_addr[12]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.944 ns                 ;
; 0.930 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[22]                                                                  ; system0:u0|sdram:the_sdram|active_addr[4]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.946 ns                 ;
; 0.931 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[2]                                                                   ; system0:u0|sdram:the_sdram|active_data[2]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.947 ns                 ;
; 0.932 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]                                                                  ; system0:u0|sdram:the_sdram|active_addr[15]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.948 ns                 ;
; 0.934 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.031 ns                   ; 0.965 ns                 ;
; 0.937 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[10]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.953 ns                 ;
; 0.939 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.954 ns                 ;
; 0.942 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]                                                                  ; system0:u0|sdram:the_sdram|active_rnw                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.942 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]                                                                  ; system0:u0|sdram:the_sdram|active_addr[9]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.959 ns                 ;
; 0.942 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                            ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.942 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.943 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                            ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.959 ns                 ;
; 0.944 ns                                ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                        ; system0:u0|sdram:the_sdram|za_valid                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.020 ns                   ; 0.964 ns                 ;
; 0.945 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.951 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.967 ns                 ;
; 0.951 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.967 ns                 ;
; 0.956 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.966 ns                 ;
; 0.963 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]                                                                  ; system0:u0|sdram:the_sdram|active_addr[13]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.978 ns                 ;
; 0.966 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[2] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[2]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.982 ns                 ;
; 0.967 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.031 ns                   ; 0.998 ns                 ;
; 0.971 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[15]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[15]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.987 ns                 ;
; 0.978 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.978 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]                                                                  ; system0:u0|sdram:the_sdram|active_addr[16]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.993 ns                 ;
; 0.981 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.999 ns                 ;
; 0.984 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]                                                                  ; system0:u0|sdram:the_sdram|active_addr[10]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.999 ns                 ;
; 0.988 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.022 ns                   ; 1.010 ns                 ;
; 0.993 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 0.994 ns                 ;
; 0.995 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.011 ns                   ; 1.006 ns                 ;
; 0.996 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 0.997 ns                 ;
; 1.002 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.018 ns                 ;
; 1.003 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.005 ns                 ;
; 1.004 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.019 ns                 ;
; 1.007 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.022 ns                 ;
; 1.009 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]                                                                  ; system0:u0|sdram:the_sdram|active_addr[8]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.026 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                               ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 7.453 ns   ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.071 ns   ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.051 ns   ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.041 ns   ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 7.020 ns   ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 7.014 ns   ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 7.010 ns   ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.989 ns   ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.944 ns   ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.942 ns   ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.930 ns   ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.867 ns   ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.703 ns   ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.665 ns   ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.657 ns   ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.610 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.608 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.602 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.518 ns   ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.475 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.330 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.328 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.290 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.232 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 6.232 ns   ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.219 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 6.194 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.191 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 6.134 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.125 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 6.121 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.120 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.108 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.102 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.102 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.087 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 5.981 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 5.952 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 5.937 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 5.912 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 5.887 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.443 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.443 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.443 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.443 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.443 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.440 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.440 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.440 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.440 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.440 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.248 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.557 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.583 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.583 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.975 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.985 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.150 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.181 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.181 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.194 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.194 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.203 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.203 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.204 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.213 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.213 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.224 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.228 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.230 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.237 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.382 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.404 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.431 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.433 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.508 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.556 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.577 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.594 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.594 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.606 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.606 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.611 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.628 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.654 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.664 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.664 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.664 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.687 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.702 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.771 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.789 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.792 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.812 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.866 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.875 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.880 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.931 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.027 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.027 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.206 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To            ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 6.627 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_WR_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.550 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_RD_N                                            ; ENET_RD_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.149 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 6.149 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.144 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 6.144 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 6.134 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 6.134 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 6.116 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                             ; ENET_CLK      ; CLOCK_50   ;
; N/A   ; None         ; 5.957 ns   ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                  ; ENET_RST_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.889 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[11]                                         ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 5.888 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CMD                                             ; ENET_CMD      ; CLOCK_50   ;
; N/A   ; None         ; 5.881 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 5.881 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 5.823 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3      ; LEDG[3]       ; CLOCK_50   ;
; N/A   ; None         ; 5.799 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2      ; LEDG[2]       ; CLOCK_50   ;
; N/A   ; None         ; 5.703 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                            ; ENET_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.655 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[8]                                          ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.652 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[10]                                         ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.632 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[9]                                          ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.625 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.625 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.621 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.621 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.618 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[13]                                         ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 5.500 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[7]                                          ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.456 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[6]                                          ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.404 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.404 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.392 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[14]                                         ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 5.378 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[15]                                         ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 5.176 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[2]                                          ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.158 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.096 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag   ; s_cen         ; CLOCK_50   ;
; N/A   ; None         ; 5.070 ns   ; system0:u0|sdram:the_sdram|m_bank[1]                                                                              ; DRAM_BA_1     ; CLOCK_50   ;
; N/A   ; None         ; 5.070 ns   ; system0:u0|sdram:the_sdram|m_bank[0]                                                                              ; DRAM_BA_0     ; CLOCK_50   ;
; N/A   ; None         ; 5.066 ns   ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                               ; DRAM_WE_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.066 ns   ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                               ; DRAM_LDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_data[14]                                                                             ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_data[13]                                                                             ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_cmd[3]                                                                               ; DRAM_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.050 ns   ; system0:u0|sdram:the_sdram|m_cmd[2]                                                                               ; DRAM_RAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.050 ns   ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                               ; DRAM_CAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_14                                                                       ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_13                                                                       ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[10]                                                                             ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[9]                                                                              ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[7]                                                                              ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_10                                                                       ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_9                                                                        ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_7                                                                        ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.042 ns   ; system0:u0|sdram:the_sdram|m_data[11]                                                                             ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.042 ns   ; system0:u0|sdram:the_sdram|m_data[12]                                                                             ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.039 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_11                                                                       ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.039 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_12                                                                       ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.026 ns   ; system0:u0|sdram:the_sdram|m_data[15]                                                                             ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.026 ns   ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                               ; DRAM_UDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|m_data[1]                                                                              ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|m_data[2]                                                                              ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_15                                                                       ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.020 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_1                                                                        ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.020 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_2                                                                        ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.017 ns   ; system0:u0|sdram:the_sdram|m_data[8]                                                                              ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.014 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_8                                                                        ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.013 ns   ; system0:u0|sdram:the_sdram|m_addr[10]                                                                             ; DRAM_ADDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; system0:u0|sdram:the_sdram|m_addr[4]                                                                              ; DRAM_ADDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; system0:u0|sdram:the_sdram|m_addr[3]                                                                              ; DRAM_ADDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[5]                                                                              ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[3]                                                                              ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[6]                                                                              ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[4]                                                                              ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_5                                                                        ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_3                                                                        ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_6                                                                        ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_4                                                                        ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.003 ns   ; system0:u0|sdram:the_sdram|m_addr[9]                                                                              ; DRAM_ADDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.003 ns   ; system0:u0|sdram:the_sdram|m_addr[8]                                                                              ; DRAM_ADDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.002 ns   ; system0:u0|sdram:the_sdram|m_addr[2]                                                                              ; DRAM_ADDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 4.993 ns   ; system0:u0|sdram:the_sdram|m_data[0]                                                                              ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.993 ns   ; system0:u0|sdram:the_sdram|m_addr[11]                                                                             ; DRAM_ADDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 4.992 ns   ; system0:u0|sdram:the_sdram|m_addr[1]                                                                              ; DRAM_ADDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 4.990 ns   ; system0:u0|sdram:the_sdram|oe                                                                                     ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.983 ns   ; system0:u0|sdram:the_sdram|m_addr[7]                                                                              ; DRAM_ADDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[6]                                                                              ; DRAM_ADDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[5]                                                                              ; DRAM_ADDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[0]                                                                              ; DRAM_ADDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.971 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[12]                                         ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 4.950 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[3] ; s_ddata[3]    ; CLOCK_50   ;
; N/A   ; None         ; 4.946 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[4]                                          ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 4.924 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.907 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[1]                                          ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 4.901 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[6]  ; s_addr[6]     ; CLOCK_50   ;
; N/A   ; None         ; 4.895 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[2] ; s_ddata[2]    ; CLOCK_50   ;
; N/A   ; None         ; 4.886 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[7]  ; s_addr[7]     ; CLOCK_50   ;
; N/A   ; None         ; 4.881 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[9]  ; s_addr[9]     ; CLOCK_50   ;
; N/A   ; None         ; 4.877 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[4]  ; s_addr[4]     ; CLOCK_50   ;
; N/A   ; None         ; 4.837 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[1]  ; s_addr[1]     ; CLOCK_50   ;
; N/A   ; None         ; 4.835 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[8]  ; s_addr[8]     ; CLOCK_50   ;
; N/A   ; None         ; 4.832 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_oen      ; s_oen         ; CLOCK_50   ;
; N/A   ; None         ; 4.794 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[3]                                          ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 4.792 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen      ; s_wen         ; CLOCK_50   ;
; N/A   ; None         ; 4.643 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[5] ; s_ddata[5]    ; CLOCK_50   ;
; N/A   ; None         ; 4.641 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[6] ; s_ddata[6]    ; CLOCK_50   ;
; N/A   ; None         ; 4.637 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[0] ; s_ddata[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.633 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[7] ; s_ddata[7]    ; CLOCK_50   ;
; N/A   ; None         ; 4.608 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[2]  ; s_addr[2]     ; CLOCK_50   ;
; N/A   ; None         ; 4.575 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[3]  ; s_addr[3]     ; CLOCK_50   ;
; N/A   ; None         ; 4.557 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[5]  ; s_addr[5]     ; CLOCK_50   ;
; N/A   ; None         ; 4.548 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[5]                                          ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.538 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[0]  ; s_addr[0]     ; CLOCK_50   ;
; N/A   ; None         ; 4.531 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[1] ; s_ddata[1]    ; CLOCK_50   ;
; N/A   ; None         ; 4.459 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[0]                                          ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.324 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[4] ; s_ddata[4]    ; CLOCK_50   ;
; N/A   ; None         ; 2.717 ns   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                      ; s_clk         ; CLOCK_50   ;
; N/A   ; None         ; -2.048 ns  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0                                                                      ; DRAM_CLK      ; CLOCK_50   ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                      ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 2.436 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.257 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.257 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.161 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.110 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.105 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.096 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.042 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.030 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.022 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.019 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.001 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.932 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.917 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.894 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.894 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.894 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.884 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.858 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.841 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.836 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.836 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.824 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.824 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.807 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.786 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.738 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.663 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.661 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.634 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.612 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.561 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.539 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.460 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.434 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.411 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.411 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.401 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.392 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.388 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.380 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.377 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.377 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.367 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.367 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.358 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.358 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.215 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.205 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.787 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.018 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.210 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.213 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.213 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.213 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.213 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.213 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -5.618 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -5.643 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -5.668 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -5.683 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -5.751 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.856 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -5.857 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.872 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -5.872 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.878 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.890 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -5.891 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.904 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -5.922 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -5.950 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -5.963 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -5.964 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.002 ns ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.060 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.098 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.100 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.245 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.288 ns ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.372 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.378 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.380 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.427 ns ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.435 ns ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.473 ns ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.637 ns ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.700 ns ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.712 ns ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.714 ns ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.759 ns ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.780 ns ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.784 ns ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.790 ns ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.811 ns ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.821 ns ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.841 ns ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -7.223 ns ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                         ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Option          ; Setting ; From                       ; To         ; Entity Name                                 ; Help                                                           ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_0                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_0_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_1                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_1_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_cpu_domain_synch_module   ; No timing path applicable to specified source and destination  ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_sdram_domain_synch_module ; No timing path applicable to specified source and destination  ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 31 21:38:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[22]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[20]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[23]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[21]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[14]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[13]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[18]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[16]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[17]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[19]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[11]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[9]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[10]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[12]" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[15]" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_read" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[6]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[5]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[7]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[8]" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~0" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_requests_sysid_control_slave~0" as buffer
    Info: Detected gated clock "system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_write" as buffer
    Info: Detected ripple clock "system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0"
Info: Slack time is -2.721 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]" and destination register "system0:u0|cpu:the_cpu|A_slow_inst_result[30]"
    Info: Fmax is 64.76 MHz (period= 15.442 ns)
    Info: + Largest register to register requirement is -0.904 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.940 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y17_N11; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[30]'
                Info: Total cell delay = 0.537 ns ( 20.12 % )
                Info: Total interconnect delay = 2.132 ns ( 79.88 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 8.609 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 2; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[19]'
                Info: 4: + IC(0.329 ns) + CELL(0.398 ns) = 3.645 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3'
                Info: 5: + IC(0.263 ns) + CELL(0.406 ns) = 4.314 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 13; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5'
                Info: 6: + IC(0.685 ns) + CELL(0.275 ns) = 5.274 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 36; COMB Node = 'system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'
                Info: 7: + IC(0.420 ns) + CELL(0.150 ns) = 5.844 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1'
                Info: 8: + IC(1.234 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl'
                Info: 9: + IC(1.381 ns) + CELL(0.150 ns) = 8.609 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]'
                Info: Total cell delay = 2.166 ns ( 25.16 % )
                Info: Total interconnect delay = 6.443 ns ( 74.84 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]'
        Info: 2: + IC(0.265 ns) + CELL(0.149 ns) = 0.414 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30'
        Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 0.808 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487'
        Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 1.200 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488'
        Info: 5: + IC(0.251 ns) + CELL(0.366 ns) = 1.817 ns; Loc. = LCFF_X29_Y17_N11; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[30]'
        Info: Total cell delay = 0.815 ns ( 44.85 % )
        Info: Total interconnect delay = 1.002 ns ( 55.15 % )
Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' along 64 path(s). See Report window for details.
Info: Slack time is 2.146 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27]"
    Info: + Largest register to register requirement is 9.789 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X44_Y18_N29; Fanout = 3; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27]'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y19_N3; Fanout = 5; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.117 ns ( 79.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N3; Fanout = 5; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]'
        Info: 2: + IC(0.328 ns) + CELL(0.393 ns) = 0.721 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.792 ns; Loc. = LCCOMB_X40_Y19_N12; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.951 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.022 ns; Loc. = LCCOMB_X40_Y19_N16; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.093 ns; Loc. = LCCOMB_X40_Y19_N18; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.164 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.235 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.306 ns; Loc. = LCCOMB_X40_Y19_N24; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.377 ns; Loc. = LCCOMB_X40_Y19_N26; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.787 ns; Loc. = LCCOMB_X40_Y19_N28; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18'
        Info: 12: + IC(1.256 ns) + CELL(0.393 ns) = 3.436 ns; Loc. = LCCOMB_X41_Y18_N6; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.507 ns; Loc. = LCCOMB_X41_Y18_N8; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.578 ns; Loc. = LCCOMB_X41_Y18_N10; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.649 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45'
        Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.808 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.879 ns; Loc. = LCCOMB_X41_Y18_N16; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.950 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.021 ns; Loc. = LCCOMB_X41_Y18_N20; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.092 ns; Loc. = LCCOMB_X41_Y18_N22; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.163 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.234 ns; Loc. = LCCOMB_X41_Y18_N26; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.305 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61'
        Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.715 ns; Loc. = LCCOMB_X41_Y18_N30; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62'
        Info: 25: + IC(1.022 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X44_Y19_N0; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161'
        Info: 26: + IC(0.257 ns) + CELL(0.150 ns) = 6.294 ns; Loc. = LCCOMB_X44_Y19_N16; Fanout = 31; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164'
        Info: 27: + IC(0.828 ns) + CELL(0.437 ns) = 7.559 ns; Loc. = LCCOMB_X44_Y18_N28; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171'
        Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 7.643 ns; Loc. = LCFF_X44_Y18_N29; Fanout = 3; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27]'
        Info: Total cell delay = 3.952 ns ( 51.71 % )
        Info: Total interconnect delay = 3.691 ns ( 48.29 % )
Info: Slack time is 565 ps for clock "CLOCK_50" between source register "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request" and destination register "system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1"
    Info: + Largest register to register requirement is 2.153 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.009 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.672 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X20_Y13_N5; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
                Info: Total cell delay = 1.536 ns ( 57.49 % )
                Info: Total interconnect delay = 1.136 ns ( 42.51 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: 2: + IC(1.355 ns) + CELL(0.149 ns) = 1.504 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 1; COMB Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.588 ns; Loc. = LCFF_X20_Y13_N5; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
        Info: Total cell delay = 0.233 ns ( 14.67 % )
        Info: Total interconnect delay = 1.355 ns ( 85.33 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 160.51 MHz between source register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 6.23 ns)
    Info: + Longest register to register delay is 2.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N3; Fanout = 43; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]'
        Info: 2: + IC(1.069 ns) + CELL(0.376 ns) = 1.445 ns; Loc. = LCCOMB_X16_Y17_N6; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 3: + IC(0.296 ns) + CELL(0.438 ns) = 2.179 ns; Loc. = LCCOMB_X16_Y17_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 4: + IC(0.254 ns) + CELL(0.376 ns) = 2.809 ns; Loc. = LCCOMB_X16_Y17_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.893 ns; Loc. = LCFF_X16_Y17_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.274 ns ( 44.04 % )
        Info: Total interconnect delay = 1.619 ns ( 55.96 % )
    Info: - Smallest clock skew is -0.008 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.438 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X16_Y17_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 12.10 % )
            Info: Total interconnect delay = 3.901 ns ( 87.90 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.446 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X21_Y17_N3; Fanout = 43; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]'
            Info: Total cell delay = 0.537 ns ( 12.08 % )
            Info: Total interconnect delay = 3.909 ns ( 87.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 163 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]"
    Info: + Shortest register to register delay is 0.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N15; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y17_N14; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2'
        Info: 3: + IC(0.248 ns) + CELL(0.271 ns) = 0.842 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]'
        Info: Total cell delay = 0.594 ns ( 70.55 % )
        Info: Total interconnect delay = 0.248 ns ( 29.45 % )
    Info: - Smallest register to register requirement is 0.679 ns
        Info: + Hold relationship between source and destination is -5.000 ns
            Info: + Latch edge is -7.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.929 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 8.598 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 2; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[19]'
                Info: 4: + IC(0.329 ns) + CELL(0.398 ns) = 3.645 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3'
                Info: 5: + IC(0.263 ns) + CELL(0.406 ns) = 4.314 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 13; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5'
                Info: 6: + IC(0.685 ns) + CELL(0.275 ns) = 5.274 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 36; COMB Node = 'system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'
                Info: 7: + IC(0.420 ns) + CELL(0.150 ns) = 5.844 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1'
                Info: 8: + IC(1.234 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl'
                Info: 9: + IC(1.370 ns) + CELL(0.150 ns) = 8.598 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]'
                Info: Total cell delay = 2.166 ns ( 25.19 % )
                Info: Total interconnect delay = 6.432 ns ( 74.81 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X30_Y17_N15; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]'
                Info: Total cell delay = 0.537 ns ( 20.12 % )
                Info: Total interconnect delay = 2.132 ns ( 79.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.652 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.25 % )
                Info: Total interconnect delay = 2.115 ns ( 79.75 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to source register is 2.652 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.25 % )
                Info: Total interconnect delay = 2.115 ns ( 79.75 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "system0:u0|sdram:the_sdram|i_cmd[3]" and destination register "system0:u0|sdram:the_sdram|i_cmd[3]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X8_Y10_N2; Fanout = 1; COMB Node = 'system0:u0|sdram:the_sdram|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.94 % )
                Info: Total interconnect delay = 1.115 ns ( 42.06 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.94 % )
                Info: Total interconnect delay = 1.115 ns ( 42.06 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]" (data pin = "ENET_DATA[8]", clock pin = "CLOCK_50") is 7.453 ns
    Info: + Longest pin to register delay is 7.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B20; Fanout = 1; PIN Node = 'ENET_DATA[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X55_Y36_N1; Fanout = 1; COMB Node = 'ENET_DATA[8]~7'
        Info: 3: + IC(6.584 ns) + CELL(0.366 ns) = 7.800 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]'
        Info: Total cell delay = 1.216 ns ( 15.59 % )
        Info: Total interconnect delay = 6.584 ns ( 84.41 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]'
        Info: Total cell delay = 0.537 ns ( 20.12 % )
        Info: Total interconnect delay = 2.132 ns ( 79.88 % )
Info: tco from clock "CLOCK_50" to destination pin "ENET_WR_N" through register "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N" is 6.627 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 17; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N'
        Info: Total cell delay = 0.537 ns ( 20.32 % )
        Info: Total interconnect delay = 2.106 ns ( 79.68 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 17; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N'
        Info: 2: + IC(3.284 ns) + CELL(2.808 ns) = 6.092 ns; Loc. = PIN_B22; Fanout = 0; PIN Node = 'ENET_WR_N'
        Info: Total cell delay = 2.808 ns ( 46.09 % )
        Info: Total interconnect delay = 3.284 ns ( 53.91 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.436 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X16_Y17_N25; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.537 ns ( 12.10 % )
        Info: Total interconnect delay = 3.901 ns ( 87.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.034 ns) + CELL(0.150 ns) = 2.184 ns; Loc. = LCCOMB_X16_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.268 ns; Loc. = LCFF_X16_Y17_N25; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.234 ns ( 10.32 % )
        Info: Total interconnect delay = 2.034 ns ( 89.68 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Fri May 31 21:38:25 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


