Vivado Simulator 2014.3
Time resolution is 1 ps
$finish called at time : 30 ns : File "/home/immesys/w/FPGA/edxcel/verilog/src/testbed/fe_add_tb.v" Line 14
