Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sat Aug 31 21:28:49 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CanMaster_timing_summary_routed.rpt -pb CanMaster_timing_summary_routed.pb -rpx CanMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : CanMaster
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.358     -118.277                     21                  889        0.112        0.000                      0                  889        2.000        0.000                       0                   425  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      113.890        0.000                      0                  869        0.160        0.000                      0                  869       62.000        0.000                       0                   405  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                -3.834      -14.567                      6                   14        0.337        0.000                      0                   14        3.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -7.736      -36.760                      5                    5        2.235        0.000                      0                    5  
clk_out1_clk_wiz_0  sys_clk_pin             -10.358      -81.518                     16                   16        0.112        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      113.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             113.890ns  (required time - arrival time)
  Source:                 BSP/receivePackageCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receiveFrameEnum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 2.604ns (24.030%)  route 8.233ns (75.970%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 122.249 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.672    -2.178    BSP/clk_out1
    SLICE_X26Y12         FDRE                                         r  BSP/receivePackageCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.722 r  BSP/receivePackageCounter_reg[28]/Q
                         net (fo=4, routed)           0.829    -0.893    BSP/receivePackageCounter_reg_n_0_[28]
    SLICE_X27Y13         LUT4 (Prop_lut4_I2_O)        0.150    -0.743 r  BSP/receiveFrameEnum[3]_i_26/O
                         net (fo=2, routed)           1.282     0.539    BSP/receiveFrameEnum[3]_i_26_n_0
    SLICE_X26Y7          LUT6 (Prop_lut6_I4_O)        0.326     0.865 r  BSP/receiveDataByteCounter[31]_i_15/O
                         net (fo=15, routed)          0.998     1.863    BSP/receiveDataByteCounter[31]_i_15_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.124     1.987 r  BSP/receiveDataByteCounter[31]_i_6/O
                         net (fo=83, routed)          1.627     3.614    BSP/BTL/dlcIterator_reg[0]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.738 r  BSP/BTL/receiveFrameEnumPrev[3]_i_39/O
                         net (fo=1, routed)           1.019     4.757    BSP/BTL/receiveFrameEnumPrev[3]_i_39_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.881 r  BSP/BTL/receiveFrameEnumPrev[3]_i_15/O
                         net (fo=1, routed)           0.000     4.881    BSP/BTL/receiveFrameEnumPrev[3]_i_15_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.413 r  BSP/BTL/receiveFrameEnumPrev_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.413    BSP/BTL/receiveFrameEnumPrev_reg[3]_i_5_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.684 r  BSP/BTL/receiveFrameEnumPrev_reg[3]_i_3/CO[0]
                         net (fo=3, routed)           1.134     6.817    BSP/BTL/receiveFrameEnumPrev_reg[3]_i_3_n_3
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.373     7.190 r  BSP/BTL/receiveFrameEnum[0]_i_2/O
                         net (fo=1, routed)           0.795     7.986    BSP/BTL/receiveFrameEnum[0]_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  BSP/BTL/receiveFrameEnum[0]_i_1/O
                         net (fo=1, routed)           0.549     8.659    BSP/BTL_n_95
    SLICE_X30Y7          FDRE                                         r  BSP/receiveFrameEnum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.501   122.249    BSP/clk_out1
    SLICE_X30Y7          FDRE                                         r  BSP/receiveFrameEnum_reg[0]/C
                         clock pessimism              0.517   122.766    
                         clock uncertainty           -0.186   122.580    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)       -0.031   122.549    BSP/receiveFrameEnum_reg[0]
  -------------------------------------------------------------------
                         required time                        122.549    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                113.890    

Slack (MET) :             114.019ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/sig_TxBitTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 2.173ns (20.109%)  route 8.633ns (79.891%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.676ns = ( 122.324 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.474 f  BSP/transmitDataByteCounter_reg[3]_i_1/O[2]
                         net (fo=3, routed)           1.266     5.740    BSP/transmitDataByteCounter_reg[3]_i_1_n_5
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.302     6.042 r  BSP/transmitBitStuffingCounter[0]_i_7/O
                         net (fo=2, routed)           0.682     6.723    BSP/transmitBitStuffingCounter[0]_i_7_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.847 r  BSP/sig_TxBitPrev_i_7/O
                         net (fo=1, routed)           0.294     7.142    BSP/sig_TxBitPrev_i_7_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.266 r  BSP/sig_TxBitPrev_i_3/O
                         net (fo=2, routed)           1.323     8.589    BSP/BTL/sig_TxBitPrev_reg_1
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.713 r  BSP/BTL/sig_TxBitTransmit_i_1/O
                         net (fo=1, routed)           0.000     8.713    BSP/BTL_n_116
    SLICE_X38Y9          FDRE                                         r  BSP/sig_TxBitTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.576   122.324    BSP/clk_out1
    SLICE_X38Y9          FDRE                                         r  BSP/sig_TxBitTransmit_reg/C
                         clock pessimism              0.517   122.841    
                         clock uncertainty           -0.186   122.655    
    SLICE_X38Y9          FDRE (Setup_fdre_C_D)        0.077   122.732    BSP/sig_TxBitTransmit_reg
  -------------------------------------------------------------------
                         required time                        122.732    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                114.019    

Slack (MET) :             114.193ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 2.051ns (20.252%)  route 8.076ns (79.748%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.389     8.034    BSP/BTL_n_0
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[26]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y6          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[26]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                114.193    

Slack (MET) :             114.193ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 2.051ns (20.252%)  route 8.076ns (79.748%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.389     8.034    BSP/BTL_n_0
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[27]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y6          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[27]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                114.193    

Slack (MET) :             114.193ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 2.051ns (20.252%)  route 8.076ns (79.748%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.389     8.034    BSP/BTL_n_0
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[28]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y6          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[28]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                114.193    

Slack (MET) :             114.193ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 2.051ns (20.252%)  route 8.076ns (79.748%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.389     8.034    BSP/BTL_n_0
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y6          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[30]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y6          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[30]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                114.193    

Slack (MET) :             114.310ns  (required time - arrival time)
  Source:                 BSP/receivePackageCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receiveFrameEnum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 2.728ns (26.189%)  route 7.689ns (73.811%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 122.249 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.672    -2.178    BSP/clk_out1
    SLICE_X26Y12         FDRE                                         r  BSP/receivePackageCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.722 r  BSP/receivePackageCounter_reg[28]/Q
                         net (fo=4, routed)           0.829    -0.893    BSP/receivePackageCounter_reg_n_0_[28]
    SLICE_X27Y13         LUT4 (Prop_lut4_I2_O)        0.150    -0.743 r  BSP/receiveFrameEnum[3]_i_26/O
                         net (fo=2, routed)           1.282     0.539    BSP/receiveFrameEnum[3]_i_26_n_0
    SLICE_X26Y7          LUT6 (Prop_lut6_I4_O)        0.326     0.865 r  BSP/receiveDataByteCounter[31]_i_15/O
                         net (fo=15, routed)          0.998     1.863    BSP/receiveDataByteCounter[31]_i_15_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.124     1.987 r  BSP/receiveDataByteCounter[31]_i_6/O
                         net (fo=83, routed)          1.627     3.614    BSP/BTL/dlcIterator_reg[0]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.738 r  BSP/BTL/receiveFrameEnumPrev[3]_i_39/O
                         net (fo=1, routed)           1.019     4.757    BSP/BTL/receiveFrameEnumPrev[3]_i_39_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.881 r  BSP/BTL/receiveFrameEnumPrev[3]_i_15/O
                         net (fo=1, routed)           0.000     4.881    BSP/BTL/receiveFrameEnumPrev[3]_i_15_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.413 r  BSP/BTL/receiveFrameEnumPrev_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.413    BSP/BTL/receiveFrameEnumPrev_reg[3]_i_5_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.684 r  BSP/BTL/receiveFrameEnumPrev_reg[3]_i_3/CO[0]
                         net (fo=3, routed)           0.594     6.277    BSP/BTL/receiveFrameEnumPrev_reg[3]_i_3_n_3
    SLICE_X33Y3          LUT6 (Prop_lut6_I2_O)        0.373     6.650 r  BSP/BTL/receiveFrameEnum[3]_i_18/O
                         net (fo=1, routed)           0.800     7.450    BSP/BTL/receiveFrameEnum[3]_i_18_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  BSP/BTL/receiveFrameEnum[3]_i_9/O
                         net (fo=1, routed)           0.162     7.736    BSP/BTL/receiveFrameEnum[3]_i_9_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.860 r  BSP/BTL/receiveFrameEnum[3]_i_2/O
                         net (fo=1, routed)           0.379     8.239    BSP/BTL_n_92
    SLICE_X32Y9          FDRE                                         r  BSP/receiveFrameEnum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.501   122.249    BSP/clk_out1
    SLICE_X32Y9          FDRE                                         r  BSP/receiveFrameEnum_reg[3]/C
                         clock pessimism              0.517   122.766    
                         clock uncertainty           -0.186   122.580    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)       -0.031   122.549    BSP/receiveFrameEnum_reg[3]
  -------------------------------------------------------------------
                         required time                        122.549    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                114.310    

Slack (MET) :             114.332ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 2.051ns (20.533%)  route 7.938ns (79.467%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.251     7.896    BSP/BTL_n_0
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[14]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[14]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                114.332    

Slack (MET) :             114.332ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 2.051ns (20.533%)  route 7.938ns (79.467%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.251     7.896    BSP/BTL_n_0
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[21]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[21]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                114.332    

Slack (MET) :             114.332ns  (required time - arrival time)
  Source:                 BSP/transmitPackageCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/transmitBitStuffingCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 2.051ns (20.533%)  route 7.938ns (79.467%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 122.326 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.757    -2.093    BSP/clk_out1
    SLICE_X43Y6          FDRE                                         r  BSP/transmitPackageCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.637 f  BSP/transmitPackageCounter_reg[14]/Q
                         net (fo=3, routed)           1.414    -0.223    BSP/transmitPackageCounter_reg_n_0_[14]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    -0.099 f  BSP/sig_transmitIT_i_9/O
                         net (fo=1, routed)           0.948     0.849    BSP/sig_transmitIT_i_9_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  BSP/sig_transmitIT_i_2/O
                         net (fo=5, routed)           0.167     1.140    BSP/sig_transmitIT_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.264 r  BSP/transmitPackageCounter[3]_i_6/O
                         net (fo=26, routed)          2.539     3.803    BSP/transmitPackageCounter[3]_i_6_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.927 r  BSP/transmitDataByteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.927    BSP/transmitDataByteCounter[3]_i_2_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.351 r  BSP/transmitDataByteCounter_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.687     5.038    BSP/transmitDataByteCounter_reg[3]_i_1_n_6
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.303     5.341 r  BSP/var_CalculatedCrc[14]__0_i_17/O
                         net (fo=3, routed)           0.316     5.657    BSP/var_CalculatedCrc[14]__0_i_17_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124     5.781 r  BSP/var_CalculatedCrc[14]__0_i_14/O
                         net (fo=3, routed)           0.313     6.094    BSP/var_CalculatedCrc[14]__0_i_14_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.218 f  BSP/transmitBitStuffingCounter[31]_i_5/O
                         net (fo=1, routed)           0.303     6.521    BSP/BTL/transmitBitStuffingCounter_reg[31]_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.645 r  BSP/BTL/transmitBitStuffingCounter[31]_i_1/O
                         net (fo=31, routed)          1.251     7.896    BSP/BTL_n_0
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   126.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   119.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   120.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   122.326    BSP/clk_out1
    SLICE_X36Y5          FDRE                                         r  BSP/transmitBitStuffingCounter_reg[24]/C
                         clock pessimism              0.517   122.843    
                         clock uncertainty           -0.186   122.657    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.429   122.228    BSP/transmitBitStuffingCounter_reg[24]
  -------------------------------------------------------------------
                         required time                        122.228    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                114.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.210%)  route 0.124ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X27Y0          FDRE                                         r  BSP/receiveFrame_reg[Data][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][2][2]/Q
                         net (fo=2, routed)           0.124    -0.489    BSP/receiveFrame_reg[Data_n_0_][2][2]
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][2][2]/C
                         clock pessimism              0.457    -0.719    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.070    -0.649    BSP/receivePackage_reg[Data][2][2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.565    -0.755    BSP/clk_out1
    SLICE_X27Y3          FDRE                                         r  BSP/receiveFrame_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  BSP/receiveFrame_reg[Data][2][0]/Q
                         net (fo=2, routed)           0.126    -0.488    BSP/receiveFrame_reg[Data_n_0_][2][0]
    SLICE_X29Y4          FDRE                                         r  BSP/receivePackage_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.833    -1.177    BSP/clk_out1
    SLICE_X29Y4          FDRE                                         r  BSP/receivePackage_reg[Data][2][0]/C
                         clock pessimism              0.457    -0.720    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.070    -0.650    BSP/receivePackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.197%)  route 0.124ns (46.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X27Y1          FDRE                                         r  BSP/receiveFrame_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][3][0]/Q
                         net (fo=2, routed)           0.124    -0.489    BSP/receiveFrame_reg[Data_n_0_][3][0]
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][0]/C
                         clock pessimism              0.435    -0.741    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.072    -0.669    BSP/receivePackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.911%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X26Y0          FDRE                                         r  BSP/receiveFrame_reg[Data][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  BSP/receiveFrame_reg[Data][3][1]/Q
                         net (fo=2, routed)           0.136    -0.477    BSP/receiveFrame_reg[Data_n_0_][3][1]
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][1]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.075    -0.663    BSP/receivePackage_reg[Data][3][1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.595    -0.725    BSP/clk_out1
    SLICE_X43Y0          FDRE                                         r  BSP/var_CalculatedCrc_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.584 r  BSP/var_CalculatedCrc_reg[8]__0/Q
                         net (fo=2, routed)           0.124    -0.460    BSP/var_CalculatedCrc_reg[8]__0_n_0
    SLICE_X42Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.864    -1.146    BSP/clk_out1
    SLICE_X42Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[9]__0/C
                         clock pessimism              0.437    -0.709    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.063    -0.646    BSP/var_CalculatedCrc_reg[9]__0
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.595    -0.725    BSP/clk_out1
    SLICE_X43Y0          FDRE                                         r  BSP/var_CalculatedCrc_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.584 r  BSP/var_CalculatedCrc_reg[10]__0/Q
                         net (fo=2, routed)           0.121    -0.463    BSP/var_CalculatedCrc_reg[10]__0_n_0
    SLICE_X42Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.864    -1.146    BSP/clk_out1
    SLICE_X42Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/C
                         clock pessimism              0.437    -0.709    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.059    -0.650    BSP/var_CalculatedCrc_reg[11]__0
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.279%)  route 0.114ns (44.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.565    -0.755    BSP/clk_out1
    SLICE_X27Y3          FDRE                                         r  BSP/receiveFrame_reg[Data][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  BSP/receiveFrame_reg[Data][2][5]/Q
                         net (fo=2, routed)           0.114    -0.500    BSP/receiveFrame_reg[Data_n_0_][2][5]
    SLICE_X27Y2          FDRE                                         r  BSP/receivePackage_reg[Data][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X27Y2          FDRE                                         r  BSP/receivePackage_reg[Data][2][5]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.047    -0.691    BSP/receivePackage_reg[Data][2][5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 BSP/receiveFrame_reg[Data][3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/receivePackage_reg[Data][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.565    -0.755    BSP/clk_out1
    SLICE_X28Y3          FDRE                                         r  BSP/receiveFrame_reg[Data][3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.591 r  BSP/receiveFrame_reg[Data][3][5]/Q
                         net (fo=2, routed)           0.127    -0.464    BSP/receiveFrame_reg[Data_n_0_][3][5]
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[Data][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.834    -1.176    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[Data][3][5]/C
                         clock pessimism              0.438    -0.738    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.078    -0.660    BSP/receivePackage_reg[Data][3][5]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.566    -0.754    BSP/clk_out1
    SLICE_X34Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.590 r  BSP/var_CalculatedCrc_reg[14]/Q
                         net (fo=14, routed)          0.094    -0.496    BSP/BTL/var_CalculatedCrc_reg[0][0]
    SLICE_X35Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.451 r  BSP/BTL/var_CalculatedCrc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.451    BSP/BTL_n_102
    SLICE_X35Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.835    -1.175    BSP/clk_out1
    SLICE_X35Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[3]/C
                         clock pessimism              0.434    -0.741    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.091    -0.650    BSP/var_CalculatedCrc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 BSP/var_CalculatedCrc_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            BSP/var_CalculatedCrc_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.595    -0.725    BSP/clk_out1
    SLICE_X42Y1          FDRE                                         r  BSP/var_CalculatedCrc_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.561 r  BSP/var_CalculatedCrc_reg[11]__0/Q
                         net (fo=2, routed)           0.124    -0.437    BSP/var_CalculatedCrc_reg[11]__0_n_0
    SLICE_X43Y2          FDRE                                         r  BSP/var_CalculatedCrc_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.864    -1.146    BSP/clk_out1
    SLICE_X43Y2          FDRE                                         r  BSP/var_CalculatedCrc_reg[12]__0/C
                         clock pessimism              0.437    -0.709    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.070    -0.639    BSP/var_CalculatedCrc_reg[12]__0
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y9      BSP/BTL/timeQuantaCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X32Y6      BSP/bitStuffingCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y8      BSP/bitStuffingCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y8      BSP/bitStuffingCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y8      BSP/bitStuffingCounter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y8      BSP/bitStuffingCounter_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y3      BSP/receiveDataByteCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y3      BSP/receiveDataByteCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y3      BSP/receiveDataByteCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y4      BSP/receiveDataByteCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y4      BSP/receiveDataByteCounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y4      BSP/receiveDataByteCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X24Y4      BSP/receiveDataByteCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y7      BSP/receivePackageCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y8      BSP/BTL/timeQuantaCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y9      BSP/BTL/timeQuantaCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y6      BSP/bitStuffingCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X34Y8      BSP/bitStuffingCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X34Y8      BSP/bitStuffingCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X34Y8      BSP/bitStuffingCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X34Y8      BSP/bitStuffingCounter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X32Y4      BSP/bitStuffingWillWaitBit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y5      BSP/dlcIterator_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -3.834ns,  Total Violation      -14.567ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.834ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 0.890ns (7.780%)  route 10.550ns (92.220%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 12.064 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.705     5.864    BSP/sig_receiveITPRev
    SLICE_X27Y2          LUT4 (Prop_lut4_I1_O)        0.124     5.988 f  BSP/led[1]_i_4/O
                         net (fo=1, routed)           0.819     6.807    BSP/led[1]_i_4_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  BSP/led[1]_i_3/O
                         net (fo=2, routed)           2.290     9.221    BSP/led[1]_i_3_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.345 r  BSP/led[1]_i_2/O
                         net (fo=1, routed)           6.736    16.081    BSP_n_11
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.643    12.064    sys_clock_IBUF
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.424    12.488    
                         clock uncertainty           -0.035    12.452    
    SLICE_X31Y4          FDSE (Setup_fdse_C_CE)      -0.205    12.247    led_reg[1]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                 -3.834    

Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 0.890ns (9.121%)  route 8.867ns (90.879%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 11.968 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.700     5.859    BSP/sig_receiveITPRev
    SLICE_X27Y2          LUT4 (Prop_lut4_I1_O)        0.124     5.983 f  BSP/led[2]_i_6/O
                         net (fo=1, routed)           1.678     7.662    BSP/led[2]_i_6_n_0
    SLICE_X26Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.786 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           1.777     9.562    BSP/led[2]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.686 r  BSP/led[2]_i_1/O
                         net (fo=1, routed)           4.712    14.398    BSP_n_6
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.547    11.968    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.280    12.248    
                         clock uncertainty           -0.035    12.212    
    SLICE_X31Y1          FDSE (Setup_fdse_C_S)       -0.429    11.783    led_reg[2]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -2.543ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 0.642ns (6.526%)  route 9.195ns (93.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 12.215 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.596     5.755    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT6 (Prop_lut6_I5_O)        0.124     5.879 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           8.600    14.478    BSP_n_8
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.794    12.215    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.280    12.494    
                         clock uncertainty           -0.035    12.459    
    SLICE_X24Y1          FDSE (Setup_fdse_C_S)       -0.524    11.935    led_reg[0]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                 -2.543    

Slack (VIOLATED) :        -2.242ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.890ns (9.263%)  route 8.718ns (90.737%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 11.968 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.700     5.859    BSP/sig_receiveITPRev
    SLICE_X27Y2          LUT4 (Prop_lut4_I1_O)        0.124     5.983 f  BSP/led[2]_i_6/O
                         net (fo=1, routed)           1.678     7.662    BSP/led[2]_i_6_n_0
    SLICE_X26Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.786 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           2.075     9.860    BSP/led[2]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.984 r  BSP/led[2]_i_2/O
                         net (fo=1, routed)           4.265    14.249    BSP_n_12
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.547    11.968    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.280    12.248    
                         clock uncertainty           -0.035    12.212    
    SLICE_X31Y1          FDSE (Setup_fdse_C_CE)      -0.205    12.007    led_reg[2]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                 -2.242    

Slack (VIOLATED) :        -1.874ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.642ns (6.742%)  route 8.880ns (93.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 12.215 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.707     5.866    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT6 (Prop_lut6_I4_O)        0.124     5.990 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           8.174    14.164    BSP_n_10
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.794    12.215    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.280    12.494    
                         clock uncertainty           -0.035    12.459    
    SLICE_X24Y1          FDSE (Setup_fdse_C_CE)      -0.169    12.290    led_reg[0]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                 -1.874    

Slack (VIOLATED) :        -1.459ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 0.890ns (10.067%)  route 7.951ns (89.933%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 12.064 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.705     5.864    BSP/sig_receiveITPRev
    SLICE_X27Y2          LUT4 (Prop_lut4_I1_O)        0.124     5.988 f  BSP/led[1]_i_4/O
                         net (fo=1, routed)           0.819     6.807    BSP/led[1]_i_4_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  BSP/led[1]_i_3/O
                         net (fo=2, routed)           2.165     9.096    BSP/led[1]_i_3_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           4.262    13.482    BSP_n_7
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.643    12.064    sys_clock_IBUF
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.424    12.488    
                         clock uncertainty           -0.035    12.452    
    SLICE_X31Y4          FDSE (Setup_fdse_C_S)       -0.429    12.023    led_reg[1]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                 -1.459    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.766ns (10.751%)  route 6.359ns (89.249%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 12.029 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.290     5.449    BSP/sig_receiveITPRev
    SLICE_X29Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.573 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           2.025     7.598    BSP/led[3]_i_6_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.722 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           4.045    11.766    BSP_n_4
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.608    12.029    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.345    12.374    
                         clock uncertainty           -0.035    12.338    
    SLICE_X31Y0          FDSE (Setup_fdse_C_CE)      -0.205    12.133    led_reg[3]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.766ns (11.713%)  route 5.774ns (88.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 12.029 - 8.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.149     4.641    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.290     5.449    BSP/sig_receiveITPRev
    SLICE_X29Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.573 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           1.896     7.468    BSP/led[3]_i_6_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.592 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           3.589    11.181    BSP_n_5
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.608    12.029    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.345    12.374    
                         clock uncertainty           -0.035    12.338    
    SLICE_X31Y0          FDSE (Setup_fdse_C_S)       -0.429    11.909    led_reg[3]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.704ns (16.640%)  route 3.527ns (83.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 11.780 - 8.000 ) 
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.458     3.950    sys_clock_IBUF
    SLICE_X40Y10         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     4.406 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.658     5.064    beforeSw[1]
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.188 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.460     5.647    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124     5.771 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.409     8.181    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.359    11.780    sys_clock_IBUF
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.280    12.060    
                         clock uncertainty           -0.035    12.024    
    SLICE_X37Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.819    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 beforeSw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.704ns (16.051%)  route 3.682ns (83.949%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 11.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.458     3.950    sys_clock_IBUF
    SLICE_X40Y10         FDRE                                         r  beforeSw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     4.406 r  beforeSw_reg[1]/Q
                         net (fo=1, routed)           0.658     5.064    beforeSw[1]
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.188 r  sig_transmitPackage[Data][3][0]_i_2/O
                         net (fo=2, routed)           0.460     5.647    BSP/sig_transmitPackage_reg[Data][0][0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124     5.771 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.565     8.336    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.419    11.840    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.376    12.216    
                         clock uncertainty           -0.035    12.180    
    SLICE_X37Y0          FDRE (Setup_fdre_C_CE)      -0.205    11.975    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  3.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.117     1.376    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.517 r  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.243     1.761    BSP/transmitOrder
    SLICE_X39Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     1.806    BSP_n_0
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.313     1.760    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism             -0.384     1.376    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092     1.468    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.048%)  route 0.209ns (47.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.063     1.323    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.209     1.660    BSP/Q[0]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.099     1.759 r  BSP/led0_i_1/O
                         net (fo=1, routed)           0.000     1.759    BSP_n_3
    SLICE_X39Y9          FDRE                                         r  led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.249     1.697    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  led0_reg/C
                         clock pessimism             -0.374     1.323    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.091     1.414    led0_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.227ns (15.014%)  route 1.285ns (84.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.063     1.323    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.203     1.653    BSP/Q[0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.099     1.752 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.082     2.835    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.287     1.734    sys_clock_IBUF
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism             -0.292     1.442    
    SLICE_X37Y1          FDRE (Hold_fdre_C_CE)       -0.039     1.403    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.227ns (14.275%)  route 1.363ns (85.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.063     1.323    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.203     1.653    BSP/Q[0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.099     1.752 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.161     2.913    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.367     1.814    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism             -0.335     1.479    
    SLICE_X37Y0          FDRE (Hold_fdre_C_CE)       -0.039     1.440    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.227ns (14.275%)  route 1.363ns (85.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.063     1.323    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.203     1.653    BSP/Q[0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.099     1.752 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.161     2.913    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.367     1.814    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism             -0.335     1.479    
    SLICE_X37Y0          FDRE (Hold_fdre_C_CE)       -0.039     1.440    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 beforeSw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.227ns (13.842%)  route 1.413ns (86.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.063     1.323    sys_clock_IBUF
    SLICE_X39Y9          FDRE                                         r  beforeSw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  beforeSw_reg[3]/Q
                         net (fo=2, routed)           0.203     1.653    BSP/Q[0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.099     1.752 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           1.210     2.962    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.367     1.814    sys_clock_IBUF
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism             -0.335     1.479    
    SLICE_X37Y2          FDRE (Hold_fdre_C_CE)       -0.039     1.440    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.254ns (8.186%)  route 2.849ns (91.814%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.311     1.571    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164     1.735 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.108     1.842    BSP/sig_receiveITPRev
    SLICE_X29Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.887 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           0.967     2.854    BSP/led[3]_i_6_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I5_O)        0.045     2.899 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           1.775     4.674    BSP_n_5
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.507     1.954    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism             -0.318     1.636    
    SLICE_X31Y0          FDSE (Hold_fdse_C_S)        -0.018     1.618    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.254ns (7.805%)  route 3.000ns (92.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.311     1.571    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164     1.735 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.108     1.842    BSP/sig_receiveITPRev
    SLICE_X29Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.887 f  BSP/led[3]_i_6/O
                         net (fo=2, routed)           1.009     2.896    BSP/led[3]_i_6_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I5_O)        0.045     2.941 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           1.884     4.825    BSP_n_4
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.507     1.954    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism             -0.318     1.636    
    SLICE_X31Y0          FDSE (Hold_fdse_C_CE)       -0.039     1.597    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.674ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.209ns (5.288%)  route 3.743ns (94.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.311     1.571    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164     1.735 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.227     1.962    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           3.517     5.523    BSP_n_8
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.685     2.132    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.292     1.840    
    SLICE_X24Y1          FDSE (Hold_fdse_C_S)         0.009     1.849    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.896ns  (arrival time - required time)
  Source:                 sig_receiveITPRev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.209ns (5.037%)  route 3.940ns (94.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.311     1.571    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.164     1.735 f  sig_receiveITPRev_reg/Q
                         net (fo=5, routed)           0.262     1.997    BSP/sig_receiveITPRev
    SLICE_X27Y1          LUT6 (Prop_lut6_I4_O)        0.045     2.042 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           3.679     5.720    BSP_n_10
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.685     2.132    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.292     1.840    
    SLICE_X24Y1          FDSE (Hold_fdse_C_CE)       -0.016     1.824    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           5.720    
  -------------------------------------------------------------------
                         slack                                  3.896    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y10  beforeSw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y10  beforeSw_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y10  beforeSw_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y9   beforeSw_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y9   led0_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y1   led_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X31Y4   led_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X31Y1   led_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X31Y0   led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y1   sig_receiveITPRev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y0   sig_transmitPackage_reg[Data][0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y0   sig_transmitPackage_reg[Data][1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y2   sig_transmitPackage_reg[Data][3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y10  beforeSw_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y9   beforeSw_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y1   led_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X31Y4   led_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X31Y4   led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y1   sig_receiveITPRev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y1   sig_receiveITPRev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y8   sig_transmitITPrev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y8   sig_transmitOrder_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y0   sig_transmitPackage_reg[Data][0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y0   sig_transmitPackage_reg[Data][1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y1   sig_transmitPackage_reg[Data][2][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -7.736ns,  Total Violation      -36.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.736ns  (required time - arrival time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        1.448ns  (logic 0.704ns (48.625%)  route 0.744ns (51.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.675ns = ( 622.325 - 625.000 ) 
    Source Clock Delay      (SCD):    4.265ns = ( 628.265 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.773   628.265    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456   628.721 r  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.324   629.045    BSP/BTL/transmitOrder
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124   629.169 r  BSP/BTL/startTransmit_i_4/O
                         net (fo=1, routed)           0.420   629.589    BSP/BTL/startTransmit_i_4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I4_O)        0.124   629.713 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000   629.713    BSP/BTL_n_109
    SLICE_X38Y8          FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577   622.325    BSP/clk_out1
    SLICE_X38Y8          FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000   622.325    
                         clock uncertainty           -0.429   621.896    
    SLICE_X38Y8          FDRE (Setup_fdre_C_D)        0.081   621.977    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                        621.977    
                         arrival time                        -629.712    
  -------------------------------------------------------------------
                         slack                                 -7.736    

Slack (VIOLATED) :        -7.279ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -7.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 622.326 - 625.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 628.349 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857   628.349    sys_clock_IBUF
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456   628.805 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.324   629.129    BSP/transmitPackage[Data][3][0]
    SLICE_X39Y3          FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.578   622.326    BSP/clk_out1
    SLICE_X39Y3          FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000   622.326    
                         clock uncertainty           -0.429   621.897    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.047   621.850    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                        621.849    
                         arrival time                        -629.129    
  -------------------------------------------------------------------
                         slack                                 -7.279    

Slack (VIOLATED) :        -7.272ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -7.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.673ns = ( 622.327 - 625.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 628.349 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857   628.349    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.456   628.805 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.322   629.127    BSP/transmitPackage[Data][0][0]
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.579   622.327    BSP/clk_out1
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000   622.327    
                         clock uncertainty           -0.429   621.898    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)       -0.043   621.855    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                        621.854    
                         arrival time                        -629.127    
  -------------------------------------------------------------------
                         slack                                 -7.272    

Slack (VIOLATED) :        -7.269ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -7.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.673ns = ( 622.327 - 625.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 628.349 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857   628.349    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.456   628.805 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.322   629.127    BSP/transmitPackage[Data][1][0]
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.579   622.327    BSP/clk_out1
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000   622.327    
                         clock uncertainty           -0.429   621.898    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)       -0.040   621.858    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                        621.857    
                         arrival time                        -629.127    
  -------------------------------------------------------------------
                         slack                                 -7.269    

Slack (VIOLATED) :        -7.203ns  (required time - arrival time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@625.000ns - sys_clk_pin rise@624.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -6.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.673ns = ( 622.327 - 625.000 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 628.283 - 624.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    624.000   624.000 r  
    K17                                               0.000   624.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   624.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492   625.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.791   628.282    sys_clock_IBUF
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456   628.738 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.322   629.060    BSP/transmitPackage[Data][2][0]
    SLICE_X39Y1          FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    625.000   625.000 r  
    K17                  IBUF                         0.000   625.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162   626.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   619.057 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   620.656    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   620.747 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.579   622.327    BSP/clk_out1
    SLICE_X39Y1          FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000   622.327    
                         clock uncertainty           -0.429   621.898    
    SLICE_X39Y1          FDRE (Setup_fdre_C_D)       -0.040   621.858    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                        621.857    
                         arrival time                        -629.061    
  -------------------------------------------------------------------
                         slack                                 -7.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.235ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.092     1.351    sys_clock_IBUF
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.492 r  sig_transmitPackage_reg[Data][2][0]/Q
                         net (fo=1, routed)           0.102     1.594    BSP/transmitPackage[Data][2][0]
    SLICE_X39Y1          FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.862    -1.148    BSP/clk_out1
    SLICE_X39Y1          FDRE                                         r  BSP/transmitFrame_reg[Data][2][0]/C
                         clock pessimism              0.000    -1.148    
                         clock uncertainty            0.429    -0.719    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.078    -0.641    BSP/transmitFrame_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.303ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.160     1.419    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  sig_transmitPackage_reg[Data][1][0]/Q
                         net (fo=1, routed)           0.102     1.662    BSP/transmitPackage[Data][1][0]
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.862    -1.148    BSP/clk_out1
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][1][0]/C
                         clock pessimism              0.000    -1.148    
                         clock uncertainty            0.429    -0.719    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.078    -0.641    BSP/transmitFrame_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.160     1.419    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  sig_transmitPackage_reg[Data][0][0]/Q
                         net (fo=1, routed)           0.102     1.662    BSP/transmitPackage[Data][0][0]
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.862    -1.148    BSP/clk_out1
    SLICE_X39Y0          FDRE                                         r  BSP/transmitFrame_reg[Data][0][0]/C
                         clock pessimism              0.000    -1.148    
                         clock uncertainty            0.429    -0.719    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.076    -0.643    BSP/transmitFrame_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.307ns  (arrival time - required time)
  Source:                 sig_transmitPackage_reg[Data][3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/transmitFrame_reg[Data][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.160     1.419    sys_clock_IBUF
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  sig_transmitPackage_reg[Data][3][0]/Q
                         net (fo=1, routed)           0.102     1.662    BSP/transmitPackage[Data][3][0]
    SLICE_X39Y3          FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.861    -1.149    BSP/clk_out1
    SLICE_X39Y3          FDRE                                         r  BSP/transmitFrame_reg[Data][3][0]/C
                         clock pessimism              0.000    -1.149    
                         clock uncertainty            0.429    -0.720    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.075    -0.645    BSP/transmitFrame_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 sig_transmitOrder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BSP/startTransmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.231ns (49.482%)  route 0.236ns (50.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.117     1.376    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.517 r  sig_transmitOrder_reg/Q
                         net (fo=5, routed)           0.137     1.654    BSP/transmitOrder
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.699 r  BSP/startTransmit_i_2/O
                         net (fo=1, routed)           0.099     1.798    BSP/BTL/startTransmit
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  BSP/BTL/startTransmit_i_1/O
                         net (fo=1, routed)           0.000     1.843    BSP/BTL_n_109
    SLICE_X38Y8          FDRE                                         r  BSP/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         0.860    -1.150    BSP/clk_out1
    SLICE_X38Y8          FDRE                                         r  BSP/startTransmit_reg/C
                         clock pessimism              0.000    -1.150    
                         clock uncertainty            0.429    -0.721    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121    -0.600    BSP/startTransmit_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  2.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -10.358ns,  Total Violation      -81.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.358ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        16.791ns  (logic 0.966ns (5.753%)  route 15.825ns (94.247%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 380.215 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[StdId][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419   373.247 f  BSP/receivePackage_reg[StdId][6]/Q
                         net (fo=2, routed)           4.452   377.699    BSP/sig_receivePackage[StdId][6]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.299   377.998 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           1.974   379.972    BSP/led[2]_i_3_n_0
    SLICE_X27Y1          LUT5 (Prop_lut5_I0_O)        0.124   380.096 r  BSP/led[0]_i_3/O
                         net (fo=2, routed)           0.800   380.896    BSP/led[0]_i_3_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   381.020 r  BSP/led[0]_i_1/O
                         net (fo=1, routed)           8.600   389.619    BSP_n_8
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.794   380.215    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.000   380.215    
                         clock uncertainty           -0.429   379.786    
    SLICE_X24Y1          FDSE (Setup_fdse_C_S)       -0.524   379.262    led_reg[0]
  -------------------------------------------------------------------
                         required time                        379.262    
                         arrival time                        -389.619    
  -------------------------------------------------------------------
                         slack                                -10.358    

Slack (VIOLATED) :        -9.572ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        16.360ns  (logic 0.966ns (5.905%)  route 15.394ns (94.095%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 380.215 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[StdId][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419   373.247 f  BSP/receivePackage_reg[StdId][6]/Q
                         net (fo=2, routed)           4.452   377.699    BSP/sig_receivePackage[StdId][6]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.299   377.998 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           1.974   379.972    BSP/led[2]_i_3_n_0
    SLICE_X27Y1          LUT5 (Prop_lut5_I0_O)        0.124   380.096 r  BSP/led[0]_i_3/O
                         net (fo=2, routed)           0.795   380.891    BSP/led[0]_i_3_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   381.015 r  BSP/led[0]_i_2/O
                         net (fo=1, routed)           8.174   389.188    BSP_n_10
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.794   380.215    sys_clock_IBUF
    SLICE_X24Y1          FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.000   380.215    
                         clock uncertainty           -0.429   379.786    
    SLICE_X24Y1          FDSE (Setup_fdse_C_CE)      -0.169   379.617    led_reg[0]
  -------------------------------------------------------------------
                         required time                        379.617    
                         arrival time                        -389.188    
  -------------------------------------------------------------------
                         slack                                 -9.572    

Slack (VIOLATED) :        -7.788ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        14.390ns  (logic 0.580ns (4.031%)  route 13.810ns (95.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 380.064 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y1          FDRE                                         r  BSP/receivePackage_reg[StdId][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.456   373.284 f  BSP/receivePackage_reg[StdId][0]/Q
                         net (fo=7, routed)           7.074   380.358    BSP/sig_receivePackage[StdId][0]
    SLICE_X31Y3          LUT6 (Prop_lut6_I2_O)        0.124   380.482 r  BSP/led[1]_i_2/O
                         net (fo=1, routed)           6.736   387.218    BSP_n_11
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.643   380.064    sys_clock_IBUF
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000   380.064    
                         clock uncertainty           -0.429   379.635    
    SLICE_X31Y4          FDSE (Setup_fdse_C_CE)      -0.205   379.430    led_reg[1]
  -------------------------------------------------------------------
                         required time                        379.430    
                         arrival time                        -387.218    
  -------------------------------------------------------------------
                         slack                                 -7.788    

Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        11.958ns  (logic 0.842ns (7.041%)  route 11.116ns (92.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 379.968 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[StdId][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419   373.247 f  BSP/receivePackage_reg[StdId][6]/Q
                         net (fo=2, routed)           4.452   377.699    BSP/sig_receivePackage[StdId][6]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.299   377.998 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           1.952   379.950    BSP/led[2]_i_3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124   380.074 r  BSP/led[2]_i_1/O
                         net (fo=1, routed)           4.712   384.786    BSP_n_6
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.547   379.968    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000   379.968    
                         clock uncertainty           -0.429   379.539    
    SLICE_X31Y1          FDSE (Setup_fdse_C_S)       -0.429   379.110    led_reg[2]
  -------------------------------------------------------------------
                         required time                        379.110    
                         arrival time                        -384.786    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        11.627ns  (logic 0.842ns (7.242%)  route 10.785ns (92.758%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 379.968 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[StdId][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419   373.247 f  BSP/receivePackage_reg[StdId][6]/Q
                         net (fo=2, routed)           4.452   377.699    BSP/sig_receivePackage[StdId][6]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.299   377.998 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           2.068   380.066    BSP/led[2]_i_3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124   380.190 r  BSP/led[2]_i_2/O
                         net (fo=1, routed)           4.265   384.455    BSP_n_12
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.547   379.968    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000   379.968    
                         clock uncertainty           -0.429   379.539    
    SLICE_X31Y1          FDSE (Setup_fdse_C_CE)      -0.205   379.334    led_reg[2]
  -------------------------------------------------------------------
                         required time                        379.334    
                         arrival time                        -384.455    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -5.108ns  (required time - arrival time)
  Source:                 BSP/sig_receiveIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_receiveITPRev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        11.916ns  (logic 0.518ns (4.347%)  route 11.398ns (95.653%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 380.096 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.173ns = ( 372.827 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.677   372.827    BSP/clk_out1
    SLICE_X28Y3          FDRE                                         r  BSP/sig_receiveIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.518   373.345 r  BSP/sig_receiveIT_reg/Q
                         net (fo=7, routed)          11.398   384.743    sig_receiveIT
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.674   380.096    sys_clock_IBUF
    SLICE_X28Y1          FDRE                                         r  sig_receiveITPRev_reg/C
                         clock pessimism              0.000   380.096    
                         clock uncertainty           -0.429   379.666    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)       -0.031   379.635    sig_receiveITPRev_reg
  -------------------------------------------------------------------
                         required time                        379.635    
                         arrival time                        -384.743    
  -------------------------------------------------------------------
                         slack                                 -5.108    

Slack (VIOLATED) :        -4.988ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[StdId][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        11.366ns  (logic 0.842ns (7.408%)  route 10.524ns (92.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 380.064 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y2          FDRE                                         r  BSP/receivePackage_reg[StdId][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419   373.247 f  BSP/receivePackage_reg[StdId][6]/Q
                         net (fo=2, routed)           4.452   377.699    BSP/sig_receivePackage[StdId][6]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.299   377.998 r  BSP/led[2]_i_3/O
                         net (fo=5, routed)           1.810   379.808    BSP/led[2]_i_3_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I3_O)        0.124   379.932 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           4.262   384.194    BSP_n_7
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.643   380.064    sys_clock_IBUF
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000   380.064    
                         clock uncertainty           -0.429   379.635    
    SLICE_X31Y4          FDSE (Setup_fdse_C_S)       -0.429   379.206    led_reg[1]
  -------------------------------------------------------------------
                         required time                        379.206    
                         arrival time                        -384.194    
  -------------------------------------------------------------------
                         slack                                 -4.988    

Slack (VIOLATED) :        -4.436ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[Data][4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.779ns  (logic 0.580ns (5.381%)  route 10.199ns (94.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 380.029 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456   373.284 f  BSP/receivePackage_reg[Data][4][1]/Q
                         net (fo=2, routed)           6.610   379.894    BSP/sig_receivePackage[Data][4][1]
    SLICE_X29Y0          LUT6 (Prop_lut6_I2_O)        0.124   380.018 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           3.589   383.607    BSP_n_5
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.608   380.029    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000   380.029    
                         clock uncertainty           -0.429   379.600    
    SLICE_X31Y0          FDSE (Setup_fdse_C_S)       -0.429   379.171    led_reg[3]
  -------------------------------------------------------------------
                         required time                        379.171    
                         arrival time                        -383.607    
  -------------------------------------------------------------------
                         slack                                 -4.436    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 BSP/receivePackage_reg[Data][4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.973ns  (logic 0.580ns (5.286%)  route 10.393ns (94.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 380.029 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.172ns = ( 372.828 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.678   372.828    BSP/clk_out1
    SLICE_X29Y0          FDRE                                         r  BSP/receivePackage_reg[Data][4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456   373.284 f  BSP/receivePackage_reg[Data][4][0]/Q
                         net (fo=2, routed)           6.348   379.632    BSP/sig_receivePackage[Data][4][0]
    SLICE_X29Y0          LUT6 (Prop_lut6_I2_O)        0.124   379.756 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           4.045   383.801    BSP_n_4
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.608   380.029    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000   380.029    
                         clock uncertainty           -0.429   379.600    
    SLICE_X31Y0          FDSE (Setup_fdse_C_CE)      -0.205   379.395    led_reg[3]
  -------------------------------------------------------------------
                         required time                        379.395    
                         arrival time                        -383.801    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 BSP/sig_transmitIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@376.000ns - clk_out1_clk_wiz_0 rise@375.000ns)
  Data Path Delay:        10.452ns  (logic 0.580ns (5.549%)  route 9.872ns (94.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 379.773 - 376.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 372.906 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    375.000   375.000 r  
    K17                  IBUF                         0.000   375.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.285   376.285    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   369.289 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   371.049    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   371.150 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.756   372.906    BSP/clk_out1
    SLICE_X40Y8          FDRE                                         r  BSP/sig_transmitIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.456   373.362 f  BSP/sig_transmitIT_reg/Q
                         net (fo=3, routed)           9.872   383.234    BSP/sig_transmitIT
    SLICE_X39Y8          LUT4 (Prop_lut4_I3_O)        0.124   383.358 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000   383.358    BSP_n_0
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    376.000   376.000 r  
    K17                                               0.000   376.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   376.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421   377.421 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.352   379.773    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.000   379.773    
                         clock uncertainty           -0.429   379.344    
    SLICE_X39Y8          FDRE (Setup_fdre_C_D)        0.031   379.375    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                        379.375    
                         arrival time                        -383.358    
  -------------------------------------------------------------------
                         slack                                 -3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 0.676ns (8.751%)  route 7.049ns (91.249%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        7.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDRE (Prop_fdre_C_Q)         0.337    -2.412 f  BSP/receivePackage_reg[Data][3][4]/Q
                         net (fo=1, routed)           1.696    -0.716    BSP/sig_receivePackage[Data][3][4]
    SLICE_X26Y1          LUT5 (Prop_lut5_I2_O)        0.239    -0.477 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           1.683     1.206    BSP/led[2]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.100     1.306 r  BSP/led[2]_i_2/O
                         net (fo=1, routed)           3.670     4.976    BSP_n_12
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.988     4.480    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000     4.480    
                         clock uncertainty            0.429     4.909    
    SLICE_X31Y1          FDSE (Hold_fdse_C_CE)       -0.045     4.864    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.864    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[StdId][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.618ns (7.783%)  route 7.323ns (92.217%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        7.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.560ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X30Y0          FDRE                                         r  BSP/receivePackage_reg[StdId][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.418    -2.331 r  BSP/receivePackage_reg[StdId][9]/Q
                         net (fo=2, routed)           2.610     0.278    BSP/sig_receivePackage[StdId][9]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.100     0.378 f  BSP/led[3]_i_5/O
                         net (fo=2, routed)           1.601     1.980    BSP/led[3]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I4_O)        0.100     2.080 r  BSP/led[3]_i_1/O
                         net (fo=1, routed)           3.112     5.191    BSP_n_5
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.068     4.560    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000     4.560    
                         clock uncertainty            0.429     4.989    
    SLICE_X31Y0          FDSE (Hold_fdse_C_S)        -0.020     4.969    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 0.676ns (8.500%)  route 7.277ns (91.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        7.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X26Y1          FDRE                                         r  BSP/receivePackage_reg[Data][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDRE (Prop_fdre_C_Q)         0.337    -2.412 f  BSP/receivePackage_reg[Data][3][4]/Q
                         net (fo=1, routed)           1.696    -0.716    BSP/sig_receivePackage[Data][3][4]
    SLICE_X26Y1          LUT5 (Prop_lut5_I2_O)        0.239    -0.477 f  BSP/led[2]_i_4/O
                         net (fo=2, routed)           1.509     1.031    BSP/led[2]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.100     1.131 r  BSP/led[2]_i_1/O
                         net (fo=1, routed)           4.072     5.204    BSP_n_6
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.988     4.480    sys_clock_IBUF
    SLICE_X31Y1          FDSE                                         r  led_reg[2]/C
                         clock pessimism              0.000     4.480    
                         clock uncertainty            0.429     4.909    
    SLICE_X31Y1          FDSE (Hold_fdse_C_S)        -0.020     4.889    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.204    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 0.618ns (7.583%)  route 7.532ns (92.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        7.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.560ns
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.503    -2.749    BSP/clk_out1
    SLICE_X30Y0          FDRE                                         r  BSP/receivePackage_reg[Data][4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.418    -2.331 f  BSP/receivePackage_reg[Data][4][4]/Q
                         net (fo=1, routed)           2.026    -0.305    BSP/sig_receivePackage[Data][4][4]
    SLICE_X31Y1          LUT5 (Prop_lut5_I4_O)        0.100    -0.205 r  BSP/led[3]_i_3/O
                         net (fo=2, routed)           2.036     1.831    BSP/led[3]_i_3_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.100     1.931 r  BSP/led[3]_i_2/O
                         net (fo=1, routed)           3.470     5.401    BSP_n_4
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.068     4.560    sys_clock_IBUF
    SLICE_X31Y0          FDSE                                         r  led_reg[3]/C
                         clock pessimism              0.000     4.560    
                         clock uncertainty            0.429     4.989    
    SLICE_X31Y0          FDSE (Hold_fdse_C_CE)       -0.045     4.944    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.401    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 BSP/receivePackage_reg[Data][2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 0.467ns (5.671%)  route 7.768ns (94.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    -2.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.502    -2.750    BSP/clk_out1
    SLICE_X27Y4          FDRE                                         r  BSP/receivePackage_reg[Data][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.367    -2.383 f  BSP/receivePackage_reg[Data][2][1]/Q
                         net (fo=2, routed)           4.045     1.661    BSP/sig_receivePackage[Data][2][1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.100     1.761 r  BSP/led[1]_i_1/O
                         net (fo=1, routed)           3.724     5.485    BSP_n_7
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          3.110     4.602    sys_clock_IBUF
    SLICE_X31Y4          FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.000     4.602    
                         clock uncertainty            0.429     5.031    
    SLICE_X31Y4          FDSE (Hold_fdse_C_S)        -0.020     5.011    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.011    
                         arrival time                           5.485    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitOrder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 0.567ns (6.953%)  route 7.588ns (93.047%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        6.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    -2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577    -2.675    BSP/clk_out1
    SLICE_X36Y8          FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367    -2.308 f  BSP/sig_receiving_reg/Q
                         net (fo=9, routed)           5.582     3.273    BSP/receiving
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.100     3.373 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.006     5.379    BSP/sig_transmitPackage_reg[Data][3]0
    SLICE_X39Y8          LUT4 (Prop_lut4_I1_O)        0.100     5.479 r  BSP/sig_transmitOrder_i_1/O
                         net (fo=1, routed)           0.000     5.479    BSP_n_0
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.773     4.265    sys_clock_IBUF
    SLICE_X39Y8          FDRE                                         r  sig_transmitOrder_reg/C
                         clock pessimism              0.000     4.265    
                         clock uncertainty            0.429     4.694    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.270     4.964    sig_transmitOrder_reg
  -------------------------------------------------------------------
                         required time                         -4.964    
                         arrival time                           5.479    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.467ns (5.758%)  route 7.643ns (94.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    -2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577    -2.675    BSP/clk_out1
    SLICE_X36Y8          FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367    -2.308 f  BSP/sig_receiving_reg/Q
                         net (fo=9, routed)           5.582     3.273    BSP/receiving
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.100     3.373 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.061     5.434    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.791     4.283    sys_clock_IBUF
    SLICE_X37Y1          FDRE                                         r  sig_transmitPackage_reg[Data][2][0]/C
                         clock pessimism              0.000     4.283    
                         clock uncertainty            0.429     4.712    
    SLICE_X37Y1          FDRE (Hold_fdre_C_CE)       -0.045     4.667    sig_transmitPackage_reg[Data][2][0]
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 0.467ns (5.671%)  route 7.768ns (94.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    -2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577    -2.675    BSP/clk_out1
    SLICE_X36Y8          FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367    -2.308 f  BSP/sig_receiving_reg/Q
                         net (fo=9, routed)           5.582     3.273    BSP/receiving
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.100     3.373 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.187     5.560    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857     4.349    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][0][0]/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.429     4.778    
    SLICE_X37Y0          FDRE (Hold_fdre_C_CE)       -0.045     4.733    sig_transmitPackage_reg[Data][0][0]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 0.467ns (5.671%)  route 7.768ns (94.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    -2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577    -2.675    BSP/clk_out1
    SLICE_X36Y8          FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367    -2.308 f  BSP/sig_receiving_reg/Q
                         net (fo=9, routed)           5.582     3.273    BSP/receiving
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.100     3.373 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.187     5.560    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857     4.349    sys_clock_IBUF
    SLICE_X37Y0          FDRE                                         r  sig_transmitPackage_reg[Data][1][0]/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.429     4.778    
    SLICE_X37Y0          FDRE (Hold_fdre_C_CE)       -0.045     4.733    sig_transmitPackage_reg[Data][1][0]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 BSP/sig_receiving_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sig_transmitPackage_reg[Data][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.467ns (5.666%)  route 7.775ns (94.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    -2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          1.162     1.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.943 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.344    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.253 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=403, routed)         1.577    -2.675    BSP/clk_out1
    SLICE_X36Y8          FDRE                                         r  BSP/sig_receiving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367    -2.308 f  BSP/sig_receiving_reg/Q
                         net (fo=9, routed)           5.582     3.273    BSP/receiving
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.100     3.373 r  BSP/sig_transmitPackage[Data][3][0]_i_1/O
                         net (fo=5, routed)           2.193     5.566    sig_transmitPackage_reg[Data][3]0
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=17, routed)          2.857     4.349    sys_clock_IBUF
    SLICE_X37Y2          FDRE                                         r  sig_transmitPackage_reg[Data][3][0]/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.429     4.778    
    SLICE_X37Y2          FDRE (Hold_fdre_C_CE)       -0.045     4.733    sig_transmitPackage_reg[Data][3][0]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.834    





