#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a13c6ac2e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a13c74f520 .scope module, "tb" "tb" 3 135;
 .timescale -12 -12;
L_000001a13c74ab80 .functor NOT 1, L_000001a13c7a8970, C4<0>, C4<0>, C4<0>;
L_000001a13c74abf0 .functor XOR 25, L_000001a13c7a77f0, L_000001a13c7a7890, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_000001a13c74a5d0 .functor XOR 25, L_000001a13c74abf0, L_000001a13c7a8d30, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v000001a13c7a8330_0 .net *"_ivl_10", 24 0, L_000001a13c7a8d30;  1 drivers
v000001a13c7a8510_0 .net *"_ivl_12", 24 0, L_000001a13c74a5d0;  1 drivers
v000001a13c7a7d90_0 .net *"_ivl_2", 24 0, L_000001a13c7a88d0;  1 drivers
v000001a13c7a8c90_0 .net *"_ivl_4", 24 0, L_000001a13c7a77f0;  1 drivers
v000001a13c7a7bb0_0 .net *"_ivl_6", 24 0, L_000001a13c7a7890;  1 drivers
v000001a13c7a7930_0 .net *"_ivl_8", 24 0, L_000001a13c74abf0;  1 drivers
v000001a13c7a7390_0 .var "clk", 0 0;
v000001a13c7a8830_0 .net "ena", 0 0, v000001a13c73baf0_0;  1 drivers
v000001a13c7a83d0_0 .net "hh_dut", 7 0, v000001a13c7334d0_0;  1 drivers
v000001a13c7a8ab0_0 .net "hh_ref", 7 0, v000001a13c73a150_0;  1 drivers
v000001a13c7a8010_0 .net "mm_dut", 7 0, v000001a13c733a70_0;  1 drivers
v000001a13c7a8b50_0 .net "mm_ref", 7 0, v000001a13c73ba50_0;  1 drivers
v000001a13c7a8bf0_0 .net "pm_dut", 0 0, v000001a13c733930_0;  1 drivers
v000001a13c7a7430_0 .net "pm_ref", 0 0, v000001a13c73b5f0_0;  1 drivers
v000001a13c7a7250_0 .net "reset", 0 0, v000001a13c73ad30_0;  1 drivers
v000001a13c7a7c50_0 .net "ss_dut", 7 0, v000001a13c733d90_0;  1 drivers
v000001a13c7a7a70_0 .net "ss_ref", 7 0, v000001a13c73b690_0;  1 drivers
v000001a13c7a8650_0 .var/2u "stats1", 351 0;
v000001a13c7a85b0_0 .var/2u "strobe", 0 0;
v000001a13c7a74d0_0 .net "tb_match", 0 0, L_000001a13c7a8970;  1 drivers
v000001a13c7a7f70_0 .net "tb_mismatch", 0 0, L_000001a13c74ab80;  1 drivers
v000001a13c7a7570_0 .net "wavedrom_enable", 0 0, v000001a13c73b0f0_0;  1 drivers
v000001a13c7a7610_0 .net "wavedrom_title", 511 0, v000001a13c7332f0_0;  1 drivers
L_000001a13c7a88d0 .concat [ 8 8 8 1], v000001a13c73b690_0, v000001a13c73ba50_0, v000001a13c73a150_0, v000001a13c73b5f0_0;
L_000001a13c7a77f0 .concat [ 8 8 8 1], v000001a13c73b690_0, v000001a13c73ba50_0, v000001a13c73a150_0, v000001a13c73b5f0_0;
L_000001a13c7a7890 .concat [ 8 8 8 1], v000001a13c733d90_0, v000001a13c733a70_0, v000001a13c7334d0_0, v000001a13c733930_0;
L_000001a13c7a8d30 .concat [ 8 8 8 1], v000001a13c73b690_0, v000001a13c73ba50_0, v000001a13c73a150_0, v000001a13c73b5f0_0;
L_000001a13c7a8970 .cmp/eeq 25, L_000001a13c7a88d0, L_000001a13c74a5d0;
S_000001a13c6ac060 .scope module, "good1" "RefModule" 3 188, 4 2 0, S_000001a13c74f520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v000001a13c73af10_0 .net *"_ivl_0", 23 0, L_000001a13c7a7cf0;  1 drivers
L_000001a13caf00d0 .functor BUFT 1, C4<10010101100101011001>, C4<0>, C4<0>, C4<0>;
v000001a13c73ac90_0 .net/2u *"_ivl_10", 19 0, L_000001a13caf00d0;  1 drivers
v000001a13c73b550_0 .net *"_ivl_12", 0 0, L_000001a13c7a7e30;  1 drivers
v000001a13c73a5b0_0 .net *"_ivl_14", 15 0, L_000001a13c7a76b0;  1 drivers
L_000001a13caf0118 .functor BUFT 1, C4<0101100101011001>, C4<0>, C4<0>, C4<0>;
v000001a13c73be10_0 .net/2u *"_ivl_16", 15 0, L_000001a13caf0118;  1 drivers
v000001a13c73b7d0_0 .net *"_ivl_18", 0 0, L_000001a13c7a8470;  1 drivers
L_000001a13caf0088 .functor BUFT 1, C4<000100010101100101011001>, C4<0>, C4<0>, C4<0>;
v000001a13c73b2d0_0 .net/2u *"_ivl_2", 23 0, L_000001a13caf0088;  1 drivers
v000001a13c73b190_0 .net *"_ivl_21", 3 0, L_000001a13c7a86f0;  1 drivers
v000001a13c73b4b0_0 .net *"_ivl_22", 11 0, L_000001a13c7a7ed0;  1 drivers
L_000001a13caf0160 .functor BUFT 1, C4<100101011001>, C4<0>, C4<0>, C4<0>;
v000001a13c73a330_0 .net/2u *"_ivl_24", 11 0, L_000001a13caf0160;  1 drivers
v000001a13c73bc30_0 .net *"_ivl_26", 0 0, L_000001a13c7a8790;  1 drivers
L_000001a13caf01a8 .functor BUFT 1, C4<01011001>, C4<0>, C4<0>, C4<0>;
v000001a13c73b730_0 .net/2u *"_ivl_28", 7 0, L_000001a13caf01a8;  1 drivers
v000001a13c73ae70_0 .net *"_ivl_30", 0 0, L_000001a13c7a80b0;  1 drivers
v000001a13c73abf0_0 .net *"_ivl_33", 3 0, L_000001a13c7a8150;  1 drivers
L_000001a13caf01f0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001a13c73bb90_0 .net/2u *"_ivl_34", 3 0, L_000001a13caf01f0;  1 drivers
v000001a13c73b230_0 .net *"_ivl_36", 0 0, L_000001a13c7a7750;  1 drivers
L_000001a13caf0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a13c73bcd0_0 .net/2u *"_ivl_38", 0 0, L_000001a13caf0238;  1 drivers
v000001a13c73bff0_0 .net *"_ivl_4", 0 0, L_000001a13c7a79d0;  1 drivers
v000001a13c73b370_0 .net *"_ivl_7", 3 0, L_000001a13c7a7b10;  1 drivers
v000001a13c73ab50_0 .net *"_ivl_8", 19 0, L_000001a13c7a72f0;  1 drivers
v000001a13c73beb0_0 .net "clk", 0 0, v000001a13c7a7390_0;  1 drivers
v000001a13c73bf50_0 .net "ena", 0 0, v000001a13c73baf0_0;  alias, 1 drivers
v000001a13c73b870_0 .net "enable", 6 0, L_000001a13c7a81f0;  1 drivers
v000001a13c73a150_0 .var "hh", 7 0;
v000001a13c73ba50_0 .var "mm", 7 0;
v000001a13c73b5f0_0 .var "pm", 0 0;
v000001a13c73a1f0_0 .net "reset", 0 0, v000001a13c73ad30_0;  alias, 1 drivers
v000001a13c73b690_0 .var "ss", 7 0;
E_000001a13c741f30 .event posedge, v000001a13c73beb0_0;
L_000001a13c7a7cf0 .concat [ 8 8 8 0], v000001a13c73b690_0, v000001a13c73ba50_0, v000001a13c73a150_0;
L_000001a13c7a79d0 .cmp/eq 24, L_000001a13c7a7cf0, L_000001a13caf0088;
L_000001a13c7a7b10 .part v000001a13c73a150_0, 0, 4;
L_000001a13c7a72f0 .concat [ 8 8 4 0], v000001a13c73b690_0, v000001a13c73ba50_0, L_000001a13c7a7b10;
L_000001a13c7a7e30 .cmp/eq 20, L_000001a13c7a72f0, L_000001a13caf00d0;
L_000001a13c7a76b0 .concat [ 8 8 0 0], v000001a13c73b690_0, v000001a13c73ba50_0;
L_000001a13c7a8470 .cmp/eq 16, L_000001a13c7a76b0, L_000001a13caf0118;
L_000001a13c7a86f0 .part v000001a13c73ba50_0, 0, 4;
L_000001a13c7a7ed0 .concat [ 8 4 0 0], v000001a13c73b690_0, L_000001a13c7a86f0;
L_000001a13c7a8790 .cmp/eq 12, L_000001a13c7a7ed0, L_000001a13caf0160;
L_000001a13c7a80b0 .cmp/eq 8, v000001a13c73b690_0, L_000001a13caf01a8;
L_000001a13c7a8150 .part v000001a13c73b690_0, 0, 4;
L_000001a13c7a7750 .cmp/eq 4, L_000001a13c7a8150, L_000001a13caf01f0;
LS_000001a13c7a81f0_0_0 .concat [ 1 1 1 1], L_000001a13caf0238, L_000001a13c7a7750, L_000001a13c7a80b0, L_000001a13c7a8790;
LS_000001a13c7a81f0_0_4 .concat [ 1 1 1 0], L_000001a13c7a8470, L_000001a13c7a7e30, L_000001a13c7a79d0;
L_000001a13c7a81f0 .concat [ 4 3 0 0], LS_000001a13c7a81f0_0_0, LS_000001a13c7a81f0_0_4;
S_000001a13c736c80 .scope module, "stim1" "stimulus_gen" 3 183, 3 6 0, S_000001a13c74f520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ena";
    .port_info 3 /INPUT 8 "hh_dut";
    .port_info 4 /INPUT 8 "mm_dut";
    .port_info 5 /INPUT 8 "ss_dut";
    .port_info 6 /INPUT 1 "pm_dut";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v000001a13c73a6f0_0 .var "bcd_fail", 0 0;
v000001a13c73b9b0_0 .net "clk", 0 0, v000001a13c7a7390_0;  alias, 1 drivers
v000001a13c73baf0_0 .var "ena", 0 0;
v000001a13c73a830_0 .net "hh_dut", 7 0, v000001a13c7334d0_0;  alias, 1 drivers
v000001a13c73a970_0 .net "mm_dut", 7 0, v000001a13c733a70_0;  alias, 1 drivers
v000001a13c73aa10_0 .net "pm_dut", 0 0, v000001a13c733930_0;  alias, 1 drivers
v000001a13c73ad30_0 .var "reset", 0 0;
v000001a13c73add0_0 .var "reset_fail", 0 0;
v000001a13c73afb0_0 .net "ss_dut", 7 0, v000001a13c733d90_0;  alias, 1 drivers
v000001a13c73b050_0 .net "tb_match", 0 0, L_000001a13c7a8970;  alias, 1 drivers
v000001a13c73b0f0_0 .var "wavedrom_enable", 0 0;
v000001a13c7332f0_0 .var "wavedrom_title", 511 0;
E_000001a13c741bf0/0 .event negedge, v000001a13c73beb0_0;
E_000001a13c741bf0/1 .event posedge, v000001a13c73beb0_0;
E_000001a13c741bf0 .event/or E_000001a13c741bf0/0, E_000001a13c741bf0/1;
S_000001a13c6f3050 .scope task, "reset_test" "reset_test" 3 16, 3 16 0, S_000001a13c736c80;
 .timescale -12 -12;
v000001a13c73b410_0 .var/2u "arfail", 0 0;
v000001a13c73b910_0 .var "async", 0 0;
v000001a13c73a290_0 .var/2u "datafail", 0 0;
v000001a13c73a470_0 .var/2u "srfail", 0 0;
E_000001a13c7433b0 .event negedge, v000001a13c73beb0_0;
TD_tb.stim1.reset_test ;
    %wait E_000001a13c741f30;
    %wait E_000001a13c741f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001a13c7433b0;
    %load/vec4 v000001a13c73b050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a13c73a290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73b050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a13c73b410_0, 0, 1;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73b050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a13c73a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %load/vec4 v000001a13c73a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 30 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a13c73b410_0;
    %load/vec4 v000001a13c73b910_0;
    %load/vec4 v000001a13c73a290_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001a13c73b910_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 32 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001a13c6f31e0 .scope task, "wavedrom_start" "wavedrom_start" 3 43, 3 43 0, S_000001a13c736c80;
 .timescale -12 -12;
v000001a13c73a650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001a13c7118c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 46, 3 46 0, S_000001a13c736c80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001a13c711a50 .scope module, "top_module1" "TopModule" 3 197, 5 3 0, S_000001a13c74f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v000001a13c734150_0 .net "clk", 0 0, v000001a13c7a7390_0;  alias, 1 drivers
v000001a13c733570_0 .net "ena", 0 0, v000001a13c73baf0_0;  alias, 1 drivers
v000001a13c7334d0_0 .var "hh", 7 0;
v000001a13c733250_0 .var "hour_ones", 3 0;
v000001a13c733610_0 .var "hour_tens", 3 0;
v000001a13c733b10_0 .var "min_ones", 3 0;
v000001a13c7337f0_0 .var "min_tens", 3 0;
v000001a13c733a70_0 .var "mm", 7 0;
v000001a13c733930_0 .var "pm", 0 0;
v000001a13c7339d0_0 .net "reset", 0 0, v000001a13c73ad30_0;  alias, 1 drivers
v000001a13c733cf0_0 .var "sec_ones", 3 0;
v000001a13c733ed0_0 .var "sec_tens", 3 0;
v000001a13c733d90_0 .var "ss", 7 0;
E_000001a13c743f70 .event posedge, v000001a13c73a1f0_0, v000001a13c73beb0_0;
S_000001a13c711be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 208, 3 208 0, S_000001a13c74f520;
 .timescale -12 -12;
E_000001a13c743cf0 .event edge, v000001a13c7a85b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a13c7a85b0_0;
    %nor/r;
    %assign/vec4 v000001a13c7a85b0_0, 0;
    %wait E_000001a13c743cf0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a13c736c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a13c73a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a13c73add0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001a13c736c80;
T_5 ;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73a830_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v000001a13c73a830_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %load/vec4 v000001a13c73a970_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %load/vec4 v000001a13c73a970_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %load/vec4 v000001a13c73afb0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %load/vec4 v000001a13c73afb0_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73a6f0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a13c736c80;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001a13c73b910_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001a13c6f3050;
    %join;
    %pushi/vec4 12, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a13c7118c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %wait E_000001a13c741f30;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73b050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a13c73aa10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 20557, 0, 16; draw_string_vec4
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 16717, 0, 16; draw_string_vec4
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %vpi_call/w 3 78 "$display", "Hint: Clock seems to reset to %02x:%02x:%02x %s (Should be 12:00:00 AM).", v000001a13c73a830_0, v000001a13c73a970_0, v000001a13c73afb0_0, S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73add0_0, 0;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %wait E_000001a13c741f30;
    %wait E_000001a13c741f30;
    %wait E_000001a13c741f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %wait E_000001a13c741f30;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73b050_0;
    %nor/r;
    %load/vec4 v000001a13c73add0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call/w 3 91 "$display", "Hint: Reset has higher priority than enable and should occur even if not enabled." {0 0 0};
T_6.6 ;
    %pushi/vec4 400, 0, 32;
T_6.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.9, 5;
    %jmp/1 T_6.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741bf0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %vpi_func 3 96 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %jmp T_6.8;
T_6.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %wait E_000001a13c741f30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %pushi/vec4 55, 0, 32;
T_6.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.11, 5;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.10;
T_6.11 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.13, 5;
    %jmp/1 T_6.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.12;
T_6.13 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a13c7118c0;
    %join;
    %pushi/vec4 3530, 0, 32;
T_6.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.15, 5;
    %jmp/1 T_6.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.14;
T_6.15 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.17, 5;
    %jmp/1 T_6.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.16;
T_6.17 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a13c7118c0;
    %join;
    %pushi/vec4 39590, 0, 32;
T_6.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.19, 5;
    %jmp/1 T_6.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.18;
T_6.19 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.21, 5;
    %jmp/1 T_6.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.20;
T_6.21 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a13c7118c0;
    %join;
    %pushi/vec4 132745, 0, 32;
T_6.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.23, 5;
    %jmp/1 T_6.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.22;
T_6.23 ;
    %pop/vec4 1;
    %pushi/vec4 50, 0, 32;
T_6.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.25, 5;
    %jmp/1 T_6.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741bf0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a13c73baf0_0, 0;
    %jmp T_6.24;
T_6.25 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a13c73ad30_0, 0;
    %pushi/vec4 5, 0, 32;
T_6.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.27, 5;
    %jmp/1 T_6.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a13c741f30;
    %jmp T_6.26;
T_6.27 ;
    %pop/vec4 1;
    %load/vec4 v000001a13c73a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %vpi_call/w 3 128 "$display", "Hint: Non-BCD values detected. Are you sure you're using two-digit BCD representation for hh, mm, and ss?" {0 0 0};
T_6.28 ;
    %delay 1, 0;
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001a13c6ac060;
T_7 ;
    %wait E_000001a13c741f30;
    %load/vec4 v000001a13c73a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1179648, 0, 25;
    %split/vec4 8;
    %assign/vec4 v000001a13c73b690_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001a13c73ba50_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001a13c73a150_0, 0;
    %assign/vec4 v000001a13c73b5f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a13c73bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a13c73b690_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73b690_0, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001a13c73b690_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73b690_0, 4, 5;
T_7.6 ;
T_7.5 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a13c73b690_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73b690_0, 4, 5;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v000001a13c73b690_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73b690_0, 4, 5;
T_7.10 ;
T_7.9 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a13c73ba50_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73ba50_0, 4, 5;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v000001a13c73ba50_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73ba50_0, 4, 5;
T_7.14 ;
T_7.13 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a13c73ba50_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73ba50_0, 4, 5;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v000001a13c73ba50_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73ba50_0, 4, 5;
T_7.18 ;
T_7.17 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a13c73a150_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73a150_0, 4, 5;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %load/vec4 v000001a13c73a150_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73a150_0, 4, 5;
T_7.22 ;
T_7.21 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a13c73a150_0;
    %pushi/vec4 18, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001a13c73a150_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v000001a13c73a150_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c73a150_0, 4, 5;
T_7.26 ;
T_7.25 ;
    %load/vec4 v000001a13c73b870_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %load/vec4 v000001a13c73b5f0_0;
    %inv;
    %assign/vec4 v000001a13c73b5f0_0, 0;
T_7.28 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a13c711a50;
T_8 ;
    %wait E_000001a13c743f70;
    %load/vec4 v000001a13c7339d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a13c733930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c7337f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a13c733610_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a13c733570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001a13c733cf0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733cf0_0, 0;
    %load/vec4 v000001a13c733ed0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733ed0_0, 0;
    %load/vec4 v000001a13c733b10_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733b10_0, 0;
    %load/vec4 v000001a13c7337f0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c7337f0_0, 0;
    %load/vec4 v000001a13c733250_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a13c733610_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a13c733610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001a13c733250_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
    %load/vec4 v000001a13c733610_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a13c733610_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v000001a13c733610_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a13c733250_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a13c733610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
    %load/vec4 v000001a13c733930_0;
    %inv;
    %assign/vec4 v000001a13c733930_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v000001a13c733610_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c733610_0, 0;
T_8.19 ;
T_8.17 ;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v000001a13c733250_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
T_8.15 ;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v000001a13c733250_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c733250_0, 0;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001a13c7337f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c7337f0_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001a13c733ed0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c733ed0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001a13c733cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a13c733cf0_0, 0;
T_8.5 ;
    %load/vec4 v000001a13c733610_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c7334d0_0, 4, 5;
    %load/vec4 v000001a13c733250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c7334d0_0, 4, 5;
    %load/vec4 v000001a13c7337f0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c733a70_0, 4, 5;
    %load/vec4 v000001a13c733b10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c733a70_0, 4, 5;
    %load/vec4 v000001a13c733ed0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c733d90_0, 4, 5;
    %load/vec4 v000001a13c733cf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a13c733d90_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a13c74f520;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a13c7a7390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a13c7a85b0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000001a13c74f520;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001a13c7a7390_0;
    %inv;
    %store/vec4 v000001a13c7a7390_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001a13c74f520;
T_11 ;
    %vpi_call/w 3 175 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 176 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a13c73b9b0_0, v000001a13c7a7f70_0, v000001a13c7a7390_0, v000001a13c7a7250_0, v000001a13c7a8830_0, v000001a13c7a7430_0, v000001a13c7a8bf0_0, v000001a13c7a8ab0_0, v000001a13c7a83d0_0, v000001a13c7a8b50_0, v000001a13c7a8010_0, v000001a13c7a7a70_0, v000001a13c7a7c50_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a13c74f520;
T_12 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 217 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pm", &PV<v000001a13c7a8650_0, 256, 32>, &PV<v000001a13c7a8650_0, 224, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 218 "$display", "Hint: Output '%s' has no mismatches.", "pm" {0 0 0};
T_12.1 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call/w 3 219 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "hh", &PV<v000001a13c7a8650_0, 192, 32>, &PV<v000001a13c7a8650_0, 160, 32> {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 220 "$display", "Hint: Output '%s' has no mismatches.", "hh" {0 0 0};
T_12.3 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 3 221 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mm", &PV<v000001a13c7a8650_0, 128, 32>, &PV<v000001a13c7a8650_0, 96, 32> {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 222 "$display", "Hint: Output '%s' has no mismatches.", "mm" {0 0 0};
T_12.5 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_call/w 3 223 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ss", &PV<v000001a13c7a8650_0, 64, 32>, &PV<v000001a13c7a8650_0, 32, 32> {0 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 224 "$display", "Hint: Output '%s' has no mismatches.", "ss" {0 0 0};
T_12.7 ;
    %vpi_call/w 3 226 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a13c7a8650_0, 320, 32>, &PV<v000001a13c7a8650_0, 0, 32> {0 0 0};
    %vpi_call/w 3 227 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 228 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a13c7a8650_0, 320, 32>, &PV<v000001a13c7a8650_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_000001a13c74f520;
T_13 ;
    %wait E_000001a13c741bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a13c7a8650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
    %load/vec4 v000001a13c7a74d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a13c7a8650_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.0 ;
    %load/vec4 v000001a13c7a7430_0;
    %load/vec4 v000001a13c7a7430_0;
    %load/vec4 v000001a13c7a8bf0_0;
    %xor;
    %load/vec4 v000001a13c7a7430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 243 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.6 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.4 ;
    %load/vec4 v000001a13c7a8ab0_0;
    %load/vec4 v000001a13c7a8ab0_0;
    %load/vec4 v000001a13c7a83d0_0;
    %xor;
    %load/vec4 v000001a13c7a8ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 246 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.10 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.8 ;
    %load/vec4 v000001a13c7a8b50_0;
    %load/vec4 v000001a13c7a8b50_0;
    %load/vec4 v000001a13c7a8010_0;
    %xor;
    %load/vec4 v000001a13c7a8b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 249 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.14 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.12 ;
    %load/vec4 v000001a13c7a7a70_0;
    %load/vec4 v000001a13c7a7a70_0;
    %load/vec4 v000001a13c7a7c50_0;
    %xor;
    %load/vec4 v000001a13c7a7a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 252 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.18 ;
    %load/vec4 v000001a13c7a8650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a13c7a8650_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001a13c74f520;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 260 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 261 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob141_count_clock_test.sv";
    "dataset_code-complete-iccad2023/Prob141_count_clock_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob141_count_clock/Prob141_count_clock_sample01.sv";
