{
  "cycle": 1,
  "seed": 574884807,
  "mutations_requested": 2,
  "mutations_done": 2,
  "linear_successes": 2,
  "cyclical_successes": 0,
  "build_ok": true,
  "run_ok": true,
  "verilator_rc": 0,
  "binary": "/module-fuzz/rewiring/runs_tb/cycle_0001/obj_dir/Vtb_top",
  "top_sv": "/module-fuzz/rewiring/runs_tb/cycle_0001/top.sv",
  "testbench_sv": "/module-fuzz/rewiring/runs_tb/cycle_0001/tb_top.sv",
  "time": 1756071528,
  "verilator": "/verilator/bin/verilator",
  "extra_sv": [
    "/module-fuzz/rewiring/test_library_structured/flattened/const_arith_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_compare_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_concat_repl_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_conditional_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_logic_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_nested_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_partselect_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_reduce_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/const_shift_wrapper.sv"
  ]
}