/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.2-3.12" *)
module top(\in[0] , \in[1] , \in[2] , \out[0] , \out[1] );
  wire _0_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.26-1.28" *)
  input \in[0] ;
  wire \in[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.26-1.28" *)
  input \in[1] ;
  wire \in[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.26-1.28" *)
  input \in[2] ;
  wire \in[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.47-1.50" *)
  output \out[0] ;
  wire \out[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b4678f6123d84b918f9fee990270a576.v:1.47-1.50" *)
  output \out[1] ;
  wire \out[1] ;
  \$_NOT_  _1_ (
    .A(\in[2] ),
    .Y(_0_)
  );
  \$_NOR_  _2_ (
    .A(_0_),
    .B(\in[1] ),
    .Y(\out[1] )
  );
  \$_NOT_  _3_ (
    .A(\out[1] ),
    .Y(\out[0] )
  );
endmodule
