{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:46:53 2020 " "Processing started: Mon Nov 23 21:46:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L11P2 -c L11P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L11P2 -c L11P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606128413829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606128414345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l11p2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file l11p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L11P2-Behavior " "Found design unit 1: L11P2-Behavior" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regne-Behavior " "Found design unit 2: regne-Behavior" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shiftrne-shift " "Found design unit 3: shiftrne-shift" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "1 L11P2 " "Found entity 1: L11P2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Found entity 2: regne" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftrne " "Found entity 3: shiftrne" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L11P2 " "Elaborating entity \"L11P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606128415079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(49) " "VHDL Process Statement warning at L11P2.vhd(49): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess_value L11P2.vhd(59) " "VHDL Process Statement warning at L11P2.vhd(59): signal \"guess_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target L11P2.vhd(59) " "VHDL Process Statement warning at L11P2.vhd(59): signal \"target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(65) " "VHDL Process Statement warning at L11P2.vhd(65): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s L11P2.vhd(77) " "VHDL Process Statement warning at L11P2.vhd(77): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min L11P2.vhd(107) " "VHDL Process Statement warning at L11P2.vhd(107): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max L11P2.vhd(107) " "VHDL Process Statement warning at L11P2.vhd(107): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum L11P2.vhd(108) " "VHDL Process Statement warning at L11P2.vhd(108): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess_value L11P2.vhd(117) " "VHDL Process Statement warning at L11P2.vhd(117): signal \"guess_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target L11P2.vhd(117) " "VHDL Process Statement warning at L11P2.vhd(117): signal \"target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess L11P2.vhd(118) " "VHDL Process Statement warning at L11P2.vhd(118): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess L11P2.vhd(120) " "VHDL Process Statement warning at L11P2.vhd(120): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"min\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"max\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "guess L11P2.vhd(94) " "VHDL Process Statement warning at L11P2.vhd(94): inferring latch(es) for signal or variable \"guess\", which holds its previous value in one or more paths through the process" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] L11P2.vhd(94) " "Inferred latch for \"guess\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] L11P2.vhd(94) " "Inferred latch for \"guess\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] L11P2.vhd(94) " "Inferred latch for \"guess\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] L11P2.vhd(94) " "Inferred latch for \"guess\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] L11P2.vhd(94) " "Inferred latch for \"guess\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] L11P2.vhd(94) " "Inferred latch for \"sum\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] L11P2.vhd(94) " "Inferred latch for \"sum\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] L11P2.vhd(94) " "Inferred latch for \"sum\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] L11P2.vhd(94) " "Inferred latch for \"sum\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] L11P2.vhd(94) " "Inferred latch for \"sum\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[0\] L11P2.vhd(94) " "Inferred latch for \"max\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[1\] L11P2.vhd(94) " "Inferred latch for \"max\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[2\] L11P2.vhd(94) " "Inferred latch for \"max\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[3\] L11P2.vhd(94) " "Inferred latch for \"max\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[4\] L11P2.vhd(94) " "Inferred latch for \"max\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[5\] L11P2.vhd(94) " "Inferred latch for \"max\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] L11P2.vhd(94) " "Inferred latch for \"min\[0\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] L11P2.vhd(94) " "Inferred latch for \"min\[1\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] L11P2.vhd(94) " "Inferred latch for \"min\[2\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] L11P2.vhd(94) " "Inferred latch for \"min\[3\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[4\] L11P2.vhd(94) " "Inferred latch for \"min\[4\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[5\] L11P2.vhd(94) " "Inferred latch for \"min\[5\]\" at L11P2.vhd(94)" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606128415079 "|L11P2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:loaddata " "Elaborating entity \"regne\" for hierarchy \"regne:loaddata\"" {  } { { "L11P2.vhd" "loaddata" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mem_blk " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mem_blk\"" {  } { { "L11P2.vhd" "mem_blk" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_block:mem_blk\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_block:mem_blk\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "altsyncram_component" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_block:mem_blk\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_block:mem_blk\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_block:mem_blk\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_block:mem_blk\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_array.mif " "Parameter \"init_file\" = \"my_array.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415173 ""}  } { { "memory_block.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/memory_block.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606128415173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cc1 " "Found entity 1: altsyncram_2cc1" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "C:/Labs/Week 10/L11P2/L11P2/db/altsyncram_2cc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606128415266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606128415266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cc1 memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated " "Elaborating entity \"altsyncram_2cc1\" for hierarchy \"memory_block:mem_blk\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606128415266 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|L11P2\|y " "State machine \"\|L11P2\|y\" will be implemented as a safe state machine." {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1606128415516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[0\] " "Latch min\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[1\] " "Latch min\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[2\] " "Latch min\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[3\] " "Latch min\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[4\] " "Latch min\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min\[5\] " "Latch min\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[0\] " "Latch max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[2\] " "Latch max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[3\] " "Latch max\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[4\] " "Latch max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[5\] " "Latch max\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s5 " "Ports D and ENA on the latch are fed by the same signal y.s5" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max\[1\] " "Latch max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.s2 " "Ports D and ENA on the latch are fed by the same signal y.s2" {  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1606128415908 ""}  } { { "L11P2.vhd" "" { Text "C:/Labs/Week 10/L11P2/L11P2/L11P2.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1606128415908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606128416282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606128416282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606128416392 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606128416392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606128416392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:46:56 2020 " "Processing ended: Mon Nov 23 21:46:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606128416485 ""}
