ARM GAS  /tmp/ccevinDj.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** 
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.25
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 6
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccevinDj.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables_adquisition					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void resetVariables_diferences					(hall_detection_general_struct *gen);
  64:Core/Src/hall_detection.c **** void resetVariables_results						(hall_detection_general_struct *gen);
  65:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  66:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  67:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  69:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  70:Core/Src/hall_detection.c **** void error_handler();
  71:Core/Src/hall_detection.c **** void fill_buffers(
  72:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
  73:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  74:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  75:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  76:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  77:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  78:Core/Src/hall_detection.c **** 		);
  79:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  80:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  81:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_
  82:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  83:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
  84:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  85:Core/Src/hall_detection.c **** int32_t absolute(int32_t x);
  86:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  87:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
ARM GAS  /tmp/ccevinDj.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** 
  94:Core/Src/hall_detection.c **** 
  95:Core/Src/hall_detection.c **** 
  96:Core/Src/hall_detection.c **** 
  97:Core/Src/hall_detection.c **** 
  98:Core/Src/hall_detection.c **** /**
  99:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
 100:Core/Src/hall_detection.c **** */
 101:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 101 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 102:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 102 2 view .LVU1
  35              		.loc 1 102 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
 103:Core/Src/hall_detection.c **** }
  39              		.loc 1 103 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
 104:Core/Src/hall_detection.c **** 
 105:Core/Src/hall_detection.c **** /**
 106:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 107:Core/Src/hall_detection.c **** */
 108:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 108 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 109:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 109 2 view .LVU5
  64              		.loc 1 109 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
ARM GAS  /tmp/ccevinDj.s 			page 4


  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 109 4 view .LVU7
  68 0004 0BB9     		cbnz	r3, .L6
 110:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 110 10 view .LVU8
  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 111:Core/Src/hall_detection.c **** 	}else{
 112:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 112 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 113:Core/Src/hall_detection.c **** 	}
 114:Core/Src/hall_detection.c **** }
  75              		.loc 1 114 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.present_and_finish,"ax",%progbits
  85              		.align	1
  86              		.global	present_and_finish
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	present_and_finish:
  93              	.LVL0:
  94              	.LFB242:
 115:Core/Src/hall_detection.c **** 
 116:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 117:Core/Src/hall_detection.c **** /*
 118:Core/Src/hall_detection.c ****  *
 119:Core/Src/hall_detection.c **** +-------------------------+
 120:Core/Src/hall_detection.c **** |          start          |
 121:Core/Src/hall_detection.c **** +-------------------------+
 122:Core/Src/hall_detection.c ****   |
 123:Core/Src/hall_detection.c ****   |
 124:Core/Src/hall_detection.c ****   v
 125:Core/Src/hall_detection.c **** +-------------------------+
 126:Core/Src/hall_detection.c **** |                         | <--+
 127:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 128:Core/Src/hall_detection.c **** |                         | ---+
 129:Core/Src/hall_detection.c **** +-------------------------+
 130:Core/Src/hall_detection.c ****   |
 131:Core/Src/hall_detection.c ****   |	the openloop stabilished
 132:Core/Src/hall_detection.c ****   v
 133:Core/Src/hall_detection.c **** +-------------------------+
 134:Core/Src/hall_detection.c **** |       ADQUISITION       | <--+
 135:Core/Src/hall_detection.c **** +-------------------------+    |
 136:Core/Src/hall_detection.c ****   |                            |
 137:Core/Src/hall_detection.c ****   | zerocrossings detected     |
 138:Core/Src/hall_detection.c ****   v                            |
 139:Core/Src/hall_detection.c **** +-------------------------+    | still not 3 matching X!X!X! type results
ARM GAS  /tmp/ccevinDj.s 			page 5


 140:Core/Src/hall_detection.c **** |     INTERPRETATION      |    |
 141:Core/Src/hall_detection.c **** +-------------------------+    |
 142:Core/Src/hall_detection.c ****   |                            |
 143:Core/Src/hall_detection.c ****   | X!X!X! type result         |
 144:Core/Src/hall_detection.c ****   v                            |
 145:Core/Src/hall_detection.c **** +-------------------------+    |
 146:Core/Src/hall_detection.c **** |       VALIDATION        | ---+
 147:Core/Src/hall_detection.c **** +-------------------------+
 148:Core/Src/hall_detection.c ****   |
 149:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 150:Core/Src/hall_detection.c ****   v
 151:Core/Src/hall_detection.c **** +-------------------------+
 152:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 153:Core/Src/hall_detection.c **** +-------------------------+
 154:Core/Src/hall_detection.c ****   |
 155:Core/Src/hall_detection.c ****   |
 156:Core/Src/hall_detection.c ****   v
 157:Core/Src/hall_detection.c **** +-------------------------+
 158:Core/Src/hall_detection.c **** |           end           |
 159:Core/Src/hall_detection.c **** +-------------------------+
 160:Core/Src/hall_detection.c **** 
 161:Core/Src/hall_detection.c **** */
 162:Core/Src/hall_detection.c **** /**
 163:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 164:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 165:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 166:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 167:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 168:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 169:Core/Src/hall_detection.c **** */
 170:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 171:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 172:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 173:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 174:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 175:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 176:Core/Src/hall_detection.c **** 		){
 177:Core/Src/hall_detection.c **** 	switch (detection_state) {
 178:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 179:Core/Src/hall_detection.c **** 			ticks=0;
 180:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 181:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 182:Core/Src/hall_detection.c **** 			break;
 183:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 184:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 185:Core/Src/hall_detection.c **** 			ticks++;
 186:Core/Src/hall_detection.c **** 			break;
 187:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 188:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 189:Core/Src/hall_detection.c **** 			ticks++;
 190:Core/Src/hall_detection.c **** 			break;
 191:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 192:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 193:Core/Src/hall_detection.c **** 			ticks++;
 194:Core/Src/hall_detection.c **** 			break;
 195:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 196:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
ARM GAS  /tmp/ccevinDj.s 			page 6


 197:Core/Src/hall_detection.c **** 			ticks++;
 198:Core/Src/hall_detection.c **** 			break;
 199:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 200:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 201:Core/Src/hall_detection.c **** 			ticks++;
 202:Core/Src/hall_detection.c **** 			break;
 203:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 204:Core/Src/hall_detection.c **** 			error_handler();
 205:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 206:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 207:Core/Src/hall_detection.c **** 		default:
 208:Core/Src/hall_detection.c **** 			break;
 209:Core/Src/hall_detection.c **** 	}
 210:Core/Src/hall_detection.c **** }
 211:Core/Src/hall_detection.c **** 
 212:Core/Src/hall_detection.c **** /**
 213:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 214:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 215:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 216:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 217:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 218:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 219:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 220:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 221:Core/Src/hall_detection.c **** */
 222:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 223:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 224:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 225:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 226:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 227:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 228:Core/Src/hall_detection.c **** 		){
 229:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 230:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 231:Core/Src/hall_detection.c **** 	//timeout
 232:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 233:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 234:Core/Src/hall_detection.c **** 		return;
 235:Core/Src/hall_detection.c **** 	}
 236:Core/Src/hall_detection.c **** 
 237:Core/Src/hall_detection.c ****     //endofadquisition
 238:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 239:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 240:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 241:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 242:Core/Src/hall_detection.c **** 				resetVariables_results(gen);
 243:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 244:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 245:Core/Src/hall_detection.c **** 				return;
 246:Core/Src/hall_detection.c **** 			}else{
 247:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 248:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 249:Core/Src/hall_detection.c **** 			}
 250:Core/Src/hall_detection.c **** 		}
 251:Core/Src/hall_detection.c **** 	}
 252:Core/Src/hall_detection.c **** }
 253:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccevinDj.s 			page 7


 254:Core/Src/hall_detection.c **** /**
 255:Core/Src/hall_detection.c **** * \brief similar to wait_for_the_current_stationary(), but this time we mean it, we are adquiring t
 256:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 257:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 258:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 259:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 260:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 261:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 262:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 263:Core/Src/hall_detection.c **** */
 264:Core/Src/hall_detection.c **** void adquisition(
 265:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 266:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 267:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 268:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 269:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 270:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 271:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 272:Core/Src/hall_detection.c **** 		){
 273:Core/Src/hall_detection.c **** 
 274:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 275:Core/Src/hall_detection.c **** 
 276:Core/Src/hall_detection.c **** 	//timeout
 277:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 278:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 279:Core/Src/hall_detection.c **** 		return;
 280:Core/Src/hall_detection.c **** 	}
 281:Core/Src/hall_detection.c **** 
 282:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 283:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 284:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 285:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 286:Core/Src/hall_detection.c **** 		}
 287:Core/Src/hall_detection.c **** 	}
 288:Core/Src/hall_detection.c **** }
 289:Core/Src/hall_detection.c **** 
 290:Core/Src/hall_detection.c **** /**
 291:Core/Src/hall_detection.c **** * \brief once we adquired the data we are trying to make sense out of it.
 292:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 293:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 294:Core/Src/hall_detection.c **** */
 295:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 296:Core/Src/hall_detection.c **** 	//timeout
 297:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 298:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 299:Core/Src/hall_detection.c **** 		return;
 300:Core/Src/hall_detection.c **** 	}
 301:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 302:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 303:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 304:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 305:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 306:Core/Src/hall_detection.c **** }
 307:Core/Src/hall_detection.c **** 
 308:Core/Src/hall_detection.c **** /**
 309:Core/Src/hall_detection.c **** * \brief once we interpreted enough data, we validate results
 310:Core/Src/hall_detection.c **** * this function has a cyclomatic complexity of 19, that should be improved
ARM GAS  /tmp/ccevinDj.s 			page 8


 311:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 312:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 313:Core/Src/hall_detection.c **** */
 314:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 315:Core/Src/hall_detection.c **** 	//timeout or 	//reached results buffer full capacity
 316:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs || gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 317:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 318:Core/Src/hall_detection.c **** 		return;
 319:Core/Src/hall_detection.c **** 	}
 320:Core/Src/hall_detection.c **** 
 321:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 322:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 323:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 324:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 325:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 326:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 327:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 328:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 329:Core/Src/hall_detection.c **** 		}
 330:Core/Src/hall_detection.c **** 	}
 331:Core/Src/hall_detection.c **** 
 332:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 333:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 334:Core/Src/hall_detection.c **** 	}else{
 335:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 336:Core/Src/hall_detection.c **** 	}
 337:Core/Src/hall_detection.c **** 
 338:Core/Src/hall_detection.c **** 	uint32_t numberofvalid=0;
 339:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 340:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 341:Core/Src/hall_detection.c **** 			numberofvalid++;
 342:Core/Src/hall_detection.c **** 		}
 343:Core/Src/hall_detection.c **** 	}
 344:Core/Src/hall_detection.c **** 
 345:Core/Src/hall_detection.c **** 	if(numberofvalid>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were made
 346:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 347:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 348:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 349:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 350:Core/Src/hall_detection.c **** 					if(
 351:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 352:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 353:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 356:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 357:Core/Src/hall_detection.c **** 							){//do they match?
 358:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 359:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
 360:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 361:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 362:Core/Src/hall_detection.c **** 							return;
 363:Core/Src/hall_detection.c **** 						}
 364:Core/Src/hall_detection.c **** 					}
 365:Core/Src/hall_detection.c **** 				}
 366:Core/Src/hall_detection.c **** 			}
 367:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccevinDj.s 			page 9


 368:Core/Src/hall_detection.c **** 		}
 369:Core/Src/hall_detection.c **** 	}
 370:Core/Src/hall_detection.c **** 
 371:Core/Src/hall_detection.c **** 	resetVariables_adquisition(gen);
 372:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 373:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 374:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 375:Core/Src/hall_detection.c **** 	return;
 376:Core/Src/hall_detection.c **** }
 377:Core/Src/hall_detection.c **** 
 378:Core/Src/hall_detection.c **** /**
 379:Core/Src/hall_detection.c **** * \brief if the resutls are validated, lets present the data, load the ASCII message for uart and/o
 380:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 381:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 382:Core/Src/hall_detection.c **** */
 383:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
  95              		.loc 1 383 88 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 383 88 is_stmt 0 view .LVU12
 100 0000 38B5     		push	{r3, r4, r5, lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 16
 103              		.cfi_offset 3, -16
 104              		.cfi_offset 4, -12
 105              		.cfi_offset 5, -8
 106              		.cfi_offset 14, -4
 107 0002 0446     		mov	r4, r0
 384:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 108              		.loc 1 384 2 is_stmt 1 view .LVU13
 109              	.LBB2:
 110              		.loc 1 384 7 view .LVU14
 111              	.LVL1:
 112              		.loc 1 384 16 is_stmt 0 view .LVU15
 113 0004 0023     		movs	r3, #0
 114              		.loc 1 384 2 view .LVU16
 115 0006 04E0     		b	.L10
 116              	.LVL2:
 117              	.L11:
 385:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 118              		.loc 1 385 3 is_stmt 1 discriminator 3 view .LVU17
 119              		.loc 1 385 18 is_stmt 0 discriminator 3 view .LVU18
 120 0008 CA18     		adds	r2, r1, r3
 121 000a 2020     		movs	r0, #32
 122 000c 82F8BC01 		strb	r0, [r2, #444]
 384:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 123              		.loc 1 384 42 discriminator 3 view .LVU19
 124 0010 0133     		adds	r3, r3, #1
 125              	.LVL3:
 126              	.L10:
 384:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 127              		.loc 1 384 2 discriminator 1 view .LVU20
 128 0012 072B     		cmp	r3, #7
 129 0014 F8D9     		bls	.L11
 130              	.LBE2:
 131              	.LBB3:
ARM GAS  /tmp/ccevinDj.s 			page 10


 386:Core/Src/hall_detection.c **** 	}
 387:Core/Src/hall_detection.c **** 
 388:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 132              		.loc 1 388 16 view .LVU21
 133 0016 0023     		movs	r3, #0
 134              	.LVL4:
 135              		.loc 1 388 16 view .LVU22
 136 0018 19E0     		b	.L12
 137              	.LVL5:
 138              	.L13:
 389:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 390:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 391:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 139              		.loc 1 391 9 is_stmt 1 view .LVU23
 140              		.loc 1 391 62 is_stmt 0 view .LVU24
 141 001a 01EB0210 		add	r0, r1, r2, lsl #4
 142 001e 1844     		add	r0, r0, r3
 143 0020 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 144              		.loc 1 391 11 view .LVU25
 145 0024 0128     		cmp	r0, #1
 146 0026 08D0     		beq	.L20
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 393:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
 147              		.loc 1 393 9 is_stmt 1 view .LVU26
 148              		.loc 1 393 11 is_stmt 0 view .LVU27
 149 0028 0228     		cmp	r0, #2
 150 002a 21D1     		bne	.L14
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 151              		.loc 1 394 4 is_stmt 1 view .LVU28
 152              		.loc 1 394 19 is_stmt 0 view .LVU29
 153 002c 5800     		lsls	r0, r3, #1
 154              		.loc 1 394 22 view .LVU30
 155 002e 0130     		adds	r0, r0, #1
 156              		.loc 1 394 25 view .LVU31
 157 0030 0844     		add	r0, r0, r1
 158 0032 4325     		movs	r5, #67
 159 0034 80F8BC51 		strb	r5, [r0, #444]
 160 0038 1AE0     		b	.L14
 161              	.L20:
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 162              		.loc 1 392 4 is_stmt 1 view .LVU32
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 163              		.loc 1 392 19 is_stmt 0 view .LVU33
 164 003a 5800     		lsls	r0, r3, #1
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 165              		.loc 1 392 22 view .LVU34
 166 003c 0130     		adds	r0, r0, #1
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 167              		.loc 1 392 25 view .LVU35
 168 003e 0844     		add	r0, r0, r1
 169 0040 4225     		movs	r5, #66
 170 0042 80F8BC51 		strb	r5, [r0, #444]
 171 0046 13E0     		b	.L14
 172              	.L16:
 395:Core/Src/hall_detection.c **** 		}
 396:Core/Src/hall_detection.c **** 
 397:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
ARM GAS  /tmp/ccevinDj.s 			page 11


 398:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 173              		.loc 1 399 9 is_stmt 1 view .LVU36
 174              		.loc 1 399 11 is_stmt 0 view .LVU37
 175 0048 012A     		cmp	r2, #1
 176 004a 1ED0     		beq	.L21
 177              	.L17:
 388:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 178              		.loc 1 388 43 discriminator 2 view .LVU38
 179 004c 0133     		adds	r3, r3, #1
 180              	.LVL6:
 181              	.L12:
 388:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 182              		.loc 1 388 2 discriminator 1 view .LVU39
 183 004e 022B     		cmp	r3, #2
 184 0050 21D8     		bhi	.L22
 389:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 185              		.loc 1 389 3 is_stmt 1 view .LVU40
 389:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 186              		.loc 1 389 22 is_stmt 0 view .LVU41
 187 0052 D1F85821 		ldr	r2, [r1, #344]
 389:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 188              		.loc 1 389 56 view .LVU42
 189 0056 01EB0210 		add	r0, r1, r2, lsl #4
 190 005a 1844     		add	r0, r0, r3
 191 005c 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 389:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 192              		.loc 1 389 5 view .LVU43
 193 0060 0028     		cmp	r0, #0
 194 0062 DAD1     		bne	.L13
 390:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 195              		.loc 1 390 4 is_stmt 1 view .LVU44
 390:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 196              		.loc 1 390 19 is_stmt 0 view .LVU45
 197 0064 5800     		lsls	r0, r3, #1
 390:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 198              		.loc 1 390 22 view .LVU46
 199 0066 0130     		adds	r0, r0, #1
 390:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 200              		.loc 1 390 25 view .LVU47
 201 0068 0844     		add	r0, r0, r1
 202 006a 4125     		movs	r5, #65
 203 006c 80F8BC51 		strb	r5, [r0, #444]
 204              	.L14:
 397:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 205              		.loc 1 397 3 is_stmt 1 view .LVU48
 397:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 206              		.loc 1 397 59 is_stmt 0 view .LVU49
 207 0070 01EB0212 		add	r2, r1, r2, lsl #4
 208 0074 1A44     		add	r2, r2, r3
 209 0076 92F86721 		ldrb	r2, [r2, #359]	@ zero_extendqisi2
 397:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 210              		.loc 1 397 5 view .LVU50
 211 007a 002A     		cmp	r2, #0
 212 007c E4D1     		bne	.L16
 398:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 213              		.loc 1 398 4 is_stmt 1 view .LVU51
ARM GAS  /tmp/ccevinDj.s 			page 12


 398:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 214              		.loc 1 398 21 is_stmt 0 view .LVU52
 215 007e 01EB4302 		add	r2, r1, r3, lsl #1
 216 0082 2020     		movs	r0, #32
 217 0084 82F8BC01 		strb	r0, [r2, #444]
 218 0088 E0E7     		b	.L17
 219              	.L21:
 400:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
 220              		.loc 1 400 4 is_stmt 1 view .LVU53
 221              		.loc 1 400 21 is_stmt 0 view .LVU54
 222 008a 01EB4302 		add	r2, r1, r3, lsl #1
 223 008e 2120     		movs	r0, #33
 224 0090 82F8BC01 		strb	r0, [r2, #444]
 225 0094 DAE7     		b	.L17
 226              	.L22:
 227              		.loc 1 400 21 view .LVU55
 228              	.LBE3:
 401:Core/Src/hall_detection.c **** 		}
 402:Core/Src/hall_detection.c **** 	}
 403:Core/Src/hall_detection.c **** 
 404:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 229              		.loc 1 404 2 is_stmt 1 view .LVU56
 230              		.loc 1 404 31 is_stmt 0 view .LVU57
 231 0096 0A23     		movs	r3, #10
 232              	.LVL7:
 233              		.loc 1 404 31 view .LVU58
 234 0098 81F8C231 		strb	r3, [r1, #450]
 405:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 235              		.loc 1 405 2 is_stmt 1 view .LVU59
 236              		.loc 1 405 31 is_stmt 0 view .LVU60
 237 009c 0D23     		movs	r3, #13
 238 009e 81F8C331 		strb	r3, [r1, #451]
 406:Core/Src/hall_detection.c **** 
 407:Core/Src/hall_detection.c **** #ifdef TESTuart
 408:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 239              		.loc 1 408 2 is_stmt 1 view .LVU61
 240 00a2 6423     		movs	r3, #100
 241 00a4 0822     		movs	r2, #8
 242 00a6 0349     		ldr	r1, .L23
 243              	.LVL8:
 244              		.loc 1 408 2 is_stmt 0 view .LVU62
 245 00a8 0348     		ldr	r0, .L23+4
 246 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 247              	.LVL9:
 409:Core/Src/hall_detection.c **** #endif
 410:Core/Src/hall_detection.c **** 
 411:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 248              		.loc 1 411 2 is_stmt 1 view .LVU63
 249              		.loc 1 411 8 is_stmt 0 view .LVU64
 250 00ae 0023     		movs	r3, #0
 251 00b0 2370     		strb	r3, [r4]
 412:Core/Src/hall_detection.c **** }
 252              		.loc 1 412 1 view .LVU65
 253 00b2 38BD     		pop	{r3, r4, r5, pc}
 254              	.LVL10:
 255              	.L24:
 256              		.loc 1 412 1 view .LVU66
ARM GAS  /tmp/ccevinDj.s 			page 13


 257              		.align	2
 258              	.L23:
 259 00b4 BC010000 		.word	.LANCHOR1+444
 260 00b8 00000000 		.word	huart2
 261              		.cfi_endproc
 262              	.LFE242:
 264              		.section	.text.fill_buffers,"ax",%progbits
 265              		.align	1
 266              		.global	fill_buffers
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	fill_buffers:
 273              	.LVL11:
 274              	.LFB243:
 413:Core/Src/hall_detection.c **** 
 414:Core/Src/hall_detection.c **** /**
 415:Core/Src/hall_detection.c **** * \brief these buffers need to be filled, not much to this function, manages the "circularity" of t
 416:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 417:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 418:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 419:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 420:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 421:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 422:Core/Src/hall_detection.c **** */
 423:Core/Src/hall_detection.c **** void fill_buffers(
 424:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 425:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 426:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 427:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 428:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 429:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 430:Core/Src/hall_detection.c **** 		){
 275              		.loc 1 430 4 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 8, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280              		.loc 1 430 4 is_stmt 0 view .LVU68
 281 0000 70B4     		push	{r4, r5, r6}
 282              	.LCFI1:
 283              		.cfi_def_cfa_offset 12
 284              		.cfi_offset 4, -12
 285              		.cfi_offset 5, -8
 286              		.cfi_offset 6, -4
 287 0002 039D     		ldr	r5, [sp, #12]
 288 0004 049C     		ldr	r4, [sp, #16]
 431:Core/Src/hall_detection.c **** 
 432:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 433:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 434:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 435:Core/Src/hall_detection.c **** 
 436:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 437:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 438:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 439:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
ARM GAS  /tmp/ccevinDj.s 			page 14


 440:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 441:Core/Src/hall_detection.c **** #endif
 442:Core/Src/hall_detection.c **** 
 443:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 444:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 289              		.loc 1 444 2 is_stmt 1 view .LVU69
 290              		.loc 1 444 64 is_stmt 0 view .LVU70
 291 0006 4668     		ldr	r6, [r0, #4]	@ float
 292              		.loc 1 444 34 view .LVU71
 293 0008 8660     		str	r6, [r0, #8]	@ float
 445:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 294              		.loc 1 445 2 is_stmt 1 view .LVU72
 295              		.loc 1 445 36 is_stmt 0 view .LVU73
 296 000a 2E68     		ldr	r6, [r5]	@ float
 297              		.loc 1 445 34 view .LVU74
 298 000c 4660     		str	r6, [r0, #4]	@ float
 446:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 447:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 299              		.loc 1 447 2 is_stmt 1 view .LVU75
 300              		.loc 1 447 64 is_stmt 0 view .LVU76
 301 000e 066B     		ldr	r6, [r0, #48]	@ float
 302              		.loc 1 447 34 view .LVU77
 303 0010 4663     		str	r6, [r0, #52]	@ float
 448:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 304              		.loc 1 448 2 is_stmt 1 view .LVU78
 305              		.loc 1 448 37 is_stmt 0 view .LVU79
 306 0012 D5ED007A 		vldr.32	s15, [r5]
 307              		.loc 1 448 36 view .LVU80
 308 0016 F1EE677A 		vneg.f32	s15, s15
 309              		.loc 1 448 47 view .LVU81
 310 001a 94ED007A 		vldr.32	s14, [r4]
 311              		.loc 1 448 46 view .LVU82
 312 001e 77EEC77A 		vsub.f32	s15, s15, s14
 313              		.loc 1 448 34 view .LVU83
 314 0022 C0ED0C7A 		vstr.32	s15, [r0, #48]
 449:Core/Src/hall_detection.c **** 
 450:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 315              		.loc 1 450 2 is_stmt 1 view .LVU84
 316              		.loc 1 450 64 is_stmt 0 view .LVU85
 317 0026 C56D     		ldr	r5, [r0, #92]	@ float
 318              		.loc 1 450 34 view .LVU86
 319 0028 0566     		str	r5, [r0, #96]	@ float
 451:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 320              		.loc 1 451 2 is_stmt 1 view .LVU87
 321              		.loc 1 451 36 is_stmt 0 view .LVU88
 322 002a 2468     		ldr	r4, [r4]	@ float
 323              		.loc 1 451 34 view .LVU89
 324 002c C465     		str	r4, [r0, #92]	@ float
 452:Core/Src/hall_detection.c **** #endif
 453:Core/Src/hall_detection.c **** 
 454:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 455:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 456:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 457:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 458:Core/Src/hall_detection.c **** 
 459:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 460:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
ARM GAS  /tmp/ccevinDj.s 			page 15


 461:Core/Src/hall_detection.c **** 
 462:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 463:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 464:Core/Src/hall_detection.c **** #endif
 465:Core/Src/hall_detection.c **** 
 466:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 325              		.loc 1 466 2 is_stmt 1 view .LVU90
 326              		.loc 1 466 64 is_stmt 0 view .LVU91
 327 002e D0F88840 		ldr	r4, [r0, #136]	@ float
 328              		.loc 1 466 34 view .LVU92
 329 0032 C0F88C40 		str	r4, [r0, #140]	@ float
 467:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]=(float) H1_gpio->state;
 330              		.loc 1 467 2 is_stmt 1 view .LVU93
 331              		.loc 1 467 50 is_stmt 0 view .LVU94
 332 0036 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 333              	.LVL12:
 334              		.loc 1 467 50 view .LVU95
 335 0038 07EE901A 		vmov	s15, r1	@ int
 336              		.loc 1 467 35 view .LVU96
 337 003c F8EE677A 		vcvt.f32.u32	s15, s15
 338              		.loc 1 467 34 view .LVU97
 339 0040 C0ED227A 		vstr.32	s15, [r0, #136]
 468:Core/Src/hall_detection.c **** 
 469:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 340              		.loc 1 469 2 is_stmt 1 view .LVU98
 341              		.loc 1 469 64 is_stmt 0 view .LVU99
 342 0044 D0F8B410 		ldr	r1, [r0, #180]	@ float
 343              		.loc 1 469 34 view .LVU100
 344 0048 C0F8B810 		str	r1, [r0, #184]	@ float
 470:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]=(float) H2_gpio->state;
 345              		.loc 1 470 2 is_stmt 1 view .LVU101
 346              		.loc 1 470 50 is_stmt 0 view .LVU102
 347 004c D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 348              	.LVL13:
 349              		.loc 1 470 50 view .LVU103
 350 004e 07EE902A 		vmov	s15, r2	@ int
 351              		.loc 1 470 35 view .LVU104
 352 0052 F8EE677A 		vcvt.f32.u32	s15, s15
 353              		.loc 1 470 34 view .LVU105
 354 0056 C0ED2D7A 		vstr.32	s15, [r0, #180]
 471:Core/Src/hall_detection.c **** 
 472:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 355              		.loc 1 472 2 is_stmt 1 view .LVU106
 356              		.loc 1 472 64 is_stmt 0 view .LVU107
 357 005a D0F8E020 		ldr	r2, [r0, #224]	@ float
 358              		.loc 1 472 34 view .LVU108
 359 005e C0F8E420 		str	r2, [r0, #228]	@ float
 473:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]=(float) H3_gpio->state;
 360              		.loc 1 473 2 is_stmt 1 view .LVU109
 361              		.loc 1 473 50 is_stmt 0 view .LVU110
 362 0062 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 363              	.LVL14:
 364              		.loc 1 473 50 view .LVU111
 365 0064 07EE903A 		vmov	s15, r3	@ int
 366              		.loc 1 473 35 view .LVU112
 367 0068 F8EE677A 		vcvt.f32.u32	s15, s15
 368              		.loc 1 473 34 view .LVU113
ARM GAS  /tmp/ccevinDj.s 			page 16


 369 006c C0ED387A 		vstr.32	s15, [r0, #224]
 474:Core/Src/hall_detection.c **** }
 370              		.loc 1 474 1 view .LVU114
 371 0070 70BC     		pop	{r4, r5, r6}
 372              	.LCFI2:
 373              		.cfi_restore 6
 374              		.cfi_restore 5
 375              		.cfi_restore 4
 376              		.cfi_def_cfa_offset 0
 377              	.LVL15:
 378              		.loc 1 474 1 view .LVU115
 379 0072 7047     		bx	lr
 380              		.cfi_endproc
 381              	.LFE243:
 383              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 384              		.align	1
 385              		.global	detect_N_current_zerocrossings
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	detect_N_current_zerocrossings:
 392              	.LVL16:
 393              	.LFB245:
 475:Core/Src/hall_detection.c **** 
 476:Core/Src/hall_detection.c **** /**
 477:Core/Src/hall_detection.c **** * \brief reading the buffers we just filled detects if a zero crossing happened in between them, it
 478:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 479:Core/Src/hall_detection.c **** * \return YES//done detecting or NO//still ongoing
 480:Core/Src/hall_detection.c **** */
 481:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 482:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 483:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 484:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 486:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 487:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 488:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 489:Core/Src/hall_detection.c **** 	}
 490:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 491:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 492:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 493:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 494:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 495:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 496:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 497:Core/Src/hall_detection.c **** 			){
 498:Core/Src/hall_detection.c **** 		return YES;//done detecting
 499:Core/Src/hall_detection.c **** 	}else{
 500:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 501:Core/Src/hall_detection.c **** 	}
 502:Core/Src/hall_detection.c **** }
 503:Core/Src/hall_detection.c **** 
 504:Core/Src/hall_detection.c **** /**
 505:Core/Src/hall_detection.c **** * \brief reading the current buffers detects 0 crossings and takes notes of the tick number.
 506:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 507:Core/Src/hall_detection.c **** */
ARM GAS  /tmp/ccevinDj.s 			page 17


 508:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 394              		.loc 1 508 106 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 509:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 399              		.loc 1 509 2 view .LVU117
 400              		.loc 1 509 37 is_stmt 0 view .LVU118
 401 0000 D1ED007A 		vldr.32	s15, [r1]
 510:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 402              		.loc 1 510 31 view .LVU119
 403 0004 91ED017A 		vldr.32	s14, [r1, #4]
 509:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 404              		.loc 1 509 58 view .LVU120
 405 0008 67EE877A 		vmul.f32	s15, s15, s14
 509:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 406              		.loc 1 509 4 view .LVU121
 407 000c F5EEC07A 		vcmpe.f32	s15, #0
 408 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 409 0014 00D9     		bls	.L42
 410              	.LVL17:
 411              	.L27:
 511:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 512:Core/Src/hall_detection.c **** 			){
 513:Core/Src/hall_detection.c **** 
 514:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 515:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 516:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 517:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 518:Core/Src/hall_detection.c **** 					}else{
 519:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 520:Core/Src/hall_detection.c **** 					}
 521:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 522:Core/Src/hall_detection.c **** 		}else{
 523:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 524:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 527:Core/Src/hall_detection.c **** 					}else{
 528:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 529:Core/Src/hall_detection.c **** 					}
 530:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 531:Core/Src/hall_detection.c **** 			}
 532:Core/Src/hall_detection.c **** 		}
 533:Core/Src/hall_detection.c **** 	}
 534:Core/Src/hall_detection.c **** }
 412              		.loc 1 534 1 view .LVU122
 413 0016 7047     		bx	lr
 414              	.LVL18:
 415              	.L42:
 511:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 416              		.loc 1 511 13 view .LVU123
 417 0018 8B6A     		ldr	r3, [r1, #40]
 511:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 418              		.loc 1 511 5 view .LVU124
 419 001a 9342     		cmp	r3, r2
ARM GAS  /tmp/ccevinDj.s 			page 18


 420 001c FBD2     		bcs	.L27
 514:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 421              		.loc 1 514 3 is_stmt 1 view .LVU125
 514:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 422              		.loc 1 514 5 is_stmt 0 view .LVU126
 423 001e BBB9     		cbnz	r3, .L30
 515:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 424              		.loc 1 515 6 is_stmt 1 view .LVU127
 515:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 425              		.loc 1 515 62 is_stmt 0 view .LVU128
 426 0020 9A1C     		adds	r2, r3, #2
 427              	.LVL19:
 515:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 428              		.loc 1 515 62 view .LVU129
 429 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 516:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 430              		.loc 1 516 6 is_stmt 1 view .LVU130
 516:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 431              		.loc 1 516 34 is_stmt 0 view .LVU131
 432 0026 91ED007A 		vldr.32	s14, [r1]
 516:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 433              		.loc 1 516 63 view .LVU132
 434 002a D1ED017A 		vldr.32	s15, [r1, #4]
 516:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 435              		.loc 1 516 8 view .LVU133
 436 002e B4EEE77A 		vcmpe.f32	s14, s15
 437 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 438 0036 06DD     		ble	.L40
 517:Core/Src/hall_detection.c **** 					}else{
 439              		.loc 1 517 7 is_stmt 1 view .LVU134
 517:Core/Src/hall_detection.c **** 					}else{
 440              		.loc 1 517 67 is_stmt 0 view .LVU135
 441 0038 CA18     		adds	r2, r1, r3
 442 003a 0020     		movs	r0, #0
 443              	.LVL20:
 517:Core/Src/hall_detection.c **** 					}else{
 444              		.loc 1 517 67 view .LVU136
 445 003c 82F82000 		strb	r0, [r2, #32]
 446              	.LVL21:
 447              	.L33:
 521:Core/Src/hall_detection.c **** 		}else{
 448              		.loc 1 521 6 is_stmt 1 view .LVU137
 521:Core/Src/hall_detection.c **** 		}else{
 449              		.loc 1 521 35 is_stmt 0 view .LVU138
 450 0040 0133     		adds	r3, r3, #1
 451 0042 8B62     		str	r3, [r1, #40]
 452 0044 7047     		bx	lr
 453              	.LVL22:
 454              	.L40:
 519:Core/Src/hall_detection.c **** 					}
 455              		.loc 1 519 7 is_stmt 1 view .LVU139
 519:Core/Src/hall_detection.c **** 					}
 456              		.loc 1 519 67 is_stmt 0 view .LVU140
 457 0046 CA18     		adds	r2, r1, r3
 458 0048 0120     		movs	r0, #1
 459              	.LVL23:
 519:Core/Src/hall_detection.c **** 					}
ARM GAS  /tmp/ccevinDj.s 			page 19


 460              		.loc 1 519 67 view .LVU141
 461 004a 82F82000 		strb	r0, [r2, #32]
 462              	.LVL24:
 519:Core/Src/hall_detection.c **** 					}
 463              		.loc 1 519 67 view .LVU142
 464 004e F7E7     		b	.L33
 465              	.LVL25:
 466              	.L30:
 523:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 467              		.loc 1 523 4 is_stmt 1 view .LVU143
 523:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 468              		.loc 1 523 49 is_stmt 0 view .LVU144
 469 0050 5A1C     		adds	r2, r3, #1
 470              	.LVL26:
 523:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 471              		.loc 1 523 49 view .LVU145
 472 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 523:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 473              		.loc 1 523 22 view .LVU146
 474 0056 821A     		subs	r2, r0, r2
 523:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 475              		.loc 1 523 6 view .LVU147
 476 0058 0F2A     		cmp	r2, #15
 477 005a DCDD     		ble	.L27
 524:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 478              		.loc 1 524 6 is_stmt 1 view .LVU148
 524:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 479              		.loc 1 524 62 is_stmt 0 view .LVU149
 480 005c 9A1C     		adds	r2, r3, #2
 481 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 525:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 482              		.loc 1 525 6 is_stmt 1 view .LVU150
 525:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 483              		.loc 1 525 34 is_stmt 0 view .LVU151
 484 0062 91ED007A 		vldr.32	s14, [r1]
 525:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 485              		.loc 1 525 63 view .LVU152
 486 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 525:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 487              		.loc 1 525 8 view .LVU153
 488 006a B4EEE77A 		vcmpe.f32	s14, s15
 489 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 490 0072 06DD     		ble	.L41
 526:Core/Src/hall_detection.c **** 					}else{
 491              		.loc 1 526 7 is_stmt 1 view .LVU154
 526:Core/Src/hall_detection.c **** 					}else{
 492              		.loc 1 526 67 is_stmt 0 view .LVU155
 493 0074 CA18     		adds	r2, r1, r3
 494 0076 0020     		movs	r0, #0
 495              	.LVL27:
 526:Core/Src/hall_detection.c **** 					}else{
 496              		.loc 1 526 67 view .LVU156
 497 0078 82F82000 		strb	r0, [r2, #32]
 498              	.LVL28:
 499              	.L36:
 530:Core/Src/hall_detection.c **** 			}
 500              		.loc 1 530 6 is_stmt 1 view .LVU157
ARM GAS  /tmp/ccevinDj.s 			page 20


 530:Core/Src/hall_detection.c **** 			}
 501              		.loc 1 530 35 is_stmt 0 view .LVU158
 502 007c 0133     		adds	r3, r3, #1
 503 007e 8B62     		str	r3, [r1, #40]
 504              		.loc 1 534 1 view .LVU159
 505 0080 C9E7     		b	.L27
 506              	.LVL29:
 507              	.L41:
 528:Core/Src/hall_detection.c **** 					}
 508              		.loc 1 528 7 is_stmt 1 view .LVU160
 528:Core/Src/hall_detection.c **** 					}
 509              		.loc 1 528 67 is_stmt 0 view .LVU161
 510 0082 CA18     		adds	r2, r1, r3
 511 0084 0120     		movs	r0, #1
 512              	.LVL30:
 528:Core/Src/hall_detection.c **** 					}
 513              		.loc 1 528 67 view .LVU162
 514 0086 82F82000 		strb	r0, [r2, #32]
 515              	.LVL31:
 528:Core/Src/hall_detection.c **** 					}
 516              		.loc 1 528 67 view .LVU163
 517 008a F7E7     		b	.L36
 518              		.cfi_endproc
 519              	.LFE245:
 521              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 522              		.align	1
 523              		.global	detect_N_hall_zerocrossings
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu fpv4-sp-d16
 529              	detect_N_hall_zerocrossings:
 530              	.LVL32:
 531              	.LFB246:
 535:Core/Src/hall_detection.c **** 
 536:Core/Src/hall_detection.c **** /**
 537:Core/Src/hall_detection.c **** * \brief similar to detect_N_current_zerocrossings() reading the hall buffers detects logic changes
 538:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 539:Core/Src/hall_detection.c **** */
 540:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_t
 532              		.loc 1 540 103 is_stmt 1 view -0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 541:Core/Src/hall_detection.c **** 	if(
 537              		.loc 1 541 2 view .LVU165
 542:Core/Src/hall_detection.c **** 		hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]
 538              		.loc 1 542 28 is_stmt 0 view .LVU166
 539 0000 91ED007A 		vldr.32	s14, [r1]
 540              		.loc 1 542 58 view .LVU167
 541 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 541:Core/Src/hall_detection.c **** 	if(
 542              		.loc 1 541 4 view .LVU168
 543 0008 B4EE677A 		vcmp.f32	s14, s15
 544 000c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 545 0010 12D0     		beq	.L43
ARM GAS  /tmp/ccevinDj.s 			page 21


 543:Core/Src/hall_detection.c **** 		&& hallx->numberof_zerocrossings<N)
 546              		.loc 1 543 11 view .LVU169
 547 0012 8B6A     		ldr	r3, [r1, #40]
 548              		.loc 1 543 3 view .LVU170
 549 0014 9342     		cmp	r3, r2
 550 0016 0FD2     		bcs	.L43
 544:Core/Src/hall_detection.c **** 	{
 545:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 551              		.loc 1 545 4 is_stmt 1 view .LVU171
 552              		.loc 1 545 60 is_stmt 0 view .LVU172
 553 0018 9A1C     		adds	r2, r3, #2
 554              	.LVL33:
 555              		.loc 1 545 60 view .LVU173
 556 001a 41F82200 		str	r0, [r1, r2, lsl #2]
 546:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 557              		.loc 1 546 4 is_stmt 1 view .LVU174
 558              		.loc 1 546 32 is_stmt 0 view .LVU175
 559 001e D1ED007A 		vldr.32	s15, [r1]
 560              		.loc 1 546 6 view .LVU176
 561 0022 F5EE407A 		vcmp.f32	s15, #0
 562 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 563 002a 06D0     		beq	.L45
 547:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 564              		.loc 1 547 5 is_stmt 1 view .LVU177
 565              		.loc 1 547 65 is_stmt 0 view .LVU178
 566 002c CA18     		adds	r2, r1, r3
 567 002e 0020     		movs	r0, #0
 568              	.LVL34:
 569              		.loc 1 547 65 view .LVU179
 570 0030 82F82000 		strb	r0, [r2, #32]
 571              	.LVL35:
 572              	.L46:
 548:Core/Src/hall_detection.c **** 			}else{
 549:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 550:Core/Src/hall_detection.c **** 			}
 551:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 573              		.loc 1 551 4 is_stmt 1 view .LVU180
 574              		.loc 1 551 33 is_stmt 0 view .LVU181
 575 0034 0133     		adds	r3, r3, #1
 576 0036 8B62     		str	r3, [r1, #40]
 577              	.L43:
 552:Core/Src/hall_detection.c **** 	}
 553:Core/Src/hall_detection.c **** }
 578              		.loc 1 553 1 view .LVU182
 579 0038 7047     		bx	lr
 580              	.LVL36:
 581              	.L45:
 549:Core/Src/hall_detection.c **** 			}
 582              		.loc 1 549 5 is_stmt 1 view .LVU183
 549:Core/Src/hall_detection.c **** 			}
 583              		.loc 1 549 65 is_stmt 0 view .LVU184
 584 003a CA18     		adds	r2, r1, r3
 585 003c 0120     		movs	r0, #1
 586              	.LVL37:
 549:Core/Src/hall_detection.c **** 			}
 587              		.loc 1 549 65 view .LVU185
 588 003e 82F82000 		strb	r0, [r2, #32]
ARM GAS  /tmp/ccevinDj.s 			page 22


 589              	.LVL38:
 549:Core/Src/hall_detection.c **** 			}
 590              		.loc 1 549 65 view .LVU186
 591 0042 F7E7     		b	.L46
 592              		.cfi_endproc
 593              	.LFE246:
 595              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 596              		.align	1
 597              		.global	detect_N_zerocrossings
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 601              		.fpu fpv4-sp-d16
 603              	detect_N_zerocrossings:
 604              	.LVL39:
 605              	.LFB244:
 481:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 606              		.loc 1 481 87 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 481:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 610              		.loc 1 481 87 is_stmt 0 view .LVU188
 611 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 612              	.LCFI3:
 613              		.cfi_def_cfa_offset 24
 614              		.cfi_offset 3, -24
 615              		.cfi_offset 4, -20
 616              		.cfi_offset 5, -16
 617              		.cfi_offset 6, -12
 618              		.cfi_offset 7, -8
 619              		.cfi_offset 14, -4
 620 0002 0446     		mov	r4, r0
 621 0004 0D46     		mov	r5, r1
 482:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 622              		.loc 1 482 2 is_stmt 1 view .LVU189
 482:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 623              		.loc 1 482 19 is_stmt 0 view .LVU190
 624 0006 2D4B     		ldr	r3, .L58
 625 0008 1B68     		ldr	r3, [r3]
 482:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 626              		.loc 1 482 11 view .LVU191
 627 000a 2D4A     		ldr	r2, .L58+4
 628 000c 1068     		ldr	r0, [r2]
 629              	.LVL40:
 482:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 630              		.loc 1 482 11 view .LVU192
 631 000e C01A     		subs	r0, r0, r3
 482:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSI
 632              		.loc 1 482 4 view .LVU193
 633 0010 0228     		cmp	r0, #2
 634 0012 17D8     		bhi	.L57
 635              	.LVL41:
 636              	.L48:
 490:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 637              		.loc 1 490 2 is_stmt 1 view .LVU194
 491:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
ARM GAS  /tmp/ccevinDj.s 			page 23


 638              		.loc 1 491 15 is_stmt 0 view .LVU195
 639 0014 E36A     		ldr	r3, [r4, #44]
 490:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 640              		.loc 1 490 4 view .LVU196
 641 0016 AB42     		cmp	r3, r5
 642 0018 43D3     		bcc	.L50
 492:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 643              		.loc 1 492 15 view .LVU197
 644 001a A36D     		ldr	r3, [r4, #88]
 491:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 645              		.loc 1 491 43 view .LVU198
 646 001c AB42     		cmp	r3, r5
 647 001e 42D3     		bcc	.L51
 493:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 648              		.loc 1 493 15 view .LVU199
 649 0020 D4F88430 		ldr	r3, [r4, #132]
 492:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 650              		.loc 1 492 43 view .LVU200
 651 0024 AB42     		cmp	r3, r5
 652 0026 40D3     		bcc	.L52
 494:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 653              		.loc 1 494 15 view .LVU201
 654 0028 D4F8B030 		ldr	r3, [r4, #176]
 493:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 655              		.loc 1 493 43 view .LVU202
 656 002c AB42     		cmp	r3, r5
 657 002e 3ED3     		bcc	.L53
 495:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 658              		.loc 1 495 15 view .LVU203
 659 0030 D4F8DC30 		ldr	r3, [r4, #220]
 494:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 660              		.loc 1 494 43 view .LVU204
 661 0034 AB42     		cmp	r3, r5
 662 0036 3CD3     		bcc	.L54
 496:Core/Src/hall_detection.c **** 			){
 663              		.loc 1 496 15 view .LVU205
 664 0038 D4F80831 		ldr	r3, [r4, #264]
 495:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 665              		.loc 1 495 43 view .LVU206
 666 003c AB42     		cmp	r3, r5
 667 003e 3AD2     		bcs	.L55
 500:Core/Src/hall_detection.c **** 	}
 668              		.loc 1 500 10 view .LVU207
 669 0040 0020     		movs	r0, #0
 670 0042 2FE0     		b	.L49
 671              	.LVL42:
 672              	.L57:
 483:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 673              		.loc 1 483 3 is_stmt 1 view .LVU208
 674 0044 0622     		movs	r2, #6
 675 0046 211D     		adds	r1, r4, #4
 676              	.LVL43:
 483:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSI
 677              		.loc 1 483 3 is_stmt 0 view .LVU209
 678 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 679              	.LVL44:
 484:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
ARM GAS  /tmp/ccevinDj.s 			page 24


 680              		.loc 1 484 3 is_stmt 1 view .LVU210
 484:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 681              		.loc 1 484 49 is_stmt 0 view .LVU211
 682 004c 1B4F     		ldr	r7, .L58
 683 004e 3B68     		ldr	r3, [r7]
 484:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSI
 684              		.loc 1 484 3 view .LVU212
 685 0050 1B4E     		ldr	r6, .L58+4
 686 0052 3068     		ldr	r0, [r6]
 687 0054 0622     		movs	r2, #6
 688 0056 04F13001 		add	r1, r4, #48
 689 005a C01A     		subs	r0, r0, r3
 690 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 691              	.LVL45:
 485:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 692              		.loc 1 485 3 is_stmt 1 view .LVU213
 485:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 693              		.loc 1 485 49 is_stmt 0 view .LVU214
 694 0060 3B68     		ldr	r3, [r7]
 485:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSING
 695              		.loc 1 485 3 view .LVU215
 696 0062 3068     		ldr	r0, [r6]
 697 0064 0622     		movs	r2, #6
 698 0066 04F15C01 		add	r1, r4, #92
 699 006a C01A     		subs	r0, r0, r3
 700 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 701              	.LVL46:
 486:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 702              		.loc 1 486 3 is_stmt 1 view .LVU216
 486:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 703              		.loc 1 486 47 is_stmt 0 view .LVU217
 704 0070 3B68     		ldr	r3, [r7]
 486:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSING
 705              		.loc 1 486 3 view .LVU218
 706 0072 3068     		ldr	r0, [r6]
 707 0074 0622     		movs	r2, #6
 708 0076 04F18801 		add	r1, r4, #136
 709 007a C01A     		subs	r0, r0, r3
 710 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 711              	.LVL47:
 487:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 712              		.loc 1 487 3 is_stmt 1 view .LVU219
 487:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 713              		.loc 1 487 47 is_stmt 0 view .LVU220
 714 0080 3B68     		ldr	r3, [r7]
 487:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings		((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSING
 715              		.loc 1 487 3 view .LVU221
 716 0082 3068     		ldr	r0, [r6]
 717 0084 0622     		movs	r2, #6
 718 0086 04F1B401 		add	r1, r4, #180
 719 008a C01A     		subs	r0, r0, r3
 720 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 721              	.LVL48:
 488:Core/Src/hall_detection.c **** 	}
 722              		.loc 1 488 3 is_stmt 1 view .LVU222
 488:Core/Src/hall_detection.c **** 	}
 723              		.loc 1 488 47 is_stmt 0 view .LVU223
ARM GAS  /tmp/ccevinDj.s 			page 25


 724 0090 3B68     		ldr	r3, [r7]
 488:Core/Src/hall_detection.c **** 	}
 725              		.loc 1 488 3 view .LVU224
 726 0092 3068     		ldr	r0, [r6]
 727 0094 0622     		movs	r2, #6
 728 0096 04F1E001 		add	r1, r4, #224
 729 009a C01A     		subs	r0, r0, r3
 730 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 731              	.LVL49:
 732 00a0 B8E7     		b	.L48
 733              	.L50:
 500:Core/Src/hall_detection.c **** 	}
 734              		.loc 1 500 10 view .LVU225
 735 00a2 0020     		movs	r0, #0
 736              	.L49:
 502:Core/Src/hall_detection.c **** 
 737              		.loc 1 502 1 view .LVU226
 738 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 739              	.LVL50:
 740              	.L51:
 500:Core/Src/hall_detection.c **** 	}
 741              		.loc 1 500 10 view .LVU227
 742 00a6 0020     		movs	r0, #0
 743 00a8 FCE7     		b	.L49
 744              	.L52:
 745 00aa 0020     		movs	r0, #0
 746 00ac FAE7     		b	.L49
 747              	.L53:
 748 00ae 0020     		movs	r0, #0
 749 00b0 F8E7     		b	.L49
 750              	.L54:
 751 00b2 0020     		movs	r0, #0
 752 00b4 F6E7     		b	.L49
 753              	.L55:
 498:Core/Src/hall_detection.c **** 	}else{
 754              		.loc 1 498 10 view .LVU228
 755 00b6 0120     		movs	r0, #1
 756 00b8 F4E7     		b	.L49
 757              	.L59:
 758 00ba 00BF     		.align	2
 759              	.L58:
 760 00bc 00000000 		.word	.LANCHOR1
 761 00c0 00000000 		.word	ticks
 762              		.cfi_endproc
 763              	.LFE244:
 765              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 766              		.align	1
 767              		.global	calculateElectricPeriod_inTicks
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv4-sp-d16
 773              	calculateElectricPeriod_inTicks:
 774              	.LVL51:
 775              	.LFB247:
 554:Core/Src/hall_detection.c **** 
 555:Core/Src/hall_detection.c **** /**
ARM GAS  /tmp/ccevinDj.s 			page 26


 556:Core/Src/hall_detection.c **** * \brief reading differences between noted ticks zerocrossigns averages our motor electric period
 557:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 558:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 559:Core/Src/hall_detection.c **** */
 560:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 776              		.loc 1 560 91 is_stmt 1 view -0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 781              		.loc 1 560 91 is_stmt 0 view .LVU230
 782 0000 30B4     		push	{r4, r5}
 783              	.LCFI4:
 784              		.cfi_def_cfa_offset 8
 785              		.cfi_offset 4, -8
 786              		.cfi_offset 5, -4
 561:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 787              		.loc 1 561 2 is_stmt 1 view .LVU231
 788              	.LVL52:
 562:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 789              		.loc 1 562 2 view .LVU232
 790              	.LBB4:
 791              		.loc 1 562 7 view .LVU233
 792              		.loc 1 562 16 is_stmt 0 view .LVU234
 793 0002 0023     		movs	r3, #0
 794              	.LBE4:
 561:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 795              		.loc 1 561 11 view .LVU235
 796 0004 1A46     		mov	r2, r3
 797              	.LVL53:
 798              	.L61:
 799              	.LBB5:
 800              		.loc 1 562 34 discriminator 1 view .LVU236
 801 0006 4C1E     		subs	r4, r1, #1
 802              		.loc 1 562 2 discriminator 1 view .LVU237
 803 0008 9C42     		cmp	r4, r3
 804 000a 35D9     		bls	.L64
 563:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 805              		.loc 1 563 3 is_stmt 1 discriminator 3 view .LVU238
 806              		.loc 1 563 53 is_stmt 0 discriminator 3 view .LVU239
 807 000c DC1C     		adds	r4, r3, #3
 808 000e 00EB8404 		add	r4, r0, r4, lsl #2
 809 0012 6468     		ldr	r4, [r4, #4]
 810              		.loc 1 563 88 discriminator 3 view .LVU240
 811 0014 9D1C     		adds	r5, r3, #2
 812 0016 00EB8505 		add	r5, r0, r5, lsl #2
 813 001a 6D68     		ldr	r5, [r5, #4]
 814              		.loc 1 563 58 discriminator 3 view .LVU241
 815 001c 641B     		subs	r4, r4, r5
 816              		.loc 1 563 21 discriminator 3 view .LVU242
 817 001e 2244     		add	r2, r2, r4
 818              	.LVL54:
 564:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 819              		.loc 1 564 3 is_stmt 1 discriminator 3 view .LVU243
 820              		.loc 1 564 53 is_stmt 0 discriminator 3 view .LVU244
 821 0020 03F10F04 		add	r4, r3, #15
 822 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
ARM GAS  /tmp/ccevinDj.s 			page 27


 823              		.loc 1 564 88 discriminator 3 view .LVU245
 824 0028 03F10E05 		add	r5, r3, #14
 825 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 826              		.loc 1 564 58 discriminator 3 view .LVU246
 827 0030 641B     		subs	r4, r4, r5
 828              		.loc 1 564 21 discriminator 3 view .LVU247
 829 0032 2244     		add	r2, r2, r4
 830              	.LVL55:
 565:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 831              		.loc 1 565 3 is_stmt 1 discriminator 3 view .LVU248
 832              		.loc 1 565 53 is_stmt 0 discriminator 3 view .LVU249
 833 0034 03F12504 		add	r4, r3, #37
 834 0038 50F82440 		ldr	r4, [r0, r4, lsl #2]
 835              		.loc 1 565 88 discriminator 3 view .LVU250
 836 003c 03F12405 		add	r5, r3, #36
 837 0040 50F82550 		ldr	r5, [r0, r5, lsl #2]
 838              		.loc 1 565 58 discriminator 3 view .LVU251
 839 0044 641B     		subs	r4, r4, r5
 840              		.loc 1 565 21 discriminator 3 view .LVU252
 841 0046 1444     		add	r4, r4, r2
 842              	.LVL56:
 566:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
 843              		.loc 1 566 3 is_stmt 1 discriminator 3 view .LVU253
 844              		.loc 1 566 53 is_stmt 0 discriminator 3 view .LVU254
 845 0048 03F12F02 		add	r2, r3, #47
 846 004c 00EB8202 		add	r2, r0, r2, lsl #2
 847 0050 5268     		ldr	r2, [r2, #4]
 848              		.loc 1 566 88 discriminator 3 view .LVU255
 849 0052 03F12E05 		add	r5, r3, #46
 850 0056 00EB8505 		add	r5, r0, r5, lsl #2
 851 005a 6D68     		ldr	r5, [r5, #4]
 852              		.loc 1 566 58 discriminator 3 view .LVU256
 853 005c 521B     		subs	r2, r2, r5
 854              		.loc 1 566 21 discriminator 3 view .LVU257
 855 005e 1444     		add	r4, r4, r2
 856              	.LVL57:
 567:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 857              		.loc 1 567 3 is_stmt 1 discriminator 3 view .LVU258
 858              		.loc 1 567 53 is_stmt 0 discriminator 3 view .LVU259
 859 0060 03F13B02 		add	r2, r3, #59
 860 0064 50F82220 		ldr	r2, [r0, r2, lsl #2]
 861              		.loc 1 567 88 discriminator 3 view .LVU260
 862 0068 03F13A05 		add	r5, r3, #58
 863 006c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 864              		.loc 1 567 58 discriminator 3 view .LVU261
 865 0070 521B     		subs	r2, r2, r5
 866              		.loc 1 567 21 discriminator 3 view .LVU262
 867 0072 2244     		add	r2, r2, r4
 868              	.LVL58:
 562:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 869              		.loc 1 562 38 discriminator 3 view .LVU263
 870 0074 0133     		adds	r3, r3, #1
 871              	.LVL59:
 562:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 872              		.loc 1 562 38 discriminator 3 view .LVU264
 873 0076 C6E7     		b	.L61
 874              	.L64:
ARM GAS  /tmp/ccevinDj.s 			page 28


 562:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 875              		.loc 1 562 38 discriminator 3 view .LVU265
 876              	.LBE5:
 568:Core/Src/hall_detection.c **** 	}
 569:Core/Src/hall_detection.c **** 
 570:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 877              		.loc 1 570 2 is_stmt 1 view .LVU266
 878              		.loc 1 570 20 is_stmt 0 view .LVU267
 879 0078 B2FBF4F3 		udiv	r3, r2, r4
 880              	.LVL60:
 571:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 881              		.loc 1 571 2 is_stmt 1 view .LVU268
 882              		.loc 1 571 20 is_stmt 0 view .LVU269
 883 007c 064A     		ldr	r2, .L65
 884 007e A2FB0323 		umull	r2, r3, r2, r3
 885              	.LVL61:
 886              		.loc 1 571 20 view .LVU270
 887 0082 9B08     		lsrs	r3, r3, #2
 888              	.LVL62:
 572:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 889              		.loc 1 572 2 is_stmt 1 view .LVU271
 890              		.loc 1 572 18 is_stmt 0 view .LVU272
 891 0084 D0F85421 		ldr	r2, [r0, #340]
 892              		.loc 1 572 76 view .LVU273
 893 0088 5B00     		lsls	r3, r3, #1
 894              	.LVL63:
 895              		.loc 1 572 57 view .LVU274
 896 008a 00EB0210 		add	r0, r0, r2, lsl #4
 897              	.LVL64:
 898              		.loc 1 572 57 view .LVU275
 899 008e C0F86031 		str	r3, [r0, #352]
 573:Core/Src/hall_detection.c **** }
 900              		.loc 1 573 1 view .LVU276
 901 0092 30BC     		pop	{r4, r5}
 902              	.LCFI5:
 903              		.cfi_restore 5
 904              		.cfi_restore 4
 905              		.cfi_def_cfa_offset 0
 906 0094 7047     		bx	lr
 907              	.L66:
 908 0096 00BF     		.align	2
 909              	.L65:
 910 0098 CDCCCCCC 		.word	-858993459
 911              		.cfi_endproc
 912              	.LFE247:
 914              		.section	.text.adquisition,"ax",%progbits
 915              		.align	1
 916              		.global	adquisition
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 920              		.fpu fpv4-sp-d16
 922              	adquisition:
 923              	.LVL65:
 924              	.LFB239:
 272:Core/Src/hall_detection.c **** 
 925              		.loc 1 272 4 is_stmt 1 view -0
ARM GAS  /tmp/ccevinDj.s 			page 29


 926              		.cfi_startproc
 927              		@ args = 12, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 272:Core/Src/hall_detection.c **** 
 929              		.loc 1 272 4 is_stmt 0 view .LVU278
 930 0000 30B5     		push	{r4, r5, lr}
 931              	.LCFI6:
 932              		.cfi_def_cfa_offset 12
 933              		.cfi_offset 4, -12
 934              		.cfi_offset 5, -8
 935              		.cfi_offset 14, -4
 936 0002 83B0     		sub	sp, sp, #12
 937              	.LCFI7:
 938              		.cfi_def_cfa_offset 24
 939 0004 0546     		mov	r5, r0
 940 0006 0C46     		mov	r4, r1
 941 0008 1146     		mov	r1, r2
 942              	.LVL66:
 272:Core/Src/hall_detection.c **** 
 943              		.loc 1 272 4 view .LVU279
 944 000a 1A46     		mov	r2, r3
 945              	.LVL67:
 274:Core/Src/hall_detection.c **** 
 946              		.loc 1 274 2 is_stmt 1 view .LVU280
 947 000c 089B     		ldr	r3, [sp, #32]
 948              	.LVL68:
 274:Core/Src/hall_detection.c **** 
 949              		.loc 1 274 2 is_stmt 0 view .LVU281
 950 000e 0193     		str	r3, [sp, #4]
 951 0010 079B     		ldr	r3, [sp, #28]
 952 0012 0093     		str	r3, [sp]
 953 0014 069B     		ldr	r3, [sp, #24]
 954 0016 2046     		mov	r0, r4
 955              	.LVL69:
 274:Core/Src/hall_detection.c **** 
 956              		.loc 1 274 2 view .LVU282
 957 0018 FFF7FEFF 		bl	fill_buffers
 958              	.LVL70:
 277:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 959              		.loc 1 277 2 is_stmt 1 view .LVU283
 277:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 960              		.loc 1 277 11 is_stmt 0 view .LVU284
 961 001c 0D4B     		ldr	r3, .L73
 962 001e 1B68     		ldr	r3, [r3]
 277:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 963              		.loc 1 277 4 view .LVU285
 964 0020 0D4A     		ldr	r2, .L73+4
 965 0022 9342     		cmp	r3, r2
 966 0024 06D8     		bhi	.L71
 282:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 967              		.loc 1 282 2 is_stmt 1 view .LVU286
 282:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 968              		.loc 1 282 18 is_stmt 0 view .LVU287
 969 0026 0D4A     		ldr	r2, .L73+8
 970 0028 1268     		ldr	r2, [r2]
 282:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 971              		.loc 1 282 42 view .LVU288
ARM GAS  /tmp/ccevinDj.s 			page 30


 972 002a 0232     		adds	r2, r2, #2
 282:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 973              		.loc 1 282 4 view .LVU289
 974 002c 9342     		cmp	r3, r2
 975 002e 04D8     		bhi	.L72
 976              	.L67:
 288:Core/Src/hall_detection.c **** 
 977              		.loc 1 288 1 view .LVU290
 978 0030 03B0     		add	sp, sp, #12
 979              	.LCFI8:
 980              		.cfi_remember_state
 981              		.cfi_def_cfa_offset 12
 982              		@ sp needed
 983 0032 30BD     		pop	{r4, r5, pc}
 984              	.LVL71:
 985              	.L71:
 986              	.LCFI9:
 987              		.cfi_restore_state
 278:Core/Src/hall_detection.c **** 		return;
 988              		.loc 1 278 3 is_stmt 1 view .LVU291
 278:Core/Src/hall_detection.c **** 		return;
 989              		.loc 1 278 9 is_stmt 0 view .LVU292
 990 0034 0723     		movs	r3, #7
 991 0036 2B70     		strb	r3, [r5]
 279:Core/Src/hall_detection.c **** 	}
 992              		.loc 1 279 3 is_stmt 1 view .LVU293
 993 0038 FAE7     		b	.L67
 994              	.L72:
 283:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 995              		.loc 1 283 3 view .LVU294
 283:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 996              		.loc 1 283 6 is_stmt 0 view .LVU295
 997 003a 0621     		movs	r1, #6
 998 003c 2046     		mov	r0, r4
 999 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1000              	.LVL72:
 283:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1001              		.loc 1 283 5 view .LVU296
 1002 0042 0128     		cmp	r0, #1
 1003 0044 F4D1     		bne	.L67
 284:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1004              		.loc 1 284 4 is_stmt 1 view .LVU297
 1005 0046 0621     		movs	r1, #6
 1006 0048 2046     		mov	r0, r4
 1007 004a FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1008              	.LVL73:
 285:Core/Src/hall_detection.c **** 		}
 1009              		.loc 1 285 4 view .LVU298
 285:Core/Src/hall_detection.c **** 		}
 1010              		.loc 1 285 10 is_stmt 0 view .LVU299
 1011 004e 0423     		movs	r3, #4
 1012 0050 2B70     		strb	r3, [r5]
 1013 0052 EDE7     		b	.L67
 1014              	.L74:
 1015              		.align	2
 1016              	.L73:
 1017 0054 00000000 		.word	ticks
ARM GAS  /tmp/ccevinDj.s 			page 31


 1018 0058 38900D00 		.word	888888
 1019 005c 00000000 		.word	.LANCHOR1
 1020              		.cfi_endproc
 1021              	.LFE239:
 1023              		.global	__aeabi_ui2d
 1024              		.global	__aeabi_dmul
 1025              		.global	__aeabi_d2f
 1026              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
 1027              		.align	1
 1028              		.global	is_deviation_from_period_acceptable
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu fpv4-sp-d16
 1034              	is_deviation_from_period_acceptable:
 1035              	.LVL74:
 1036              	.LFB248:
 574:Core/Src/hall_detection.c **** 
 575:Core/Src/hall_detection.c **** /**
 576:Core/Src/hall_detection.c **** * \brief just checks if all zerocrossings fall between acceptable deviation from average period.
 577:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 578:Core/Src/hall_detection.c **** * \param float tolerance_factor, 0.1 would mean +-10%tolerance of deviation from average
 579:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 580:Core/Src/hall_detection.c **** * \return YES if all deviations are accceptable, or NO if they are not
 581:Core/Src/hall_detection.c **** */
 582:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1037              		.loc 1 582 130 is_stmt 1 view -0
 1038              		.cfi_startproc
 1039              		@ args = 0, pretend = 0, frame = 0
 1040              		@ frame_needed = 0, uses_anonymous_args = 0
 1041              		.loc 1 582 130 is_stmt 0 view .LVU301
 1042 0000 70B5     		push	{r4, r5, r6, lr}
 1043              	.LCFI10:
 1044              		.cfi_def_cfa_offset 16
 1045              		.cfi_offset 4, -16
 1046              		.cfi_offset 5, -12
 1047              		.cfi_offset 6, -8
 1048              		.cfi_offset 14, -4
 1049 0002 2DED028B 		vpush.64	{d8}
 1050              	.LCFI11:
 1051              		.cfi_def_cfa_offset 24
 1052              		.cfi_offset 80, -24
 1053              		.cfi_offset 81, -20
 1054 0006 0446     		mov	r4, r0
 1055 0008 B0EE408A 		vmov.f32	s16, s0
 1056 000c 0D46     		mov	r5, r1
 583:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1057              		.loc 1 583 2 is_stmt 1 view .LVU302
 1058              		.loc 1 583 36 is_stmt 0 view .LVU303
 1059 000e D0F85431 		ldr	r3, [r0, #340]
 1060              		.loc 1 583 54 view .LVU304
 1061 0012 00EB0313 		add	r3, r0, r3, lsl #4
 1062              		.loc 1 583 75 view .LVU305
 1063 0016 D3F86001 		ldr	r0, [r3, #352]
 1064              	.LVL75:
 1065              		.loc 1 583 75 view .LVU306
 1066 001a FFF7FEFF 		bl	__aeabi_ui2d
ARM GAS  /tmp/ccevinDj.s 			page 32


 1067              	.LVL76:
 1068              		.loc 1 583 75 view .LVU307
 1069 001e 0022     		movs	r2, #0
 1070 0020 174B     		ldr	r3, .L83
 1071 0022 FFF7FEFF 		bl	__aeabi_dmul
 1072              	.LVL77:
 1073              		.loc 1 583 8 view .LVU308
 1074 0026 FFF7FEFF 		bl	__aeabi_d2f
 1075              	.LVL78:
 1076 002a 07EE900A 		vmov	s15, r0
 1077              	.LVL79:
 584:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1078              		.loc 1 584 2 is_stmt 1 view .LVU309
 1079              		.loc 1 584 51 is_stmt 0 view .LVU310
 1080 002e 27EE880A 		vmul.f32	s0, s15, s16
 1081              		.loc 1 584 39 view .LVU311
 1082 0032 30EE277A 		vadd.f32	s14, s0, s15
 1083              		.loc 1 584 11 view .LVU312
 1084 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
 1085 003a 17EE106A 		vmov	r6, s14	@ int
 1086              	.LVL80:
 585:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1087              		.loc 1 585 2 is_stmt 1 view .LVU313
 1088              		.loc 1 585 42 is_stmt 0 view .LVU314
 1089 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1090              		.loc 1 585 11 view .LVU315
 1091 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1092 0046 17EE900A 		vmov	r0, s15	@ int
 1093              	.LVL81:
 586:Core/Src/hall_detection.c **** 
 587:Core/Src/hall_detection.c **** 	for (uint32_t i = samples/2; i < samples-1; ++i) {
 1094              		.loc 1 587 2 is_stmt 1 view .LVU316
 1095              	.LBB6:
 1096              		.loc 1 587 7 view .LVU317
 1097              		.loc 1 587 16 is_stmt 0 view .LVU318
 1098 004a 6B08     		lsrs	r3, r5, #1
 1099              	.LVL82:
 1100              	.L76:
 1101              		.loc 1 587 42 discriminator 1 view .LVU319
 1102 004c 6A1E     		subs	r2, r5, #1
 1103              		.loc 1 587 2 discriminator 1 view .LVU320
 1104 004e 9A42     		cmp	r2, r3
 1105 0050 10D9     		bls	.L82
 1106              	.LBB7:
 588:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1107              		.loc 1 588 3 is_stmt 1 view .LVU321
 1108              		.loc 1 588 60 is_stmt 0 view .LVU322
 1109 0052 591C     		adds	r1, r3, #1
 1110              		.loc 1 588 58 view .LVU323
 1111 0054 DA1C     		adds	r2, r3, #3
 1112 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1113 005a 5268     		ldr	r2, [r2, #4]
 1114              		.loc 1 588 93 view .LVU324
 1115 005c 0233     		adds	r3, r3, #2
 1116              	.LVL83:
 1117              		.loc 1 588 93 view .LVU325
 1118 005e 04EB8303 		add	r3, r4, r3, lsl #2
ARM GAS  /tmp/ccevinDj.s 			page 33


 1119              	.LVL84:
 1120              		.loc 1 588 93 view .LVU326
 1121 0062 5B68     		ldr	r3, [r3, #4]
 1122              		.loc 1 588 12 view .LVU327
 1123 0064 D21A     		subs	r2, r2, r3
 1124              	.LVL85:
 589:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1125              		.loc 1 589 3 is_stmt 1 view .LVU328
 1126              		.loc 1 589 5 is_stmt 0 view .LVU329
 1127 0066 9042     		cmp	r0, r2
 1128 0068 08D8     		bhi	.L79
 1129              	.LBE7:
 587:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1130              		.loc 1 587 46 discriminator 1 view .LVU330
 1131 006a 0B46     		mov	r3, r1
 1132              	.LBB8:
 1133              		.loc 1 589 43 discriminator 1 view .LVU331
 1134 006c 9642     		cmp	r6, r2
 1135 006e EDD2     		bcs	.L76
 590:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1136              		.loc 1 590 11 view .LVU332
 1137 0070 0020     		movs	r0, #0
 1138              	.LVL86:
 1139              		.loc 1 590 11 view .LVU333
 1140 0072 00E0     		b	.L77
 1141              	.LVL87:
 1142              	.L82:
 1143              		.loc 1 590 11 view .LVU334
 1144              	.LBE8:
 1145              	.LBE6:
 591:Core/Src/hall_detection.c **** 		}
 592:Core/Src/hall_detection.c **** 	}
 593:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1146              		.loc 1 593 9 view .LVU335
 1147 0074 0120     		movs	r0, #1
 1148              	.LVL88:
 1149              	.L77:
 594:Core/Src/hall_detection.c **** }
 1150              		.loc 1 594 1 view .LVU336
 1151 0076 BDEC028B 		vldm	sp!, {d8}
 1152              	.LCFI12:
 1153              		.cfi_remember_state
 1154              		.cfi_restore 80
 1155              		.cfi_restore 81
 1156              		.cfi_def_cfa_offset 16
 1157              	.LVL89:
 1158              		.loc 1 594 1 view .LVU337
 1159 007a 70BD     		pop	{r4, r5, r6, pc}
 1160              	.LVL90:
 1161              	.L79:
 1162              	.LCFI13:
 1163              		.cfi_restore_state
 1164              	.LBB10:
 1165              	.LBB9:
 590:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1166              		.loc 1 590 11 view .LVU338
 1167 007c 0020     		movs	r0, #0
ARM GAS  /tmp/ccevinDj.s 			page 34


 1168              	.LVL91:
 590:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1169              		.loc 1 590 11 view .LVU339
 1170 007e FAE7     		b	.L77
 1171              	.L84:
 1172              		.align	2
 1173              	.L83:
 1174 0080 0000E03F 		.word	1071644672
 1175              	.LBE9:
 1176              	.LBE10:
 1177              		.cfi_endproc
 1178              	.LFE248:
 1180              		.section	.text.are_all_periods_stable,"ax",%progbits
 1181              		.align	1
 1182              		.global	are_all_periods_stable
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1186              		.fpu fpv4-sp-d16
 1188              	are_all_periods_stable:
 1189              	.LVL92:
 1190              	.LFB249:
 595:Core/Src/hall_detection.c **** 
 596:Core/Src/hall_detection.c **** 
 597:Core/Src/hall_detection.c **** /**
 598:Core/Src/hall_detection.c **** * \brief a wrapper to tidy up and make sure we calculate the electric period before calculating dev
 599:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 600:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 601:Core/Src/hall_detection.c **** * \return YES if we are in the stable zone of steady periods. NO otherwise
 602:Core/Src/hall_detection.c **** */
 603:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1191              		.loc 1 603 94 is_stmt 1 view -0
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 0
 1194              		@ frame_needed = 0, uses_anonymous_args = 0
 1195              		.loc 1 603 94 is_stmt 0 view .LVU341
 1196 0000 38B5     		push	{r3, r4, r5, lr}
 1197              	.LCFI14:
 1198              		.cfi_def_cfa_offset 16
 1199              		.cfi_offset 3, -16
 1200              		.cfi_offset 4, -12
 1201              		.cfi_offset 5, -8
 1202              		.cfi_offset 14, -4
 1203 0002 0446     		mov	r4, r0
 1204 0004 0D46     		mov	r5, r1
 604:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1205              		.loc 1 604 4 is_stmt 1 view .LVU342
 1206 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1207              	.LVL93:
 605:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1208              		.loc 1 605 2 view .LVU343
 1209              		.loc 1 605 10 is_stmt 0 view .LVU344
 1210 000a 2946     		mov	r1, r5
 1211 000c B5EE000A 		vmov.f32	s0, #2.5e-1
 1212 0010 2046     		mov	r0, r4
 1213 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1214              	.LVL94:
ARM GAS  /tmp/ccevinDj.s 			page 35


 606:Core/Src/hall_detection.c **** }
 1215              		.loc 1 606 1 view .LVU345
 1216 0016 38BD     		pop	{r3, r4, r5, pc}
 1217              		.loc 1 606 1 view .LVU346
 1218              		.cfi_endproc
 1219              	.LFE249:
 1221              		.section	.text.absolute,"ax",%progbits
 1222              		.align	1
 1223              		.global	absolute
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1227              		.fpu fpv4-sp-d16
 1229              	absolute:
 1230              	.LVL95:
 1231              	.LFB250:
 607:Core/Src/hall_detection.c **** 
 608:Core/Src/hall_detection.c **** 
 609:Core/Src/hall_detection.c **** ///**
 610:Core/Src/hall_detection.c **** //* \brief
 611:Core/Src/hall_detection.c **** //* \param
 612:Core/Src/hall_detection.c **** //*/
 613:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 614:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 615:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 616:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 617:Core/Src/hall_detection.c **** //
 618:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 619:Core/Src/hall_detection.c **** //		case hall_A:
 620:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 621:Core/Src/hall_detection.c **** //			break;
 622:Core/Src/hall_detection.c **** //		case hall_B:
 623:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 624:Core/Src/hall_detection.c **** //			break;
 625:Core/Src/hall_detection.c **** //		case hall_C:
 626:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 627:Core/Src/hall_detection.c **** //			break;
 628:Core/Src/hall_detection.c **** //		default:
 629:Core/Src/hall_detection.c **** //			break;
 630:Core/Src/hall_detection.c **** //	}
 631:Core/Src/hall_detection.c **** //
 632:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 633:Core/Src/hall_detection.c **** //		case hall_A:
 634:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 635:Core/Src/hall_detection.c **** //			break;
 636:Core/Src/hall_detection.c **** //		case hall_B:
 637:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
 638:Core/Src/hall_detection.c **** //			break;
 639:Core/Src/hall_detection.c **** //		case hall_C:
 640:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 641:Core/Src/hall_detection.c **** //			break;
 642:Core/Src/hall_detection.c **** //		default:
 643:Core/Src/hall_detection.c **** //			break;
 644:Core/Src/hall_detection.c **** //	}
 645:Core/Src/hall_detection.c **** //
 646:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 647:Core/Src/hall_detection.c **** //		case hall_A:
ARM GAS  /tmp/ccevinDj.s 			page 36


 648:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 649:Core/Src/hall_detection.c **** //			break;
 650:Core/Src/hall_detection.c **** //		case hall_B:
 651:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 652:Core/Src/hall_detection.c **** //			break;
 653:Core/Src/hall_detection.c **** //		case hall_C:
 654:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 655:Core/Src/hall_detection.c **** //			break;
 656:Core/Src/hall_detection.c **** //		default:
 657:Core/Src/hall_detection.c **** //			break;
 658:Core/Src/hall_detection.c **** //	}
 659:Core/Src/hall_detection.c **** //
 660:Core/Src/hall_detection.c **** //}
 661:Core/Src/hall_detection.c **** 
 662:Core/Src/hall_detection.c **** /**
 663:Core/Src/hall_detection.c **** * \brief small and util to calculate signed absolute values
 664:Core/Src/hall_detection.c **** * \param the number to be absoluted
 665:Core/Src/hall_detection.c **** * \return |x|
 666:Core/Src/hall_detection.c **** */
 667:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 1232              		.loc 1 667 28 is_stmt 1 view -0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 0, uses_anonymous_args = 0
 1236              		@ link register save eliminated.
 668:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 1237              		.loc 1 668 5 view .LVU348
 669:Core/Src/hall_detection.c **** }
 1238              		.loc 1 669 1 is_stmt 0 view .LVU349
 1239 0000 0028     		cmp	r0, #0
 1240 0002 B8BF     		it	lt
 1241 0004 4042     		rsblt	r0, r0, #0
 1242              	.LVL96:
 1243              		.loc 1 669 1 view .LVU350
 1244 0006 7047     		bx	lr
 1245              		.cfi_endproc
 1246              	.LFE250:
 1248              		.section	.text.assign_polarity,"ax",%progbits
 1249              		.align	1
 1250              		.global	assign_polarity
 1251              		.syntax unified
 1252              		.thumb
 1253              		.thumb_func
 1254              		.fpu fpv4-sp-d16
 1256              	assign_polarity:
 1257              	.LVL97:
 1258              	.LFB252:
 670:Core/Src/hall_detection.c **** 
 671:Core/Src/hall_detection.c **** /**
 672:Core/Src/hall_detection.c **** * \brief magic function, from zerocrossings decides actuall order of hall/current signals, this fun
 673:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 674:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 675:Core/Src/hall_detection.c **** */
 676:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 677:Core/Src/hall_detection.c **** 
 678:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 679:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccevinDj.s 			page 37


 680:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 682:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 683:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 684:Core/Src/hall_detection.c **** 
 685:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 686:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 687:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 688:Core/Src/hall_detection.c **** 
 689:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 690:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 691:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 692:Core/Src/hall_detection.c **** 	}
 693:Core/Src/hall_detection.c **** 
 694:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 695:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 696:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 697:Core/Src/hall_detection.c **** 
 698:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 699:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 700:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 701:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 702:Core/Src/hall_detection.c **** 
 703:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 704:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 705:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 706:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 707:Core/Src/hall_detection.c **** 		}else{
 708:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=0;
 709:Core/Src/hall_detection.c **** 		}
 710:Core/Src/hall_detection.c **** 
 711:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 712:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 713:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 714:Core/Src/hall_detection.c **** 		}else{
 715:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=0;
 716:Core/Src/hall_detection.c **** 		}
 717:Core/Src/hall_detection.c **** 
 718:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 719:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 720:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 721:Core/Src/hall_detection.c **** 		}else{
 722:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=0;
 723:Core/Src/hall_detection.c **** 		}
 724:Core/Src/hall_detection.c **** 
 725:Core/Src/hall_detection.c **** 		//takes notes of the minimum difference
 726:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_A]){
 727:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 728:Core/Src/hall_detection.c **** 		}
 729:Core/Src/hall_detection.c **** 
 730:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]<minimum[phase_B]){
 731:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 732:Core/Src/hall_detection.c **** 		}
 733:Core/Src/hall_detection.c **** 
 734:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]<minimum[phase_C]){
 735:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 736:Core/Src/hall_detection.c **** 		}
ARM GAS  /tmp/ccevinDj.s 			page 38


 737:Core/Src/hall_detection.c **** 	}
 738:Core/Src/hall_detection.c **** 	//finds out wichone is the minimum diff
 739:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 740:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 741:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 742:Core/Src/hall_detection.c **** 		}
 743:Core/Src/hall_detection.c **** 
 744:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum[phase_B]){
 745:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 746:Core/Src/hall_detection.c **** 		}
 747:Core/Src/hall_detection.c **** 
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum[phase_C]){
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 750:Core/Src/hall_detection.c **** 		}
 751:Core/Src/hall_detection.c **** 	}
 752:Core/Src/hall_detection.c **** }
 753:Core/Src/hall_detection.c **** 
 754:Core/Src/hall_detection.c **** 
 755:Core/Src/hall_detection.c **** 
 756:Core/Src/hall_detection.c **** /**
 757:Core/Src/hall_detection.c **** * \brief the other magic function, asigns polarity from risign or falling edges, it also takes into
 758:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 759:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 760:Core/Src/hall_detection.c **** */
 761:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 1259              		.loc 1 761 57 is_stmt 1 view -0
 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 24
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263              		@ link register save eliminated.
 1264              		.loc 1 761 57 is_stmt 0 view .LVU352
 1265 0000 30B4     		push	{r4, r5}
 1266              	.LCFI15:
 1267              		.cfi_def_cfa_offset 8
 1268              		.cfi_offset 4, -8
 1269              		.cfi_offset 5, -4
 1270 0002 86B0     		sub	sp, sp, #24
 1271              	.LCFI16:
 1272              		.cfi_def_cfa_offset 32
 762:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 1273              		.loc 1 762 2 is_stmt 1 view .LVU353
 1274              		.loc 1 762 65 is_stmt 0 view .LVU354
 1275 0004 031D     		adds	r3, r0, #4
 1276              		.loc 1 762 39 view .LVU355
 1277 0006 0393     		str	r3, [sp, #12]
 1278              		.loc 1 762 77 view .LVU356
 1279 0008 00F13003 		add	r3, r0, #48
 1280              		.loc 1 762 39 view .LVU357
 1281 000c 0493     		str	r3, [sp, #16]
 1282              		.loc 1 762 89 view .LVU358
 1283 000e 00F15C03 		add	r3, r0, #92
 1284              		.loc 1 762 39 view .LVU359
 1285 0012 0593     		str	r3, [sp, #20]
 763:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC};
 1286              		.loc 1 763 2 is_stmt 1 view .LVU360
 1287              		.loc 1 763 63 is_stmt 0 view .LVU361
 1288 0014 00F18803 		add	r3, r0, #136
ARM GAS  /tmp/ccevinDj.s 			page 39


 1289              		.loc 1 763 39 view .LVU362
 1290 0018 0093     		str	r3, [sp]
 1291              		.loc 1 763 75 view .LVU363
 1292 001a 00F1B403 		add	r3, r0, #180
 1293              		.loc 1 763 39 view .LVU364
 1294 001e 0193     		str	r3, [sp, #4]
 1295              		.loc 1 763 87 view .LVU365
 1296 0020 00F1E003 		add	r3, r0, #224
 1297              		.loc 1 763 39 view .LVU366
 1298 0024 0293     		str	r3, [sp, #8]
 764:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 1299              		.loc 1 764 2 is_stmt 1 view .LVU367
 1300              		.loc 1 764 68 is_stmt 0 view .LVU368
 1301 0026 D0F85441 		ldr	r4, [r0, #340]
 1302              	.LVL98:
 765:Core/Src/hall_detection.c **** 
 766:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 1303              		.loc 1 766 2 is_stmt 1 view .LVU369
 1304              	.LBB11:
 1305              		.loc 1 766 7 view .LVU370
 1306              		.loc 1 766 16 is_stmt 0 view .LVU371
 1307 002a 0023     		movs	r3, #0
 1308              		.loc 1 766 2 view .LVU372
 1309 002c 1BE0     		b	.L89
 1310              	.LVL99:
 1311              	.L97:
 767:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 768:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1312              		.loc 1 768 4 is_stmt 1 view .LVU373
 1313              		.loc 1 768 67 is_stmt 0 view .LVU374
 1314 002e 02EB4201 		add	r1, r2, r2, lsl #1
 1315 0032 1944     		add	r1, r1, r3
 1316 0034 4C31     		adds	r1, r1, #76
 1317 0036 50F82110 		ldr	r1, [r0, r1, lsl #2]
 1318              		.loc 1 768 6 view .LVU375
 1319 003a 31B9     		cbnz	r1, .L91
 769:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 1320              		.loc 1 769 5 is_stmt 1 view .LVU376
 1321              		.loc 1 769 81 is_stmt 0 view .LVU377
 1322 003c 00EB0411 		add	r1, r0, r4, lsl #4
 1323 0040 0A44     		add	r2, r2, r1
 1324 0042 0021     		movs	r1, #0
 1325 0044 82F86711 		strb	r1, [r2, #359]
 1326 0048 0CE0     		b	.L92
 1327              	.L91:
 770:Core/Src/hall_detection.c **** 			}else{
 771:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 1328              		.loc 1 771 5 is_stmt 1 view .LVU378
 1329              		.loc 1 771 81 is_stmt 0 view .LVU379
 1330 004a 00EB0411 		add	r1, r0, r4, lsl #4
 1331 004e 0A44     		add	r2, r2, r1
 1332 0050 0121     		movs	r1, #1
 1333 0052 82F86711 		strb	r1, [r2, #359]
 1334 0056 05E0     		b	.L92
 1335              	.L93:
 772:Core/Src/hall_detection.c **** 			}
 773:Core/Src/hall_detection.c **** 		}else{
ARM GAS  /tmp/ccevinDj.s 			page 40


 774:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 775:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 776:Core/Src/hall_detection.c **** 			}else{
 777:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 1336              		.loc 1 777 5 is_stmt 1 view .LVU380
 1337              		.loc 1 777 81 is_stmt 0 view .LVU381
 1338 0058 00EB0411 		add	r1, r0, r4, lsl #4
 1339 005c 0A44     		add	r2, r2, r1
 1340 005e 0021     		movs	r1, #0
 1341 0060 82F86711 		strb	r1, [r2, #359]
 1342              	.L92:
 766:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 1343              		.loc 1 766 43 discriminator 2 view .LVU382
 1344 0064 0133     		adds	r3, r3, #1
 1345              	.LVL100:
 1346              	.L89:
 766:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 1347              		.loc 1 766 2 discriminator 1 view .LVU383
 1348 0066 022B     		cmp	r3, #2
 1349 0068 23D8     		bhi	.L96
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1350              		.loc 1 767 3 is_stmt 1 view .LVU384
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1351              		.loc 1 767 49 is_stmt 0 view .LVU385
 1352 006a 00EB0412 		add	r2, r0, r4, lsl #4
 1353 006e 1A44     		add	r2, r2, r3
 1354 0070 92F86421 		ldrb	r2, [r2, #356]	@ zero_extendqisi2
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1355              		.loc 1 767 14 view .LVU386
 1356 0074 06A9     		add	r1, sp, #24
 1357 0076 01EB8201 		add	r1, r1, r2, lsl #2
 1358 007a 51F80C1C 		ldr	r1, [r1, #-12]
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1359              		.loc 1 767 77 view .LVU387
 1360 007e 91F82150 		ldrb	r5, [r1, #33]	@ zero_extendqisi2
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1361              		.loc 1 767 87 view .LVU388
 1362 0082 06A9     		add	r1, sp, #24
 1363 0084 01EB8301 		add	r1, r1, r3, lsl #2
 1364 0088 51F8181C 		ldr	r1, [r1, #-24]
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1365              		.loc 1 767 114 view .LVU389
 1366 008c 91F82110 		ldrb	r1, [r1, #33]	@ zero_extendqisi2
 767:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 1367              		.loc 1 767 5 view .LVU390
 1368 0090 8D42     		cmp	r5, r1
 1369 0092 CCD0     		beq	.L97
 774:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 1370              		.loc 1 774 4 is_stmt 1 view .LVU391
 774:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 1371              		.loc 1 774 67 is_stmt 0 view .LVU392
 1372 0094 02EB4201 		add	r1, r2, r2, lsl #1
 1373 0098 1944     		add	r1, r1, r3
 1374 009a 4C31     		adds	r1, r1, #76
 1375 009c 50F82110 		ldr	r1, [r0, r1, lsl #2]
 774:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 1376              		.loc 1 774 6 view .LVU393
ARM GAS  /tmp/ccevinDj.s 			page 41


 1377 00a0 0029     		cmp	r1, #0
 1378 00a2 D9D1     		bne	.L93
 775:Core/Src/hall_detection.c **** 			}else{
 1379              		.loc 1 775 5 is_stmt 1 view .LVU394
 775:Core/Src/hall_detection.c **** 			}else{
 1380              		.loc 1 775 81 is_stmt 0 view .LVU395
 1381 00a4 00EB0411 		add	r1, r0, r4, lsl #4
 1382 00a8 0A44     		add	r2, r2, r1
 1383 00aa 0121     		movs	r1, #1
 1384 00ac 82F86711 		strb	r1, [r2, #359]
 1385 00b0 D8E7     		b	.L92
 1386              	.L96:
 775:Core/Src/hall_detection.c **** 			}else{
 1387              		.loc 1 775 81 view .LVU396
 1388              	.LBE11:
 778:Core/Src/hall_detection.c **** 			}
 779:Core/Src/hall_detection.c **** 		}
 780:Core/Src/hall_detection.c **** 	}
 781:Core/Src/hall_detection.c **** 
 782:Core/Src/hall_detection.c **** }
 1389              		.loc 1 782 1 view .LVU397
 1390 00b2 06B0     		add	sp, sp, #24
 1391              	.LCFI17:
 1392              		.cfi_def_cfa_offset 8
 1393              		@ sp needed
 1394 00b4 30BC     		pop	{r4, r5}
 1395              	.LCFI18:
 1396              		.cfi_restore 5
 1397              		.cfi_restore 4
 1398              		.cfi_def_cfa_offset 0
 1399              	.LVL101:
 1400              		.loc 1 782 1 view .LVU398
 1401 00b6 7047     		bx	lr
 1402              		.cfi_endproc
 1403              	.LFE252:
 1405              		.section	.text.resetVariables_adquisition,"ax",%progbits
 1406              		.align	1
 1407              		.global	resetVariables_adquisition
 1408              		.syntax unified
 1409              		.thumb
 1410              		.thumb_func
 1411              		.fpu fpv4-sp-d16
 1413              	resetVariables_adquisition:
 1414              	.LVL102:
 1415              	.LFB253:
 783:Core/Src/hall_detection.c **** 
 784:Core/Src/hall_detection.c **** /**
 785:Core/Src/hall_detection.c **** * \brief just resets to 0 the adquisition related part from the huge structure used by the detectio
 786:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 787:Core/Src/hall_detection.c **** */
 788:Core/Src/hall_detection.c **** void resetVariables_adquisition(hall_detection_general_struct *gen){
 1416              		.loc 1 788 68 is_stmt 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 0
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420              		@ link register save eliminated.
 1421              		.loc 1 788 68 is_stmt 0 view .LVU400
ARM GAS  /tmp/ccevinDj.s 			page 42


 1422 0000 F0B4     		push	{r4, r5, r6, r7}
 1423              	.LCFI19:
 1424              		.cfi_def_cfa_offset 16
 1425              		.cfi_offset 4, -16
 1426              		.cfi_offset 5, -12
 1427              		.cfi_offset 6, -8
 1428              		.cfi_offset 7, -4
 1429 0002 0546     		mov	r5, r0
 789:Core/Src/hall_detection.c **** 	//wow this was taking too long it was throwing execution errors
 790:Core/Src/hall_detection.c **** 	//*gen=empty_general;		//i dont want to use memset, so we sacrifice flash memory space filled with
 791:Core/Src/hall_detection.c **** 	gen->currA=empty_general.currA;
 1430              		.loc 1 791 2 is_stmt 1 view .LVU401
 1431              		.loc 1 791 12 is_stmt 0 view .LVU402
 1432 0004 2D4C     		ldr	r4, .L100
 1433 0006 061D     		adds	r6, r0, #4
 1434 0008 271D     		adds	r7, r4, #4
 1435 000a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1436              	.LVL103:
 1437              		.loc 1 791 12 view .LVU403
 1438 000c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1439 000e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1440 0010 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1441 0012 97E80700 		ldm	r7, {r0, r1, r2}
 1442 0016 86E80700 		stm	r6, {r0, r1, r2}
 792:Core/Src/hall_detection.c **** 	gen->currB=empty_general.currB;
 1443              		.loc 1 792 2 is_stmt 1 view .LVU404
 1444              		.loc 1 792 12 is_stmt 0 view .LVU405
 1445 001a 05F13006 		add	r6, r5, #48
 1446 001e 04F13007 		add	r7, r4, #48
 1447 0022 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1448 0024 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1449 0026 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1450 0028 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1451 002a 97E80700 		ldm	r7, {r0, r1, r2}
 1452 002e 86E80700 		stm	r6, {r0, r1, r2}
 793:Core/Src/hall_detection.c **** 	gen->currC=empty_general.currC;
 1453              		.loc 1 793 2 is_stmt 1 view .LVU406
 1454              		.loc 1 793 12 is_stmt 0 view .LVU407
 1455 0032 05F15C06 		add	r6, r5, #92
 1456 0036 04F15C07 		add	r7, r4, #92
 1457 003a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1458 003c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1459 003e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1460 0040 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1461 0042 97E80700 		ldm	r7, {r0, r1, r2}
 1462 0046 86E80700 		stm	r6, {r0, r1, r2}
 794:Core/Src/hall_detection.c **** 	gen->hallA=empty_general.hallA;
 1463              		.loc 1 794 2 is_stmt 1 view .LVU408
 1464              		.loc 1 794 12 is_stmt 0 view .LVU409
 1465 004a 05F18806 		add	r6, r5, #136
 1466 004e 04F18807 		add	r7, r4, #136
 1467 0052 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1468 0054 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1469 0056 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1470 0058 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1471 005a 97E80700 		ldm	r7, {r0, r1, r2}
 1472 005e 86E80700 		stm	r6, {r0, r1, r2}
ARM GAS  /tmp/ccevinDj.s 			page 43


 795:Core/Src/hall_detection.c **** 	gen->hallB=empty_general.hallB;
 1473              		.loc 1 795 2 is_stmt 1 view .LVU410
 1474              		.loc 1 795 12 is_stmt 0 view .LVU411
 1475 0062 05F1B406 		add	r6, r5, #180
 1476 0066 04F1B407 		add	r7, r4, #180
 1477 006a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1478 006c 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1479 006e 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 1480 0070 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1481 0072 97E80700 		ldm	r7, {r0, r1, r2}
 1482 0076 86E80700 		stm	r6, {r0, r1, r2}
 796:Core/Src/hall_detection.c **** 	gen->hallC=empty_general.hallC;
 1483              		.loc 1 796 2 is_stmt 1 view .LVU412
 1484              		.loc 1 796 12 is_stmt 0 view .LVU413
 1485 007a 05F1E006 		add	r6, r5, #224
 1486 007e E034     		adds	r4, r4, #224
 1487 0080 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1488 0082 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1489 0084 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1490 0086 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 1491 0088 94E80700 		ldm	r4, {r0, r1, r2}
 1492 008c 86E80700 		stm	r6, {r0, r1, r2}
 797:Core/Src/hall_detection.c **** 
 798:Core/Src/hall_detection.c **** 	gen->differences_phaseA[0]=empty_general.differences_phaseA[0];
 1493              		.loc 1 798 2 is_stmt 1 view .LVU414
 1494              		.loc 1 798 28 is_stmt 0 view .LVU415
 1495 0090 0023     		movs	r3, #0
 1496 0092 C5F80C31 		str	r3, [r5, #268]
 799:Core/Src/hall_detection.c **** 	gen->differences_phaseA[1]=empty_general.differences_phaseA[1];
 1497              		.loc 1 799 2 is_stmt 1 view .LVU416
 1498              		.loc 1 799 28 is_stmt 0 view .LVU417
 1499 0096 C5F81031 		str	r3, [r5, #272]
 800:Core/Src/hall_detection.c **** 	gen->differences_phaseA[2]=empty_general.differences_phaseA[2];
 1500              		.loc 1 800 2 is_stmt 1 view .LVU418
 1501              		.loc 1 800 28 is_stmt 0 view .LVU419
 1502 009a C5F81431 		str	r3, [r5, #276]
 801:Core/Src/hall_detection.c **** 
 802:Core/Src/hall_detection.c **** 	gen->differences_phaseB[0]=empty_general.differences_phaseB[0];
 1503              		.loc 1 802 2 is_stmt 1 view .LVU420
 1504              		.loc 1 802 28 is_stmt 0 view .LVU421
 1505 009e C5F81831 		str	r3, [r5, #280]
 803:Core/Src/hall_detection.c **** 	gen->differences_phaseB[1]=empty_general.differences_phaseB[1];
 1506              		.loc 1 803 2 is_stmt 1 view .LVU422
 1507              		.loc 1 803 28 is_stmt 0 view .LVU423
 1508 00a2 C5F81C31 		str	r3, [r5, #284]
 804:Core/Src/hall_detection.c **** 	gen->differences_phaseB[2]=empty_general.differences_phaseB[2];
 1509              		.loc 1 804 2 is_stmt 1 view .LVU424
 1510              		.loc 1 804 28 is_stmt 0 view .LVU425
 1511 00a6 C5F82031 		str	r3, [r5, #288]
 805:Core/Src/hall_detection.c **** 
 806:Core/Src/hall_detection.c **** 	gen->differences_phaseC[0]=empty_general.differences_phaseC[0];
 1512              		.loc 1 806 2 is_stmt 1 view .LVU426
 1513              		.loc 1 806 28 is_stmt 0 view .LVU427
 1514 00aa C5F82431 		str	r3, [r5, #292]
 807:Core/Src/hall_detection.c **** 	gen->differences_phaseC[1]=empty_general.differences_phaseC[1];
 1515              		.loc 1 807 2 is_stmt 1 view .LVU428
 1516              		.loc 1 807 28 is_stmt 0 view .LVU429
ARM GAS  /tmp/ccevinDj.s 			page 44


 1517 00ae C5F82831 		str	r3, [r5, #296]
 808:Core/Src/hall_detection.c **** 	gen->differences_phaseC[2]=empty_general.differences_phaseC[2];
 1518              		.loc 1 808 2 is_stmt 1 view .LVU430
 1519              		.loc 1 808 28 is_stmt 0 view .LVU431
 1520 00b2 C5F82C31 		str	r3, [r5, #300]
 809:Core/Src/hall_detection.c **** }
 1521              		.loc 1 809 1 view .LVU432
 1522 00b6 F0BC     		pop	{r4, r5, r6, r7}
 1523              	.LCFI20:
 1524              		.cfi_restore 7
 1525              		.cfi_restore 6
 1526              		.cfi_restore 5
 1527              		.cfi_restore 4
 1528              		.cfi_def_cfa_offset 0
 1529              	.LVL104:
 1530              		.loc 1 809 1 view .LVU433
 1531 00b8 7047     		bx	lr
 1532              	.L101:
 1533 00ba 00BF     		.align	2
 1534              	.L100:
 1535 00bc 00000000 		.word	.LANCHOR2
 1536              		.cfi_endproc
 1537              	.LFE253:
 1539              		.section	.text.resetVariables_diferences,"ax",%progbits
 1540              		.align	1
 1541              		.global	resetVariables_diferences
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1545              		.fpu fpv4-sp-d16
 1547              	resetVariables_diferences:
 1548              	.LVL105:
 1549              	.LFB254:
 810:Core/Src/hall_detection.c **** 
 811:Core/Src/hall_detection.c **** /**
 812:Core/Src/hall_detection.c **** * \brief just resets to 0 the identification related part
 813:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 814:Core/Src/hall_detection.c **** */
 815:Core/Src/hall_detection.c **** void resetVariables_diferences(hall_detection_general_struct *gen){
 1550              		.loc 1 815 67 is_stmt 1 view -0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 0
 1553              		@ frame_needed = 0, uses_anonymous_args = 0
 1554              		@ link register save eliminated.
 816:Core/Src/hall_detection.c **** 	gen->differences_phaseA[0]=empty_general.differences_phaseA[0];
 1555              		.loc 1 816 2 view .LVU435
 1556              		.loc 1 816 28 is_stmt 0 view .LVU436
 1557 0000 0023     		movs	r3, #0
 1558 0002 C0F80C31 		str	r3, [r0, #268]
 817:Core/Src/hall_detection.c **** 	gen->differences_phaseA[1]=empty_general.differences_phaseA[1];
 1559              		.loc 1 817 2 is_stmt 1 view .LVU437
 1560              		.loc 1 817 28 is_stmt 0 view .LVU438
 1561 0006 C0F81031 		str	r3, [r0, #272]
 818:Core/Src/hall_detection.c **** 	gen->differences_phaseA[2]=empty_general.differences_phaseA[2];
 1562              		.loc 1 818 2 is_stmt 1 view .LVU439
 1563              		.loc 1 818 28 is_stmt 0 view .LVU440
 1564 000a C0F81431 		str	r3, [r0, #276]
ARM GAS  /tmp/ccevinDj.s 			page 45


 819:Core/Src/hall_detection.c **** 
 820:Core/Src/hall_detection.c **** 	gen->differences_phaseB[0]=empty_general.differences_phaseB[0];
 1565              		.loc 1 820 2 is_stmt 1 view .LVU441
 1566              		.loc 1 820 28 is_stmt 0 view .LVU442
 1567 000e C0F81831 		str	r3, [r0, #280]
 821:Core/Src/hall_detection.c **** 	gen->differences_phaseB[1]=empty_general.differences_phaseB[1];
 1568              		.loc 1 821 2 is_stmt 1 view .LVU443
 1569              		.loc 1 821 28 is_stmt 0 view .LVU444
 1570 0012 C0F81C31 		str	r3, [r0, #284]
 822:Core/Src/hall_detection.c **** 	gen->differences_phaseB[2]=empty_general.differences_phaseB[2];
 1571              		.loc 1 822 2 is_stmt 1 view .LVU445
 1572              		.loc 1 822 28 is_stmt 0 view .LVU446
 1573 0016 C0F82031 		str	r3, [r0, #288]
 823:Core/Src/hall_detection.c **** 
 824:Core/Src/hall_detection.c **** 	gen->differences_phaseC[0]=empty_general.differences_phaseC[0];
 1574              		.loc 1 824 2 is_stmt 1 view .LVU447
 1575              		.loc 1 824 28 is_stmt 0 view .LVU448
 1576 001a C0F82431 		str	r3, [r0, #292]
 825:Core/Src/hall_detection.c **** 	gen->differences_phaseC[1]=empty_general.differences_phaseC[1];
 1577              		.loc 1 825 2 is_stmt 1 view .LVU449
 1578              		.loc 1 825 28 is_stmt 0 view .LVU450
 1579 001e C0F82831 		str	r3, [r0, #296]
 826:Core/Src/hall_detection.c **** 	gen->differences_phaseC[2]=empty_general.differences_phaseC[2];
 1580              		.loc 1 826 2 is_stmt 1 view .LVU451
 1581              		.loc 1 826 28 is_stmt 0 view .LVU452
 1582 0022 C0F82C31 		str	r3, [r0, #300]
 827:Core/Src/hall_detection.c **** }
 1583              		.loc 1 827 1 view .LVU453
 1584 0026 7047     		bx	lr
 1585              		.cfi_endproc
 1586              	.LFE254:
 1588              		.section	.text.validation,"ax",%progbits
 1589              		.align	1
 1590              		.global	validation
 1591              		.syntax unified
 1592              		.thumb
 1593              		.thumb_func
 1594              		.fpu fpv4-sp-d16
 1596              	validation:
 1597              	.LVL106:
 1598              	.LFB241:
 314:Core/Src/hall_detection.c **** 	//timeout or 	//reached results buffer full capacity
 1599              		.loc 1 314 80 is_stmt 1 view -0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 314:Core/Src/hall_detection.c **** 	//timeout or 	//reached results buffer full capacity
 1603              		.loc 1 314 80 is_stmt 0 view .LVU455
 1604 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1605              	.LCFI21:
 1606              		.cfi_def_cfa_offset 24
 1607              		.cfi_offset 3, -24
 1608              		.cfi_offset 4, -20
 1609              		.cfi_offset 5, -16
 1610              		.cfi_offset 6, -12
 1611              		.cfi_offset 7, -8
 1612              		.cfi_offset 14, -4
ARM GAS  /tmp/ccevinDj.s 			page 46


 316:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1613              		.loc 1 316 2 is_stmt 1 view .LVU456
 316:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1614              		.loc 1 316 11 is_stmt 0 view .LVU457
 1615 0002 564B     		ldr	r3, .L132
 1616 0004 1A68     		ldr	r2, [r3]
 316:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1617              		.loc 1 316 4 view .LVU458
 1618 0006 564B     		ldr	r3, .L132+4
 1619 0008 9A42     		cmp	r2, r3
 1620 000a 06D8     		bhi	.L104
 316:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1621              		.loc 1 316 27 discriminator 1 view .LVU459
 1622 000c D1F85461 		ldr	r6, [r1, #340]
 316:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1623              		.loc 1 316 21 discriminator 1 view .LVU460
 1624 0010 062E     		cmp	r6, #6
 1625 0012 02D8     		bhi	.L104
 1626              	.LBB12:
 322:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 1627              		.loc 1 322 16 view .LVU461
 1628 0014 0022     		movs	r2, #0
 1629              	.LBE12:
 321:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 1630              		.loc 1 321 11 view .LVU462
 1631 0016 1446     		mov	r4, r2
 1632 0018 07E0     		b	.L105
 1633              	.L104:
 317:Core/Src/hall_detection.c **** 		return;
 1634              		.loc 1 317 3 is_stmt 1 view .LVU463
 317:Core/Src/hall_detection.c **** 		return;
 1635              		.loc 1 317 9 is_stmt 0 view .LVU464
 1636 001a 0723     		movs	r3, #7
 1637 001c 0370     		strb	r3, [r0]
 318:Core/Src/hall_detection.c **** 	}
 1638              		.loc 1 318 3 is_stmt 1 view .LVU465
 1639              	.LVL107:
 1640              	.L103:
 376:Core/Src/hall_detection.c **** 
 1641              		.loc 1 376 1 is_stmt 0 view .LVU466
 1642 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1643              	.LVL108:
 1644              	.L107:
 1645              	.LBB13:
 325:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 1646              		.loc 1 325 9 is_stmt 1 view .LVU467
 325:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 1647              		.loc 1 325 11 is_stmt 0 view .LVU468
 1648 0020 012B     		cmp	r3, #1
 1649 0022 0FD0     		beq	.L127
 327:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 1650              		.loc 1 327 9 is_stmt 1 view .LVU469
 327:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 1651              		.loc 1 327 11 is_stmt 0 view .LVU470
 1652 0024 022B     		cmp	r3, #2
 1653 0026 10D0     		beq	.L128
 1654              	.L108:
ARM GAS  /tmp/ccevinDj.s 			page 47


 322:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 1655              		.loc 1 322 44 discriminator 2 view .LVU471
 1656 0028 0132     		adds	r2, r2, #1
 1657              	.LVL109:
 1658              	.L105:
 322:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 1659              		.loc 1 322 2 discriminator 1 view .LVU472
 1660 002a 022A     		cmp	r2, #2
 1661 002c 10D8     		bhi	.L129
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 1662              		.loc 1 323 3 is_stmt 1 view .LVU473
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 1663              		.loc 1 323 39 is_stmt 0 view .LVU474
 1664 002e 731E     		subs	r3, r6, #1
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 1665              		.loc 1 323 53 view .LVU475
 1666 0030 01EB0313 		add	r3, r1, r3, lsl #4
 1667 0034 1344     		add	r3, r3, r2
 1668 0036 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 1669              		.loc 1 323 5 view .LVU476
 1670 003a 002B     		cmp	r3, #0
 1671 003c F0D1     		bne	.L107
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 1672              		.loc 1 324 4 is_stmt 1 view .LVU477
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 1673              		.loc 1 324 27 is_stmt 0 view .LVU478
 1674 003e 44F00104 		orr	r4, r4, #1
 1675              	.LVL110:
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 1676              		.loc 1 324 27 view .LVU479
 1677 0042 F1E7     		b	.L108
 1678              	.L127:
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 1679              		.loc 1 326 4 is_stmt 1 view .LVU480
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 1680              		.loc 1 326 27 is_stmt 0 view .LVU481
 1681 0044 44F00204 		orr	r4, r4, #2
 1682              	.LVL111:
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 1683              		.loc 1 326 27 view .LVU482
 1684 0048 EEE7     		b	.L108
 1685              	.L128:
 328:Core/Src/hall_detection.c **** 		}
 1686              		.loc 1 328 4 is_stmt 1 view .LVU483
 328:Core/Src/hall_detection.c **** 		}
 1687              		.loc 1 328 27 is_stmt 0 view .LVU484
 1688 004a 44F00404 		orr	r4, r4, #4
 1689              	.LVL112:
 328:Core/Src/hall_detection.c **** 		}
 1690              		.loc 1 328 27 view .LVU485
 1691 004e EBE7     		b	.L108
 1692              	.L129:
 328:Core/Src/hall_detection.c **** 		}
 1693              		.loc 1 328 27 view .LVU486
 1694              	.LBE13:
 332:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
ARM GAS  /tmp/ccevinDj.s 			page 48


 1695              		.loc 1 332 2 is_stmt 1 view .LVU487
 332:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 1696              		.loc 1 332 4 is_stmt 0 view .LVU488
 1697 0050 072C     		cmp	r4, #7
 1698 0052 08D0     		beq	.L130
 335:Core/Src/hall_detection.c **** 	}
 1699              		.loc 1 335 3 is_stmt 1 view .LVU489
 335:Core/Src/hall_detection.c **** 	}
 1700              		.loc 1 335 36 is_stmt 0 view .LVU490
 1701 0054 731E     		subs	r3, r6, #1
 335:Core/Src/hall_detection.c **** 	}
 1702              		.loc 1 335 48 view .LVU491
 1703 0056 01EB0313 		add	r3, r1, r3, lsl #4
 1704 005a 0022     		movs	r2, #0
 1705              	.LVL113:
 335:Core/Src/hall_detection.c **** 	}
 1706              		.loc 1 335 48 view .LVU492
 1707 005c 83F85C21 		strb	r2, [r3, #348]
 1708              	.L112:
 338:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 1709              		.loc 1 338 2 is_stmt 1 view .LVU493
 1710              	.LVL114:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1711              		.loc 1 339 2 view .LVU494
 1712              	.LBB14:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1713              		.loc 1 339 7 view .LVU495
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1714              		.loc 1 339 16 is_stmt 0 view .LVU496
 1715 0060 0023     		movs	r3, #0
 1716              	.LBE14:
 338:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < TOTAL_NUMBEROFRESULTS; ++ i) {
 1717              		.loc 1 338 11 view .LVU497
 1718 0062 1C46     		mov	r4, r3
 1719              	.LVL115:
 1720              	.LBB15:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1721              		.loc 1 339 2 view .LVU498
 1722 0064 07E0     		b	.L113
 1723              	.LVL116:
 1724              	.L130:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1725              		.loc 1 339 2 view .LVU499
 1726              	.LBE15:
 333:Core/Src/hall_detection.c **** 	}else{
 1727              		.loc 1 333 3 is_stmt 1 view .LVU500
 333:Core/Src/hall_detection.c **** 	}else{
 1728              		.loc 1 333 36 is_stmt 0 view .LVU501
 1729 0066 731E     		subs	r3, r6, #1
 333:Core/Src/hall_detection.c **** 	}else{
 1730              		.loc 1 333 48 view .LVU502
 1731 0068 01EB0313 		add	r3, r1, r3, lsl #4
 1732 006c 0122     		movs	r2, #1
 1733              	.LVL117:
 333:Core/Src/hall_detection.c **** 	}else{
 1734              		.loc 1 333 48 view .LVU503
 1735 006e 83F85C21 		strb	r2, [r3, #348]
ARM GAS  /tmp/ccevinDj.s 			page 49


 1736 0072 F5E7     		b	.L112
 1737              	.LVL118:
 1738              	.L114:
 1739              	.LBB16:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1740              		.loc 1 339 51 discriminator 2 view .LVU504
 1741 0074 0133     		adds	r3, r3, #1
 1742              	.LVL119:
 1743              	.L113:
 339:Core/Src/hall_detection.c **** 		if(gen->results[i].is_valid==YES){
 1744              		.loc 1 339 2 discriminator 1 view .LVU505
 1745 0076 052B     		cmp	r3, #5
 1746 0078 07D8     		bhi	.L131
 340:Core/Src/hall_detection.c **** 			numberofvalid++;
 1747              		.loc 1 340 3 is_stmt 1 view .LVU506
 340:Core/Src/hall_detection.c **** 			numberofvalid++;
 1748              		.loc 1 340 21 is_stmt 0 view .LVU507
 1749 007a 01EB0312 		add	r2, r1, r3, lsl #4
 1750 007e 92F85C21 		ldrb	r2, [r2, #348]	@ zero_extendqisi2
 340:Core/Src/hall_detection.c **** 			numberofvalid++;
 1751              		.loc 1 340 5 view .LVU508
 1752 0082 012A     		cmp	r2, #1
 1753 0084 F6D1     		bne	.L114
 341:Core/Src/hall_detection.c **** 		}
 1754              		.loc 1 341 4 is_stmt 1 view .LVU509
 341:Core/Src/hall_detection.c **** 		}
 1755              		.loc 1 341 17 is_stmt 0 view .LVU510
 1756 0086 0134     		adds	r4, r4, #1
 1757              	.LVL120:
 341:Core/Src/hall_detection.c **** 		}
 1758              		.loc 1 341 17 view .LVU511
 1759 0088 F4E7     		b	.L114
 1760              	.L131:
 341:Core/Src/hall_detection.c **** 		}
 1761              		.loc 1 341 17 view .LVU512
 1762              	.LBE16:
 345:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 1763              		.loc 1 345 2 is_stmt 1 view .LVU513
 345:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 1764              		.loc 1 345 4 is_stmt 0 view .LVU514
 1765 008a 022C     		cmp	r4, #2
 1766 008c 58D9     		bls	.L117
 1767              	.LBB17:
 346:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 1768              		.loc 1 346 17 view .LVU515
 1769 008e 0024     		movs	r4, #0
 1770              	.LVL121:
 346:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 1771              		.loc 1 346 17 view .LVU516
 1772 0090 4BE0     		b	.L116
 1773              	.LVL122:
 1774              	.L120:
 1775              	.LBB18:
 1776              	.LBB19:
 349:Core/Src/hall_detection.c **** 					if(
 1777              		.loc 1 349 52 discriminator 2 view .LVU517
 1778 0092 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccevinDj.s 			page 50


 1779              	.LVL123:
 1780              	.L118:
 349:Core/Src/hall_detection.c **** 					if(
 1781              		.loc 1 349 5 discriminator 1 view .LVU518
 1782 0094 9E42     		cmp	r6, r3
 1783 0096 47D9     		bls	.L119
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 1784              		.loc 1 350 6 is_stmt 1 view .LVU519
 351:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 1785              		.loc 1 351 34 is_stmt 0 view .LVU520
 1786 0098 04F11602 		add	r2, r4, #22
 1787 009c 01EB0212 		add	r2, r1, r2, lsl #4
 1788 00a0 1579     		ldrb	r5, [r2, #4]	@ zero_extendqisi2
 351:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 1789              		.loc 1 351 65 view .LVU521
 1790 00a2 03F11602 		add	r2, r3, #22
 1791 00a6 01EB0212 		add	r2, r1, r2, lsl #4
 1792 00aa 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 1793              		.loc 1 350 8 view .LVU522
 1794 00ac 9542     		cmp	r5, r2
 1795 00ae F0D1     		bne	.L120
 352:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 1796              		.loc 1 352 34 view .LVU523
 1797 00b0 01EB0412 		add	r2, r1, r4, lsl #4
 1798 00b4 92F86551 		ldrb	r5, [r2, #357]	@ zero_extendqisi2
 352:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 1799              		.loc 1 352 65 view .LVU524
 1800 00b8 01EB0312 		add	r2, r1, r3, lsl #4
 1801 00bc 92F86521 		ldrb	r2, [r2, #357]	@ zero_extendqisi2
 351:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 1802              		.loc 1 351 69 view .LVU525
 1803 00c0 9542     		cmp	r5, r2
 1804 00c2 E6D1     		bne	.L120
 353:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 1805              		.loc 1 353 34 view .LVU526
 1806 00c4 01EB0412 		add	r2, r1, r4, lsl #4
 1807 00c8 92F86651 		ldrb	r5, [r2, #358]	@ zero_extendqisi2
 353:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 1808              		.loc 1 353 65 view .LVU527
 1809 00cc 01EB0312 		add	r2, r1, r3, lsl #4
 1810 00d0 92F86621 		ldrb	r2, [r2, #358]	@ zero_extendqisi2
 352:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 1811              		.loc 1 352 69 view .LVU528
 1812 00d4 9542     		cmp	r5, r2
 1813 00d6 DCD1     		bne	.L120
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 1814              		.loc 1 354 37 view .LVU529
 1815 00d8 04F11602 		add	r2, r4, #22
 1816 00dc 01EB0212 		add	r2, r1, r2, lsl #4
 1817 00e0 D579     		ldrb	r5, [r2, #7]	@ zero_extendqisi2
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 1818              		.loc 1 354 71 view .LVU530
 1819 00e2 03F11602 		add	r2, r3, #22
 1820 00e6 01EB0212 		add	r2, r1, r2, lsl #4
 1821 00ea D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 353:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
ARM GAS  /tmp/ccevinDj.s 			page 51


 1822              		.loc 1 353 69 view .LVU531
 1823 00ec 9542     		cmp	r5, r2
 1824 00ee D0D1     		bne	.L120
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 1825              		.loc 1 355 37 view .LVU532
 1826 00f0 01EB0412 		add	r2, r1, r4, lsl #4
 1827 00f4 92F86851 		ldrb	r5, [r2, #360]	@ zero_extendqisi2
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 1828              		.loc 1 355 71 view .LVU533
 1829 00f8 01EB0312 		add	r2, r1, r3, lsl #4
 1830 00fc 92F86821 		ldrb	r2, [r2, #360]	@ zero_extendqisi2
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 1831              		.loc 1 354 75 view .LVU534
 1832 0100 9542     		cmp	r5, r2
 1833 0102 C6D1     		bne	.L120
 356:Core/Src/hall_detection.c **** 							){//do they match?
 1834              		.loc 1 356 37 view .LVU535
 1835 0104 01EB0412 		add	r2, r1, r4, lsl #4
 1836 0108 92F86951 		ldrb	r5, [r2, #361]	@ zero_extendqisi2
 356:Core/Src/hall_detection.c **** 							){//do they match?
 1837              		.loc 1 356 71 view .LVU536
 1838 010c 01EB0312 		add	r2, r1, r3, lsl #4
 1839 0110 92F86921 		ldrb	r2, [r2, #361]	@ zero_extendqisi2
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 1840              		.loc 1 355 75 view .LVU537
 1841 0114 9542     		cmp	r5, r2
 1842 0116 BCD1     		bne	.L120
 358:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
 1843              		.loc 1 358 8 is_stmt 1 view .LVU538
 358:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS){
 1844              		.loc 1 358 34 is_stmt 0 view .LVU539
 1845 0118 0137     		adds	r7, r7, #1
 1846              	.LVL124:
 359:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 1847              		.loc 1 359 7 is_stmt 1 view .LVU540
 359:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 1848              		.loc 1 359 9 is_stmt 0 view .LVU541
 1849 011a 022F     		cmp	r7, #2
 1850 011c B9D9     		bls	.L120
 360:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 1851              		.loc 1 360 8 is_stmt 1 view .LVU542
 360:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 1852              		.loc 1 360 33 is_stmt 0 view .LVU543
 1853 011e C1F85841 		str	r4, [r1, #344]
 361:Core/Src/hall_detection.c **** 							return;
 1854              		.loc 1 361 8 is_stmt 1 view .LVU544
 361:Core/Src/hall_detection.c **** 							return;
 1855              		.loc 1 361 14 is_stmt 0 view .LVU545
 1856 0122 0623     		movs	r3, #6
 1857              	.LVL125:
 361:Core/Src/hall_detection.c **** 							return;
 1858              		.loc 1 361 14 view .LVU546
 1859 0124 0370     		strb	r3, [r0]
 362:Core/Src/hall_detection.c **** 						}
 1860              		.loc 1 362 8 is_stmt 1 view .LVU547
 1861 0126 7AE7     		b	.L103
 1862              	.LVL126:
ARM GAS  /tmp/ccevinDj.s 			page 52


 1863              	.L119:
 362:Core/Src/hall_detection.c **** 						}
 1864              		.loc 1 362 8 is_stmt 0 view .LVU548
 1865              	.LBE19:
 1866              	.LBE18:
 346:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 1867              		.loc 1 346 50 discriminator 2 view .LVU549
 1868 0128 0134     		adds	r4, r4, #1
 1869              	.LVL127:
 1870              	.L116:
 346:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 1871              		.loc 1 346 3 discriminator 1 view .LVU550
 1872 012a A642     		cmp	r6, r4
 1873 012c 08D9     		bls	.L117
 347:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 1874              		.loc 1 347 4 is_stmt 1 view .LVU551
 347:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 1875              		.loc 1 347 22 is_stmt 0 view .LVU552
 1876 012e 01EB0413 		add	r3, r1, r4, lsl #4
 1877 0132 93F85C31 		ldrb	r3, [r3, #348]	@ zero_extendqisi2
 347:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 1878              		.loc 1 347 6 view .LVU553
 1879 0136 012B     		cmp	r3, #1
 1880 0138 F6D1     		bne	.L119
 1881              	.LBB21:
 1882              	.LBB20:
 349:Core/Src/hall_detection.c **** 					if(
 1883              		.loc 1 349 19 view .LVU554
 1884 013a 0023     		movs	r3, #0
 1885              	.LBE20:
 348:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 1886              		.loc 1 348 14 view .LVU555
 1887 013c 1F46     		mov	r7, r3
 1888 013e A9E7     		b	.L118
 1889              	.LVL128:
 1890              	.L117:
 348:Core/Src/hall_detection.c **** 				for (uint32_t j = 0; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 1891              		.loc 1 348 14 view .LVU556
 1892 0140 0C46     		mov	r4, r1
 1893 0142 0546     		mov	r5, r0
 1894              	.LBE21:
 1895              	.LBE17:
 371:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 1896              		.loc 1 371 2 is_stmt 1 view .LVU557
 1897 0144 0846     		mov	r0, r1
 1898              	.LVL129:
 371:Core/Src/hall_detection.c **** 	resetVariables_diferences(gen);
 1899              		.loc 1 371 2 is_stmt 0 view .LVU558
 1900 0146 FFF7FEFF 		bl	resetVariables_adquisition
 1901              	.LVL130:
 372:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 1902              		.loc 1 372 2 is_stmt 1 view .LVU559
 1903 014a 2046     		mov	r0, r4
 1904 014c FFF7FEFF 		bl	resetVariables_diferences
 1905              	.LVL131:
 373:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 1906              		.loc 1 373 2 view .LVU560
ARM GAS  /tmp/ccevinDj.s 			page 53


 373:Core/Src/hall_detection.c **** 	*state=detection_ADQUISITION;
 1907              		.loc 1 373 30 is_stmt 0 view .LVU561
 1908 0150 024B     		ldr	r3, .L132
 1909 0152 1B68     		ldr	r3, [r3]
 1910 0154 2360     		str	r3, [r4]
 374:Core/Src/hall_detection.c **** 	return;
 1911              		.loc 1 374 2 is_stmt 1 view .LVU562
 374:Core/Src/hall_detection.c **** 	return;
 1912              		.loc 1 374 8 is_stmt 0 view .LVU563
 1913 0156 0323     		movs	r3, #3
 1914 0158 2B70     		strb	r3, [r5]
 375:Core/Src/hall_detection.c **** }
 1915              		.loc 1 375 2 is_stmt 1 view .LVU564
 1916 015a 60E7     		b	.L103
 1917              	.L133:
 1918              		.align	2
 1919              	.L132:
 1920 015c 00000000 		.word	ticks
 1921 0160 38900D00 		.word	888888
 1922              		.cfi_endproc
 1923              	.LFE241:
 1925              		.global	__aeabi_d2iz
 1926              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 1927              		.align	1
 1928              		.global	assign_closest_phase_to_hall
 1929              		.syntax unified
 1930              		.thumb
 1931              		.thumb_func
 1932              		.fpu fpv4-sp-d16
 1934              	assign_closest_phase_to_hall:
 1935              	.LVL132:
 1936              	.LFB251:
 676:Core/Src/hall_detection.c **** 
 1937              		.loc 1 676 70 view -0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 16
 1940              		@ frame_needed = 0, uses_anonymous_args = 0
 676:Core/Src/hall_detection.c **** 
 1941              		.loc 1 676 70 is_stmt 0 view .LVU566
 1942 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1943              	.LCFI22:
 1944              		.cfi_def_cfa_offset 28
 1945              		.cfi_offset 4, -28
 1946              		.cfi_offset 5, -24
 1947              		.cfi_offset 6, -20
 1948              		.cfi_offset 7, -16
 1949              		.cfi_offset 8, -12
 1950              		.cfi_offset 9, -8
 1951              		.cfi_offset 14, -4
 1952 0004 85B0     		sub	sp, sp, #20
 1953              	.LCFI23:
 1954              		.cfi_def_cfa_offset 48
 1955 0006 0446     		mov	r4, r0
 678:Core/Src/hall_detection.c **** 
 1956              		.loc 1 678 2 is_stmt 1 view .LVU567
 1957 0008 FFF7FEFF 		bl	resetVariables_diferences
 1958              	.LVL133:
ARM GAS  /tmp/ccevinDj.s 			page 54


 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1959              		.loc 1 680 2 view .LVU568
 1960              	.LBB22:
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1961              		.loc 1 680 7 view .LVU569
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1962              		.loc 1 680 16 is_stmt 0 view .LVU570
 1963 000c 0025     		movs	r5, #0
 1964              	.LVL134:
 1965              	.L135:
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1966              		.loc 1 680 2 discriminator 1 view .LVU571
 1967 000e 052D     		cmp	r5, #5
 1968 0010 6AD8     		bhi	.L154
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1969              		.loc 1 681 3 is_stmt 1 discriminator 3 view .LVU572
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1970              		.loc 1 681 84 is_stmt 0 discriminator 3 view .LVU573
 1971 0012 AB1C     		adds	r3, r5, #2
 1972 0014 04EB8303 		add	r3, r4, r3, lsl #2
 1973 0018 5F68     		ldr	r7, [r3, #4]
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1974              		.loc 1 681 126 discriminator 3 view .LVU574
 1975 001a 05F12403 		add	r3, r5, #36
 1976 001e 54F82390 		ldr	r9, [r4, r3, lsl #2]
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1977              		.loc 1 681 37 discriminator 3 view .LVU575
 1978 0022 A7EB0900 		sub	r0, r7, r9
 1979 0026 FFF7FEFF 		bl	absolute
 1980              	.LVL135:
 681:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1981              		.loc 1 681 35 discriminator 3 view .LVU576
 1982 002a D4F80C31 		ldr	r3, [r4, #268]
 1983 002e 1844     		add	r0, r0, r3
 1984 0030 C4F80C01 		str	r0, [r4, #268]
 682:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1985              		.loc 1 682 3 is_stmt 1 discriminator 3 view .LVU577
 682:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1986              		.loc 1 682 126 is_stmt 0 discriminator 3 view .LVU578
 1987 0034 05F12E03 		add	r3, r5, #46
 1988 0038 04EB8303 		add	r3, r4, r3, lsl #2
 1989 003c D3F80480 		ldr	r8, [r3, #4]
 682:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1990              		.loc 1 682 37 discriminator 3 view .LVU579
 1991 0040 A7EB0800 		sub	r0, r7, r8
 1992 0044 FFF7FEFF 		bl	absolute
 1993              	.LVL136:
 682:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1994              		.loc 1 682 35 discriminator 3 view .LVU580
 1995 0048 D4F81031 		ldr	r3, [r4, #272]
 1996 004c 1844     		add	r0, r0, r3
 1997 004e C4F81001 		str	r0, [r4, #272]
 683:Core/Src/hall_detection.c **** 
 1998              		.loc 1 683 3 is_stmt 1 discriminator 3 view .LVU581
 683:Core/Src/hall_detection.c **** 
 1999              		.loc 1 683 126 is_stmt 0 discriminator 3 view .LVU582
 2000 0052 05F13A03 		add	r3, r5, #58
ARM GAS  /tmp/ccevinDj.s 			page 55


 2001 0056 54F82360 		ldr	r6, [r4, r3, lsl #2]
 683:Core/Src/hall_detection.c **** 
 2002              		.loc 1 683 37 discriminator 3 view .LVU583
 2003 005a B81B     		subs	r0, r7, r6
 2004 005c FFF7FEFF 		bl	absolute
 2005              	.LVL137:
 683:Core/Src/hall_detection.c **** 
 2006              		.loc 1 683 35 discriminator 3 view .LVU584
 2007 0060 D4F81431 		ldr	r3, [r4, #276]
 2008 0064 1844     		add	r0, r0, r3
 2009 0066 C4F81401 		str	r0, [r4, #276]
 685:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2010              		.loc 1 685 3 is_stmt 1 discriminator 3 view .LVU585
 685:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2011              		.loc 1 685 84 is_stmt 0 discriminator 3 view .LVU586
 2012 006a 05F10E03 		add	r3, r5, #14
 2013 006e 54F82370 		ldr	r7, [r4, r3, lsl #2]
 685:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2014              		.loc 1 685 37 discriminator 3 view .LVU587
 2015 0072 A7EB0900 		sub	r0, r7, r9
 2016 0076 FFF7FEFF 		bl	absolute
 2017              	.LVL138:
 685:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2018              		.loc 1 685 35 discriminator 3 view .LVU588
 2019 007a D4F81831 		ldr	r3, [r4, #280]
 2020 007e 1844     		add	r0, r0, r3
 2021 0080 C4F81801 		str	r0, [r4, #280]
 686:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2022              		.loc 1 686 3 is_stmt 1 discriminator 3 view .LVU589
 686:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2023              		.loc 1 686 37 is_stmt 0 discriminator 3 view .LVU590
 2024 0084 A7EB0800 		sub	r0, r7, r8
 2025 0088 FFF7FEFF 		bl	absolute
 2026              	.LVL139:
 686:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 2027              		.loc 1 686 35 discriminator 3 view .LVU591
 2028 008c D4F81C31 		ldr	r3, [r4, #284]
 2029 0090 1844     		add	r0, r0, r3
 2030 0092 C4F81C01 		str	r0, [r4, #284]
 687:Core/Src/hall_detection.c **** 
 2031              		.loc 1 687 3 is_stmt 1 discriminator 3 view .LVU592
 687:Core/Src/hall_detection.c **** 
 2032              		.loc 1 687 37 is_stmt 0 discriminator 3 view .LVU593
 2033 0096 B81B     		subs	r0, r7, r6
 2034 0098 FFF7FEFF 		bl	absolute
 2035              	.LVL140:
 687:Core/Src/hall_detection.c **** 
 2036              		.loc 1 687 35 discriminator 3 view .LVU594
 2037 009c D4F82031 		ldr	r3, [r4, #288]
 2038 00a0 1844     		add	r0, r0, r3
 2039 00a2 C4F82001 		str	r0, [r4, #288]
 689:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2040              		.loc 1 689 3 is_stmt 1 discriminator 3 view .LVU595
 689:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2041              		.loc 1 689 84 is_stmt 0 discriminator 3 view .LVU596
 2042 00a6 05F11803 		add	r3, r5, #24
 2043 00aa 04EB8303 		add	r3, r4, r3, lsl #2
ARM GAS  /tmp/ccevinDj.s 			page 56


 2044 00ae 5F68     		ldr	r7, [r3, #4]
 689:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2045              		.loc 1 689 37 discriminator 3 view .LVU597
 2046 00b0 A7EB0900 		sub	r0, r7, r9
 2047 00b4 FFF7FEFF 		bl	absolute
 2048              	.LVL141:
 689:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2049              		.loc 1 689 35 discriminator 3 view .LVU598
 2050 00b8 D4F82431 		ldr	r3, [r4, #292]
 2051 00bc 1844     		add	r0, r0, r3
 2052 00be C4F82401 		str	r0, [r4, #292]
 690:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2053              		.loc 1 690 3 is_stmt 1 discriminator 3 view .LVU599
 690:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2054              		.loc 1 690 37 is_stmt 0 discriminator 3 view .LVU600
 2055 00c2 A7EB0800 		sub	r0, r7, r8
 2056 00c6 FFF7FEFF 		bl	absolute
 2057              	.LVL142:
 690:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 2058              		.loc 1 690 35 discriminator 3 view .LVU601
 2059 00ca D4F82831 		ldr	r3, [r4, #296]
 2060 00ce 1844     		add	r0, r0, r3
 2061 00d0 C4F82801 		str	r0, [r4, #296]
 691:Core/Src/hall_detection.c **** 	}
 2062              		.loc 1 691 3 is_stmt 1 discriminator 3 view .LVU602
 691:Core/Src/hall_detection.c **** 	}
 2063              		.loc 1 691 37 is_stmt 0 discriminator 3 view .LVU603
 2064 00d4 B81B     		subs	r0, r7, r6
 2065 00d6 FFF7FEFF 		bl	absolute
 2066              	.LVL143:
 691:Core/Src/hall_detection.c **** 	}
 2067              		.loc 1 691 35 discriminator 3 view .LVU604
 2068 00da D4F82C31 		ldr	r3, [r4, #300]
 2069 00de 1844     		add	r0, r0, r3
 2070 00e0 C4F82C01 		str	r0, [r4, #300]
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2071              		.loc 1 680 45 discriminator 3 view .LVU605
 2072 00e4 0135     		adds	r5, r5, #1
 2073              	.LVL144:
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2074              		.loc 1 680 45 discriminator 3 view .LVU606
 2075 00e6 92E7     		b	.L135
 2076              	.L154:
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 2077              		.loc 1 680 45 discriminator 3 view .LVU607
 2078              	.LBE22:
 694:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2079              		.loc 1 694 2 is_stmt 1 view .LVU608
 694:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2080              		.loc 1 694 52 is_stmt 0 view .LVU609
 2081 00e8 D4F85431 		ldr	r3, [r4, #340]
 694:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2082              		.loc 1 694 70 view .LVU610
 2083 00ec 04EB0313 		add	r3, r4, r3, lsl #4
 2084 00f0 D3F86071 		ldr	r7, [r3, #352]
 694:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2085              		.loc 1 694 94 view .LVU611
ARM GAS  /tmp/ccevinDj.s 			page 57


 2086 00f4 7808     		lsrs	r0, r7, #1
 2087 00f6 FFF7FEFF 		bl	__aeabi_ui2d
 2088              	.LVL145:
 2089 00fa 6BA3     		adr	r3, .L159+8
 2090 00fc D3E90023 		ldrd	r2, [r3]
 2091 0100 FFF7FEFF 		bl	__aeabi_dmul
 2092              	.LVL146:
 694:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 2093              		.loc 1 694 10 view .LVU612
 2094 0104 FFF7FEFF 		bl	__aeabi_d2iz
 2095              	.LVL147:
 2096 0108 0646     		mov	r6, r0
 2097              	.LVL148:
 695:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 2098              		.loc 1 695 2 is_stmt 1 view .LVU613
 696:Core/Src/hall_detection.c **** 
 2099              		.loc 1 696 2 view .LVU614
 696:Core/Src/hall_detection.c **** 
 2100              		.loc 1 696 10 is_stmt 0 view .LVU615
 2101 010a 654B     		ldr	r3, .L159
 2102 010c 93E80700 		ldm	r3, {r0, r1, r2}
 2103              	.LVL149:
 696:Core/Src/hall_detection.c **** 
 2104              		.loc 1 696 10 view .LVU616
 2105 0110 04AB     		add	r3, sp, #16
 2106 0112 03E90700 		stmdb	r3, {r0, r1, r2}
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2107              		.loc 1 698 2 is_stmt 1 view .LVU617
 2108              	.LBB23:
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2109              		.loc 1 698 7 view .LVU618
 2110              	.LVL150:
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2111              		.loc 1 698 16 is_stmt 0 view .LVU619
 2112 0116 0023     		movs	r3, #0
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2113              		.loc 1 698 2 view .LVU620
 2114 0118 53E0     		b	.L137
 2115              	.LVL151:
 2116              	.L138:
 708:Core/Src/hall_detection.c **** 		}
 2117              		.loc 1 708 4 is_stmt 1 view .LVU621
 708:Core/Src/hall_detection.c **** 		}
 2118              		.loc 1 708 36 is_stmt 0 view .LVU622
 2119 011a 03F14C02 		add	r2, r3, #76
 2120 011e 0020     		movs	r0, #0
 2121 0120 44F82200 		str	r0, [r4, r2, lsl #2]
 2122              	.L139:
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2123              		.loc 1 711 3 is_stmt 1 view .LVU623
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2124              		.loc 1 711 5 is_stmt 0 view .LVU624
 2125 0124 B142     		cmp	r1, r6
 2126 0126 0FDD     		ble	.L140
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2127              		.loc 1 711 47 discriminator 1 view .LVU625
 2128 0128 B942     		cmp	r1, r7
ARM GAS  /tmp/ccevinDj.s 			page 58


 2129 012a 0DDA     		bge	.L140
 712:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2130              		.loc 1 712 4 is_stmt 1 view .LVU626
 712:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2131              		.loc 1 712 30 is_stmt 0 view .LVU627
 2132 012c 03F14600 		add	r0, r3, #70
 2133 0130 91FBF6F2 		sdiv	r2, r1, r6
 2134 0134 06FB1211 		mls	r1, r6, r2, r1
 2135 0138 44F82010 		str	r1, [r4, r0, lsl #2]
 713:Core/Src/hall_detection.c **** 		}else{
 2136              		.loc 1 713 4 is_stmt 1 view .LVU628
 713:Core/Src/hall_detection.c **** 		}else{
 2137              		.loc 1 713 36 is_stmt 0 view .LVU629
 2138 013c 03F14F02 		add	r2, r3, #79
 2139 0140 0121     		movs	r1, #1
 2140 0142 44F82210 		str	r1, [r4, r2, lsl #2]
 2141 0146 04E0     		b	.L141
 2142              	.L140:
 715:Core/Src/hall_detection.c **** 		}
 2143              		.loc 1 715 4 is_stmt 1 view .LVU630
 715:Core/Src/hall_detection.c **** 		}
 2144              		.loc 1 715 36 is_stmt 0 view .LVU631
 2145 0148 03F14F02 		add	r2, r3, #79
 2146 014c 0021     		movs	r1, #0
 2147 014e 44F82210 		str	r1, [r4, r2, lsl #2]
 2148              	.L141:
 718:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2149              		.loc 1 718 3 is_stmt 1 view .LVU632
 718:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2150              		.loc 1 718 29 is_stmt 0 view .LVU633
 2151 0152 03F14802 		add	r2, r3, #72
 2152 0156 04EB8202 		add	r2, r4, r2, lsl #2
 2153 015a 5268     		ldr	r2, [r2, #4]
 718:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2154              		.loc 1 718 5 view .LVU634
 2155 015c B242     		cmp	r2, r6
 2156 015e 10DD     		ble	.L142
 718:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2157              		.loc 1 718 47 discriminator 1 view .LVU635
 2158 0160 BA42     		cmp	r2, r7
 2159 0162 0EDA     		bge	.L142
 719:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2160              		.loc 1 719 4 is_stmt 1 view .LVU636
 719:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2161              		.loc 1 719 30 is_stmt 0 view .LVU637
 2162 0164 03F14801 		add	r1, r3, #72
 2163 0168 04EB8101 		add	r1, r4, r1, lsl #2
 2164 016c 92FBF6F0 		sdiv	r0, r2, r6
 2165 0170 06FB1022 		mls	r2, r6, r0, r2
 2166 0174 4A60     		str	r2, [r1, #4]
 720:Core/Src/hall_detection.c **** 		}else{
 2167              		.loc 1 720 4 is_stmt 1 view .LVU638
 720:Core/Src/hall_detection.c **** 		}else{
 2168              		.loc 1 720 36 is_stmt 0 view .LVU639
 2169 0176 03F15202 		add	r2, r3, #82
 2170 017a 0121     		movs	r1, #1
 2171 017c 44F82210 		str	r1, [r4, r2, lsl #2]
ARM GAS  /tmp/ccevinDj.s 			page 59


 2172 0180 04E0     		b	.L143
 2173              	.L142:
 722:Core/Src/hall_detection.c **** 		}
 2174              		.loc 1 722 4 is_stmt 1 view .LVU640
 722:Core/Src/hall_detection.c **** 		}
 2175              		.loc 1 722 36 is_stmt 0 view .LVU641
 2176 0182 03F15202 		add	r2, r3, #82
 2177 0186 0021     		movs	r1, #0
 2178 0188 44F82210 		str	r1, [r4, r2, lsl #2]
 2179              	.L143:
 726:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2180              		.loc 1 726 3 is_stmt 1 view .LVU642
 726:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2181              		.loc 1 726 29 is_stmt 0 view .LVU643
 2182 018c 03F14202 		add	r2, r3, #66
 2183 0190 04EB8202 		add	r2, r4, r2, lsl #2
 2184 0194 5268     		ldr	r2, [r2, #4]
 726:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2185              		.loc 1 726 40 view .LVU644
 2186 0196 0199     		ldr	r1, [sp, #4]
 726:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2187              		.loc 1 726 5 view .LVU645
 2188 0198 8A42     		cmp	r2, r1
 2189 019a 00DA     		bge	.L144
 727:Core/Src/hall_detection.c **** 		}
 2190              		.loc 1 727 4 is_stmt 1 view .LVU646
 727:Core/Src/hall_detection.c **** 		}
 2191              		.loc 1 727 20 is_stmt 0 view .LVU647
 2192 019c 0192     		str	r2, [sp, #4]
 2193              	.L144:
 730:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2194              		.loc 1 730 3 is_stmt 1 view .LVU648
 730:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2195              		.loc 1 730 29 is_stmt 0 view .LVU649
 2196 019e 03F14602 		add	r2, r3, #70
 2197 01a2 54F82220 		ldr	r2, [r4, r2, lsl #2]
 730:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2198              		.loc 1 730 40 view .LVU650
 2199 01a6 0299     		ldr	r1, [sp, #8]
 730:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2200              		.loc 1 730 5 view .LVU651
 2201 01a8 8A42     		cmp	r2, r1
 2202 01aa 00DA     		bge	.L145
 731:Core/Src/hall_detection.c **** 		}
 2203              		.loc 1 731 4 is_stmt 1 view .LVU652
 731:Core/Src/hall_detection.c **** 		}
 2204              		.loc 1 731 20 is_stmt 0 view .LVU653
 2205 01ac 0292     		str	r2, [sp, #8]
 2206              	.L145:
 734:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 2207              		.loc 1 734 3 is_stmt 1 view .LVU654
 734:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 2208              		.loc 1 734 29 is_stmt 0 view .LVU655
 2209 01ae 03F14802 		add	r2, r3, #72
 2210 01b2 04EB8202 		add	r2, r4, r2, lsl #2
 2211 01b6 5268     		ldr	r2, [r2, #4]
 734:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
ARM GAS  /tmp/ccevinDj.s 			page 60


 2212              		.loc 1 734 40 view .LVU656
 2213 01b8 0399     		ldr	r1, [sp, #12]
 734:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 2214              		.loc 1 734 5 view .LVU657
 2215 01ba 8A42     		cmp	r2, r1
 2216 01bc 00DA     		bge	.L146
 735:Core/Src/hall_detection.c **** 		}
 2217              		.loc 1 735 4 is_stmt 1 view .LVU658
 735:Core/Src/hall_detection.c **** 		}
 2218              		.loc 1 735 20 is_stmt 0 view .LVU659
 2219 01be 0392     		str	r2, [sp, #12]
 2220              	.L146:
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2221              		.loc 1 698 43 discriminator 2 view .LVU660
 2222 01c0 0133     		adds	r3, r3, #1
 2223              	.LVL152:
 2224              	.L137:
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2225              		.loc 1 698 2 discriminator 1 view .LVU661
 2226 01c2 022B     		cmp	r3, #2
 2227 01c4 32D8     		bhi	.L155
 699:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2228              		.loc 1 699 3 is_stmt 1 view .LVU662
 699:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2229              		.loc 1 699 29 is_stmt 0 view .LVU663
 2230 01c6 03F14201 		add	r1, r3, #66
 2231 01ca 04EB8101 		add	r1, r4, r1, lsl #2
 2232 01ce 4868     		ldr	r0, [r1, #4]
 2233 01d0 344A     		ldr	r2, .L159+4
 2234 01d2 82FB00C5 		smull	ip, r5, r2, r0
 2235 01d6 A5EBE070 		sub	r0, r5, r0, asr #31
 2236 01da 4860     		str	r0, [r1, #4]
 700:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2237              		.loc 1 700 3 is_stmt 1 view .LVU664
 700:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2238              		.loc 1 700 29 is_stmt 0 view .LVU665
 2239 01dc 03F14605 		add	r5, r3, #70
 2240 01e0 54F82510 		ldr	r1, [r4, r5, lsl #2]
 2241 01e4 82FB01EC 		smull	lr, ip, r2, r1
 2242 01e8 ACEBE171 		sub	r1, ip, r1, asr #31
 2243 01ec 44F82510 		str	r1, [r4, r5, lsl #2]
 701:Core/Src/hall_detection.c **** 
 2244              		.loc 1 701 3 is_stmt 1 view .LVU666
 701:Core/Src/hall_detection.c **** 
 2245              		.loc 1 701 29 is_stmt 0 view .LVU667
 2246 01f0 03F14805 		add	r5, r3, #72
 2247 01f4 04EB8505 		add	r5, r4, r5, lsl #2
 2248 01f8 D5F804C0 		ldr	ip, [r5, #4]
 2249 01fc 82FB0CE2 		smull	lr, r2, r2, ip
 2250 0200 A2EBEC72 		sub	r2, r2, ip, asr #31
 2251 0204 6A60     		str	r2, [r5, #4]
 704:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2252              		.loc 1 704 3 is_stmt 1 view .LVU668
 704:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2253              		.loc 1 704 5 is_stmt 0 view .LVU669
 2254 0206 B042     		cmp	r0, r6
 2255 0208 87DD     		ble	.L138
ARM GAS  /tmp/ccevinDj.s 			page 61


 704:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2256              		.loc 1 704 47 discriminator 1 view .LVU670
 2257 020a B842     		cmp	r0, r7
 2258 020c 85DA     		bge	.L138
 705:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2259              		.loc 1 705 4 is_stmt 1 view .LVU671
 705:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2260              		.loc 1 705 30 is_stmt 0 view .LVU672
 2261 020e 03F14202 		add	r2, r3, #66
 2262 0212 04EB8202 		add	r2, r4, r2, lsl #2
 2263 0216 90FBF6F5 		sdiv	r5, r0, r6
 2264 021a 06FB1500 		mls	r0, r6, r5, r0
 2265 021e 5060     		str	r0, [r2, #4]
 706:Core/Src/hall_detection.c **** 		}else{
 2266              		.loc 1 706 4 is_stmt 1 view .LVU673
 706:Core/Src/hall_detection.c **** 		}else{
 2267              		.loc 1 706 36 is_stmt 0 view .LVU674
 2268 0220 03F14C02 		add	r2, r3, #76
 2269 0224 0120     		movs	r0, #1
 2270 0226 44F82200 		str	r0, [r4, r2, lsl #2]
 2271 022a 7BE7     		b	.L139
 2272              	.L155:
 706:Core/Src/hall_detection.c **** 		}else{
 2273              		.loc 1 706 36 view .LVU675
 2274              	.LBE23:
 2275              	.LBB24:
 739:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2276              		.loc 1 739 16 view .LVU676
 2277 022c 0023     		movs	r3, #0
 2278              	.LVL153:
 739:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2279              		.loc 1 739 16 view .LVU677
 2280 022e 12E0     		b	.L148
 2281              	.LVL154:
 2282              	.L157:
 741:Core/Src/hall_detection.c **** 		}
 2283              		.loc 1 741 4 is_stmt 1 view .LVU678
 741:Core/Src/hall_detection.c **** 		}
 2284              		.loc 1 741 20 is_stmt 0 view .LVU679
 2285 0230 D4F85421 		ldr	r2, [r4, #340]
 741:Core/Src/hall_detection.c **** 		}
 2286              		.loc 1 741 52 view .LVU680
 2287 0234 04EB0212 		add	r2, r4, r2, lsl #4
 2288 0238 1A44     		add	r2, r2, r3
 2289 023a 0021     		movs	r1, #0
 2290 023c 82F86411 		strb	r1, [r2, #356]
 2291 0240 13E0     		b	.L149
 2292              	.L158:
 745:Core/Src/hall_detection.c **** 		}
 2293              		.loc 1 745 4 is_stmt 1 view .LVU681
 745:Core/Src/hall_detection.c **** 		}
 2294              		.loc 1 745 20 is_stmt 0 view .LVU682
 2295 0242 D4F85421 		ldr	r2, [r4, #340]
 745:Core/Src/hall_detection.c **** 		}
 2296              		.loc 1 745 52 view .LVU683
 2297 0246 04EB0212 		add	r2, r4, r2, lsl #4
 2298 024a 1A44     		add	r2, r2, r3
ARM GAS  /tmp/ccevinDj.s 			page 62


 2299 024c 0121     		movs	r1, #1
 2300 024e 82F86411 		strb	r1, [r2, #356]
 2301 0252 11E0     		b	.L150
 2302              	.L151:
 739:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2303              		.loc 1 739 43 discriminator 2 view .LVU684
 2304 0254 0133     		adds	r3, r3, #1
 2305              	.LVL155:
 2306              	.L148:
 739:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2307              		.loc 1 739 2 discriminator 1 view .LVU685
 2308 0256 022B     		cmp	r3, #2
 2309 0258 1FD8     		bhi	.L156
 740:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2310              		.loc 1 740 3 is_stmt 1 view .LVU686
 740:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2311              		.loc 1 740 29 is_stmt 0 view .LVU687
 2312 025a 03F14202 		add	r2, r3, #66
 2313 025e 04EB8202 		add	r2, r4, r2, lsl #2
 2314 0262 5168     		ldr	r1, [r2, #4]
 740:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2315              		.loc 1 740 41 view .LVU688
 2316 0264 019A     		ldr	r2, [sp, #4]
 740:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2317              		.loc 1 740 5 view .LVU689
 2318 0266 9142     		cmp	r1, r2
 2319 0268 E2D0     		beq	.L157
 2320              	.L149:
 744:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2321              		.loc 1 744 3 is_stmt 1 view .LVU690
 744:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2322              		.loc 1 744 29 is_stmt 0 view .LVU691
 2323 026a 03F14602 		add	r2, r3, #70
 2324 026e 54F82210 		ldr	r1, [r4, r2, lsl #2]
 744:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2325              		.loc 1 744 41 view .LVU692
 2326 0272 029A     		ldr	r2, [sp, #8]
 744:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2327              		.loc 1 744 5 view .LVU693
 2328 0274 9142     		cmp	r1, r2
 2329 0276 E4D0     		beq	.L158
 2330              	.L150:
 748:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2331              		.loc 1 748 3 is_stmt 1 view .LVU694
 748:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2332              		.loc 1 748 29 is_stmt 0 view .LVU695
 2333 0278 03F14802 		add	r2, r3, #72
 2334 027c 04EB8202 		add	r2, r4, r2, lsl #2
 2335 0280 5168     		ldr	r1, [r2, #4]
 748:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2336              		.loc 1 748 41 view .LVU696
 2337 0282 039A     		ldr	r2, [sp, #12]
 748:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2338              		.loc 1 748 5 view .LVU697
 2339 0284 9142     		cmp	r1, r2
 2340 0286 E5D1     		bne	.L151
 749:Core/Src/hall_detection.c **** 		}
ARM GAS  /tmp/ccevinDj.s 			page 63


 2341              		.loc 1 749 4 is_stmt 1 view .LVU698
 749:Core/Src/hall_detection.c **** 		}
 2342              		.loc 1 749 20 is_stmt 0 view .LVU699
 2343 0288 D4F85421 		ldr	r2, [r4, #340]
 749:Core/Src/hall_detection.c **** 		}
 2344              		.loc 1 749 52 view .LVU700
 2345 028c 04EB0212 		add	r2, r4, r2, lsl #4
 2346 0290 1A44     		add	r2, r2, r3
 2347 0292 0221     		movs	r1, #2
 2348 0294 82F86411 		strb	r1, [r2, #356]
 2349 0298 DCE7     		b	.L151
 2350              	.L156:
 749:Core/Src/hall_detection.c **** 		}
 2351              		.loc 1 749 52 view .LVU701
 2352              	.LBE24:
 752:Core/Src/hall_detection.c **** 
 2353              		.loc 1 752 1 view .LVU702
 2354 029a 05B0     		add	sp, sp, #20
 2355              	.LCFI24:
 2356              		.cfi_def_cfa_offset 28
 2357              		@ sp needed
 2358 029c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2359              	.LVL156:
 2360              	.L160:
 752:Core/Src/hall_detection.c **** 
 2361              		.loc 1 752 1 view .LVU703
 2362              		.align	3
 2363              	.L159:
 2364 02a0 00000000 		.word	.LANCHOR3
 2365 02a4 ABAAAA2A 		.word	715827883
 2366 02a8 66666666 		.word	1717986918
 2367 02ac 6666EE3F 		.word	1072588390
 2368              		.cfi_endproc
 2369              	.LFE251:
 2371              		.section	.text.interpretation,"ax",%progbits
 2372              		.align	1
 2373              		.global	interpretation
 2374              		.syntax unified
 2375              		.thumb
 2376              		.thumb_func
 2377              		.fpu fpv4-sp-d16
 2379              	interpretation:
 2380              	.LVL157:
 2381              	.LFB240:
 295:Core/Src/hall_detection.c **** 	//timeout
 2382              		.loc 1 295 84 is_stmt 1 view -0
 2383              		.cfi_startproc
 2384              		@ args = 0, pretend = 0, frame = 0
 2385              		@ frame_needed = 0, uses_anonymous_args = 0
 295:Core/Src/hall_detection.c **** 	//timeout
 2386              		.loc 1 295 84 is_stmt 0 view .LVU705
 2387 0000 38B5     		push	{r3, r4, r5, lr}
 2388              	.LCFI25:
 2389              		.cfi_def_cfa_offset 16
 2390              		.cfi_offset 3, -16
 2391              		.cfi_offset 4, -12
 2392              		.cfi_offset 5, -8
ARM GAS  /tmp/ccevinDj.s 			page 64


 2393              		.cfi_offset 14, -4
 297:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2394              		.loc 1 297 2 is_stmt 1 view .LVU706
 297:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2395              		.loc 1 297 11 is_stmt 0 view .LVU707
 2396 0002 0D4B     		ldr	r3, .L165
 2397 0004 1A68     		ldr	r2, [r3]
 297:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2398              		.loc 1 297 4 view .LVU708
 2399 0006 0D4B     		ldr	r3, .L165+4
 2400 0008 9A42     		cmp	r2, r3
 2401 000a 02D9     		bls	.L162
 298:Core/Src/hall_detection.c **** 		return;
 2402              		.loc 1 298 3 is_stmt 1 view .LVU709
 298:Core/Src/hall_detection.c **** 		return;
 2403              		.loc 1 298 9 is_stmt 0 view .LVU710
 2404 000c 0723     		movs	r3, #7
 2405 000e 0370     		strb	r3, [r0]
 299:Core/Src/hall_detection.c **** 	}
 2406              		.loc 1 299 3 is_stmt 1 view .LVU711
 2407              	.LVL158:
 2408              	.L161:
 306:Core/Src/hall_detection.c **** 
 2409              		.loc 1 306 1 is_stmt 0 view .LVU712
 2410 0010 38BD     		pop	{r3, r4, r5, pc}
 2411              	.LVL159:
 2412              	.L162:
 306:Core/Src/hall_detection.c **** 
 2413              		.loc 1 306 1 view .LVU713
 2414 0012 0C46     		mov	r4, r1
 2415 0014 0546     		mov	r5, r0
 301:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2416              		.loc 1 301 2 is_stmt 1 view .LVU714
 2417 0016 0846     		mov	r0, r1
 2418              	.LVL160:
 301:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2419              		.loc 1 301 2 is_stmt 0 view .LVU715
 2420 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2421              	.LVL161:
 302:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2422              		.loc 1 302 2 is_stmt 1 view .LVU716
 2423 001c 2046     		mov	r0, r4
 2424 001e FFF7FEFF 		bl	assign_polarity
 2425              	.LVL162:
 303:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 2426              		.loc 1 303 2 view .LVU717
 303:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 2427              		.loc 1 303 5 is_stmt 0 view .LVU718
 2428 0022 D4F85431 		ldr	r3, [r4, #340]
 303:Core/Src/hall_detection.c **** 	gen->start_adquisition_ticks=ticks;
 2429              		.loc 1 303 22 view .LVU719
 2430 0026 0133     		adds	r3, r3, #1
 2431 0028 C4F85431 		str	r3, [r4, #340]
 304:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2432              		.loc 1 304 2 is_stmt 1 view .LVU720
 304:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2433              		.loc 1 304 30 is_stmt 0 view .LVU721
ARM GAS  /tmp/ccevinDj.s 			page 65


 2434 002c 024B     		ldr	r3, .L165
 2435 002e 1B68     		ldr	r3, [r3]
 2436 0030 2360     		str	r3, [r4]
 305:Core/Src/hall_detection.c **** }
 2437              		.loc 1 305 2 is_stmt 1 view .LVU722
 305:Core/Src/hall_detection.c **** }
 2438              		.loc 1 305 8 is_stmt 0 view .LVU723
 2439 0032 0523     		movs	r3, #5
 2440 0034 2B70     		strb	r3, [r5]
 2441 0036 EBE7     		b	.L161
 2442              	.L166:
 2443              		.align	2
 2444              	.L165:
 2445 0038 00000000 		.word	ticks
 2446 003c 38900D00 		.word	888888
 2447              		.cfi_endproc
 2448              	.LFE240:
 2450              		.section	.text.resetVariables_results,"ax",%progbits
 2451              		.align	1
 2452              		.global	resetVariables_results
 2453              		.syntax unified
 2454              		.thumb
 2455              		.thumb_func
 2456              		.fpu fpv4-sp-d16
 2458              	resetVariables_results:
 2459              	.LVL163:
 2460              	.LFB255:
 828:Core/Src/hall_detection.c **** 
 829:Core/Src/hall_detection.c **** /**
 830:Core/Src/hall_detection.c **** * \brief just resets to 0 the results (al resets are split like this because we are exection time c
 831:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 832:Core/Src/hall_detection.c **** */
 833:Core/Src/hall_detection.c **** void resetVariables_results(hall_detection_general_struct *gen){
 2461              		.loc 1 833 64 is_stmt 1 view -0
 2462              		.cfi_startproc
 2463              		@ args = 0, pretend = 0, frame = 0
 2464              		@ frame_needed = 0, uses_anonymous_args = 0
 2465              		@ link register save eliminated.
 2466              		.loc 1 833 64 is_stmt 0 view .LVU725
 2467 0000 70B4     		push	{r4, r5, r6}
 2468              	.LCFI26:
 2469              		.cfi_def_cfa_offset 12
 2470              		.cfi_offset 4, -12
 2471              		.cfi_offset 5, -8
 2472              		.cfi_offset 6, -4
 2473 0002 0446     		mov	r4, r0
 834:Core/Src/hall_detection.c **** 	gen->results[0]=empty_general.results[0];
 2474              		.loc 1 834 2 is_stmt 1 view .LVU726
 2475              		.loc 1 834 17 is_stmt 0 view .LVU727
 2476 0004 204D     		ldr	r5, .L169
 2477 0006 00F5AE76 		add	r6, r0, #348
 2478 000a 05F5AE73 		add	r3, r5, #348
 2479 000e 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2480              	.LVL164:
 2481              		.loc 1 834 17 view .LVU728
 2482 0010 86E80F00 		stm	r6, {r0, r1, r2, r3}
 835:Core/Src/hall_detection.c **** 	gen->results[1]=empty_general.results[1];
ARM GAS  /tmp/ccevinDj.s 			page 66


 2483              		.loc 1 835 2 is_stmt 1 view .LVU729
 2484              		.loc 1 835 17 is_stmt 0 view .LVU730
 2485 0014 04F5B676 		add	r6, r4, #364
 2486 0018 05F5B673 		add	r3, r5, #364
 2487 001c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2488 001e 86E80F00 		stm	r6, {r0, r1, r2, r3}
 836:Core/Src/hall_detection.c **** 	gen->results[2]=empty_general.results[2];
 2489              		.loc 1 836 2 is_stmt 1 view .LVU731
 2490              		.loc 1 836 17 is_stmt 0 view .LVU732
 2491 0022 04F5BE76 		add	r6, r4, #380
 2492 0026 05F5BE73 		add	r3, r5, #380
 2493 002a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2494 002c 86E80F00 		stm	r6, {r0, r1, r2, r3}
 837:Core/Src/hall_detection.c **** 	gen->results[3]=empty_general.results[3];
 2495              		.loc 1 837 2 is_stmt 1 view .LVU733
 2496              		.loc 1 837 17 is_stmt 0 view .LVU734
 2497 0030 04F5C676 		add	r6, r4, #396
 2498 0034 05F5C673 		add	r3, r5, #396
 2499 0038 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2500 003a 86E80F00 		stm	r6, {r0, r1, r2, r3}
 838:Core/Src/hall_detection.c **** 	gen->results[4]=empty_general.results[4];
 2501              		.loc 1 838 2 is_stmt 1 view .LVU735
 2502              		.loc 1 838 17 is_stmt 0 view .LVU736
 2503 003e 04F5CE76 		add	r6, r4, #412
 2504 0042 05F5CE73 		add	r3, r5, #412
 2505 0046 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2506 0048 86E80F00 		stm	r6, {r0, r1, r2, r3}
 839:Core/Src/hall_detection.c **** 	gen->results[5]=empty_general.results[5];
 2507              		.loc 1 839 2 is_stmt 1 view .LVU737
 2508              		.loc 1 839 17 is_stmt 0 view .LVU738
 2509 004c 04F5D676 		add	r6, r4, #428
 2510 0050 05F5D675 		add	r5, r5, #428
 2511 0054 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 2512 0058 86E80F00 		stm	r6, {r0, r1, r2, r3}
 840:Core/Src/hall_detection.c **** 
 841:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][0]=empty_general.shifted_polarity[0][0];
 2513              		.loc 1 841 2 is_stmt 1 view .LVU739
 2514              		.loc 1 841 29 is_stmt 0 view .LVU740
 2515 005c 0023     		movs	r3, #0
 2516 005e C4F83031 		str	r3, [r4, #304]
 842:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][1]=empty_general.shifted_polarity[0][0];
 2517              		.loc 1 842 2 is_stmt 1 view .LVU741
 2518              		.loc 1 842 29 is_stmt 0 view .LVU742
 2519 0062 C4F83431 		str	r3, [r4, #308]
 843:Core/Src/hall_detection.c **** 	gen->shifted_polarity[0][2]=empty_general.shifted_polarity[0][0];
 2520              		.loc 1 843 2 is_stmt 1 view .LVU743
 2521              		.loc 1 843 29 is_stmt 0 view .LVU744
 2522 0066 C4F83831 		str	r3, [r4, #312]
 844:Core/Src/hall_detection.c **** 
 845:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][0]=empty_general.shifted_polarity[0][0];
 2523              		.loc 1 845 2 is_stmt 1 view .LVU745
 2524              		.loc 1 845 29 is_stmt 0 view .LVU746
 2525 006a C4F83C31 		str	r3, [r4, #316]
 846:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][1]=empty_general.shifted_polarity[0][0];
 2526              		.loc 1 846 2 is_stmt 1 view .LVU747
 2527              		.loc 1 846 29 is_stmt 0 view .LVU748
 2528 006e C4F84031 		str	r3, [r4, #320]
ARM GAS  /tmp/ccevinDj.s 			page 67


 847:Core/Src/hall_detection.c **** 	gen->shifted_polarity[1][2]=empty_general.shifted_polarity[0][0];
 2529              		.loc 1 847 2 is_stmt 1 view .LVU749
 2530              		.loc 1 847 29 is_stmt 0 view .LVU750
 2531 0072 C4F84431 		str	r3, [r4, #324]
 848:Core/Src/hall_detection.c **** 
 849:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][0]=empty_general.shifted_polarity[0][0];
 2532              		.loc 1 849 2 is_stmt 1 view .LVU751
 2533              		.loc 1 849 29 is_stmt 0 view .LVU752
 2534 0076 C4F84831 		str	r3, [r4, #328]
 850:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][1]=empty_general.shifted_polarity[0][0];
 2535              		.loc 1 850 2 is_stmt 1 view .LVU753
 2536              		.loc 1 850 29 is_stmt 0 view .LVU754
 2537 007a C4F84C31 		str	r3, [r4, #332]
 851:Core/Src/hall_detection.c **** 	gen->shifted_polarity[2][2]=empty_general.shifted_polarity[0][0];
 2538              		.loc 1 851 2 is_stmt 1 view .LVU755
 2539              		.loc 1 851 29 is_stmt 0 view .LVU756
 2540 007e C4F85031 		str	r3, [r4, #336]
 852:Core/Src/hall_detection.c **** }
 2541              		.loc 1 852 1 view .LVU757
 2542 0082 70BC     		pop	{r4, r5, r6}
 2543              	.LCFI27:
 2544              		.cfi_restore 6
 2545              		.cfi_restore 5
 2546              		.cfi_restore 4
 2547              		.cfi_def_cfa_offset 0
 2548              	.LVL165:
 2549              		.loc 1 852 1 view .LVU758
 2550 0084 7047     		bx	lr
 2551              	.L170:
 2552 0086 00BF     		.align	2
 2553              	.L169:
 2554 0088 00000000 		.word	.LANCHOR2
 2555              		.cfi_endproc
 2556              	.LFE255:
 2558              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 2559              		.align	1
 2560              		.global	wait_for_the_current_stationary
 2561              		.syntax unified
 2562              		.thumb
 2563              		.thumb_func
 2564              		.fpu fpv4-sp-d16
 2566              	wait_for_the_current_stationary:
 2567              	.LVL166:
 2568              	.LFB238:
 228:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 2569              		.loc 1 228 4 is_stmt 1 view -0
 2570              		.cfi_startproc
 2571              		@ args = 12, pretend = 0, frame = 0
 2572              		@ frame_needed = 0, uses_anonymous_args = 0
 228:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 2573              		.loc 1 228 4 is_stmt 0 view .LVU760
 2574 0000 30B5     		push	{r4, r5, lr}
 2575              	.LCFI28:
 2576              		.cfi_def_cfa_offset 12
 2577              		.cfi_offset 4, -12
 2578              		.cfi_offset 5, -8
 2579              		.cfi_offset 14, -4
ARM GAS  /tmp/ccevinDj.s 			page 68


 2580 0002 83B0     		sub	sp, sp, #12
 2581              	.LCFI29:
 2582              		.cfi_def_cfa_offset 24
 2583 0004 0546     		mov	r5, r0
 2584 0006 0C46     		mov	r4, r1
 2585 0008 1146     		mov	r1, r2
 2586              	.LVL167:
 228:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 2587              		.loc 1 228 4 view .LVU761
 2588 000a 1A46     		mov	r2, r3
 2589              	.LVL168:
 230:Core/Src/hall_detection.c **** 	//timeout
 2590              		.loc 1 230 2 is_stmt 1 view .LVU762
 2591 000c 089B     		ldr	r3, [sp, #32]
 2592              	.LVL169:
 230:Core/Src/hall_detection.c **** 	//timeout
 2593              		.loc 1 230 2 is_stmt 0 view .LVU763
 2594 000e 0193     		str	r3, [sp, #4]
 2595 0010 079B     		ldr	r3, [sp, #28]
 2596 0012 0093     		str	r3, [sp]
 2597 0014 069B     		ldr	r3, [sp, #24]
 2598 0016 2046     		mov	r0, r4
 2599              	.LVL170:
 230:Core/Src/hall_detection.c **** 	//timeout
 2600              		.loc 1 230 2 view .LVU764
 2601 0018 FFF7FEFF 		bl	fill_buffers
 2602              	.LVL171:
 232:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2603              		.loc 1 232 2 is_stmt 1 view .LVU765
 232:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2604              		.loc 1 232 11 is_stmt 0 view .LVU766
 2605 001c 174B     		ldr	r3, .L179
 2606 001e 1B68     		ldr	r3, [r3]
 232:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2607              		.loc 1 232 4 view .LVU767
 2608 0020 174A     		ldr	r2, .L179+4
 2609 0022 9342     		cmp	r3, r2
 2610 0024 06D8     		bhi	.L176
 238:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2611              		.loc 1 238 2 is_stmt 1 view .LVU768
 238:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2612              		.loc 1 238 18 is_stmt 0 view .LVU769
 2613 0026 174A     		ldr	r2, .L179+8
 2614 0028 1268     		ldr	r2, [r2]
 238:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2615              		.loc 1 238 42 view .LVU770
 2616 002a 0232     		adds	r2, r2, #2
 238:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2617              		.loc 1 238 4 view .LVU771
 2618 002c 9342     		cmp	r3, r2
 2619 002e 04D8     		bhi	.L177
 2620              	.L171:
 252:Core/Src/hall_detection.c **** 
 2621              		.loc 1 252 1 view .LVU772
 2622 0030 03B0     		add	sp, sp, #12
 2623              	.LCFI30:
 2624              		.cfi_remember_state
ARM GAS  /tmp/ccevinDj.s 			page 69


 2625              		.cfi_def_cfa_offset 12
 2626              		@ sp needed
 2627 0032 30BD     		pop	{r4, r5, pc}
 2628              	.LVL172:
 2629              	.L176:
 2630              	.LCFI31:
 2631              		.cfi_restore_state
 233:Core/Src/hall_detection.c **** 		return;
 2632              		.loc 1 233 3 is_stmt 1 view .LVU773
 233:Core/Src/hall_detection.c **** 		return;
 2633              		.loc 1 233 9 is_stmt 0 view .LVU774
 2634 0034 0723     		movs	r3, #7
 2635 0036 2B70     		strb	r3, [r5]
 234:Core/Src/hall_detection.c **** 	}
 2636              		.loc 1 234 3 is_stmt 1 view .LVU775
 2637 0038 FAE7     		b	.L171
 2638              	.L177:
 239:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2639              		.loc 1 239 3 view .LVU776
 239:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2640              		.loc 1 239 6 is_stmt 0 view .LVU777
 2641 003a 0621     		movs	r1, #6
 2642 003c 2046     		mov	r0, r4
 2643 003e FFF7FEFF 		bl	detect_N_zerocrossings
 2644              	.LVL173:
 239:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 2645              		.loc 1 239 5 view .LVU778
 2646 0042 0128     		cmp	r0, #1
 2647 0044 F4D1     		bne	.L171
 240:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 2648              		.loc 1 240 4 is_stmt 1 view .LVU779
 240:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 2649              		.loc 1 240 7 is_stmt 0 view .LVU780
 2650 0046 0621     		movs	r1, #6
 2651 0048 2046     		mov	r0, r4
 2652 004a FFF7FEFF 		bl	are_all_periods_stable
 2653              	.LVL174:
 240:Core/Src/hall_detection.c **** 				resetVariables_adquisition(gen);
 2654              		.loc 1 240 6 view .LVU781
 2655 004e 0128     		cmp	r0, #1
 2656 0050 07D0     		beq	.L178
 247:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 2657              		.loc 1 247 5 is_stmt 1 view .LVU782
 2658 0052 2046     		mov	r0, r4
 2659 0054 FFF7FEFF 		bl	resetVariables_adquisition
 2660              	.LVL175:
 248:Core/Src/hall_detection.c **** 			}
 2661              		.loc 1 248 5 view .LVU783
 248:Core/Src/hall_detection.c **** 			}
 2662              		.loc 1 248 36 is_stmt 0 view .LVU784
 2663 0058 084B     		ldr	r3, .L179
 2664 005a 1A68     		ldr	r2, [r3]
 2665 005c 094B     		ldr	r3, .L179+8
 2666 005e 1A60     		str	r2, [r3]
 2667 0060 E6E7     		b	.L171
 2668              	.L178:
 241:Core/Src/hall_detection.c **** 				resetVariables_results(gen);
ARM GAS  /tmp/ccevinDj.s 			page 70


 2669              		.loc 1 241 5 is_stmt 1 view .LVU785
 2670 0062 2046     		mov	r0, r4
 2671 0064 FFF7FEFF 		bl	resetVariables_adquisition
 2672              	.LVL176:
 242:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 2673              		.loc 1 242 5 view .LVU786
 2674 0068 2046     		mov	r0, r4
 2675 006a FFF7FEFF 		bl	resetVariables_results
 2676              	.LVL177:
 243:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 2677              		.loc 1 243 5 view .LVU787
 243:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 2678              		.loc 1 243 36 is_stmt 0 view .LVU788
 2679 006e 034B     		ldr	r3, .L179
 2680 0070 1A68     		ldr	r2, [r3]
 2681 0072 044B     		ldr	r3, .L179+8
 2682 0074 1A60     		str	r2, [r3]
 244:Core/Src/hall_detection.c **** 				return;
 2683              		.loc 1 244 5 is_stmt 1 view .LVU789
 244:Core/Src/hall_detection.c **** 				return;
 2684              		.loc 1 244 11 is_stmt 0 view .LVU790
 2685 0076 0323     		movs	r3, #3
 2686 0078 2B70     		strb	r3, [r5]
 245:Core/Src/hall_detection.c **** 			}else{
 2687              		.loc 1 245 5 is_stmt 1 view .LVU791
 2688 007a D9E7     		b	.L171
 2689              	.L180:
 2690              		.align	2
 2691              	.L179:
 2692 007c 00000000 		.word	ticks
 2693 0080 38900D00 		.word	888888
 2694 0084 00000000 		.word	.LANCHOR1
 2695              		.cfi_endproc
 2696              	.LFE238:
 2698              		.section	.text.error_handler,"ax",%progbits
 2699              		.align	1
 2700              		.global	error_handler
 2701              		.syntax unified
 2702              		.thumb
 2703              		.thumb_func
 2704              		.fpu fpv4-sp-d16
 2706              	error_handler:
 2707              	.LFB256:
 853:Core/Src/hall_detection.c **** 
 854:Core/Src/hall_detection.c **** /**
 855:Core/Src/hall_detection.c **** * \brief for now just sends "error" via uart but it should do much more in the future
 856:Core/Src/hall_detection.c **** */
 857:Core/Src/hall_detection.c **** void error_handler(){
 2708              		.loc 1 857 21 view -0
 2709              		.cfi_startproc
 2710              		@ args = 0, pretend = 0, frame = 8
 2711              		@ frame_needed = 0, uses_anonymous_args = 0
 2712 0000 00B5     		push	{lr}
 2713              	.LCFI32:
 2714              		.cfi_def_cfa_offset 4
 2715              		.cfi_offset 14, -4
 2716 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccevinDj.s 			page 71


 2717              	.LCFI33:
 2718              		.cfi_def_cfa_offset 16
 858:Core/Src/hall_detection.c **** const uint8_t error_message[]="error";
 2719              		.loc 1 858 1 view .LVU793
 2720              		.loc 1 858 15 is_stmt 0 view .LVU794
 2721 0004 074B     		ldr	r3, .L183
 2722 0006 93E80300 		ldm	r3, {r0, r1}
 2723 000a 0090     		str	r0, [sp]
 2724 000c ADF80410 		strh	r1, [sp, #4]	@ movhi
 859:Core/Src/hall_detection.c **** #ifdef TESTuart
 860:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&error_message, sizeof(error_message),100);
 2725              		.loc 1 860 2 is_stmt 1 view .LVU795
 2726 0010 6423     		movs	r3, #100
 2727 0012 0622     		movs	r2, #6
 2728 0014 6946     		mov	r1, sp
 2729 0016 0448     		ldr	r0, .L183+4
 2730 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 2731              	.LVL178:
 861:Core/Src/hall_detection.c **** #endif
 862:Core/Src/hall_detection.c **** }
 2732              		.loc 1 862 1 is_stmt 0 view .LVU796
 2733 001c 03B0     		add	sp, sp, #12
 2734              	.LCFI34:
 2735              		.cfi_def_cfa_offset 4
 2736              		@ sp needed
 2737 001e 5DF804FB 		ldr	pc, [sp], #4
 2738              	.L184:
 2739 0022 00BF     		.align	2
 2740              	.L183:
 2741 0024 00000000 		.word	.LC1
 2742 0028 00000000 		.word	huart2
 2743              		.cfi_endproc
 2744              	.LFE256:
 2746              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2747              		.align	1
 2748              		.global	Hall_Identification_Test_measurement
 2749              		.syntax unified
 2750              		.thumb
 2751              		.thumb_func
 2752              		.fpu fpv4-sp-d16
 2754              	Hall_Identification_Test_measurement:
 2755              	.LVL179:
 2756              	.LFB237:
 176:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2757              		.loc 1 176 4 is_stmt 1 view -0
 2758              		.cfi_startproc
 2759              		@ args = 4, pretend = 0, frame = 0
 2760              		@ frame_needed = 0, uses_anonymous_args = 0
 176:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2761              		.loc 1 176 4 is_stmt 0 view .LVU798
 2762 0000 10B5     		push	{r4, lr}
 2763              	.LCFI35:
 2764              		.cfi_def_cfa_offset 8
 2765              		.cfi_offset 4, -8
 2766              		.cfi_offset 14, -4
 2767 0002 84B0     		sub	sp, sp, #16
 2768              	.LCFI36:
ARM GAS  /tmp/ccevinDj.s 			page 72


 2769              		.cfi_def_cfa_offset 24
 177:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2770              		.loc 1 177 2 is_stmt 1 view .LVU799
 2771 0004 2A4C     		ldr	r4, .L196
 2772 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2773 0008 013C     		subs	r4, r4, #1
 2774 000a 062C     		cmp	r4, #6
 2775 000c 0ED8     		bhi	.L185
 2776 000e DFE804F0 		tbb	[pc, r4]
 2777              	.L188:
 2778 0012 04       		.byte	(.L194-.L188)/2
 2779 0013 0F       		.byte	(.L193-.L188)/2
 2780 0014 1E       		.byte	(.L192-.L188)/2
 2781 0015 2D       		.byte	(.L191-.L188)/2
 2782 0016 36       		.byte	(.L190-.L188)/2
 2783 0017 3F       		.byte	(.L189-.L188)/2
 2784 0018 48       		.byte	(.L187-.L188)/2
 2785 0019 00       		.p2align 1
 2786              	.L194:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2787              		.loc 1 179 4 view .LVU800
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2788              		.loc 1 179 9 is_stmt 0 view .LVU801
 2789 001a 264B     		ldr	r3, .L196+4
 2790              	.LVL180:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2791              		.loc 1 179 9 view .LVU802
 2792 001c 0022     		movs	r2, #0
 2793              	.LVL181:
 179:Core/Src/hall_detection.c **** 			resetVariables_adquisition(&general);
 2794              		.loc 1 179 9 view .LVU803
 2795 001e 1A60     		str	r2, [r3]
 180:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2796              		.loc 1 180 4 is_stmt 1 view .LVU804
 2797 0020 2548     		ldr	r0, .L196+8
 2798              	.LVL182:
 180:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2799              		.loc 1 180 4 is_stmt 0 view .LVU805
 2800 0022 FFF7FEFF 		bl	resetVariables_adquisition
 2801              	.LVL183:
 181:Core/Src/hall_detection.c **** 			break;
 2802              		.loc 1 181 4 is_stmt 1 view .LVU806
 181:Core/Src/hall_detection.c **** 			break;
 2803              		.loc 1 181 19 is_stmt 0 view .LVU807
 2804 0026 224B     		ldr	r3, .L196
 2805 0028 0222     		movs	r2, #2
 2806 002a 1A70     		strb	r2, [r3]
 182:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2807              		.loc 1 182 4 is_stmt 1 view .LVU808
 2808              	.L185:
 210:Core/Src/hall_detection.c **** 
 2809              		.loc 1 210 1 is_stmt 0 view .LVU809
 2810 002c 04B0     		add	sp, sp, #16
 2811              	.LCFI37:
 2812              		.cfi_remember_state
 2813              		.cfi_def_cfa_offset 8
 2814              		@ sp needed
ARM GAS  /tmp/ccevinDj.s 			page 73


 2815 002e 10BD     		pop	{r4, pc}
 2816              	.LVL184:
 2817              	.L193:
 2818              	.LCFI38:
 2819              		.cfi_restore_state
 184:Core/Src/hall_detection.c **** 			ticks++;
 2820              		.loc 1 184 4 is_stmt 1 view .LVU810
 2821 0030 069C     		ldr	r4, [sp, #24]
 2822 0032 0294     		str	r4, [sp, #8]
 2823 0034 0193     		str	r3, [sp, #4]
 2824 0036 0092     		str	r2, [sp]
 2825 0038 0B46     		mov	r3, r1
 2826              	.LVL185:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2827              		.loc 1 184 4 is_stmt 0 view .LVU811
 2828 003a 0246     		mov	r2, r0
 2829              	.LVL186:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2830              		.loc 1 184 4 view .LVU812
 2831 003c 1E49     		ldr	r1, .L196+8
 2832              	.LVL187:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2833              		.loc 1 184 4 view .LVU813
 2834 003e 1C48     		ldr	r0, .L196
 2835              	.LVL188:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2836              		.loc 1 184 4 view .LVU814
 2837 0040 FFF7FEFF 		bl	wait_for_the_current_stationary
 2838              	.LVL189:
 185:Core/Src/hall_detection.c **** 			break;
 2839              		.loc 1 185 4 is_stmt 1 view .LVU815
 185:Core/Src/hall_detection.c **** 			break;
 2840              		.loc 1 185 9 is_stmt 0 view .LVU816
 2841 0044 1B4A     		ldr	r2, .L196+4
 2842 0046 1368     		ldr	r3, [r2]
 2843 0048 0133     		adds	r3, r3, #1
 2844 004a 1360     		str	r3, [r2]
 186:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2845              		.loc 1 186 4 is_stmt 1 view .LVU817
 2846 004c EEE7     		b	.L185
 2847              	.LVL190:
 2848              	.L192:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2849              		.loc 1 188 4 view .LVU818
 2850 004e 069C     		ldr	r4, [sp, #24]
 2851 0050 0294     		str	r4, [sp, #8]
 2852 0052 0193     		str	r3, [sp, #4]
 2853 0054 0092     		str	r2, [sp]
 2854 0056 0B46     		mov	r3, r1
 2855              	.LVL191:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2856              		.loc 1 188 4 is_stmt 0 view .LVU819
 2857 0058 0246     		mov	r2, r0
 2858              	.LVL192:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2859              		.loc 1 188 4 view .LVU820
 2860 005a 1749     		ldr	r1, .L196+8
ARM GAS  /tmp/ccevinDj.s 			page 74


 2861              	.LVL193:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2862              		.loc 1 188 4 view .LVU821
 2863 005c 1448     		ldr	r0, .L196
 2864              	.LVL194:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2865              		.loc 1 188 4 view .LVU822
 2866 005e FFF7FEFF 		bl	adquisition
 2867              	.LVL195:
 189:Core/Src/hall_detection.c **** 			break;
 2868              		.loc 1 189 4 is_stmt 1 view .LVU823
 189:Core/Src/hall_detection.c **** 			break;
 2869              		.loc 1 189 9 is_stmt 0 view .LVU824
 2870 0062 144A     		ldr	r2, .L196+4
 2871 0064 1368     		ldr	r3, [r2]
 2872 0066 0133     		adds	r3, r3, #1
 2873 0068 1360     		str	r3, [r2]
 190:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2874              		.loc 1 190 4 is_stmt 1 view .LVU825
 2875 006a DFE7     		b	.L185
 2876              	.LVL196:
 2877              	.L191:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2878              		.loc 1 192 4 view .LVU826
 2879 006c 1249     		ldr	r1, .L196+8
 2880              	.LVL197:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2881              		.loc 1 192 4 is_stmt 0 view .LVU827
 2882 006e 1048     		ldr	r0, .L196
 2883              	.LVL198:
 192:Core/Src/hall_detection.c **** 			ticks++;
 2884              		.loc 1 192 4 view .LVU828
 2885 0070 FFF7FEFF 		bl	interpretation
 2886              	.LVL199:
 193:Core/Src/hall_detection.c **** 			break;
 2887              		.loc 1 193 4 is_stmt 1 view .LVU829
 193:Core/Src/hall_detection.c **** 			break;
 2888              		.loc 1 193 9 is_stmt 0 view .LVU830
 2889 0074 0F4A     		ldr	r2, .L196+4
 2890 0076 1368     		ldr	r3, [r2]
 2891 0078 0133     		adds	r3, r3, #1
 2892 007a 1360     		str	r3, [r2]
 194:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2893              		.loc 1 194 4 is_stmt 1 view .LVU831
 2894 007c D6E7     		b	.L185
 2895              	.LVL200:
 2896              	.L190:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2897              		.loc 1 196 4 view .LVU832
 2898 007e 0E49     		ldr	r1, .L196+8
 2899              	.LVL201:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2900              		.loc 1 196 4 is_stmt 0 view .LVU833
 2901 0080 0B48     		ldr	r0, .L196
 2902              	.LVL202:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2903              		.loc 1 196 4 view .LVU834
ARM GAS  /tmp/ccevinDj.s 			page 75


 2904 0082 FFF7FEFF 		bl	validation
 2905              	.LVL203:
 197:Core/Src/hall_detection.c **** 			break;
 2906              		.loc 1 197 4 is_stmt 1 view .LVU835
 197:Core/Src/hall_detection.c **** 			break;
 2907              		.loc 1 197 9 is_stmt 0 view .LVU836
 2908 0086 0B4A     		ldr	r2, .L196+4
 2909 0088 1368     		ldr	r3, [r2]
 2910 008a 0133     		adds	r3, r3, #1
 2911 008c 1360     		str	r3, [r2]
 198:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2912              		.loc 1 198 4 is_stmt 1 view .LVU837
 2913 008e CDE7     		b	.L185
 2914              	.LVL204:
 2915              	.L189:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2916              		.loc 1 200 4 view .LVU838
 2917 0090 0949     		ldr	r1, .L196+8
 2918              	.LVL205:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2919              		.loc 1 200 4 is_stmt 0 view .LVU839
 2920 0092 0748     		ldr	r0, .L196
 2921              	.LVL206:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2922              		.loc 1 200 4 view .LVU840
 2923 0094 FFF7FEFF 		bl	present_and_finish
 2924              	.LVL207:
 201:Core/Src/hall_detection.c **** 			break;
 2925              		.loc 1 201 4 is_stmt 1 view .LVU841
 201:Core/Src/hall_detection.c **** 			break;
 2926              		.loc 1 201 9 is_stmt 0 view .LVU842
 2927 0098 064A     		ldr	r2, .L196+4
 2928 009a 1368     		ldr	r3, [r2]
 2929 009c 0133     		adds	r3, r3, #1
 2930 009e 1360     		str	r3, [r2]
 202:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2931              		.loc 1 202 4 is_stmt 1 view .LVU843
 2932 00a0 C4E7     		b	.L185
 2933              	.LVL208:
 2934              	.L187:
 204:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 2935              		.loc 1 204 4 view .LVU844
 2936 00a2 FFF7FEFF 		bl	error_handler
 2937              	.LVL209:
 205:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2938              		.loc 1 205 4 view .LVU845
 205:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2939              		.loc 1 205 19 is_stmt 0 view .LVU846
 2940 00a6 024B     		ldr	r3, .L196
 2941 00a8 0022     		movs	r2, #0
 2942 00aa 1A70     		strb	r2, [r3]
 210:Core/Src/hall_detection.c **** 
 2943              		.loc 1 210 1 view .LVU847
 2944 00ac BEE7     		b	.L185
 2945              	.L197:
 2946 00ae 00BF     		.align	2
 2947              	.L196:
ARM GAS  /tmp/ccevinDj.s 			page 76


 2948 00b0 00000000 		.word	.LANCHOR0
 2949 00b4 00000000 		.word	ticks
 2950 00b8 00000000 		.word	.LANCHOR1
 2951              		.cfi_endproc
 2952              	.LFE237:
 2954              		.global	empty_general
 2955              		.global	general
 2956              		.global	detection_state
 2957              		.comm	ticks,4,4
 2958              		.section	.rodata
 2959              		.align	2
 2960              		.set	.LANCHOR3,. + 0
 2961              	.LC0:
 2962 0000 FF000000 		.word	255
 2963 0004 FF000000 		.word	255
 2964 0008 FF000000 		.word	255
 2965              		.section	.bss.detection_state,"aw",%nobits
 2966              		.set	.LANCHOR0,. + 0
 2969              	detection_state:
 2970 0000 00       		.space	1
 2971              		.section	.bss.general,"aw",%nobits
 2972              		.align	2
 2973              		.set	.LANCHOR1,. + 0
 2976              	general:
 2977 0000 00000000 		.space	452
 2977      00000000 
 2977      00000000 
 2977      00000000 
 2977      00000000 
 2978              		.section	.rodata.empty_general,"a"
 2979              		.align	2
 2980              		.set	.LANCHOR2,. + 0
 2983              	empty_general:
 2984 0000 00000000 		.space	452
 2984      00000000 
 2984      00000000 
 2984      00000000 
 2984      00000000 
 2985              		.section	.rodata.error_handler.str1.4,"aMS",%progbits,1
 2986              		.align	2
 2987              	.LC1:
 2988 0000 6572726F 		.ascii	"error\000"
 2988      7200
 2989              		.text
 2990              	.Letext0:
 2991              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2992              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2993              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2994              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2995              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2996              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2997              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2998              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2999              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3000              		.file 11 "Core/Inc/main.h"
 3001              		.file 12 "Core/Inc/hall_detection.h"
 3002              		.file 13 "Core/Inc/usart.h"
ARM GAS  /tmp/ccevinDj.s 			page 77


ARM GAS  /tmp/ccevinDj.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/ccevinDj.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/ccevinDj.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/ccevinDj.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/ccevinDj.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/ccevinDj.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/ccevinDj.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/ccevinDj.s:85     .text.present_and_finish:0000000000000000 $t
     /tmp/ccevinDj.s:92     .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/ccevinDj.s:259    .text.present_and_finish:00000000000000b4 $d
     /tmp/ccevinDj.s:265    .text.fill_buffers:0000000000000000 $t
     /tmp/ccevinDj.s:272    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/ccevinDj.s:384    .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/ccevinDj.s:391    .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/ccevinDj.s:522    .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/ccevinDj.s:529    .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/ccevinDj.s:596    .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/ccevinDj.s:603    .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/ccevinDj.s:760    .text.detect_N_zerocrossings:00000000000000bc $d
                            *COM*:0000000000000004 ticks
     /tmp/ccevinDj.s:766    .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/ccevinDj.s:773    .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/ccevinDj.s:910    .text.calculateElectricPeriod_inTicks:0000000000000098 $d
     /tmp/ccevinDj.s:915    .text.adquisition:0000000000000000 $t
     /tmp/ccevinDj.s:922    .text.adquisition:0000000000000000 adquisition
     /tmp/ccevinDj.s:1017   .text.adquisition:0000000000000054 $d
     /tmp/ccevinDj.s:1027   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/ccevinDj.s:1034   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/ccevinDj.s:1174   .text.is_deviation_from_period_acceptable:0000000000000080 $d
     /tmp/ccevinDj.s:1181   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/ccevinDj.s:1188   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/ccevinDj.s:1222   .text.absolute:0000000000000000 $t
     /tmp/ccevinDj.s:1229   .text.absolute:0000000000000000 absolute
     /tmp/ccevinDj.s:1249   .text.assign_polarity:0000000000000000 $t
     /tmp/ccevinDj.s:1256   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/ccevinDj.s:1406   .text.resetVariables_adquisition:0000000000000000 $t
     /tmp/ccevinDj.s:1413   .text.resetVariables_adquisition:0000000000000000 resetVariables_adquisition
     /tmp/ccevinDj.s:1535   .text.resetVariables_adquisition:00000000000000bc $d
     /tmp/ccevinDj.s:1540   .text.resetVariables_diferences:0000000000000000 $t
     /tmp/ccevinDj.s:1547   .text.resetVariables_diferences:0000000000000000 resetVariables_diferences
     /tmp/ccevinDj.s:1589   .text.validation:0000000000000000 $t
     /tmp/ccevinDj.s:1596   .text.validation:0000000000000000 validation
     /tmp/ccevinDj.s:1920   .text.validation:000000000000015c $d
     /tmp/ccevinDj.s:1927   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/ccevinDj.s:1934   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/ccevinDj.s:2364   .text.assign_closest_phase_to_hall:00000000000002a0 $d
     /tmp/ccevinDj.s:2372   .text.interpretation:0000000000000000 $t
     /tmp/ccevinDj.s:2379   .text.interpretation:0000000000000000 interpretation
     /tmp/ccevinDj.s:2445   .text.interpretation:0000000000000038 $d
     /tmp/ccevinDj.s:2451   .text.resetVariables_results:0000000000000000 $t
     /tmp/ccevinDj.s:2458   .text.resetVariables_results:0000000000000000 resetVariables_results
     /tmp/ccevinDj.s:2554   .text.resetVariables_results:0000000000000088 $d
     /tmp/ccevinDj.s:2559   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/ccevinDj.s:2566   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/ccevinDj.s:2692   .text.wait_for_the_current_stationary:000000000000007c $d
     /tmp/ccevinDj.s:2699   .text.error_handler:0000000000000000 $t
ARM GAS  /tmp/ccevinDj.s 			page 79


     /tmp/ccevinDj.s:2706   .text.error_handler:0000000000000000 error_handler
     /tmp/ccevinDj.s:2741   .text.error_handler:0000000000000024 $d
     /tmp/ccevinDj.s:2747   .text.Hall_Identification_Test_measurement:0000000000000000 $t
     /tmp/ccevinDj.s:2754   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/ccevinDj.s:2778   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/ccevinDj.s:2948   .text.Hall_Identification_Test_measurement:00000000000000b0 $d
     /tmp/ccevinDj.s:2983   .rodata.empty_general:0000000000000000 empty_general
     /tmp/ccevinDj.s:2976   .bss.general:0000000000000000 general
     /tmp/ccevinDj.s:2969   .bss.detection_state:0000000000000000 detection_state
     /tmp/ccevinDj.s:2959   .rodata:0000000000000000 $d
     /tmp/ccevinDj.s:2970   .bss.detection_state:0000000000000000 $d
     /tmp/ccevinDj.s:2972   .bss.general:0000000000000000 $d
     /tmp/ccevinDj.s:2979   .rodata.empty_general:0000000000000000 $d
     /tmp/ccevinDj.s:2986   .rodata.error_handler.str1.4:0000000000000000 $d
     /tmp/ccevinDj.s:2785   .text.Hall_Identification_Test_measurement:0000000000000019 $d
     /tmp/ccevinDj.s:2785   .text.Hall_Identification_Test_measurement:000000000000001a $t

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
