-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_stage_2_store is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln608 : IN STD_LOGIC_VECTOR (62 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_stage_2_store is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_5FF : STD_LOGIC_VECTOR (15 downto 0) := "0000010111111111";
    constant ap_const_lv33_15556 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010101010101010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln608_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_fu_758_p67 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1095 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln608_fu_693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal phi_urem423_fu_194 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln608_fu_685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem423_load : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul421_fu_198 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    signal add_ln608_2_fu_742_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal i_fu_202 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln608_fu_664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_local : STD_LOGIC;
    signal icmp_ln608_1_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln608_1_fu_673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_758_p65 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_758_p66 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_fu_758_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_758_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_sparsemux_65_5_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (4 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (4 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (4 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (4 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (4 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (4 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (4 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (4 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (4 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (4 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (4 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (4 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (4 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (4 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (4 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (4 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (4 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (4 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (4 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (4 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (4 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (4 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (4 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (4 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_65_5_16_1_1_U1 : component activation_accelerator_sparsemux_65_5_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 16,
        CASE1 => "00001",
        din1_WIDTH => 16,
        CASE2 => "00010",
        din2_WIDTH => 16,
        CASE3 => "00011",
        din3_WIDTH => 16,
        CASE4 => "00100",
        din4_WIDTH => 16,
        CASE5 => "00101",
        din5_WIDTH => 16,
        CASE6 => "00110",
        din6_WIDTH => 16,
        CASE7 => "00111",
        din7_WIDTH => 16,
        CASE8 => "01000",
        din8_WIDTH => 16,
        CASE9 => "01001",
        din9_WIDTH => 16,
        CASE10 => "01010",
        din10_WIDTH => 16,
        CASE11 => "01011",
        din11_WIDTH => 16,
        CASE12 => "01100",
        din12_WIDTH => 16,
        CASE13 => "01101",
        din13_WIDTH => 16,
        CASE14 => "01110",
        din14_WIDTH => 16,
        CASE15 => "01111",
        din15_WIDTH => 16,
        CASE16 => "10000",
        din16_WIDTH => 16,
        CASE17 => "10001",
        din17_WIDTH => 16,
        CASE18 => "10010",
        din18_WIDTH => 16,
        CASE19 => "10011",
        din19_WIDTH => 16,
        CASE20 => "10100",
        din20_WIDTH => 16,
        CASE21 => "10101",
        din21_WIDTH => 16,
        CASE22 => "10110",
        din22_WIDTH => 16,
        CASE23 => "10111",
        din23_WIDTH => 16,
        CASE24 => "11000",
        din24_WIDTH => 16,
        CASE25 => "11001",
        din25_WIDTH => 16,
        CASE26 => "11010",
        din26_WIDTH => 16,
        CASE27 => "11011",
        din27_WIDTH => 16,
        CASE28 => "11100",
        din28_WIDTH => 16,
        CASE29 => "11101",
        din29_WIDTH => 16,
        CASE30 => "11110",
        din30_WIDTH => 16,
        CASE31 => "11111",
        din31_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0,
        din1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0,
        din2 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0,
        din3 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0,
        din4 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0,
        din5 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0,
        din6 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0,
        din7 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0,
        din8 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0,
        din9 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0,
        din10 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0,
        din11 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0,
        din12 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0,
        din13 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0,
        din14 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0,
        din15 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0,
        din16 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_q0,
        din17 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_q0,
        din18 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_q0,
        din19 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_q0,
        din20 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_q0,
        din21 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_q0,
        din22 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_q0,
        din23 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_q0,
        din24 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_q0,
        din25 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_q0,
        din26 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_q0,
        din27 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_q0,
        din28 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_q0,
        din29 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_q0,
        din30 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_q0,
        din31 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_q0,
        def => tmp_fu_758_p65,
        sel => tmp_fu_758_p66,
        dout => tmp_fu_758_p67);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln608_fu_658_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_202 <= add_ln608_fu_664_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_202 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul421_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul421_fu_198 <= ap_const_lv33_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    phi_mul421_fu_198 <= add_ln608_2_fu_742_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_urem423_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln608_fu_658_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_urem423_fu_194 <= select_ln608_fu_685_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem423_fu_194 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                tmp_reg_1095 <= tmp_fu_758_p67;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln608_1_fu_673_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem423_load) + unsigned(ap_const_lv16_1));
    add_ln608_2_fu_742_p2 <= std_logic_vector(unsigned(phi_mul421_fu_198) + unsigned(ap_const_lv33_15556));
    add_ln608_fu_664_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem2_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem2_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem2_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln608_fu_658_p2)
    begin
        if (((icmp_ln608_fu_658_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_202)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_202;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem423_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem423_fu_194, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_urem423_load <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_phi_urem423_load <= phi_urem423_fu_194;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem2_0_WREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            gmem2_blk_n_W <= m_axi_gmem2_0_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln608_1_fu_679_p2 <= "1" when (ap_sig_allocacmp_phi_urem423_load = ap_const_lv16_5FF) else "0";
    icmp_ln608_fu_658_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv16_C000) else "0";
    m_axi_gmem2_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_ARID <= ap_const_lv1_0;
    m_axi_gmem2_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_0_BREADY <= ap_const_logic_0;
    m_axi_gmem2_0_RREADY <= ap_const_logic_0;
    m_axi_gmem2_0_WDATA <= tmp_reg_1095;
    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv2_3;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem2_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m_axi_gmem2_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem2_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 <= zext_ln608_fu_693_p1(11 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln608_fu_685_p3 <= 
        ap_const_lv16_0 when (icmp_ln608_1_fu_679_p2(0) = '1') else 
        add_ln608_1_fu_673_p2;
    tmp_fu_758_p65 <= "XXXXXXXXXXXXXXXX";
    tmp_fu_758_p66 <= phi_mul421_fu_198(31 downto 27);
    zext_ln608_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_phi_urem423_load),64));
end behav;
