INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7-study/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/mig_cdc_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_cdc
INFO: [VRFC 10-311] analyzing module mig_cdc_axi_clock_converter_v2_1_18_axi_clock_converter
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__10
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__11
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__12
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__13
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__5
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__6
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__7
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__8
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_async_rst__9
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__10
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__11
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__12
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__13
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__14
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__15
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__16
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__17
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_gray__18
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__3
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__4
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__10
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__11
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__12
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__13
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__14
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__15
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__16
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__17
INFO: [VRFC 10-311] analyzing module mig_cdc_xpm_cdc_single__parameterized1__18
INFO: [VRFC 10-311] analyzing module mig_cdc_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module mig_cdc_clk_x_pntrs__xdcDup__1
INFO: [VRFC 10-311] analyzing module mig_cdc_clk_x_pntrs__xdcDup__2
INFO: [VRFC 10-311] analyzing module mig_cdc_clk_x_pntrs__xdcDup__3
INFO: [VRFC 10-311] analyzing module mig_cdc_clk_x_pntrs__xdcDup__4
INFO: [VRFC 10-311] analyzing module mig_cdc_dmem
INFO: [VRFC 10-311] analyzing module mig_cdc_dmem_24
INFO: [VRFC 10-311] analyzing module mig_cdc_dmem__parameterized0
INFO: [VRFC 10-311] analyzing module mig_cdc_dmem__parameterized1
INFO: [VRFC 10-311] analyzing module mig_cdc_dmem__parameterized2
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_ramfifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_ramfifo__parameterized2
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_top
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_top__parameterized1
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_top__parameterized2
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_top__xdcDup__1
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_v13_2_4
INFO: [VRFC 10-311] analyzing module mig_cdc_fifo_generator_v13_2_4_synth
INFO: [VRFC 10-311] analyzing module mig_cdc_memory
INFO: [VRFC 10-311] analyzing module mig_cdc_memory_23
INFO: [VRFC 10-311] analyzing module mig_cdc_memory__parameterized0
INFO: [VRFC 10-311] analyzing module mig_cdc_memory__parameterized1
INFO: [VRFC 10-311] analyzing module mig_cdc_memory__parameterized2
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_bin_cntr_13
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_bin_cntr_20
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_bin_cntr_29
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_bin_cntr_6
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_fwft
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_fwft_11
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_fwft_18
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_fwft_27
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_fwft_4
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_logic
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_logic_0
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_logic_14
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_logic_21
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_logic_7
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_status_flags_as_12
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_status_flags_as_19
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_status_flags_as_28
INFO: [VRFC 10-311] analyzing module mig_cdc_rd_status_flags_as_5
INFO: [VRFC 10-311] analyzing module mig_cdc_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module mig_cdc_reset_blk_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module mig_cdc_reset_blk_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module mig_cdc_reset_blk_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module mig_cdc_reset_blk_ramfifo__xdcDup__4
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_bin_cntr_10
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_bin_cntr_17
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_bin_cntr_26
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_bin_cntr_3
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_logic
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_logic_1
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_logic_15
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_logic_22
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_logic_8
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_status_flags_as_16
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_status_flags_as_2
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_status_flags_as_25
INFO: [VRFC 10-311] analyzing module mig_cdc_wr_status_flags_as_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7-study/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_arb_mux
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_arb_row_col
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_arb_select
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_cntrl__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_cntrl__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_cntrl__parameterized2
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_common
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_compare
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_compare_0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_compare_1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_compare_2
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_mach
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_queue
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_queue__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_queue__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_queue__parameterized2
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_state
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_state__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_state__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_bank_state__parameterized2
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_col_mach
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_group_io__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_group_io__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_group_io__parameterized1_7
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_lane__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_lane__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_byte_lane__parameterized2
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_if_post_fifo_8
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_6
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_infrastructure
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_mc
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_rank_common
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_rank_mach
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_round_robin_arb__parameterized1
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_round_robin_arb__parameterized1_3
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_round_robin_arb__parameterized1_4
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_round_robin_arb__parameterized1_5
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_tempmon
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ui_top
INFO: [VRFC 10-311] analyzing module mig_mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-311] analyzing module mig_mig_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v" into library gaisler
INFO: [VRFC 10-311] analyzing module mig_interface_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7-study/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
