@W: MT530 :"c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\wolf_controller.vhd":77:4:77:5|Found inferred clock WOLF_CONTROLLER|clk_1hz which controls 13 sequential elements including sec_since_eject[12:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\wolf_controller.vhd":95:4:95:5|Found inferred clock WOLF_CONTROLLER|clk_main which controls 13 sequential elements including current_state[0:5]. This clock has no specified timing constraint which may adversely impact design performance. 
