#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 10 15:32:09 2022
# Process ID: 13856
# Current directory: E:/FPGA/digital_system_design/MicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13108 E:\FPGA\digital_system_design\MicroBlaze\MicroBlaze.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 890.426 ; gain = 248.988
update_compile_order -fileset sources_1
save_project_as _my_snake_game_ E:/FPGA/digital_system_design/_my_snake_game_ -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'MicroBlazeDemo1_xbar_0_impl_1'...
create_peripheral xilinx.com user my_snake_game_ip 1.0 -dir E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
set_property  ip_repo_paths  E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo/my_snake_game_ip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 15:39:12 2022...
