# Reading pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/EN2111-UART-Transceiver/#Using\ 20.1 {D:/EN2111-UART-Transceiver/#Using 20.1/binary_to_7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:25 on Jun 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/EN2111-UART-Transceiver/#Using 20.1" D:/EN2111-UART-Transceiver/#Using 20.1/binary_to_7seg.sv 
# -- Compiling module binary_to_7seg
# 
# Top level modules:
# 	binary_to_7seg
# End time: 16:45:25 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/EN2111-UART-Transceiver/#Using\ 20.1 {D:/EN2111-UART-Transceiver/#Using 20.1/uart.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:25 on Jun 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/EN2111-UART-Transceiver/#Using 20.1" D:/EN2111-UART-Transceiver/#Using 20.1/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 16:45:25 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/EN2111-UART-Transceiver/#Using\ 20.1 {D:/EN2111-UART-Transceiver/#Using 20.1/transmitter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:26 on Jun 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/EN2111-UART-Transceiver/#Using 20.1" D:/EN2111-UART-Transceiver/#Using 20.1/transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 16:45:26 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/EN2111-UART-Transceiver/#Using\ 20.1 {D:/EN2111-UART-Transceiver/#Using 20.1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:26 on Jun 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/EN2111-UART-Transceiver/#Using 20.1" D:/EN2111-UART-Transceiver/#Using 20.1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:45:26 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/EN2111-UART-Transceiver/#Using\ 20.1 {D:/EN2111-UART-Transceiver/#Using 20.1/receiver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:26 on Jun 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/EN2111-UART-Transceiver/#Using 20.1" D:/EN2111-UART-Transceiver/#Using 20.1/receiver.sv 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 16:45:26 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 16:45:41 on Jun 14,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.uart
# Loading work.transmitter
# Loading work.receiver
# Loading work.binary_to_7seg
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'display_out'. The port definition is at: D:/EN2111-UART-Transceiver/#Using 20.1/uart.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_uart File: D:/EN2111-UART-Transceiver/#Using 20.1/testbench.sv Line: 20
vsim work.testbench
# End time: 16:45:44 on Jun 14,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 16:45:44 on Jun 14,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.uart
# Loading work.transmitter
# Loading work.receiver
# Loading work.binary_to_7seg
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'display_out'. The port definition is at: D:/EN2111-UART-Transceiver/#Using 20.1/uart.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_uart File: D:/EN2111-UART-Transceiver/#Using 20.1/testbench.sv Line: 20
add wave -position insertpoint sim:/testbench/*
run
# End time: 16:46:37 on Jun 14,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
