GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Git\Pmod\example_design\edge_tech\edge_tech\src\timer.sv'
Analyzing Verilog file 'C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv'
WARN  (EX3628) : Redeclaration of ANSI port 'onboard_led' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":21)
WARN  (EX3628) : Redeclaration of ANSI port 'mat_CLOCK' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":22)
WARN  (EX3628) : Redeclaration of ANSI port 'mat_RCLOCK' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":23)
WARN  (EX3628) : Redeclaration of ANSI port 'ROW' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":24)
WARN  (EX3628) : Redeclaration of ANSI port 'COL_Red' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":25)
WARN  (EX3628) : Redeclaration of ANSI port 'COL_Green' is not allowed("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":26)
WARN  (EX3095) : Converting concatenation to assignment pattern("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":87)
Compiling module 'top'("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":1)
Extracting RAM for identifier 'ledFrameBuffer'("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":32)
Extracting RAM for identifier 'fb'("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":71)
Compiling module 'timer1'("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":175)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":189)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":97)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":103)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":131)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "onboard_led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
WARN  (EX0211) : The output port "onboard_led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
WARN  (EX0211) : The output port "onboard_led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
WARN  (EX0211) : The output port "onboard_led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
WARN  (EX0211) : The output port "onboard_led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
WARN  (EX0211) : The output port "onboard_led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":12)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":3)
WARN  (CV0016) : Input sw2 is unused("C:\Git\Pmod\example_design\edge_tech\edge_tech\src\top.sv":3)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Git\Pmod\example_design\edge_tech\edge_tech\impl\gwsynthesis\edge_tech.vg" completed
[100%] Generate report file "C:\Git\Pmod\example_design\edge_tech\edge_tech\impl\gwsynthesis\edge_tech_syn.rpt.html" completed
GowinSynthesis finish
