// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/06/2020 19:00:42"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Linked (
	reset,
	slow_clock,
	fast_clock,
	PC_out,
	Instruction_out,
	Read_reg1_out,
	Read_reg2_out,
	Write_reg_out,
	Read_data1_out,
	Read_data2_out,
	Write_data_out);
input 	reset;
input 	slow_clock;
input 	fast_clock;
output 	[31:0] PC_out;
output 	[31:0] Instruction_out;
output 	[4:0] Read_reg1_out;
output 	[4:0] Read_reg2_out;
output 	[4:0] Write_reg_out;
output 	[31:0] Read_data1_out;
output 	[31:0] Read_data2_out;
output 	[31:0] Write_data_out;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[7]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[8]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[9]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[10]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[11]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[13]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[14]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[15]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[18]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[19]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[20]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[21]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[22]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[24]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[25]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[27]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[28]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[29]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[30]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[31]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[9]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[13]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[14]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[17]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[18]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[19]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[20]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[21]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[23]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[24]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[25]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[26]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[27]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[29]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[31]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[5]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[8]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[10]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[13]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[15]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[16]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[17]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[19]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[20]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[22]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[23]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[24]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[27]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[28]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[29]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[30]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[31]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[8]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[10]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[11]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[12]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[15]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[16]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[17]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[18]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[20]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[22]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[23]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[24]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[26]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[27]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[29]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[30]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slow_clock	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fast_clock	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \slow_clock~input_o ;
wire \slow_clock~inputCLKENA0_outclk ;
wire \Add0~2_sumout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \Add0~3 ;
wire \Add0~6_sumout ;
wire \Add0~7 ;
wire \Add0~10_sumout ;
wire \Add0~11 ;
wire \Add0~14_sumout ;
wire \Add0~15 ;
wire \Add0~18_sumout ;
wire \Add0~19 ;
wire \Add0~22_sumout ;
wire \Add0~23 ;
wire \Add0~26_sumout ;
wire \Add0~27 ;
wire \Add0~30_sumout ;
wire \Add0~31 ;
wire \Add0~34_sumout ;
wire \Add0~35 ;
wire \Add0~38_sumout ;
wire \Add0~39 ;
wire \Add0~42_sumout ;
wire \Add0~43 ;
wire \Add0~46_sumout ;
wire \Add0~47 ;
wire \Add0~50_sumout ;
wire \Add0~51 ;
wire \Add0~54_sumout ;
wire \Add0~55 ;
wire \Add0~58_sumout ;
wire \Add0~59 ;
wire \Add0~62_sumout ;
wire \Add0~63 ;
wire \Add0~66_sumout ;
wire \Add0~67 ;
wire \Add0~70_sumout ;
wire \Add0~71 ;
wire \Add0~74_sumout ;
wire \Add0~75 ;
wire \Add0~78_sumout ;
wire \Add0~79 ;
wire \Add0~82_sumout ;
wire \Add0~83 ;
wire \Add0~86_sumout ;
wire \Add0~87 ;
wire \Add0~90_sumout ;
wire \Add0~91 ;
wire \Add0~94_sumout ;
wire \Add0~95 ;
wire \Add0~98_sumout ;
wire \Add0~99 ;
wire \Add0~102_sumout ;
wire \Add0~103 ;
wire \Add0~106_sumout ;
wire \Add0~107 ;
wire \Add0~110_sumout ;
wire \Add0~111 ;
wire \Add0~114_sumout ;
wire \Add0~115 ;
wire \Add0~118_sumout ;
wire \fast_clock~input_o ;
wire \fast_clock~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \ALU|Equal73~0_combout ;
wire \ALU|Equal73~1_combout ;
wire \ALU|ALU_Result[31]~0_combout ;
wire \ALU|Equal73~5_combout ;
wire \ALU|ALU_Result[3]~5_combout ;
wire \ALU|ALU_Result[3]~4_combout ;
wire \REG|Decoder0~26_combout ;
wire \REG|registers[6][0]~q ;
wire \REG|registers[4][0]~feeder_combout ;
wire \REG|Decoder0~24_combout ;
wire \REG|registers[4][0]~q ;
wire \REG|registers[5][0]~feeder_combout ;
wire \REG|Decoder0~25_combout ;
wire \REG|registers[5][0]~q ;
wire \REG|Decoder0~27_combout ;
wire \REG|registers[7][0]~q ;
wire \REG|Mux31~7_combout ;
wire \REG|Decoder0~19_combout ;
wire \REG|registers[11][0]~q ;
wire \REG|Decoder0~17_combout ;
wire \REG|registers[9][0]~q ;
wire \REG|Decoder0~18_combout ;
wire \REG|registers[10][0]~q ;
wire \REG|Decoder0~16_combout ;
wire \REG|registers[8][0]~q ;
wire \REG|Mux31~5_combout ;
wire \REG|Decoder0~29_combout ;
wire \REG|registers[1][0]~q ;
wire \REG|Decoder0~30_combout ;
wire \REG|registers[2][0]~q ;
wire \REG|Decoder0~28_combout ;
wire \REG|registers[0][0]~q ;
wire \REG|registers[3][0]~feeder_combout ;
wire \REG|Decoder0~31_combout ;
wire \REG|registers[3][0]~q ;
wire \REG|Mux31~8_combout ;
wire \REG|Decoder0~22_combout ;
wire \REG|registers[14][0]~q ;
wire \REG|Decoder0~23_combout ;
wire \REG|registers[15][0]~q ;
wire \REG|Decoder0~21_combout ;
wire \REG|registers[13][0]~q ;
wire \REG|registers[12][0]~feeder_combout ;
wire \REG|Decoder0~20_combout ;
wire \REG|registers[12][0]~q ;
wire \REG|Mux31~6_combout ;
wire \REG|Mux31~9_combout ;
wire \ALU|ALU_Result[0]~6_combout ;
wire \ALU|Add0~130_cout ;
wire \ALU|Add0~5_sumout ;
wire \ALU|Add1~1_sumout ;
wire \ALU|ALU_Result[0]~7_combout ;
wire \ALU|ALU_Result[0]~3_combout ;
wire \ALU|ALU_Result[24]~1_combout ;
wire \ALU|ALU_Result[3]~2_combout ;
wire \ALU|Equal73~2_combout ;
wire \ALU|Equal68~6_combout ;
wire \ALU|Equal68~7_combout ;
wire \ALU|ALU_ResultSig~40_combout ;
wire \ALU|Equal68~8_combout ;
wire \ALU|ALU_ResultSig~53_combout ;
wire \ALU|Equal68~3_combout ;
wire \ALU|Equal68~4_combout ;
wire \ALU|ALU_ResultSig~47_combout ;
wire \ALU|ALU_Result[18]~76_combout ;
wire \ALU|ALU_ResultSig~62_combout ;
wire \ALU|ALU_ResultSig~66_combout ;
wire \ALU|ALU_Result[25]~99_combout ;
wire \REG|Decoder0~5_combout ;
wire \REG|registers[21][25]~q ;
wire \REG|Decoder0~6_combout ;
wire \REG|registers[25][25]~q ;
wire \REG|Decoder0~4_combout ;
wire \REG|registers[17][25]~q ;
wire \REG|Decoder0~7_combout ;
wire \REG|registers[29][25]~q ;
wire \REG|Mux6~1_combout ;
wire \REG|Decoder0~15_combout ;
wire \REG|registers[31][25]~q ;
wire \REG|registers[23][25]~feeder_combout ;
wire \REG|Decoder0~13_combout ;
wire \REG|registers[23][25]~q ;
wire \REG|Decoder0~14_combout ;
wire \REG|registers[27][25]~q ;
wire \REG|registers[19][25]~feeder_combout ;
wire \REG|Decoder0~12_combout ;
wire \REG|registers[19][25]~q ;
wire \REG|Mux6~3_combout ;
wire \REG|registers[16][25]~feeder_combout ;
wire \REG|Decoder0~0_combout ;
wire \REG|registers[16][25]~q ;
wire \REG|registers[20][25]~feeder_combout ;
wire \REG|Decoder0~1_combout ;
wire \REG|registers[20][25]~q ;
wire \REG|Decoder0~2_combout ;
wire \REG|registers[24][25]~q ;
wire \REG|registers[28][25]~feeder_combout ;
wire \REG|Decoder0~3_combout ;
wire \REG|registers[28][25]~q ;
wire \REG|Mux6~0_combout ;
wire \REG|Decoder0~10_combout ;
wire \REG|registers[26][25]~q ;
wire \REG|registers[18][25]~feeder_combout ;
wire \REG|Decoder0~8_combout ;
wire \REG|registers[18][25]~q ;
wire \REG|Decoder0~11_combout ;
wire \REG|registers[30][25]~q ;
wire \REG|Decoder0~9_combout ;
wire \REG|registers[22][25]~q ;
wire \REG|Mux6~2_combout ;
wire \REG|Mux6~4_combout ;
wire \REG|Mux6~10_combout ;
wire \ALU|ALU_Result[25]~112_combout ;
wire \ALU|Equal73~4_combout ;
wire \CTL|Equal17~0_combout ;
wire \ALU|ALU_ResultSig~560_combout ;
wire \ALU|ALU_Result[25]~104_combout ;
wire \ALU|ALU_ResultSig~5_combout ;
wire \ALU|ALU_ResultSig~1_combout ;
wire \ALU|ALU_ResultSig~116_combout ;
wire \ALU|ALU_ResultSig~623_combout ;
wire \ALU|Equal73~3_combout ;
wire \ALU|ALU_ResultSig~559_combout ;
wire \ALU|ALU_ResultSig~6_combout ;
wire \ALU|ALU_ResultSig~3_combout ;
wire \ALU|ALU_ResultSig~654_combout ;
wire \ALU|ALU_Result[25]~105_combout ;
wire \ALU|ALU_Result[21]~85_combout ;
wire \REG|registers[26][21]~feeder_combout ;
wire \REG|registers[26][21]~q ;
wire \REG|registers[22][21]~q ;
wire \REG|registers[30][21]~feeder_combout ;
wire \REG|registers[30][21]~q ;
wire \REG|registers[18][21]~q ;
wire \REG|Mux10~2_combout ;
wire \REG|registers[17][21]~q ;
wire \REG|registers[25][21]~feeder_combout ;
wire \REG|registers[25][21]~q ;
wire \REG|registers[29][21]~q ;
wire \REG|registers[21][21]~q ;
wire \REG|Mux10~1_combout ;
wire \REG|registers[28][21]~q ;
wire \REG|registers[20][21]~feeder_combout ;
wire \REG|registers[20][21]~q ;
wire \REG|registers[24][21]~q ;
wire \REG|registers[16][21]~feeder_combout ;
wire \REG|registers[16][21]~q ;
wire \REG|Mux10~0_combout ;
wire \REG|registers[27][21]~feeder_combout ;
wire \REG|registers[27][21]~q ;
wire \REG|registers[31][21]~q ;
wire \REG|registers[23][21]~feeder_combout ;
wire \REG|registers[23][21]~q ;
wire \REG|registers[19][21]~feeder_combout ;
wire \REG|registers[19][21]~q ;
wire \REG|Mux10~3_combout ;
wire \REG|Mux10~4_combout ;
wire \REG|registers[7][20]~q ;
wire \REG|registers[5][20]~q ;
wire \REG|registers[6][20]~q ;
wire \REG|registers[4][20]~feeder_combout ;
wire \REG|registers[4][20]~q ;
wire \REG|Mux11~7_combout ;
wire \REG|registers[3][20]~q ;
wire \REG|registers[2][20]~q ;
wire \REG|registers[0][20]~q ;
wire \REG|registers[1][20]~q ;
wire \REG|Mux11~8_combout ;
wire \REG|registers[14][20]~q ;
wire \REG|registers[13][20]~q ;
wire \REG|registers[12][20]~feeder_combout ;
wire \REG|registers[12][20]~q ;
wire \REG|registers[15][20]~q ;
wire \REG|Mux11~6_combout ;
wire \REG|registers[11][20]~q ;
wire \REG|registers[8][20]~feeder_combout ;
wire \REG|registers[8][20]~q ;
wire \REG|registers[9][20]~feeder_combout ;
wire \REG|registers[9][20]~q ;
wire \REG|registers[10][20]~q ;
wire \REG|Mux11~5_combout ;
wire \REG|Mux11~9_combout ;
wire \REG|Mux11~10_combout ;
wire \ALU|ALU_Result[20]~82_combout ;
wire \REG|registers[9][19]~q ;
wire \REG|registers[10][19]~q ;
wire \REG|registers[11][19]~q ;
wire \REG|registers[8][19]~q ;
wire \REG|Mux12~5_combout ;
wire \REG|registers[4][19]~q ;
wire \REG|registers[7][19]~q ;
wire \REG|registers[5][19]~q ;
wire \REG|registers[6][19]~q ;
wire \REG|Mux12~7_combout ;
wire \REG|registers[0][19]~feeder_combout ;
wire \REG|registers[0][19]~q ;
wire \REG|registers[1][19]~q ;
wire \REG|registers[2][19]~feeder_combout ;
wire \REG|registers[2][19]~q ;
wire \REG|registers[3][19]~q ;
wire \REG|Mux12~8_combout ;
wire \REG|registers[13][19]~q ;
wire \REG|registers[15][19]~q ;
wire \REG|registers[12][19]~feeder_combout ;
wire \REG|registers[12][19]~q ;
wire \REG|registers[14][19]~q ;
wire \REG|Mux12~6_combout ;
wire \REG|Mux12~9_combout ;
wire \REG|Mux12~10_combout ;
wire \ALU|ALU_Result[19]~79_combout ;
wire \ALU|ALU_ResultSig~61_combout ;
wire \ALU|ALU_ResultSig~270_combout ;
wire \ALU|ALU_ResultSig~592_combout ;
wire \REG|registers[11][22]~q ;
wire \REG|registers[9][22]~q ;
wire \REG|registers[10][22]~feeder_combout ;
wire \REG|registers[10][22]~q ;
wire \REG|registers[8][22]~q ;
wire \REG|Mux9~5_combout ;
wire \REG|registers[14][22]~q ;
wire \REG|registers[15][22]~q ;
wire \REG|registers[13][22]~q ;
wire \REG|registers[12][22]~q ;
wire \REG|Mux9~6_combout ;
wire \REG|registers[3][22]~feeder_combout ;
wire \REG|registers[3][22]~q ;
wire \REG|registers[0][22]~q ;
wire \REG|registers[1][22]~q ;
wire \REG|registers[2][22]~q ;
wire \REG|Mux9~8_combout ;
wire \REG|registers[7][22]~q ;
wire \REG|registers[4][22]~feeder_combout ;
wire \REG|registers[4][22]~q ;
wire \REG|registers[5][22]~feeder_combout ;
wire \REG|registers[5][22]~q ;
wire \REG|registers[6][22]~q ;
wire \REG|Mux9~7_combout ;
wire \REG|Mux9~9_combout ;
wire \REG|Mux9~10_combout ;
wire \ALU|ALU_Result[22]~88_combout ;
wire \ALU|ALU_ResultSig~637_combout ;
wire \ALU|ALU_ResultSig~638_combout ;
wire \ALU|ALU_Result[28]~129_combout ;
wire \ALU|ALU_Result[26]~120_combout ;
wire \ALU|ALU_ResultSig~68_combout ;
wire \REG|registers[21][29]~q ;
wire \REG|registers[17][29]~q ;
wire \REG|registers[29][29]~q ;
wire \REG|registers[25][29]~q ;
wire \REG|Mux2~1_combout ;
wire \REG|registers[19][29]~feeder_combout ;
wire \REG|registers[19][29]~q ;
wire \REG|registers[23][29]~feeder_combout ;
wire \REG|registers[23][29]~q ;
wire \REG|registers[27][29]~q ;
wire \REG|registers[31][29]~feeder_combout ;
wire \REG|registers[31][29]~q ;
wire \REG|Mux2~3_combout ;
wire \REG|registers[16][29]~feeder_combout ;
wire \REG|registers[16][29]~q ;
wire \REG|registers[24][29]~q ;
wire \REG|registers[20][29]~q ;
wire \REG|registers[28][29]~feeder_combout ;
wire \REG|registers[28][29]~q ;
wire \REG|Mux2~0_combout ;
wire \REG|registers[18][29]~q ;
wire \REG|registers[26][29]~q ;
wire \REG|registers[22][29]~q ;
wire \REG|registers[30][29]~q ;
wire \REG|Mux2~2_combout ;
wire \REG|Mux2~4_combout ;
wire \ALU|ALU_Result[29]~131_combout ;
wire \ALU|ALU_ResultSig~70_combout ;
wire \REG|registers[21][31]~q ;
wire \REG|registers[29][31]~q ;
wire \REG|registers[25][31]~q ;
wire \REG|registers[17][31]~q ;
wire \REG|Mux0~1_combout ;
wire \REG|registers[20][31]~q ;
wire \REG|registers[24][31]~q ;
wire \REG|registers[28][31]~q ;
wire \REG|registers[16][31]~feeder_combout ;
wire \REG|registers[16][31]~q ;
wire \REG|Mux0~0_combout ;
wire \REG|registers[31][31]~feeder_combout ;
wire \REG|registers[31][31]~q ;
wire \REG|registers[23][31]~feeder_combout ;
wire \REG|registers[23][31]~q ;
wire \REG|registers[27][31]~q ;
wire \REG|registers[19][31]~q ;
wire \REG|Mux0~3_combout ;
wire \REG|registers[26][31]~q ;
wire \REG|registers[22][31]~feeder_combout ;
wire \REG|registers[22][31]~q ;
wire \REG|registers[18][31]~q ;
wire \REG|registers[30][31]~q ;
wire \REG|Mux0~2_combout ;
wire \REG|Mux0~4_combout ;
wire \REG|registers[7][30]~q ;
wire \REG|registers[6][30]~q ;
wire \REG|registers[4][30]~feeder_combout ;
wire \REG|registers[4][30]~q ;
wire \REG|registers[5][30]~q ;
wire \REG|Mux1~7_combout ;
wire \REG|registers[0][30]~feeder_combout ;
wire \REG|registers[0][30]~q ;
wire \REG|registers[1][30]~q ;
wire \REG|registers[3][30]~q ;
wire \REG|registers[2][30]~q ;
wire \REG|Mux1~8_combout ;
wire \REG|registers[14][30]~q ;
wire \REG|registers[15][30]~q ;
wire \REG|registers[12][30]~q ;
wire \REG|registers[13][30]~feeder_combout ;
wire \REG|registers[13][30]~q ;
wire \REG|Mux1~6_combout ;
wire \REG|registers[9][30]~feeder_combout ;
wire \REG|registers[9][30]~q ;
wire \REG|registers[10][30]~q ;
wire \REG|registers[11][30]~feeder_combout ;
wire \REG|registers[11][30]~q ;
wire \REG|registers[8][30]~q ;
wire \REG|Mux1~5_combout ;
wire \REG|Mux1~9_combout ;
wire \REG|registers[21][28]~q ;
wire \REG|registers[17][28]~q ;
wire \REG|registers[25][28]~feeder_combout ;
wire \REG|registers[25][28]~q ;
wire \REG|registers[29][28]~q ;
wire \REG|Mux3~1_combout ;
wire \REG|registers[20][28]~q ;
wire \REG|registers[28][28]~q ;
wire \REG|registers[24][28]~q ;
wire \REG|registers[16][28]~q ;
wire \REG|Mux3~0_combout ;
wire \REG|registers[31][28]~q ;
wire \REG|registers[23][28]~feeder_combout ;
wire \REG|registers[23][28]~q ;
wire \REG|registers[19][28]~q ;
wire \REG|registers[27][28]~q ;
wire \REG|Mux3~3_combout ;
wire \REG|registers[18][28]~feeder_combout ;
wire \REG|registers[18][28]~q ;
wire \REG|registers[30][28]~feeder_combout ;
wire \REG|registers[30][28]~q ;
wire \REG|registers[26][28]~q ;
wire \REG|registers[22][28]~q ;
wire \REG|Mux3~2_combout ;
wire \REG|Mux3~4_combout ;
wire \REG|registers[1][27]~q ;
wire \REG|registers[2][27]~q ;
wire \REG|registers[0][27]~q ;
wire \REG|registers[3][27]~q ;
wire \REG|Mux4~8_combout ;
wire \REG|registers[5][27]~feeder_combout ;
wire \REG|registers[5][27]~q ;
wire \REG|registers[6][27]~q ;
wire \REG|registers[7][27]~q ;
wire \REG|registers[4][27]~q ;
wire \REG|Mux4~7_combout ;
wire \REG|registers[11][27]~q ;
wire \REG|registers[8][27]~feeder_combout ;
wire \REG|registers[8][27]~q ;
wire \REG|registers[10][27]~q ;
wire \REG|registers[9][27]~feeder_combout ;
wire \REG|registers[9][27]~q ;
wire \REG|Mux4~5_combout ;
wire \REG|registers[12][27]~feeder_combout ;
wire \REG|registers[12][27]~q ;
wire \REG|registers[13][27]~q ;
wire \REG|registers[15][27]~q ;
wire \REG|registers[14][27]~feeder_combout ;
wire \REG|registers[14][27]~q ;
wire \REG|Mux4~6_combout ;
wire \REG|Mux4~9_combout ;
wire \REG|Mux4~10_combout ;
wire \ALU|ALU_ResultSig~159_combout ;
wire \ALU|Equal68~2_combout ;
wire \ALU|ALU_ResultSig~158_combout ;
wire \ALU|ALU_ResultSig~656_combout ;
wire \ALU|ALU_ResultSig~655_combout ;
wire \ALU|ALU_ResultSig~657_combout ;
wire \ALU|ALU_ResultSig~4_combout ;
wire \ALU|ALU_ResultSig~660_combout ;
wire \ALU|ALU_ResultSig~377_combout ;
wire \ALU|ALU_ResultSig~661_combout ;
wire \ALU|ALU_ResultSig~188_combout ;
wire \ALU|ALU_ResultSig~676_combout ;
wire \ALU|ALU_ResultSig~452_combout ;
wire \ALU|ALU_ResultSig~662_combout ;
wire \ALU|ALU_ResultSig~659_combout ;
wire \REG|registers[28][23]~q ;
wire \REG|registers[20][23]~feeder_combout ;
wire \REG|registers[20][23]~q ;
wire \REG|registers[24][23]~q ;
wire \REG|registers[16][23]~q ;
wire \REG|Mux8~0_combout ;
wire \REG|registers[22][23]~q ;
wire \REG|registers[30][23]~q ;
wire \REG|registers[26][23]~q ;
wire \REG|registers[18][23]~feeder_combout ;
wire \REG|registers[18][23]~q ;
wire \REG|Mux8~2_combout ;
wire \REG|registers[21][23]~q ;
wire \REG|registers[17][23]~feeder_combout ;
wire \REG|registers[17][23]~q ;
wire \REG|registers[29][23]~q ;
wire \REG|registers[25][23]~q ;
wire \REG|Mux8~1_combout ;
wire \REG|registers[31][23]~feeder_combout ;
wire \REG|registers[31][23]~q ;
wire \REG|registers[19][23]~q ;
wire \REG|registers[27][23]~q ;
wire \REG|registers[23][23]~q ;
wire \REG|Mux8~3_combout ;
wire \REG|Mux8~4_combout ;
wire \REG|Mux8~10_combout ;
wire \ALU|ALU_Result[23]~91_combout ;
wire \ALU|ALU_ResultSig~103_combout ;
wire \ALU|ALU_ResultSig~236_combout ;
wire \ALU|ALU_ResultSig~140_combout ;
wire \ALU|ALU_ResultSig~138_combout ;
wire \ALU|ALU_ResultSig~180_combout ;
wire \REG|Mux1~10_combout ;
wire \ALU|ALU_ResultSig~647_combout ;
wire \ALU|ALU_ResultSig~645_combout ;
wire \ALU|ALU_ResultSig~227_combout ;
wire \ALU|ALU_ResultSig~644_combout ;
wire \ALU|ALU_ResultSig~642_combout ;
wire \ALU|ALU_ResultSig~641_combout ;
wire \ALU|ALU_ResultSig~643_combout ;
wire \ALU|ALU_ResultSig~646_combout ;
wire \ALU|ALU_ResultSig~648_combout ;
wire \ALU|ALU_ResultSig~650_combout ;
wire \ALU|ALU_ResultSig~192_combout ;
wire \REG|registers[4][26]~q ;
wire \REG|registers[7][26]~q ;
wire \REG|registers[5][26]~q ;
wire \REG|registers[6][26]~feeder_combout ;
wire \REG|registers[6][26]~q ;
wire \REG|Mux5~7_combout ;
wire \REG|registers[8][26]~feeder_combout ;
wire \REG|registers[8][26]~q ;
wire \REG|registers[11][26]~q ;
wire \REG|registers[9][26]~q ;
wire \REG|registers[10][26]~q ;
wire \REG|Mux5~5_combout ;
wire \REG|registers[13][26]~q ;
wire \REG|registers[14][26]~q ;
wire \REG|registers[15][26]~q ;
wire \REG|registers[12][26]~q ;
wire \REG|Mux5~6_combout ;
wire \REG|registers[3][26]~q ;
wire \REG|registers[1][26]~q ;
wire \REG|registers[2][26]~feeder_combout ;
wire \REG|registers[2][26]~q ;
wire \REG|registers[0][26]~q ;
wire \REG|Mux5~8_combout ;
wire \REG|Mux5~9_combout ;
wire \REG|Mux5~10_combout ;
wire \ALU|ALU_Result[26]~123_combout ;
wire \REG|registers[21][24]~feeder_combout ;
wire \REG|registers[21][24]~q ;
wire \REG|registers[25][24]~q ;
wire \REG|registers[17][24]~feeder_combout ;
wire \REG|registers[17][24]~q ;
wire \REG|registers[29][24]~feeder_combout ;
wire \REG|registers[29][24]~q ;
wire \REG|Mux7~1_combout ;
wire \REG|registers[31][24]~q ;
wire \REG|registers[27][24]~q ;
wire \REG|registers[23][24]~q ;
wire \REG|registers[19][24]~feeder_combout ;
wire \REG|registers[19][24]~q ;
wire \REG|Mux7~3_combout ;
wire \REG|registers[24][24]~q ;
wire \REG|registers[28][24]~q ;
wire \REG|registers[20][24]~q ;
wire \REG|registers[16][24]~feeder_combout ;
wire \REG|registers[16][24]~q ;
wire \REG|Mux7~0_combout ;
wire \REG|registers[30][24]~feeder_combout ;
wire \REG|registers[30][24]~q ;
wire \REG|registers[26][24]~q ;
wire \REG|registers[18][24]~q ;
wire \REG|registers[22][24]~feeder_combout ;
wire \REG|registers[22][24]~q ;
wire \REG|Mux7~2_combout ;
wire \REG|Mux7~4_combout ;
wire \ALU|Add1~86 ;
wire \ALU|Add1~90 ;
wire \ALU|Add1~94 ;
wire \ALU|Add1~98 ;
wire \ALU|Add1~102 ;
wire \ALU|Add1~105_sumout ;
wire \ALU|ALU_Result[26]~114_combout ;
wire \ALU|ALU_Result[26]~115_combout ;
wire \ALU|ALU_Result[26]~116_combout ;
wire \ALU|ALU_Result[26]~117_combout ;
wire \ALU|ALU_Result[26]~118_combout ;
wire \ALU|ALU_Result[26]~119_combout ;
wire \ALU|ALU_Result[26]~121_combout ;
wire \ALU|ALU_Result[26]~122_combout ;
wire \REG|registers[16][18]~q ;
wire \REG|registers[24][18]~q ;
wire \REG|registers[20][18]~feeder_combout ;
wire \REG|registers[20][18]~q ;
wire \REG|registers[28][18]~q ;
wire \REG|Mux13~0_combout ;
wire \REG|registers[23][18]~q ;
wire \REG|registers[27][18]~q ;
wire \REG|registers[19][18]~q ;
wire \REG|registers[31][18]~q ;
wire \REG|Mux13~3_combout ;
wire \REG|registers[30][18]~q ;
wire \REG|registers[26][18]~q ;
wire \REG|registers[18][18]~feeder_combout ;
wire \REG|registers[18][18]~q ;
wire \REG|registers[22][18]~q ;
wire \REG|Mux13~2_combout ;
wire \REG|registers[17][18]~q ;
wire \REG|registers[25][18]~q ;
wire \REG|registers[21][18]~q ;
wire \REG|registers[29][18]~q ;
wire \REG|Mux13~1_combout ;
wire \REG|Mux13~4_combout ;
wire \ALU|ALU_Result[17]~62_combout ;
wire \ALU|ALU_ResultSig~63_combout ;
wire \ALU|ALU_Result[17]~64_combout ;
wire \ALU|ALU_ResultSig~56_combout ;
wire \ALU|ALU_ResultSig~54_combout ;
wire \ALU|ALU_Result[17]~65_combout ;
wire \ALU|ALU_Result[17]~63_combout ;
wire \ALU|ALU_Result[17]~66_combout ;
wire \ALU|ALU_ResultSig~72_combout ;
wire \ALU|ALU_Result[17]~69_combout ;
wire \ALU|ALU_Result[17]~68_combout ;
wire \REG|registers[7][17]~q ;
wire \REG|registers[5][17]~q ;
wire \REG|registers[6][17]~q ;
wire \REG|registers[4][17]~feeder_combout ;
wire \REG|registers[4][17]~q ;
wire \REG|Mux14~7_combout ;
wire \REG|registers[9][17]~q ;
wire \REG|registers[11][17]~q ;
wire \REG|registers[10][17]~q ;
wire \REG|registers[8][17]~feeder_combout ;
wire \REG|registers[8][17]~q ;
wire \REG|Mux14~5_combout ;
wire \REG|registers[13][17]~q ;
wire \REG|registers[12][17]~q ;
wire \REG|registers[14][17]~q ;
wire \REG|registers[15][17]~q ;
wire \REG|Mux14~6_combout ;
wire \REG|registers[2][17]~q ;
wire \REG|registers[1][17]~q ;
wire \REG|registers[3][17]~q ;
wire \REG|registers[0][17]~feeder_combout ;
wire \REG|registers[0][17]~q ;
wire \REG|Mux14~8_combout ;
wire \REG|Mux14~9_combout ;
wire \ALU|ALU_Result[17]~67_combout ;
wire \ALU|ALU_ResultSig~73_combout ;
wire \ALU|ALU_Result[17]~70_combout ;
wire \ALU|ALU_Result[17]~71_combout ;
wire \ALU|ALU_ResultSig~307_combout ;
wire \ALU|ALU_ResultSig~50_combout ;
wire \ALU|ALU_Result[17]~57_combout ;
wire \ALU|ALU_ResultSig~527_combout ;
wire \ALU|ALU_ResultSig~300_combout ;
wire \ALU|ALU_ResultSig~150_combout ;
wire \ALU|ALU_ResultSig~48_combout ;
wire \ALU|ALU_ResultSig~142_combout ;
wire \ALU|ALU_Result[17]~60_combout ;
wire \ALU|ALU_Result[17]~58_combout ;
wire \ALU|ALU_Result[17]~141_combout ;
wire \ALU|ALU_ResultSig~521_combout ;
wire \ALU|ALU_ResultSig~523_combout ;
wire \REG|registers[2][15]~q ;
wire \REG|registers[1][15]~q ;
wire \REG|registers[0][15]~q ;
wire \REG|registers[3][15]~feeder_combout ;
wire \REG|registers[3][15]~q ;
wire \REG|Mux16~8_combout ;
wire \REG|registers[10][15]~q ;
wire \REG|registers[8][15]~q ;
wire \REG|registers[9][15]~q ;
wire \REG|registers[11][15]~q ;
wire \REG|Mux16~5_combout ;
wire \REG|registers[6][15]~q ;
wire \REG|registers[4][15]~q ;
wire \REG|registers[5][15]~feeder_combout ;
wire \REG|registers[5][15]~q ;
wire \REG|registers[7][15]~q ;
wire \REG|Mux16~7_combout ;
wire \REG|registers[15][15]~feeder_combout ;
wire \REG|registers[15][15]~q ;
wire \REG|registers[14][15]~q ;
wire \REG|registers[12][15]~q ;
wire \REG|registers[13][15]~q ;
wire \REG|Mux16~6_combout ;
wire \REG|Mux16~9_combout ;
wire \REG|Mux16~10_combout ;
wire \REG|Mux14~10_combout ;
wire \ALU|ALU_ResultSig~558_combout ;
wire \ALU|ALU_ResultSig~155_combout ;
wire \ALU|ALU_ResultSig~555_combout ;
wire \ALU|ALU_ResultSig~554_combout ;
wire \ALU|ALU_ResultSig~556_combout ;
wire \ALU|ALU_ResultSig~553_combout ;
wire \ALU|ALU_ResultSig~557_combout ;
wire \ALU|ALU_ResultSig~550_combout ;
wire \REG|registers[29][13]~q ;
wire \REG|registers[25][13]~q ;
wire \REG|registers[17][13]~q ;
wire \REG|registers[21][13]~q ;
wire \REG|Mux18~1_combout ;
wire \REG|registers[19][13]~q ;
wire \REG|registers[27][13]~q ;
wire \REG|registers[23][13]~feeder_combout ;
wire \REG|registers[23][13]~q ;
wire \REG|registers[31][13]~q ;
wire \REG|Mux18~3_combout ;
wire \REG|registers[18][13]~q ;
wire \REG|registers[26][13]~q ;
wire \REG|registers[30][13]~feeder_combout ;
wire \REG|registers[30][13]~q ;
wire \REG|registers[22][13]~feeder_combout ;
wire \REG|registers[22][13]~q ;
wire \REG|Mux18~2_combout ;
wire \REG|registers[20][13]~q ;
wire \REG|registers[24][13]~q ;
wire \REG|registers[28][13]~feeder_combout ;
wire \REG|registers[28][13]~q ;
wire \REG|registers[16][13]~q ;
wire \REG|Mux18~0_combout ;
wire \REG|Mux18~4_combout ;
wire \ALU|ALU_ResultSig~481_combout ;
wire \ALU|ALU_ResultSig~483_combout ;
wire \REG|registers[25][12]~q ;
wire \REG|registers[29][12]~q ;
wire \REG|registers[21][12]~q ;
wire \REG|registers[17][12]~q ;
wire \REG|Mux19~1_combout ;
wire \REG|registers[19][12]~q ;
wire \REG|registers[27][12]~q ;
wire \REG|registers[23][12]~q ;
wire \REG|registers[31][12]~q ;
wire \REG|Mux19~3_combout ;
wire \REG|registers[26][12]~q ;
wire \REG|registers[30][12]~q ;
wire \REG|registers[22][12]~q ;
wire \REG|registers[18][12]~q ;
wire \REG|Mux19~2_combout ;
wire \REG|registers[20][12]~q ;
wire \REG|registers[16][12]~feeder_combout ;
wire \REG|registers[16][12]~q ;
wire \REG|registers[24][12]~feeder_combout ;
wire \REG|registers[24][12]~q ;
wire \REG|registers[28][12]~q ;
wire \REG|Mux19~0_combout ;
wire \REG|Mux19~4_combout ;
wire \ALU|ALU_ResultSig~480_combout ;
wire \REG|registers[23][14]~feeder_combout ;
wire \REG|registers[23][14]~q ;
wire \REG|registers[31][14]~q ;
wire \REG|registers[19][14]~q ;
wire \REG|registers[27][14]~q ;
wire \REG|Mux17~3_combout ;
wire \REG|registers[17][14]~q ;
wire \REG|registers[29][14]~q ;
wire \REG|registers[25][14]~q ;
wire \REG|registers[21][14]~feeder_combout ;
wire \REG|registers[21][14]~q ;
wire \REG|Mux17~1_combout ;
wire \REG|registers[28][14]~feeder_combout ;
wire \REG|registers[28][14]~q ;
wire \REG|registers[24][14]~q ;
wire \REG|registers[16][14]~q ;
wire \REG|registers[20][14]~feeder_combout ;
wire \REG|registers[20][14]~q ;
wire \REG|Mux17~0_combout ;
wire \REG|registers[26][14]~q ;
wire \REG|registers[22][14]~feeder_combout ;
wire \REG|registers[22][14]~q ;
wire \REG|registers[30][14]~feeder_combout ;
wire \REG|registers[30][14]~q ;
wire \REG|registers[18][14]~feeder_combout ;
wire \REG|registers[18][14]~q ;
wire \REG|Mux17~2_combout ;
wire \REG|Mux17~4_combout ;
wire \ALU|ALU_ResultSig~482_combout ;
wire \ALU|ALU_ResultSig~485_combout ;
wire \REG|registers[26][16]~q ;
wire \REG|registers[18][16]~q ;
wire \REG|registers[30][16]~q ;
wire \REG|registers[22][16]~feeder_combout ;
wire \REG|registers[22][16]~q ;
wire \REG|Mux15~2_combout ;
wire \REG|registers[23][16]~q ;
wire \REG|registers[31][16]~q ;
wire \REG|registers[19][16]~q ;
wire \REG|registers[27][16]~q ;
wire \REG|Mux15~3_combout ;
wire \REG|registers[16][16]~feeder_combout ;
wire \REG|registers[16][16]~q ;
wire \REG|registers[28][16]~q ;
wire \REG|registers[20][16]~feeder_combout ;
wire \REG|registers[20][16]~q ;
wire \REG|registers[24][16]~q ;
wire \REG|Mux15~0_combout ;
wire \REG|registers[29][16]~feeder_combout ;
wire \REG|registers[29][16]~q ;
wire \REG|registers[25][16]~q ;
wire \REG|registers[17][16]~q ;
wire \REG|registers[21][16]~q ;
wire \REG|Mux15~1_combout ;
wire \REG|Mux15~4_combout ;
wire \ALU|ALU_ResultSig~484_combout ;
wire \ALU|ALU_ResultSig~486_combout ;
wire \ALU|ALU_ResultSig~231_combout ;
wire \ALU|ALU_ResultSig~475_combout ;
wire \ALU|ALU_ResultSig~139_combout ;
wire \ALU|ALU_ResultSig~134_combout ;
wire \ALU|ALU_ResultSig~271_combout ;
wire \ALU|ALU_ResultSig~232_combout ;
wire \ALU|ALU_ResultSig~477_combout ;
wire \ALU|ALU_ResultSig~478_combout ;
wire \ALU|ALU_ResultSig~60_combout ;
wire \ALU|ALU_ResultSig~476_combout ;
wire \ALU|ALU_ResultSig~479_combout ;
wire \ALU|ALU_ResultSig~201_combout ;
wire \ALU|ALU_ResultSig~244_combout ;
wire \ALU|ALU_ResultSig~472_combout ;
wire \ALU|ALU_ResultSig~471_combout ;
wire \ALU|Equal68~5_combout ;
wire \ALU|ALU_ResultSig~167_combout ;
wire \ALU|ALU_ResultSig~212_combout ;
wire \ALU|ALU_ResultSig~359_combout ;
wire \ALU|ALU_ResultSig~21_combout ;
wire \ALU|ALU_ResultSig~318_combout ;
wire \ALU|ALU_ResultSig~210_combout ;
wire \ALU|ALU_ResultSig~360_combout ;
wire \ALU|ALU_ResultSig~49_combout ;
wire \ALU|ALU_ResultSig~357_combout ;
wire \ALU|ALU_ResultSig~355_combout ;
wire \ALU|ALU_ResultSig~358_combout ;
wire \ALU|ALU_ResultSig~356_combout ;
wire \ALU|ALU_ResultSig~361_combout ;
wire \REG|registers[17][8]~q ;
wire \REG|registers[21][8]~q ;
wire \REG|registers[29][8]~q ;
wire \REG|registers[25][8]~q ;
wire \REG|Mux23~1_combout ;
wire \REG|registers[19][8]~q ;
wire \REG|registers[27][8]~q ;
wire \REG|registers[23][8]~feeder_combout ;
wire \REG|registers[23][8]~q ;
wire \REG|registers[31][8]~q ;
wire \REG|Mux23~3_combout ;
wire \REG|registers[18][8]~q ;
wire \REG|registers[30][8]~q ;
wire \REG|registers[22][8]~q ;
wire \REG|registers[26][8]~q ;
wire \REG|Mux23~2_combout ;
wire \REG|registers[28][8]~q ;
wire \REG|registers[24][8]~q ;
wire \REG|registers[16][8]~q ;
wire \REG|registers[20][8]~q ;
wire \REG|Mux23~0_combout ;
wire \REG|Mux23~4_combout ;
wire \ALU|ALU_ResultSig~388_combout ;
wire \ALU|ALU_ResultSig~229_combout ;
wire \ALU|ALU_ResultSig~462_combout ;
wire \REG|registers[14][11]~q ;
wire \REG|registers[13][11]~q ;
wire \REG|registers[15][11]~q ;
wire \REG|registers[12][11]~q ;
wire \REG|Mux20~6_combout ;
wire \REG|registers[8][11]~feeder_combout ;
wire \REG|registers[8][11]~q ;
wire \REG|registers[11][11]~q ;
wire \REG|registers[9][11]~q ;
wire \REG|registers[10][11]~q ;
wire \REG|Mux20~5_combout ;
wire \REG|registers[2][11]~q ;
wire \REG|registers[0][11]~feeder_combout ;
wire \REG|registers[0][11]~q ;
wire \REG|registers[3][11]~feeder_combout ;
wire \REG|registers[3][11]~q ;
wire \REG|registers[1][11]~q ;
wire \REG|Mux20~8_combout ;
wire \REG|registers[6][11]~q ;
wire \REG|registers[7][11]~q ;
wire \REG|registers[4][11]~q ;
wire \REG|registers[5][11]~q ;
wire \REG|Mux20~7_combout ;
wire \REG|Mux20~9_combout ;
wire \REG|Mux20~10_combout ;
wire \ALU|ALU_ResultSig~463_combout ;
wire \ALU|ALU_ResultSig~460_combout ;
wire \REG|Mux17~10_combout ;
wire \ALU|ALU_ResultSig~461_combout ;
wire \ALU|ALU_ResultSig~464_combout ;
wire \ALU|ALU_ResultSig~455_combout ;
wire \ALU|ALU_ResultSig~234_combout ;
wire \ALU|ALU_ResultSig~457_combout ;
wire \ALU|ALU_ResultSig~456_combout ;
wire \ALU|ALU_ResultSig~458_combout ;
wire \ALU|ALU_ResultSig~459_combout ;
wire \ALU|ALU_Result[11]~39_combout ;
wire \REG|registers[6][10]~q ;
wire \REG|registers[7][10]~feeder_combout ;
wire \REG|registers[7][10]~q ;
wire \REG|registers[4][10]~q ;
wire \REG|registers[5][10]~q ;
wire \REG|Mux21~7_combout ;
wire \REG|registers[15][10]~q ;
wire \REG|registers[14][10]~q ;
wire \REG|registers[13][10]~q ;
wire \REG|registers[12][10]~feeder_combout ;
wire \REG|registers[12][10]~q ;
wire \REG|Mux21~6_combout ;
wire \REG|registers[10][10]~q ;
wire \REG|registers[11][10]~q ;
wire \REG|registers[9][10]~q ;
wire \REG|registers[8][10]~feeder_combout ;
wire \REG|registers[8][10]~q ;
wire \REG|Mux21~5_combout ;
wire \REG|registers[2][10]~q ;
wire \REG|registers[0][10]~q ;
wire \REG|registers[1][10]~q ;
wire \REG|registers[3][10]~feeder_combout ;
wire \REG|registers[3][10]~q ;
wire \REG|Mux21~8_combout ;
wire \REG|Mux21~9_combout ;
wire \REG|Mux21~10_combout ;
wire \ALU|ALU_ResultSig~434_combout ;
wire \ALU|ALU_ResultSig~436_combout ;
wire \ALU|ALU_ResultSig~193_combout ;
wire \ALU|ALU_ResultSig~435_combout ;
wire \ALU|ALU_ResultSig~441_combout ;
wire \ALU|ALU_ResultSig~437_combout ;
wire \ALU|ALU_ResultSig~440_combout ;
wire \ALU|ALU_ResultSig~439_combout ;
wire \ALU|ALU_ResultSig~58_combout ;
wire \ALU|ALU_ResultSig~438_combout ;
wire \ALU|ALU_ResultSig~442_combout ;
wire \ALU|ALU_ResultSig~443_combout ;
wire \ALU|ALU_ResultSig~432_combout ;
wire \ALU|ALU_ResultSig~423_combout ;
wire \ALU|ALU_ResultSig~45_combout ;
wire \ALU|ALU_ResultSig~43_combout ;
wire \ALU|ALU_ResultSig~20_combout ;
wire \ALU|ALU_ResultSig~25_combout ;
wire \ALU|ALU_ResultSig~429_combout ;
wire \ALU|ALU_ResultSig~23_combout ;
wire \ALU|ALU_ResultSig~430_combout ;
wire \ALU|ALU_ResultSig~431_combout ;
wire \ALU|ALU_ResultSig~260_combout ;
wire \ALU|ALU_ResultSig~418_combout ;
wire \ALU|ALU_ResultSig~419_combout ;
wire \ALU|ALU_ResultSig~420_combout ;
wire \ALU|ALU_ResultSig~29_combout ;
wire \ALU|ALU_ResultSig~289_combout ;
wire \ALU|ALU_ResultSig~35_combout ;
wire \ALU|Equal68~0_combout ;
wire \ALU|ALU_ResultSig~31_combout ;
wire \ALU|ALU_ResultSig~32_combout ;
wire \ALU|ALU_ResultSig~295_combout ;
wire \ALU|ALU_ResultSig~296_combout ;
wire \ALU|ALU_ResultSig~291_combout ;
wire \ALU|ALU_ResultSig~284_combout ;
wire \ALU|ALU_ResultSig~27_combout ;
wire \ALU|ALU_ResultSig~290_combout ;
wire \ALU|ALU_ResultSig~287_combout ;
wire \REG|registers[22][6]~q ;
wire \REG|registers[26][6]~q ;
wire \REG|registers[18][6]~q ;
wire \REG|registers[30][6]~q ;
wire \REG|Mux25~2_combout ;
wire \REG|registers[16][6]~q ;
wire \REG|registers[24][6]~q ;
wire \REG|registers[28][6]~q ;
wire \REG|registers[20][6]~q ;
wire \REG|Mux25~0_combout ;
wire \REG|registers[21][6]~q ;
wire \REG|registers[25][6]~q ;
wire \REG|registers[29][6]~q ;
wire \REG|registers[17][6]~feeder_combout ;
wire \REG|registers[17][6]~q ;
wire \REG|Mux25~1_combout ;
wire \REG|registers[23][6]~q ;
wire \REG|registers[27][6]~q ;
wire \REG|registers[19][6]~q ;
wire \REG|registers[31][6]~q ;
wire \REG|Mux25~3_combout ;
wire \REG|Mux25~4_combout ;
wire \ALU|ALU_ResultSig~286_combout ;
wire \REG|registers[8][2]~q ;
wire \REG|registers[11][2]~q ;
wire \REG|registers[9][2]~q ;
wire \REG|registers[10][2]~q ;
wire \REG|Mux29~5_combout ;
wire \REG|registers[5][2]~feeder_combout ;
wire \REG|registers[5][2]~q ;
wire \REG|registers[7][2]~q ;
wire \REG|registers[6][2]~q ;
wire \REG|registers[4][2]~q ;
wire \REG|Mux29~7_combout ;
wire \REG|registers[15][2]~q ;
wire \REG|registers[14][2]~q ;
wire \REG|registers[12][2]~q ;
wire \REG|registers[13][2]~q ;
wire \REG|Mux29~6_combout ;
wire \REG|registers[1][2]~q ;
wire \REG|registers[2][2]~q ;
wire \REG|registers[3][2]~feeder_combout ;
wire \REG|registers[3][2]~q ;
wire \REG|registers[0][2]~q ;
wire \REG|Mux29~8_combout ;
wire \REG|Mux29~9_combout ;
wire \ALU|ALU_Result[2]~12_combout ;
wire \ALU|ALU_ResultSig~274_combout ;
wire \ALU|ALU_ResultSig~272_combout ;
wire \ALU|ALU_ResultSig~275_combout ;
wire \ALU|ALU_ResultSig~273_combout ;
wire \ALU|ALU_ResultSig~276_combout ;
wire \ALU|ALU_ResultSig~278_combout ;
wire \ALU|ALU_ResultSig~280_combout ;
wire \REG|registers[4][7]~q ;
wire \REG|registers[5][7]~q ;
wire \REG|registers[6][7]~q ;
wire \REG|registers[7][7]~q ;
wire \REG|Mux24~7_combout ;
wire \REG|registers[2][7]~q ;
wire \REG|registers[1][7]~q ;
wire \REG|registers[3][7]~q ;
wire \REG|registers[0][7]~feeder_combout ;
wire \REG|registers[0][7]~q ;
wire \REG|Mux24~8_combout ;
wire \REG|registers[14][7]~q ;
wire \REG|registers[12][7]~feeder_combout ;
wire \REG|registers[12][7]~q ;
wire \REG|registers[15][7]~q ;
wire \REG|registers[13][7]~q ;
wire \REG|Mux24~6_combout ;
wire \REG|registers[8][7]~q ;
wire \REG|registers[11][7]~q ;
wire \REG|registers[9][7]~q ;
wire \REG|registers[10][7]~q ;
wire \REG|Mux24~5_combout ;
wire \REG|Mux24~9_combout ;
wire \ALU|ALU_ResultSig~350_combout ;
wire \REG|registers[28][9]~q ;
wire \REG|registers[24][9]~q ;
wire \REG|registers[16][9]~feeder_combout ;
wire \REG|registers[16][9]~q ;
wire \REG|registers[20][9]~q ;
wire \REG|Mux22~0_combout ;
wire \REG|registers[27][9]~q ;
wire \REG|registers[31][9]~q ;
wire \REG|registers[19][9]~feeder_combout ;
wire \REG|registers[19][9]~q ;
wire \REG|registers[23][9]~q ;
wire \REG|Mux22~3_combout ;
wire \REG|registers[26][9]~q ;
wire \REG|registers[30][9]~q ;
wire \REG|registers[18][9]~feeder_combout ;
wire \REG|registers[18][9]~q ;
wire \REG|registers[22][9]~feeder_combout ;
wire \REG|registers[22][9]~q ;
wire \REG|Mux22~2_combout ;
wire \REG|registers[25][9]~q ;
wire \REG|registers[29][9]~feeder_combout ;
wire \REG|registers[29][9]~q ;
wire \REG|registers[21][9]~feeder_combout ;
wire \REG|registers[21][9]~q ;
wire \REG|registers[17][9]~feeder_combout ;
wire \REG|registers[17][9]~q ;
wire \REG|Mux22~1_combout ;
wire \REG|Mux22~4_combout ;
wire \REG|Mux22~10_combout ;
wire \ALU|ALU_ResultSig~417_combout ;
wire \ALU|ALU_Result[9]~33_combout ;
wire \REG|registers[29][5]~q ;
wire \REG|registers[25][5]~q ;
wire \REG|registers[17][5]~q ;
wire \REG|registers[21][5]~q ;
wire \REG|Mux26~1_combout ;
wire \REG|registers[27][5]~q ;
wire \REG|registers[31][5]~q ;
wire \REG|registers[19][5]~q ;
wire \REG|registers[23][5]~q ;
wire \REG|Mux26~3_combout ;
wire \REG|registers[30][5]~q ;
wire \REG|registers[22][5]~q ;
wire \REG|registers[26][5]~q ;
wire \REG|registers[18][5]~feeder_combout ;
wire \REG|registers[18][5]~q ;
wire \REG|Mux26~2_combout ;
wire \REG|registers[24][5]~q ;
wire \REG|registers[16][5]~q ;
wire \REG|registers[20][5]~q ;
wire \REG|registers[28][5]~q ;
wire \REG|Mux26~0_combout ;
wire \REG|Mux26~4_combout ;
wire \ALU|ALU_ResultSig~202_combout ;
wire \ALU|ALU_ResultSig~214_combout ;
wire \ALU|ALU_ResultSig~216_combout ;
wire \ALU|ALU_ResultSig~213_combout ;
wire \ALU|ALU_ResultSig~217_combout ;
wire \ALU|ALU_ResultSig~211_combout ;
wire \ALU|ALU_ResultSig~104_combout ;
wire \ALU|ALU_ResultSig~215_combout ;
wire \ALU|ALU_ResultSig~218_combout ;
wire \ALU|ALU_ResultSig~199_combout ;
wire \ALU|ALU_ResultSig~135_combout ;
wire \REG|registers[9][4]~q ;
wire \REG|registers[8][4]~q ;
wire \REG|registers[11][4]~q ;
wire \REG|registers[10][4]~q ;
wire \REG|Mux27~5_combout ;
wire \REG|registers[7][4]~q ;
wire \REG|registers[6][4]~q ;
wire \REG|registers[5][4]~feeder_combout ;
wire \REG|registers[5][4]~q ;
wire \REG|registers[4][4]~feeder_combout ;
wire \REG|registers[4][4]~q ;
wire \REG|Mux27~7_combout ;
wire \REG|registers[13][4]~feeder_combout ;
wire \REG|registers[13][4]~q ;
wire \REG|registers[15][4]~q ;
wire \REG|registers[14][4]~q ;
wire \REG|registers[12][4]~q ;
wire \REG|Mux27~6_combout ;
wire \REG|registers[0][4]~q ;
wire \REG|registers[1][4]~q ;
wire \REG|registers[2][4]~feeder_combout ;
wire \REG|registers[2][4]~q ;
wire \REG|registers[3][4]~q ;
wire \REG|Mux27~8_combout ;
wire \REG|Mux27~9_combout ;
wire \ALU|ALU_ResultSig~226_combout ;
wire \ALU|ALU_ResultSig~689_combout ;
wire \ALU|ALU_ResultSig~131_combout ;
wire \ALU|ALU_ResultSig~223_combout ;
wire \ALU|ALU_ResultSig~224_combout ;
wire \ALU|ALU_ResultSig~222_combout ;
wire \ALU|ALU_ResultSig~219_combout ;
wire \ALU|ALU_ResultSig~129_combout ;
wire \ALU|ALU_ResultSig~220_combout ;
wire \ALU|ALU_ResultSig~130_combout ;
wire \ALU|ALU_ResultSig~221_combout ;
wire \ALU|ALU_ResultSig~225_combout ;
wire \ALU|ALU_ResultSig~110_combout ;
wire \ALU|ALU_ResultSig~204_combout ;
wire \ALU|ALU_ResultSig~207_combout ;
wire \ALU|ALU_ResultSig~10_combout ;
wire \ALU|ALU_ResultSig~36_combout ;
wire \ALU|ALU_ResultSig~206_combout ;
wire \ALU|ALU_ResultSig~208_combout ;
wire \ALU|ALU_ResultSig~205_combout ;
wire \ALU|ALU_ResultSig~203_combout ;
wire \ALU|ALU_ResultSig~209_combout ;
wire \ALU|ALU_ResultSig~200_combout ;
wire \ALU|ALU_ResultSig~228_combout ;
wire \ALU|ALU_ResultSig~241_combout ;
wire \ALU|ALU_ResultSig~240_combout ;
wire \ALU|ALU_ResultSig~239_combout ;
wire \REG|Mux24~10_combout ;
wire \REG|Mux27~10_combout ;
wire \REG|Mux26~10_combout ;
wire \ALU|ALU_ResultSig~242_combout ;
wire \ALU|ALU_ResultSig~243_combout ;
wire \ALU|ALU_ResultSig~230_combout ;
wire \ALU|ALU_ResultSig~235_combout ;
wire \ALU|ALU_ResultSig~233_combout ;
wire \ALU|ALU_ResultSig~143_combout ;
wire \ALU|ALU_ResultSig~185_combout ;
wire \ALU|ALU_ResultSig~237_combout ;
wire \ALU|ALU_ResultSig~238_combout ;
wire \ALU|ALU_Result[4]~18_combout ;
wire \REG|registers[10][3]~q ;
wire \REG|registers[11][3]~q ;
wire \REG|registers[9][3]~q ;
wire \REG|registers[8][3]~q ;
wire \REG|Mux28~5_combout ;
wire \REG|registers[4][3]~q ;
wire \REG|registers[5][3]~q ;
wire \REG|registers[7][3]~q ;
wire \REG|registers[6][3]~q ;
wire \REG|Mux28~7_combout ;
wire \REG|registers[12][3]~q ;
wire \REG|registers[15][3]~q ;
wire \REG|registers[14][3]~q ;
wire \REG|registers[13][3]~q ;
wire \REG|Mux28~6_combout ;
wire \REG|registers[0][3]~q ;
wire \REG|registers[3][3]~q ;
wire \REG|registers[2][3]~q ;
wire \REG|registers[1][3]~q ;
wire \REG|Mux28~8_combout ;
wire \REG|Mux28~9_combout ;
wire \REG|Mux28~10_combout ;
wire \ALU|ALU_ResultSig~195_combout ;
wire \ALU|ALU_ResultSig~194_combout ;
wire \ALU|ALU_ResultSig~197_combout ;
wire \ALU|ALU_ResultSig~196_combout ;
wire \ALU|ALU_ResultSig~198_combout ;
wire \ALU|ALU_ResultSig~178_combout ;
wire \ALU|ALU_ResultSig~136_combout ;
wire \ALU|ALU_ResultSig~179_combout ;
wire \ALU|ALU_ResultSig~168_combout ;
wire \ALU|ALU_ResultSig~169_combout ;
wire \ALU|ALU_ResultSig~173_combout ;
wire \ALU|ALU_ResultSig~170_combout ;
wire \ALU|ALU_ResultSig~171_combout ;
wire \ALU|ALU_ResultSig~172_combout ;
wire \ALU|ALU_ResultSig~175_combout ;
wire \ALU|ALU_ResultSig~176_combout ;
wire \ALU|ALU_ResultSig~174_combout ;
wire \ALU|ALU_ResultSig~177_combout ;
wire \ALU|ALU_ResultSig~189_combout ;
wire \ALU|ALU_ResultSig~190_combout ;
wire \ALU|Equal68~1_combout ;
wire \ALU|ALU_ResultSig~107_combout ;
wire \ALU|ALU_ResultSig~105_combout ;
wire \ALU|ALU_ResultSig~163_combout ;
wire \ALU|ALU_ResultSig~164_combout ;
wire \ALU|ALU_ResultSig~165_combout ;
wire \ALU|ALU_ResultSig~166_combout ;
wire \ALU|ALU_ResultSig~181_combout ;
wire \ALU|ALU_ResultSig~145_combout ;
wire \ALU|ALU_ResultSig~182_combout ;
wire \ALU|ALU_ResultSig~147_combout ;
wire \ALU|ALU_ResultSig~183_combout ;
wire \ALU|ALU_ResultSig~184_combout ;
wire \ALU|ALU_ResultSig~186_combout ;
wire \ALU|ALU_ResultSig~187_combout ;
wire \ALU|ALU_ResultSig~191_combout ;
wire \ALU|ALU_Result[3]~15_combout ;
wire \REG|registers[6][1]~q ;
wire \REG|registers[4][1]~feeder_combout ;
wire \REG|registers[4][1]~q ;
wire \REG|registers[5][1]~q ;
wire \REG|registers[7][1]~feeder_combout ;
wire \REG|registers[7][1]~q ;
wire \REG|Mux30~7_combout ;
wire \REG|registers[0][1]~q ;
wire \REG|registers[2][1]~q ;
wire \REG|registers[3][1]~q ;
wire \REG|registers[1][1]~q ;
wire \REG|Mux30~8_combout ;
wire \REG|registers[9][1]~q ;
wire \REG|registers[11][1]~q ;
wire \REG|registers[8][1]~q ;
wire \REG|registers[10][1]~q ;
wire \REG|Mux30~5_combout ;
wire \REG|registers[15][1]~q ;
wire \REG|registers[12][1]~q ;
wire \REG|registers[13][1]~q ;
wire \REG|registers[14][1]~q ;
wire \REG|Mux30~6_combout ;
wire \REG|Mux30~9_combout ;
wire \ALU|Add1~2 ;
wire \ALU|Add1~6 ;
wire \ALU|Add1~10 ;
wire \ALU|Add1~13_sumout ;
wire \ALU|Add0~14 ;
wire \ALU|Add0~17_sumout ;
wire \ALU|ALU_Result[3]~16_combout ;
wire \ALU|ALU_Result[3]~17_combout ;
wire \REG|registers[20][3]~q ;
wire \REG|registers[24][3]~q ;
wire \REG|registers[28][3]~q ;
wire \REG|registers[16][3]~feeder_combout ;
wire \REG|registers[16][3]~q ;
wire \REG|Mux28~0_combout ;
wire \REG|registers[19][3]~q ;
wire \REG|registers[31][3]~q ;
wire \REG|registers[27][3]~q ;
wire \REG|registers[23][3]~feeder_combout ;
wire \REG|registers[23][3]~q ;
wire \REG|Mux28~3_combout ;
wire \REG|registers[18][3]~q ;
wire \REG|registers[30][3]~q ;
wire \REG|registers[22][3]~q ;
wire \REG|registers[26][3]~q ;
wire \REG|Mux28~2_combout ;
wire \REG|registers[17][3]~q ;
wire \REG|registers[25][3]~q ;
wire \REG|registers[21][3]~q ;
wire \REG|registers[29][3]~q ;
wire \REG|Mux28~1_combout ;
wire \REG|Mux28~4_combout ;
wire \ALU|Add1~14 ;
wire \ALU|Add1~17_sumout ;
wire \ALU|Add0~18 ;
wire \ALU|Add0~21_sumout ;
wire \ALU|ALU_Result[4]~19_combout ;
wire \ALU|ALU_Result[4]~20_combout ;
wire \REG|registers[17][4]~q ;
wire \REG|registers[21][4]~q ;
wire \REG|registers[29][4]~q ;
wire \REG|registers[25][4]~q ;
wire \REG|Mux27~1_combout ;
wire \REG|registers[30][4]~q ;
wire \REG|registers[22][4]~q ;
wire \REG|registers[18][4]~feeder_combout ;
wire \REG|registers[18][4]~q ;
wire \REG|registers[26][4]~q ;
wire \REG|Mux27~2_combout ;
wire \REG|registers[31][4]~q ;
wire \REG|registers[19][4]~q ;
wire \REG|registers[27][4]~q ;
wire \REG|registers[23][4]~q ;
wire \REG|Mux27~3_combout ;
wire \REG|registers[20][4]~q ;
wire \REG|registers[28][4]~q ;
wire \REG|registers[24][4]~q ;
wire \REG|registers[16][4]~q ;
wire \REG|Mux27~0_combout ;
wire \REG|Mux27~4_combout ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~34 ;
wire \ALU|Add0~38 ;
wire \ALU|Add0~41_sumout ;
wire \ALU|Add1~18 ;
wire \ALU|Add1~22 ;
wire \ALU|Add1~26 ;
wire \ALU|Add1~30 ;
wire \ALU|Add1~34 ;
wire \ALU|Add1~37_sumout ;
wire \ALU|ALU_Result[9]~34_combout ;
wire \ALU|ALU_ResultSig~252_combout ;
wire \ALU|ALU_ResultSig~41_combout ;
wire \ALU|ALU_ResultSig~401_combout ;
wire \ALU|ALU_ResultSig~402_combout ;
wire \ALU|ALU_ResultSig~403_combout ;
wire \ALU|ALU_ResultSig~399_combout ;
wire \ALU|ALU_ResultSig~400_combout ;
wire \ALU|ALU_ResultSig~404_combout ;
wire \ALU|ALU_ResultSig~245_combout ;
wire \ALU|ALU_ResultSig~398_combout ;
wire \ALU|ALU_ResultSig~405_combout ;
wire \ALU|ALU_ResultSig~682_combout ;
wire \ALU|ALU_ResultSig~393_combout ;
wire \ALU|ALU_ResultSig~394_combout ;
wire \ALU|ALU_ResultSig~396_combout ;
wire \ALU|ALU_ResultSig~395_combout ;
wire \ALU|ALU_ResultSig~397_combout ;
wire \ALU|ALU_ResultSig~406_combout ;
wire \ALU|ALU_ResultSig~407_combout ;
wire \ALU|ALU_ResultSig~309_combout ;
wire \ALU|ALU_ResultSig~408_combout ;
wire \ALU|ALU_ResultSig~412_combout ;
wire \ALU|ALU_ResultSig~413_combout ;
wire \ALU|ALU_ResultSig~410_combout ;
wire \ALU|ALU_ResultSig~414_combout ;
wire \ALU|ALU_ResultSig~411_combout ;
wire \ALU|ALU_ResultSig~415_combout ;
wire \ALU|ALU_ResultSig~409_combout ;
wire \ALU|ALU_ResultSig~416_combout ;
wire \ALU|ALU_Result[9]~35_combout ;
wire \REG|registers[15][9]~q ;
wire \REG|registers[13][9]~q ;
wire \REG|registers[14][9]~q ;
wire \REG|registers[12][9]~q ;
wire \REG|Mux22~6_combout ;
wire \REG|registers[6][9]~q ;
wire \REG|registers[5][9]~feeder_combout ;
wire \REG|registers[5][9]~q ;
wire \REG|registers[4][9]~feeder_combout ;
wire \REG|registers[4][9]~q ;
wire \REG|registers[7][9]~q ;
wire \REG|Mux22~7_combout ;
wire \REG|registers[2][9]~q ;
wire \REG|registers[3][9]~q ;
wire \REG|registers[1][9]~q ;
wire \REG|registers[0][9]~feeder_combout ;
wire \REG|registers[0][9]~q ;
wire \REG|Mux22~8_combout ;
wire \REG|registers[11][9]~q ;
wire \REG|registers[9][9]~q ;
wire \REG|registers[8][9]~q ;
wire \REG|registers[10][9]~feeder_combout ;
wire \REG|registers[10][9]~q ;
wire \REG|Mux22~5_combout ;
wire \REG|Mux22~9_combout ;
wire \ALU|ALU_ResultSig~352_combout ;
wire \ALU|ALU_ResultSig~351_combout ;
wire \ALU|ALU_ResultSig~353_combout ;
wire \ALU|ALU_ResultSig~354_combout ;
wire \ALU|ALU_Result[7]~27_combout ;
wire \ALU|Add0~33_sumout ;
wire \ALU|Add1~29_sumout ;
wire \ALU|ALU_Result[7]~28_combout ;
wire \ALU|ALU_ResultSig~687_combout ;
wire \ALU|ALU_ResultSig~683_combout ;
wire \ALU|ALU_ResultSig~340_combout ;
wire \ALU|ALU_ResultSig~341_combout ;
wire \ALU|ALU_ResultSig~342_combout ;
wire \ALU|ALU_ResultSig~338_combout ;
wire \ALU|ALU_ResultSig~339_combout ;
wire \ALU|ALU_ResultSig~324_combout ;
wire \ALU|ALU_ResultSig~321_combout ;
wire \ALU|ALU_ResultSig~323_combout ;
wire \ALU|ALU_ResultSig~320_combout ;
wire \ALU|ALU_ResultSig~322_combout ;
wire \ALU|ALU_ResultSig~319_combout ;
wire \ALU|ALU_ResultSig~325_combout ;
wire \ALU|ALU_ResultSig~326_combout ;
wire \ALU|ALU_ResultSig~328_combout ;
wire \ALU|ALU_ResultSig~329_combout ;
wire \ALU|ALU_ResultSig~327_combout ;
wire \ALU|ALU_ResultSig~330_combout ;
wire \ALU|ALU_ResultSig~335_combout ;
wire \ALU|ALU_ResultSig~336_combout ;
wire \ALU|ALU_ResultSig~331_combout ;
wire \ALU|ALU_ResultSig~332_combout ;
wire \ALU|ALU_ResultSig~334_combout ;
wire \ALU|ALU_ResultSig~333_combout ;
wire \ALU|ALU_ResultSig~337_combout ;
wire \ALU|ALU_ResultSig~345_combout ;
wire \ALU|ALU_ResultSig~346_combout ;
wire \ALU|ALU_ResultSig~344_combout ;
wire \ALU|ALU_ResultSig~343_combout ;
wire \ALU|ALU_ResultSig~347_combout ;
wire \ALU|ALU_ResultSig~348_combout ;
wire \ALU|ALU_ResultSig~349_combout ;
wire \ALU|ALU_Result[7]~29_combout ;
wire \REG|registers[18][7]~q ;
wire \REG|registers[26][7]~q ;
wire \REG|registers[22][7]~feeder_combout ;
wire \REG|registers[22][7]~q ;
wire \REG|registers[30][7]~q ;
wire \REG|Mux24~2_combout ;
wire \REG|registers[31][7]~q ;
wire \REG|registers[19][7]~q ;
wire \REG|registers[27][7]~q ;
wire \REG|registers[23][7]~q ;
wire \REG|Mux24~3_combout ;
wire \REG|registers[29][7]~q ;
wire \REG|registers[25][7]~q ;
wire \REG|registers[17][7]~q ;
wire \REG|registers[21][7]~feeder_combout ;
wire \REG|registers[21][7]~q ;
wire \REG|Mux24~1_combout ;
wire \REG|registers[28][7]~q ;
wire \REG|registers[24][7]~q ;
wire \REG|registers[20][7]~q ;
wire \REG|registers[16][7]~q ;
wire \REG|Mux24~0_combout ;
wire \REG|Mux24~4_combout ;
wire \ALU|ALU_ResultSig~279_combout ;
wire \ALU|ALU_ResultSig~281_combout ;
wire \ALU|ALU_ResultSig~277_combout ;
wire \ALU|ALU_ResultSig~282_combout ;
wire \ALU|ALU_ResultSig~283_combout ;
wire \ALU|ALU_ResultSig~250_combout ;
wire \ALU|ALU_ResultSig~249_combout ;
wire \ALU|ALU_ResultSig~248_combout ;
wire \ALU|ALU_ResultSig~246_combout ;
wire \ALU|ALU_ResultSig~247_combout ;
wire \ALU|ALU_ResultSig~251_combout ;
wire \ALU|ALU_ResultSig~122_combout ;
wire \ALU|ALU_ResultSig~253_combout ;
wire \ALU|ALU_ResultSig~254_combout ;
wire \ALU|ALU_ResultSig~255_combout ;
wire \ALU|ALU_ResultSig~266_combout ;
wire \ALU|ALU_ResultSig~263_combout ;
wire \ALU|ALU_ResultSig~267_combout ;
wire \ALU|ALU_ResultSig~265_combout ;
wire \ALU|ALU_ResultSig~264_combout ;
wire \ALU|ALU_ResultSig~268_combout ;
wire \ALU|ALU_ResultSig~259_combout ;
wire \ALU|ALU_ResultSig~688_combout ;
wire \ALU|ALU_ResultSig~261_combout ;
wire \ALU|ALU_ResultSig~258_combout ;
wire \ALU|ALU_ResultSig~256_combout ;
wire \ALU|ALU_ResultSig~257_combout ;
wire \ALU|ALU_ResultSig~262_combout ;
wire \ALU|ALU_ResultSig~269_combout ;
wire \ALU|ALU_Result[5]~21_combout ;
wire \ALU|Add1~21_sumout ;
wire \ALU|Add0~25_sumout ;
wire \ALU|ALU_Result[5]~22_combout ;
wire \ALU|ALU_Result[5]~23_combout ;
wire \REG|registers[11][5]~q ;
wire \REG|registers[9][5]~q ;
wire \REG|registers[10][5]~q ;
wire \REG|registers[8][5]~feeder_combout ;
wire \REG|registers[8][5]~q ;
wire \REG|Mux26~5_combout ;
wire \REG|registers[15][5]~q ;
wire \REG|registers[13][5]~q ;
wire \REG|registers[12][5]~q ;
wire \REG|registers[14][5]~q ;
wire \REG|Mux26~6_combout ;
wire \REG|registers[5][5]~feeder_combout ;
wire \REG|registers[5][5]~q ;
wire \REG|registers[7][5]~q ;
wire \REG|registers[6][5]~q ;
wire \REG|registers[4][5]~feeder_combout ;
wire \REG|registers[4][5]~q ;
wire \REG|Mux26~7_combout ;
wire \REG|registers[0][5]~feeder_combout ;
wire \REG|registers[0][5]~q ;
wire \REG|registers[1][5]~q ;
wire \REG|registers[2][5]~q ;
wire \REG|registers[3][5]~q ;
wire \REG|Mux26~8_combout ;
wire \REG|Mux26~9_combout ;
wire \ALU|ALU_ResultSig~77_combout ;
wire \ALU|ALU_ResultSig~100_combout ;
wire \ALU|ALU_ResultSig~101_combout ;
wire \ALU|ALU_ResultSig~102_combout ;
wire \ALU|ALU_Result[1]~9_combout ;
wire \ALU|Add0~6 ;
wire \ALU|Add0~9_sumout ;
wire \ALU|Add1~5_sumout ;
wire \ALU|ALU_Result[1]~10_combout ;
wire \ALU|ALU_ResultSig~86_combout ;
wire \ALU|ALU_ResultSig~85_combout ;
wire \ALU|ALU_ResultSig~84_combout ;
wire \ALU|ALU_ResultSig~87_combout ;
wire \ALU|ALU_ResultSig~88_combout ;
wire \ALU|ALU_ResultSig~94_combout ;
wire \ALU|ALU_ResultSig~96_combout ;
wire \ALU|ALU_ResultSig~97_combout ;
wire \ALU|ALU_ResultSig~95_combout ;
wire \ALU|ALU_ResultSig~98_combout ;
wire \ALU|ALU_ResultSig~91_combout ;
wire \ALU|ALU_ResultSig~90_combout ;
wire \ALU|ALU_ResultSig~89_combout ;
wire \ALU|ALU_ResultSig~92_combout ;
wire \ALU|ALU_ResultSig~93_combout ;
wire \ALU|ALU_ResultSig~37_combout ;
wire \ALU|ALU_ResultSig~80_combout ;
wire \ALU|ALU_ResultSig~81_combout ;
wire \ALU|ALU_ResultSig~17_combout ;
wire \ALU|ALU_ResultSig~78_combout ;
wire \REG|Mux30~10_combout ;
wire \ALU|ALU_ResultSig~79_combout ;
wire \ALU|ALU_ResultSig~12_combout ;
wire \ALU|ALU_ResultSig~82_combout ;
wire \ALU|ALU_ResultSig~83_combout ;
wire \ALU|ALU_ResultSig~99_combout ;
wire \ALU|ALU_Result[1]~11_combout ;
wire \REG|registers[29][1]~q ;
wire \REG|registers[21][1]~q ;
wire \REG|registers[17][1]~q ;
wire \REG|registers[25][1]~q ;
wire \REG|Mux30~1_combout ;
wire \REG|registers[30][1]~q ;
wire \REG|registers[26][1]~q ;
wire \REG|registers[22][1]~feeder_combout ;
wire \REG|registers[22][1]~q ;
wire \REG|registers[18][1]~feeder_combout ;
wire \REG|registers[18][1]~q ;
wire \REG|Mux30~2_combout ;
wire \REG|registers[31][1]~q ;
wire \REG|registers[19][1]~feeder_combout ;
wire \REG|registers[19][1]~q ;
wire \REG|registers[23][1]~feeder_combout ;
wire \REG|registers[23][1]~q ;
wire \REG|registers[27][1]~q ;
wire \REG|Mux30~3_combout ;
wire \REG|registers[16][1]~q ;
wire \REG|registers[20][1]~feeder_combout ;
wire \REG|registers[20][1]~q ;
wire \REG|registers[28][1]~feeder_combout ;
wire \REG|registers[28][1]~q ;
wire \REG|registers[24][1]~feeder_combout ;
wire \REG|registers[24][1]~q ;
wire \REG|Mux30~0_combout ;
wire \REG|Mux30~4_combout ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~13_sumout ;
wire \ALU|Add1~9_sumout ;
wire \ALU|ALU_Result[2]~13_combout ;
wire \REG|Mux29~10_combout ;
wire \ALU|ALU_ResultSig~162_combout ;
wire \ALU|ALU_ResultSig~123_combout ;
wire \ALU|ALU_ResultSig~124_combout ;
wire \ALU|ALU_ResultSig~137_combout ;
wire \ALU|ALU_ResultSig~144_combout ;
wire \ALU|ALU_ResultSig~149_combout ;
wire \ALU|ALU_ResultSig~146_combout ;
wire \ALU|ALU_ResultSig~148_combout ;
wire \ALU|ALU_ResultSig~151_combout ;
wire \ALU|ALU_ResultSig~152_combout ;
wire \ALU|ALU_ResultSig~141_combout ;
wire \ALU|ALU_ResultSig~111_combout ;
wire \ALU|ALU_ResultSig~109_combout ;
wire \ALU|ALU_ResultSig~106_combout ;
wire \ALU|ALU_ResultSig~108_combout ;
wire \ALU|ALU_ResultSig~114_combout ;
wire \ALU|ALU_ResultSig~118_combout ;
wire \ALU|ALU_ResultSig~115_combout ;
wire \ALU|ALU_ResultSig~117_combout ;
wire \ALU|ALU_ResultSig~119_combout ;
wire \ALU|ALU_ResultSig~112_combout ;
wire \ALU|ALU_ResultSig~113_combout ;
wire \ALU|ALU_ResultSig~120_combout ;
wire \ALU|ALU_ResultSig~121_combout ;
wire \ALU|ALU_ResultSig~125_combout ;
wire \ALU|ALU_ResultSig~126_combout ;
wire \ALU|ALU_ResultSig~132_combout ;
wire \ALU|ALU_ResultSig~127_combout ;
wire \ALU|ALU_ResultSig~128_combout ;
wire \ALU|ALU_ResultSig~133_combout ;
wire \ALU|ALU_ResultSig~153_combout ;
wire \ALU|ALU_ResultSig~157_combout ;
wire \ALU|ALU_ResultSig~156_combout ;
wire \ALU|ALU_ResultSig~154_combout ;
wire \ALU|ALU_ResultSig~160_combout ;
wire \ALU|ALU_ResultSig~161_combout ;
wire \ALU|ALU_Result[2]~14_combout ;
wire \REG|registers[18][2]~q ;
wire \REG|registers[26][2]~q ;
wire \REG|registers[30][2]~q ;
wire \REG|registers[22][2]~feeder_combout ;
wire \REG|registers[22][2]~q ;
wire \REG|Mux29~2_combout ;
wire \REG|registers[16][2]~feeder_combout ;
wire \REG|registers[16][2]~q ;
wire \REG|registers[28][2]~q ;
wire \REG|registers[24][2]~q ;
wire \REG|registers[20][2]~feeder_combout ;
wire \REG|registers[20][2]~q ;
wire \REG|Mux29~0_combout ;
wire \REG|registers[31][2]~q ;
wire \REG|registers[27][2]~q ;
wire \REG|registers[23][2]~feeder_combout ;
wire \REG|registers[23][2]~q ;
wire \REG|registers[19][2]~feeder_combout ;
wire \REG|registers[19][2]~q ;
wire \REG|Mux29~3_combout ;
wire \REG|registers[29][2]~q ;
wire \REG|registers[21][2]~q ;
wire \REG|registers[17][2]~feeder_combout ;
wire \REG|registers[17][2]~q ;
wire \REG|registers[25][2]~q ;
wire \REG|Mux29~1_combout ;
wire \REG|Mux29~4_combout ;
wire \ALU|ALU_ResultSig~285_combout ;
wire \ALU|ALU_ResultSig~288_combout ;
wire \ALU|ALU_ResultSig~293_combout ;
wire \ALU|ALU_ResultSig~292_combout ;
wire \REG|Mux7~10_combout ;
wire \ALU|ALU_ResultSig~294_combout ;
wire \ALU|ALU_ResultSig~297_combout ;
wire \ALU|ALU_ResultSig~313_combout ;
wire \ALU|ALU_ResultSig~315_combout ;
wire \ALU|ALU_ResultSig~316_combout ;
wire \ALU|ALU_ResultSig~314_combout ;
wire \ALU|ALU_ResultSig~317_combout ;
wire \ALU|Add0~29_sumout ;
wire \ALU|ALU_Result[6]~24_combout ;
wire \ALU|Add1~25_sumout ;
wire \ALU|ALU_Result[6]~25_combout ;
wire \ALU|ALU_ResultSig~299_combout ;
wire \ALU|ALU_ResultSig~303_combout ;
wire \ALU|ALU_ResultSig~302_combout ;
wire \ALU|ALU_ResultSig~298_combout ;
wire \ALU|ALU_ResultSig~304_combout ;
wire \ALU|ALU_ResultSig~310_combout ;
wire \ALU|ALU_ResultSig~305_combout ;
wire \ALU|ALU_ResultSig~306_combout ;
wire \ALU|ALU_ResultSig~308_combout ;
wire \ALU|ALU_ResultSig~311_combout ;
wire \ALU|ALU_ResultSig~301_combout ;
wire \ALU|ALU_ResultSig~312_combout ;
wire \ALU|ALU_Result[6]~26_combout ;
wire \REG|registers[14][6]~q ;
wire \REG|registers[12][6]~q ;
wire \REG|registers[15][6]~q ;
wire \REG|registers[13][6]~q ;
wire \REG|Mux25~6_combout ;
wire \REG|registers[2][6]~q ;
wire \REG|registers[0][6]~q ;
wire \REG|registers[1][6]~q ;
wire \REG|registers[3][6]~q ;
wire \REG|Mux25~8_combout ;
wire \REG|registers[7][6]~q ;
wire \REG|registers[5][6]~q ;
wire \REG|registers[4][6]~q ;
wire \REG|registers[6][6]~q ;
wire \REG|Mux25~7_combout ;
wire \REG|registers[8][6]~feeder_combout ;
wire \REG|registers[8][6]~q ;
wire \REG|registers[11][6]~feeder_combout ;
wire \REG|registers[11][6]~q ;
wire \REG|registers[9][6]~feeder_combout ;
wire \REG|registers[9][6]~q ;
wire \REG|registers[10][6]~q ;
wire \REG|Mux25~5_combout ;
wire \REG|Mux25~9_combout ;
wire \REG|Mux25~10_combout ;
wire \ALU|ALU_ResultSig~421_combout ;
wire \ALU|ALU_ResultSig~422_combout ;
wire \ALU|ALU_ResultSig~427_combout ;
wire \ALU|ALU_ResultSig~425_combout ;
wire \ALU|ALU_ResultSig~426_combout ;
wire \ALU|ALU_ResultSig~424_combout ;
wire \ALU|ALU_ResultSig~428_combout ;
wire \ALU|ALU_ResultSig~433_combout ;
wire \ALU|ALU_Result[10]~36_combout ;
wire \ALU|Add0~42 ;
wire \ALU|Add0~45_sumout ;
wire \ALU|Add1~38 ;
wire \ALU|Add1~41_sumout ;
wire \ALU|ALU_Result[10]~37_combout ;
wire \ALU|ALU_Result[10]~38_combout ;
wire \REG|registers[27][10]~q ;
wire \REG|registers[31][10]~q ;
wire \REG|registers[19][10]~q ;
wire \REG|registers[23][10]~feeder_combout ;
wire \REG|registers[23][10]~q ;
wire \REG|Mux21~3_combout ;
wire \REG|registers[25][10]~q ;
wire \REG|registers[29][10]~q ;
wire \REG|registers[21][10]~feeder_combout ;
wire \REG|registers[21][10]~q ;
wire \REG|registers[17][10]~feeder_combout ;
wire \REG|registers[17][10]~q ;
wire \REG|Mux21~1_combout ;
wire \REG|registers[26][10]~q ;
wire \REG|registers[30][10]~q ;
wire \REG|registers[18][10]~q ;
wire \REG|registers[22][10]~feeder_combout ;
wire \REG|registers[22][10]~q ;
wire \REG|Mux21~2_combout ;
wire \REG|registers[24][10]~q ;
wire \REG|registers[28][10]~q ;
wire \REG|registers[20][10]~q ;
wire \REG|registers[16][10]~q ;
wire \REG|Mux21~0_combout ;
wire \REG|Mux21~4_combout ;
wire \ALU|Add1~42 ;
wire \ALU|Add1~45_sumout ;
wire \ALU|Add0~46 ;
wire \ALU|Add0~49_sumout ;
wire \ALU|ALU_Result[11]~40_combout ;
wire \ALU|ALU_ResultSig~444_combout ;
wire \ALU|ALU_ResultSig~445_combout ;
wire \ALU|ALU_ResultSig~446_combout ;
wire \ALU|ALU_ResultSig~450_combout ;
wire \ALU|ALU_ResultSig~448_combout ;
wire \ALU|ALU_ResultSig~447_combout ;
wire \ALU|ALU_ResultSig~449_combout ;
wire \ALU|ALU_ResultSig~451_combout ;
wire \ALU|ALU_ResultSig~681_combout ;
wire \ALU|ALU_ResultSig~453_combout ;
wire \ALU|ALU_ResultSig~454_combout ;
wire \ALU|ALU_Result[11]~41_combout ;
wire \REG|registers[24][11]~q ;
wire \REG|registers[20][11]~q ;
wire \REG|registers[28][11]~q ;
wire \REG|registers[16][11]~q ;
wire \REG|Mux20~0_combout ;
wire \REG|registers[29][11]~q ;
wire \REG|registers[25][11]~q ;
wire \REG|registers[21][11]~q ;
wire \REG|registers[17][11]~q ;
wire \REG|Mux20~1_combout ;
wire \REG|registers[22][11]~q ;
wire \REG|registers[26][11]~q ;
wire \REG|registers[30][11]~q ;
wire \REG|registers[18][11]~feeder_combout ;
wire \REG|registers[18][11]~q ;
wire \REG|Mux20~2_combout ;
wire \REG|registers[19][11]~q ;
wire \REG|registers[23][11]~q ;
wire \REG|registers[27][11]~q ;
wire \REG|registers[31][11]~q ;
wire \REG|Mux20~3_combout ;
wire \REG|Mux20~4_combout ;
wire \ALU|ALU_ResultSig~391_combout ;
wire \ALU|ALU_ResultSig~389_combout ;
wire \ALU|ALU_ResultSig~390_combout ;
wire \ALU|ALU_ResultSig~392_combout ;
wire \ALU|ALU_ResultSig~362_combout ;
wire \ALU|ALU_ResultSig~363_combout ;
wire \ALU|ALU_ResultSig~364_combout ;
wire \ALU|ALU_ResultSig~365_combout ;
wire \ALU|ALU_ResultSig~366_combout ;
wire \ALU|ALU_ResultSig~368_combout ;
wire \ALU|ALU_ResultSig~367_combout ;
wire \ALU|ALU_ResultSig~369_combout ;
wire \ALU|ALU_ResultSig~378_combout ;
wire \ALU|ALU_ResultSig~379_combout ;
wire \ALU|ALU_ResultSig~380_combout ;
wire \ALU|ALU_ResultSig~381_combout ;
wire \ALU|ALU_ResultSig~370_combout ;
wire \ALU|ALU_ResultSig~372_combout ;
wire \ALU|ALU_ResultSig~373_combout ;
wire \ALU|ALU_ResultSig~375_combout ;
wire \ALU|ALU_ResultSig~371_combout ;
wire \ALU|ALU_ResultSig~374_combout ;
wire \ALU|ALU_ResultSig~376_combout ;
wire \ALU|ALU_ResultSig~385_combout ;
wire \ALU|ALU_ResultSig~383_combout ;
wire \ALU|ALU_ResultSig~382_combout ;
wire \ALU|ALU_ResultSig~384_combout ;
wire \ALU|ALU_ResultSig~386_combout ;
wire \ALU|ALU_ResultSig~387_combout ;
wire \ALU|ALU_Result[8]~30_combout ;
wire \ALU|Add1~33_sumout ;
wire \ALU|Add0~37_sumout ;
wire \ALU|ALU_Result[8]~31_combout ;
wire \ALU|ALU_Result[8]~32_combout ;
wire \REG|registers[4][8]~feeder_combout ;
wire \REG|registers[4][8]~q ;
wire \REG|registers[5][8]~q ;
wire \REG|registers[7][8]~q ;
wire \REG|registers[6][8]~q ;
wire \REG|Mux23~7_combout ;
wire \REG|registers[12][8]~feeder_combout ;
wire \REG|registers[12][8]~q ;
wire \REG|registers[14][8]~q ;
wire \REG|registers[15][8]~q ;
wire \REG|registers[13][8]~feeder_combout ;
wire \REG|registers[13][8]~q ;
wire \REG|Mux23~6_combout ;
wire \REG|registers[11][8]~q ;
wire \REG|registers[8][8]~feeder_combout ;
wire \REG|registers[8][8]~q ;
wire \REG|registers[9][8]~feeder_combout ;
wire \REG|registers[9][8]~q ;
wire \REG|registers[10][8]~q ;
wire \REG|Mux23~5_combout ;
wire \REG|registers[1][8]~q ;
wire \REG|registers[0][8]~feeder_combout ;
wire \REG|registers[0][8]~q ;
wire \REG|registers[2][8]~q ;
wire \REG|registers[3][8]~q ;
wire \REG|Mux23~8_combout ;
wire \REG|Mux23~9_combout ;
wire \REG|Mux23~10_combout ;
wire \ALU|ALU_ResultSig~473_combout ;
wire \ALU|ALU_ResultSig~465_combout ;
wire \ALU|ALU_ResultSig~470_combout ;
wire \ALU|ALU_ResultSig~466_combout ;
wire \ALU|ALU_ResultSig~467_combout ;
wire \ALU|ALU_ResultSig~468_combout ;
wire \ALU|ALU_ResultSig~469_combout ;
wire \ALU|ALU_ResultSig~474_combout ;
wire \ALU|ALU_Result[12]~42_combout ;
wire \ALU|Add0~50 ;
wire \ALU|Add0~53_sumout ;
wire \ALU|Add1~46 ;
wire \ALU|Add1~49_sumout ;
wire \ALU|ALU_Result[12]~43_combout ;
wire \ALU|ALU_Result[12]~44_combout ;
wire \REG|registers[1][12]~q ;
wire \REG|registers[0][12]~q ;
wire \REG|registers[3][12]~q ;
wire \REG|registers[2][12]~q ;
wire \REG|Mux19~8_combout ;
wire \REG|registers[8][12]~q ;
wire \REG|registers[11][12]~q ;
wire \REG|registers[10][12]~feeder_combout ;
wire \REG|registers[10][12]~q ;
wire \REG|registers[9][12]~q ;
wire \REG|Mux19~5_combout ;
wire \REG|registers[4][12]~feeder_combout ;
wire \REG|registers[4][12]~q ;
wire \REG|registers[6][12]~q ;
wire \REG|registers[7][12]~q ;
wire \REG|registers[5][12]~q ;
wire \REG|Mux19~7_combout ;
wire \REG|registers[14][12]~q ;
wire \REG|registers[15][12]~q ;
wire \REG|registers[12][12]~q ;
wire \REG|registers[13][12]~q ;
wire \REG|Mux19~6_combout ;
wire \REG|Mux19~9_combout ;
wire \REG|Mux19~10_combout ;
wire \ALU|ALU_ResultSig~549_combout ;
wire \ALU|ALU_ResultSig~551_combout ;
wire \ALU|ALU_ResultSig~545_combout ;
wire \ALU|ALU_ResultSig~546_combout ;
wire \ALU|ALU_ResultSig~547_combout ;
wire \ALU|ALU_ResultSig~548_combout ;
wire \ALU|ALU_ResultSig~543_combout ;
wire \ALU|ALU_ResultSig~544_combout ;
wire \ALU|ALU_ResultSig~552_combout ;
wire \ALU|ALU_Result[16]~54_combout ;
wire \ALU|Add0~54 ;
wire \ALU|Add0~58 ;
wire \ALU|Add0~62 ;
wire \ALU|Add0~66 ;
wire \ALU|Add0~69_sumout ;
wire \ALU|Add1~50 ;
wire \ALU|Add1~54 ;
wire \ALU|Add1~58 ;
wire \ALU|Add1~62 ;
wire \ALU|Add1~65_sumout ;
wire \ALU|ALU_Result[16]~55_combout ;
wire \ALU|ALU_Result[16]~56_combout ;
wire \REG|registers[14][16]~q ;
wire \REG|registers[13][16]~q ;
wire \REG|registers[15][16]~q ;
wire \REG|registers[12][16]~q ;
wire \REG|Mux15~6_combout ;
wire \REG|registers[7][16]~q ;
wire \REG|registers[6][16]~q ;
wire \REG|registers[5][16]~q ;
wire \REG|registers[4][16]~q ;
wire \REG|Mux15~7_combout ;
wire \REG|registers[10][16]~q ;
wire \REG|registers[11][16]~q ;
wire \REG|registers[8][16]~q ;
wire \REG|registers[9][16]~q ;
wire \REG|Mux15~5_combout ;
wire \REG|registers[0][16]~q ;
wire \REG|registers[2][16]~q ;
wire \REG|registers[1][16]~q ;
wire \REG|registers[3][16]~q ;
wire \REG|Mux15~8_combout ;
wire \REG|Mux15~9_combout ;
wire \REG|Mux15~10_combout ;
wire \ALU|ALU_ResultSig~542_combout ;
wire \ALU|ALU_ResultSig~524_combout ;
wire \ALU|ALU_ResultSig~538_combout ;
wire \ALU|ALU_ResultSig~537_combout ;
wire \ALU|ALU_ResultSig~539_combout ;
wire \ALU|ALU_ResultSig~540_combout ;
wire \ALU|ALU_ResultSig~536_combout ;
wire \ALU|ALU_ResultSig~541_combout ;
wire \ALU|ALU_ResultSig~526_combout ;
wire \ALU|ALU_ResultSig~679_combout ;
wire \ALU|ALU_ResultSig~533_combout ;
wire \ALU|ALU_ResultSig~534_combout ;
wire \ALU|ALU_ResultSig~525_combout ;
wire \ALU|ALU_ResultSig~529_combout ;
wire \ALU|ALU_ResultSig~530_combout ;
wire \ALU|ALU_ResultSig~528_combout ;
wire \ALU|ALU_ResultSig~531_combout ;
wire \ALU|ALU_ResultSig~532_combout ;
wire \ALU|ALU_ResultSig~535_combout ;
wire \ALU|ALU_Result[15]~51_combout ;
wire \ALU|Add1~61_sumout ;
wire \ALU|Add0~65_sumout ;
wire \ALU|ALU_Result[15]~52_combout ;
wire \ALU|ALU_Result[15]~53_combout ;
wire \REG|registers[19][15]~feeder_combout ;
wire \REG|registers[19][15]~q ;
wire \REG|registers[31][15]~q ;
wire \REG|registers[23][15]~feeder_combout ;
wire \REG|registers[23][15]~q ;
wire \REG|registers[27][15]~q ;
wire \REG|Mux16~3_combout ;
wire \REG|registers[29][15]~q ;
wire \REG|registers[21][15]~feeder_combout ;
wire \REG|registers[21][15]~q ;
wire \REG|registers[25][15]~q ;
wire \REG|registers[17][15]~feeder_combout ;
wire \REG|registers[17][15]~q ;
wire \REG|Mux16~1_combout ;
wire \REG|registers[28][15]~q ;
wire \REG|registers[24][15]~q ;
wire \REG|registers[16][15]~q ;
wire \REG|registers[20][15]~q ;
wire \REG|Mux16~0_combout ;
wire \REG|registers[30][15]~q ;
wire \REG|registers[18][15]~q ;
wire \REG|registers[22][15]~q ;
wire \REG|registers[26][15]~q ;
wire \REG|Mux16~2_combout ;
wire \REG|Mux16~4_combout ;
wire \ALU|ALU_ResultSig~519_combout ;
wire \ALU|ALU_ResultSig~518_combout ;
wire \ALU|ALU_ResultSig~520_combout ;
wire \ALU|ALU_ResultSig~522_combout ;
wire \ALU|ALU_ResultSig~513_combout ;
wire \ALU|ALU_ResultSig~515_combout ;
wire \ALU|ALU_ResultSig~516_combout ;
wire \ALU|ALU_ResultSig~514_combout ;
wire \ALU|ALU_ResultSig~517_combout ;
wire \ALU|ALU_ResultSig~511_combout ;
wire \ALU|ALU_ResultSig~508_combout ;
wire \ALU|ALU_ResultSig~506_combout ;
wire \ALU|ALU_ResultSig~507_combout ;
wire \ALU|ALU_ResultSig~509_combout ;
wire \ALU|ALU_ResultSig~510_combout ;
wire \ALU|ALU_ResultSig~512_combout ;
wire \ALU|ALU_Result[14]~48_combout ;
wire \ALU|Add1~57_sumout ;
wire \ALU|Add0~61_sumout ;
wire \ALU|ALU_Result[14]~49_combout ;
wire \ALU|ALU_Result[14]~50_combout ;
wire \REG|registers[7][14]~q ;
wire \REG|registers[6][14]~q ;
wire \REG|registers[4][14]~q ;
wire \REG|registers[5][14]~q ;
wire \REG|Mux17~7_combout ;
wire \REG|registers[15][14]~q ;
wire \REG|registers[12][14]~q ;
wire \REG|registers[14][14]~q ;
wire \REG|registers[13][14]~feeder_combout ;
wire \REG|registers[13][14]~q ;
wire \REG|Mux17~6_combout ;
wire \REG|registers[10][14]~q ;
wire \REG|registers[9][14]~q ;
wire \REG|registers[8][14]~feeder_combout ;
wire \REG|registers[8][14]~q ;
wire \REG|registers[11][14]~q ;
wire \REG|Mux17~5_combout ;
wire \REG|registers[2][14]~feeder_combout ;
wire \REG|registers[2][14]~q ;
wire \REG|registers[0][14]~feeder_combout ;
wire \REG|registers[0][14]~q ;
wire \REG|registers[1][14]~q ;
wire \REG|registers[3][14]~feeder_combout ;
wire \REG|registers[3][14]~q ;
wire \REG|Mux17~8_combout ;
wire \REG|Mux17~9_combout ;
wire \ALU|ALU_ResultSig~501_combout ;
wire \ALU|ALU_ResultSig~502_combout ;
wire \ALU|ALU_ResultSig~503_combout ;
wire \ALU|ALU_ResultSig~504_combout ;
wire \ALU|ALU_ResultSig~505_combout ;
wire \ALU|ALU_ResultSig~499_combout ;
wire \ALU|ALU_ResultSig~496_combout ;
wire \ALU|ALU_ResultSig~497_combout ;
wire \ALU|ALU_ResultSig~498_combout ;
wire \ALU|ALU_ResultSig~500_combout ;
wire \ALU|ALU_ResultSig~487_combout ;
wire \ALU|ALU_ResultSig~491_combout ;
wire \ALU|ALU_ResultSig~490_combout ;
wire \ALU|ALU_ResultSig~492_combout ;
wire \ALU|ALU_ResultSig~488_combout ;
wire \ALU|ALU_ResultSig~489_combout ;
wire \ALU|ALU_ResultSig~493_combout ;
wire \ALU|ALU_ResultSig~680_combout ;
wire \ALU|ALU_ResultSig~494_combout ;
wire \ALU|ALU_ResultSig~495_combout ;
wire \ALU|ALU_Result[13]~45_combout ;
wire \ALU|Add1~53_sumout ;
wire \ALU|Add0~57_sumout ;
wire \ALU|ALU_Result[13]~46_combout ;
wire \ALU|ALU_Result[13]~47_combout ;
wire \REG|registers[9][13]~q ;
wire \REG|registers[11][13]~q ;
wire \REG|registers[8][13]~q ;
wire \REG|registers[10][13]~q ;
wire \REG|Mux18~5_combout ;
wire \REG|registers[0][13]~q ;
wire \REG|registers[3][13]~q ;
wire \REG|registers[1][13]~q ;
wire \REG|registers[2][13]~q ;
wire \REG|Mux18~8_combout ;
wire \REG|registers[7][13]~q ;
wire \REG|registers[4][13]~q ;
wire \REG|registers[6][13]~feeder_combout ;
wire \REG|registers[6][13]~q ;
wire \REG|registers[5][13]~feeder_combout ;
wire \REG|registers[5][13]~q ;
wire \REG|Mux18~7_combout ;
wire \REG|registers[14][13]~q ;
wire \REG|registers[15][13]~q ;
wire \REG|registers[13][13]~q ;
wire \REG|registers[12][13]~q ;
wire \REG|Mux18~6_combout ;
wire \REG|Mux18~9_combout ;
wire \REG|Mux18~10_combout ;
wire \ALU|ALU_Result[17]~59_combout ;
wire \ALU|ALU_Result[17]~61_combout ;
wire \ALU|ALU_Result[17]~72_combout ;
wire \ALU|Add1~66 ;
wire \ALU|Add1~69_sumout ;
wire \ALU|Add0~70 ;
wire \ALU|Add0~73_sumout ;
wire \ALU|ALU_Result[17]~73_combout ;
wire \ALU|ALU_Result[17]~74_combout ;
wire \REG|registers[17][17]~q ;
wire \REG|registers[25][17]~q ;
wire \REG|registers[21][17]~feeder_combout ;
wire \REG|registers[21][17]~q ;
wire \REG|registers[29][17]~q ;
wire \REG|Mux14~1_combout ;
wire \REG|registers[31][17]~q ;
wire \REG|registers[23][17]~q ;
wire \REG|registers[19][17]~feeder_combout ;
wire \REG|registers[19][17]~q ;
wire \REG|registers[27][17]~q ;
wire \REG|Mux14~3_combout ;
wire \REG|registers[20][17]~q ;
wire \REG|registers[24][17]~q ;
wire \REG|registers[28][17]~q ;
wire \REG|registers[16][17]~q ;
wire \REG|Mux14~0_combout ;
wire \REG|registers[18][17]~q ;
wire \REG|registers[22][17]~feeder_combout ;
wire \REG|registers[22][17]~q ;
wire \REG|registers[30][17]~q ;
wire \REG|registers[26][17]~q ;
wire \REG|Mux14~2_combout ;
wire \REG|Mux14~4_combout ;
wire \ALU|Add0~74 ;
wire \ALU|Add0~78 ;
wire \ALU|Add0~82 ;
wire \ALU|Add0~86 ;
wire \ALU|Add0~90 ;
wire \ALU|Add0~94 ;
wire \ALU|Add0~98 ;
wire \ALU|Add0~102 ;
wire \ALU|Add0~106 ;
wire \ALU|Add0~109_sumout ;
wire \ALU|ALU_Result[26]~124_combout ;
wire \REG|registers[29][26]~q ;
wire \REG|registers[21][26]~q ;
wire \REG|registers[25][26]~q ;
wire \REG|registers[17][26]~q ;
wire \REG|Mux5~1_combout ;
wire \REG|registers[26][26]~feeder_combout ;
wire \REG|registers[26][26]~q ;
wire \REG|registers[22][26]~q ;
wire \REG|registers[30][26]~q ;
wire \REG|registers[18][26]~q ;
wire \REG|Mux5~2_combout ;
wire \REG|registers[28][26]~q ;
wire \REG|registers[20][26]~q ;
wire \REG|registers[24][26]~q ;
wire \REG|registers[16][26]~feeder_combout ;
wire \REG|registers[16][26]~q ;
wire \REG|Mux5~0_combout ;
wire \REG|registers[31][26]~feeder_combout ;
wire \REG|registers[31][26]~q ;
wire \REG|registers[27][26]~q ;
wire \REG|registers[23][26]~feeder_combout ;
wire \REG|registers[23][26]~q ;
wire \REG|registers[19][26]~q ;
wire \REG|Mux5~3_combout ;
wire \REG|Mux5~4_combout ;
wire \ALU|ALU_ResultSig~649_combout ;
wire \ALU|ALU_ResultSig~651_combout ;
wire \ALU|ALU_ResultSig~652_combout ;
wire \ALU|ALU_ResultSig~653_combout ;
wire \ALU|ALU_Result[23]~90_combout ;
wire \ALU|Add1~93_sumout ;
wire \ALU|Add0~97_sumout ;
wire \ALU|ALU_Result[23]~92_combout ;
wire \REG|registers[11][23]~q ;
wire \REG|registers[9][23]~q ;
wire \REG|registers[10][23]~q ;
wire \REG|registers[8][23]~feeder_combout ;
wire \REG|registers[8][23]~q ;
wire \REG|Mux8~5_combout ;
wire \REG|registers[3][23]~q ;
wire \REG|registers[0][23]~q ;
wire \REG|registers[1][23]~q ;
wire \REG|registers[2][23]~q ;
wire \REG|Mux8~8_combout ;
wire \REG|registers[15][23]~q ;
wire \REG|registers[13][23]~q ;
wire \REG|registers[12][23]~q ;
wire \REG|registers[14][23]~q ;
wire \REG|Mux8~6_combout ;
wire \REG|registers[7][23]~q ;
wire \REG|registers[5][23]~feeder_combout ;
wire \REG|registers[5][23]~q ;
wire \REG|registers[6][23]~q ;
wire \REG|registers[4][23]~q ;
wire \REG|Mux8~7_combout ;
wire \REG|Mux8~9_combout ;
wire \ALU|ALU_ResultSig~658_combout ;
wire \ALU|ALU_ResultSig~663_combout ;
wire \ALU|ALU_Result[27]~125_combout ;
wire \ALU|ALU_Result[27]~126_combout ;
wire \ALU|Add1~106 ;
wire \ALU|Add1~109_sumout ;
wire \ALU|Add0~110 ;
wire \ALU|Add0~113_sumout ;
wire \ALU|ALU_Result[27]~127_combout ;
wire \REG|registers[30][27]~q ;
wire \REG|registers[22][27]~q ;
wire \REG|registers[18][27]~q ;
wire \REG|registers[26][27]~feeder_combout ;
wire \REG|registers[26][27]~q ;
wire \REG|Mux4~2_combout ;
wire \REG|registers[28][27]~q ;
wire \REG|registers[24][27]~q ;
wire \REG|registers[16][27]~q ;
wire \REG|registers[20][27]~q ;
wire \REG|Mux4~0_combout ;
wire \REG|registers[29][27]~q ;
wire \REG|registers[25][27]~q ;
wire \REG|registers[17][27]~q ;
wire \REG|registers[21][27]~feeder_combout ;
wire \REG|registers[21][27]~q ;
wire \REG|Mux4~1_combout ;
wire \REG|registers[27][27]~q ;
wire \REG|registers[19][27]~q ;
wire \REG|registers[31][27]~q ;
wire \REG|registers[23][27]~q ;
wire \REG|Mux4~3_combout ;
wire \REG|Mux4~4_combout ;
wire \ALU|Add1~110 ;
wire \ALU|Add1~114 ;
wire \ALU|Add1~118 ;
wire \ALU|Add1~121_sumout ;
wire \ALU|ALU_Result[30]~134_combout ;
wire \ALU|ALU_ResultSig~670_combout ;
wire \ALU|ALU_ResultSig~671_combout ;
wire \ALU|ALU_Result[30]~135_combout ;
wire \ALU|Add0~114 ;
wire \ALU|Add0~118 ;
wire \ALU|Add0~122 ;
wire \ALU|Add0~125_sumout ;
wire \ALU|ALU_Result[30]~136_combout ;
wire \REG|registers[20][30]~q ;
wire \REG|registers[28][30]~q ;
wire \REG|registers[24][30]~feeder_combout ;
wire \REG|registers[24][30]~q ;
wire \REG|registers[16][30]~q ;
wire \REG|Mux1~0_combout ;
wire \REG|registers[29][30]~q ;
wire \REG|registers[17][30]~feeder_combout ;
wire \REG|registers[17][30]~q ;
wire \REG|registers[25][30]~q ;
wire \REG|registers[21][30]~q ;
wire \REG|Mux1~1_combout ;
wire \REG|registers[26][30]~q ;
wire \REG|registers[22][30]~q ;
wire \REG|registers[18][30]~feeder_combout ;
wire \REG|registers[18][30]~q ;
wire \REG|registers[30][30]~q ;
wire \REG|Mux1~2_combout ;
wire \REG|registers[23][30]~q ;
wire \REG|registers[27][30]~q ;
wire \REG|registers[19][30]~q ;
wire \REG|registers[31][30]~q ;
wire \REG|Mux1~3_combout ;
wire \REG|Mux1~4_combout ;
wire \ALU|Add0~126 ;
wire \ALU|Add0~1_sumout ;
wire \ALU|ALU_ResultSig~673_combout ;
wire \ALU|ALU_ResultSig~672_combout ;
wire \ALU|ALU_ResultSig~2_combout ;
wire \ALU|ALU_ResultSig~674_combout ;
wire \ALU|ALU_ResultSig~675_combout ;
wire \ALU|ALU_Result[31]~137_combout ;
wire \ALU|ALU_Result[31]~138_combout ;
wire \ALU|Add1~122 ;
wire \ALU|Add1~125_sumout ;
wire \ALU|ALU_Result[31]~139_combout ;
wire \REG|registers[1][31]~q ;
wire \REG|registers[2][31]~q ;
wire \REG|registers[3][31]~q ;
wire \REG|registers[0][31]~q ;
wire \REG|Mux0~8_combout ;
wire \REG|registers[11][31]~q ;
wire \REG|registers[10][31]~q ;
wire \REG|registers[9][31]~q ;
wire \REG|registers[8][31]~q ;
wire \REG|Mux0~5_combout ;
wire \REG|registers[5][31]~q ;
wire \REG|registers[7][31]~q ;
wire \REG|registers[6][31]~q ;
wire \REG|registers[4][31]~feeder_combout ;
wire \REG|registers[4][31]~q ;
wire \REG|Mux0~7_combout ;
wire \REG|registers[14][31]~q ;
wire \REG|registers[13][31]~q ;
wire \REG|registers[15][31]~q ;
wire \REG|registers[12][31]~feeder_combout ;
wire \REG|registers[12][31]~q ;
wire \REG|Mux0~6_combout ;
wire \REG|Mux0~9_combout ;
wire \REG|Mux0~10_combout ;
wire \ALU|ALU_ResultSig~669_combout ;
wire \ALU|ALU_ResultSig~667_combout ;
wire \ALU|ALU_ResultSig~668_combout ;
wire \ALU|ALU_Result[29]~132_combout ;
wire \ALU|Add1~117_sumout ;
wire \ALU|Add0~121_sumout ;
wire \ALU|ALU_Result[29]~133_combout ;
wire \REG|registers[8][29]~q ;
wire \REG|registers[11][29]~q ;
wire \REG|registers[9][29]~feeder_combout ;
wire \REG|registers[9][29]~q ;
wire \REG|registers[10][29]~q ;
wire \REG|Mux2~5_combout ;
wire \REG|registers[13][29]~feeder_combout ;
wire \REG|registers[13][29]~q ;
wire \REG|registers[12][29]~feeder_combout ;
wire \REG|registers[12][29]~q ;
wire \REG|registers[14][29]~q ;
wire \REG|registers[15][29]~q ;
wire \REG|Mux2~6_combout ;
wire \REG|registers[5][29]~q ;
wire \REG|registers[6][29]~q ;
wire \REG|registers[4][29]~q ;
wire \REG|registers[7][29]~q ;
wire \REG|Mux2~7_combout ;
wire \REG|registers[2][29]~q ;
wire \REG|registers[1][29]~q ;
wire \REG|registers[3][29]~q ;
wire \REG|registers[0][29]~feeder_combout ;
wire \REG|registers[0][29]~q ;
wire \REG|Mux2~8_combout ;
wire \REG|Mux2~9_combout ;
wire \REG|Mux2~10_combout ;
wire \ALU|ALU_ResultSig~666_combout ;
wire \ALU|ALU_ResultSig~664_combout ;
wire \ALU|ALU_ResultSig~665_combout ;
wire \ALU|ALU_Result[28]~128_combout ;
wire \ALU|Add1~113_sumout ;
wire \ALU|Add0~117_sumout ;
wire \ALU|ALU_Result[28]~130_combout ;
wire \REG|registers[6][28]~q ;
wire \REG|registers[7][28]~q ;
wire \REG|registers[5][28]~feeder_combout ;
wire \REG|registers[5][28]~q ;
wire \REG|registers[4][28]~feeder_combout ;
wire \REG|registers[4][28]~q ;
wire \REG|Mux3~7_combout ;
wire \REG|registers[15][28]~q ;
wire \REG|registers[12][28]~feeder_combout ;
wire \REG|registers[12][28]~q ;
wire \REG|registers[13][28]~feeder_combout ;
wire \REG|registers[13][28]~q ;
wire \REG|registers[14][28]~q ;
wire \REG|Mux3~6_combout ;
wire \REG|registers[0][28]~q ;
wire \REG|registers[2][28]~q ;
wire \REG|registers[3][28]~q ;
wire \REG|registers[1][28]~q ;
wire \REG|Mux3~8_combout ;
wire \REG|registers[11][28]~feeder_combout ;
wire \REG|registers[11][28]~q ;
wire \REG|registers[10][28]~q ;
wire \REG|registers[8][28]~feeder_combout ;
wire \REG|registers[8][28]~q ;
wire \REG|registers[9][28]~feeder_combout ;
wire \REG|registers[9][28]~q ;
wire \REG|Mux3~5_combout ;
wire \REG|Mux3~9_combout ;
wire \REG|Mux3~10_combout ;
wire \ALU|ALU_ResultSig~639_combout ;
wire \ALU|ALU_ResultSig~640_combout ;
wire \ALU|ALU_ResultSig~629_combout ;
wire \ALU|ALU_ResultSig~631_combout ;
wire \ALU|ALU_ResultSig~633_combout ;
wire \ALU|ALU_ResultSig~632_combout ;
wire \ALU|ALU_ResultSig~630_combout ;
wire \ALU|ALU_ResultSig~635_combout ;
wire \ALU|ALU_ResultSig~634_combout ;
wire \ALU|ALU_ResultSig~636_combout ;
wire \ALU|ALU_Result[22]~87_combout ;
wire \ALU|Add1~89_sumout ;
wire \ALU|Add0~93_sumout ;
wire \ALU|ALU_Result[22]~89_combout ;
wire \REG|registers[25][22]~q ;
wire \REG|registers[29][22]~q ;
wire \REG|registers[21][22]~q ;
wire \REG|registers[17][22]~q ;
wire \REG|Mux9~1_combout ;
wire \REG|registers[30][22]~q ;
wire \REG|registers[26][22]~q ;
wire \REG|registers[22][22]~q ;
wire \REG|registers[18][22]~feeder_combout ;
wire \REG|registers[18][22]~q ;
wire \REG|Mux9~2_combout ;
wire \REG|registers[31][22]~q ;
wire \REG|registers[19][22]~feeder_combout ;
wire \REG|registers[19][22]~q ;
wire \REG|registers[23][22]~feeder_combout ;
wire \REG|registers[23][22]~q ;
wire \REG|registers[27][22]~q ;
wire \REG|Mux9~3_combout ;
wire \REG|registers[24][22]~feeder_combout ;
wire \REG|registers[24][22]~q ;
wire \REG|registers[20][22]~q ;
wire \REG|registers[16][22]~q ;
wire \REG|registers[28][22]~q ;
wire \REG|Mux9~0_combout ;
wire \REG|Mux9~4_combout ;
wire \ALU|ALU_ResultSig~595_combout ;
wire \ALU|ALU_ResultSig~596_combout ;
wire \ALU|ALU_ResultSig~593_combout ;
wire \ALU|ALU_ResultSig~597_combout ;
wire \ALU|ALU_ResultSig~594_combout ;
wire \ALU|ALU_ResultSig~598_combout ;
wire \ALU|ALU_ResultSig~591_combout ;
wire \ALU|ALU_ResultSig~585_combout ;
wire \ALU|ALU_ResultSig~589_combout ;
wire \ALU|ALU_ResultSig~586_combout ;
wire \ALU|ALU_ResultSig~588_combout ;
wire \ALU|ALU_ResultSig~587_combout ;
wire \ALU|ALU_ResultSig~590_combout ;
wire \ALU|ALU_ResultSig~678_combout ;
wire \ALU|ALU_ResultSig~581_combout ;
wire \ALU|ALU_ResultSig~582_combout ;
wire \ALU|ALU_ResultSig~583_combout ;
wire \ALU|ALU_ResultSig~584_combout ;
wire \ALU|ALU_Result[19]~78_combout ;
wire \ALU|Add1~70 ;
wire \ALU|Add1~74 ;
wire \ALU|Add1~77_sumout ;
wire \ALU|Add0~81_sumout ;
wire \ALU|ALU_Result[19]~80_combout ;
wire \REG|registers[26][19]~q ;
wire \REG|registers[18][19]~q ;
wire \REG|registers[22][19]~q ;
wire \REG|registers[30][19]~q ;
wire \REG|Mux12~2_combout ;
wire \REG|registers[20][19]~q ;
wire \REG|registers[28][19]~q ;
wire \REG|registers[24][19]~q ;
wire \REG|registers[16][19]~q ;
wire \REG|Mux12~0_combout ;
wire \REG|registers[21][19]~q ;
wire \REG|registers[17][19]~q ;
wire \REG|registers[25][19]~q ;
wire \REG|registers[29][19]~q ;
wire \REG|Mux12~1_combout ;
wire \REG|registers[23][19]~q ;
wire \REG|registers[19][19]~q ;
wire \REG|registers[31][19]~q ;
wire \REG|registers[27][19]~q ;
wire \REG|Mux12~3_combout ;
wire \REG|Mux12~4_combout ;
wire \ALU|Add1~78 ;
wire \ALU|Add1~81_sumout ;
wire \ALU|ALU_ResultSig~612_combout ;
wire \ALU|ALU_ResultSig~610_combout ;
wire \ALU|ALU_ResultSig~611_combout ;
wire \ALU|ALU_ResultSig~609_combout ;
wire \ALU|ALU_ResultSig~613_combout ;
wire \ALU|ALU_ResultSig~608_combout ;
wire \ALU|ALU_ResultSig~606_combout ;
wire \ALU|ALU_ResultSig~605_combout ;
wire \ALU|ALU_ResultSig~604_combout ;
wire \ALU|ALU_ResultSig~607_combout ;
wire \ALU|ALU_ResultSig~600_combout ;
wire \ALU|ALU_ResultSig~599_combout ;
wire \ALU|ALU_ResultSig~602_combout ;
wire \ALU|ALU_ResultSig~601_combout ;
wire \ALU|ALU_ResultSig~603_combout ;
wire \ALU|ALU_Result[20]~81_combout ;
wire \ALU|Add0~85_sumout ;
wire \ALU|ALU_Result[20]~83_combout ;
wire \REG|registers[24][20]~feeder_combout ;
wire \REG|registers[24][20]~q ;
wire \REG|registers[28][20]~q ;
wire \REG|registers[20][20]~q ;
wire \REG|registers[16][20]~q ;
wire \REG|Mux11~0_combout ;
wire \REG|registers[27][20]~q ;
wire \REG|registers[23][20]~q ;
wire \REG|registers[19][20]~q ;
wire \REG|registers[31][20]~q ;
wire \REG|Mux11~3_combout ;
wire \REG|registers[17][20]~q ;
wire \REG|registers[29][20]~q ;
wire \REG|registers[21][20]~q ;
wire \REG|registers[25][20]~q ;
wire \REG|Mux11~1_combout ;
wire \REG|registers[30][20]~q ;
wire \REG|registers[18][20]~q ;
wire \REG|registers[26][20]~q ;
wire \REG|registers[22][20]~q ;
wire \REG|Mux11~2_combout ;
wire \REG|Mux11~4_combout ;
wire \ALU|Add1~82 ;
wire \ALU|Add1~85_sumout ;
wire \ALU|ALU_ResultSig~614_combout ;
wire \ALU|ALU_ResultSig~617_combout ;
wire \ALU|ALU_ResultSig~615_combout ;
wire \ALU|ALU_ResultSig~619_combout ;
wire \ALU|ALU_ResultSig~620_combout ;
wire \ALU|ALU_ResultSig~618_combout ;
wire \ALU|ALU_ResultSig~616_combout ;
wire \ALU|ALU_ResultSig~621_combout ;
wire \ALU|ALU_ResultSig~622_combout ;
wire \ALU|ALU_ResultSig~677_combout ;
wire \ALU|ALU_ResultSig~624_combout ;
wire \ALU|ALU_ResultSig~625_combout ;
wire \ALU|ALU_ResultSig~626_combout ;
wire \ALU|ALU_ResultSig~627_combout ;
wire \ALU|ALU_ResultSig~628_combout ;
wire \ALU|ALU_Result[21]~84_combout ;
wire \ALU|Add0~89_sumout ;
wire \ALU|ALU_Result[21]~86_combout ;
wire \REG|registers[5][21]~feeder_combout ;
wire \REG|registers[5][21]~q ;
wire \REG|registers[7][21]~q ;
wire \REG|registers[6][21]~q ;
wire \REG|registers[4][21]~feeder_combout ;
wire \REG|registers[4][21]~q ;
wire \REG|Mux10~7_combout ;
wire \REG|registers[10][21]~q ;
wire \REG|registers[11][21]~q ;
wire \REG|registers[9][21]~feeder_combout ;
wire \REG|registers[9][21]~q ;
wire \REG|registers[8][21]~feeder_combout ;
wire \REG|registers[8][21]~q ;
wire \REG|Mux10~5_combout ;
wire \REG|registers[15][21]~q ;
wire \REG|registers[14][21]~q ;
wire \REG|registers[13][21]~feeder_combout ;
wire \REG|registers[13][21]~q ;
wire \REG|registers[12][21]~feeder_combout ;
wire \REG|registers[12][21]~q ;
wire \REG|Mux10~6_combout ;
wire \REG|registers[1][21]~q ;
wire \REG|registers[2][21]~q ;
wire \REG|registers[0][21]~q ;
wire \REG|registers[3][21]~q ;
wire \REG|Mux10~8_combout ;
wire \REG|Mux10~9_combout ;
wire \REG|Mux10~10_combout ;
wire \ALU|ALU_Result[25]~103_combout ;
wire \ALU|ALU_Result[25]~106_combout ;
wire \ALU|ALU_Result[25]~140_combout ;
wire \ALU|ALU_Result[25]~110_combout ;
wire \ALU|ALU_Result[25]~108_combout ;
wire \ALU|ALU_Result[25]~109_combout ;
wire \ALU|ALU_Result[25]~107_combout ;
wire \ALU|ALU_Result[25]~111_combout ;
wire \ALU|Add0~105_sumout ;
wire \ALU|Add1~101_sumout ;
wire \ALU|ALU_Result[25]~113_combout ;
wire \REG|registers[15][25]~q ;
wire \REG|registers[12][25]~q ;
wire \REG|registers[13][25]~q ;
wire \REG|registers[14][25]~q ;
wire \REG|Mux6~6_combout ;
wire \REG|registers[2][25]~q ;
wire \REG|registers[1][25]~q ;
wire \REG|registers[0][25]~feeder_combout ;
wire \REG|registers[0][25]~q ;
wire \REG|registers[3][25]~q ;
wire \REG|Mux6~8_combout ;
wire \REG|registers[4][25]~q ;
wire \REG|registers[6][25]~feeder_combout ;
wire \REG|registers[6][25]~q ;
wire \REG|registers[7][25]~q ;
wire \REG|registers[5][25]~feeder_combout ;
wire \REG|registers[5][25]~q ;
wire \REG|Mux6~7_combout ;
wire \REG|registers[11][25]~q ;
wire \REG|registers[10][25]~feeder_combout ;
wire \REG|registers[10][25]~q ;
wire \REG|registers[9][25]~q ;
wire \REG|registers[8][25]~feeder_combout ;
wire \REG|registers[8][25]~q ;
wire \REG|Mux6~5_combout ;
wire \REG|Mux6~9_combout ;
wire \ALU|ALU_Result[24]~100_combout ;
wire \ALU|ALU_Result[24]~101_combout ;
wire \ALU|ALU_Result[24]~97_combout ;
wire \ALU|ALU_Result[24]~96_combout ;
wire \ALU|ALU_Result[24]~93_combout ;
wire \ALU|ALU_Result[24]~94_combout ;
wire \ALU|ALU_Result[24]~95_combout ;
wire \ALU|ALU_Result[24]~98_combout ;
wire \ALU|Add1~97_sumout ;
wire \ALU|Add0~101_sumout ;
wire \ALU|ALU_Result[24]~102_combout ;
wire \REG|registers[9][24]~feeder_combout ;
wire \REG|registers[9][24]~q ;
wire \REG|registers[11][24]~q ;
wire \REG|registers[8][24]~q ;
wire \REG|registers[10][24]~q ;
wire \REG|Mux7~5_combout ;
wire \REG|registers[15][24]~q ;
wire \REG|registers[13][24]~q ;
wire \REG|registers[12][24]~q ;
wire \REG|registers[14][24]~q ;
wire \REG|Mux7~6_combout ;
wire \REG|registers[2][24]~q ;
wire \REG|registers[3][24]~q ;
wire \REG|registers[1][24]~q ;
wire \REG|registers[0][24]~feeder_combout ;
wire \REG|registers[0][24]~q ;
wire \REG|Mux7~8_combout ;
wire \REG|registers[7][24]~feeder_combout ;
wire \REG|registers[7][24]~q ;
wire \REG|registers[5][24]~feeder_combout ;
wire \REG|registers[5][24]~q ;
wire \REG|registers[6][24]~q ;
wire \REG|registers[4][24]~feeder_combout ;
wire \REG|registers[4][24]~q ;
wire \REG|Mux7~7_combout ;
wire \REG|Mux7~9_combout ;
wire \ALU|ALU_ResultSig~561_combout ;
wire \ALU|ALU_ResultSig~572_combout ;
wire \ALU|ALU_ResultSig~571_combout ;
wire \ALU|ALU_ResultSig~570_combout ;
wire \ALU|ALU_ResultSig~569_combout ;
wire \ALU|ALU_ResultSig~573_combout ;
wire \ALU|ALU_ResultSig~566_combout ;
wire \ALU|ALU_ResultSig~562_combout ;
wire \ALU|ALU_ResultSig~564_combout ;
wire \ALU|ALU_ResultSig~565_combout ;
wire \ALU|ALU_ResultSig~567_combout ;
wire \ALU|ALU_ResultSig~563_combout ;
wire \ALU|ALU_ResultSig~568_combout ;
wire \ALU|ALU_ResultSig~574_combout ;
wire \ALU|ALU_ResultSig~578_combout ;
wire \ALU|ALU_ResultSig~576_combout ;
wire \ALU|ALU_ResultSig~579_combout ;
wire \ALU|ALU_ResultSig~575_combout ;
wire \ALU|ALU_ResultSig~577_combout ;
wire \ALU|ALU_ResultSig~580_combout ;
wire \ALU|ALU_Result[18]~75_combout ;
wire \ALU|Add1~73_sumout ;
wire \ALU|Add0~77_sumout ;
wire \ALU|ALU_Result[18]~77_combout ;
wire \REG|registers[9][18]~q ;
wire \REG|registers[11][18]~q ;
wire \REG|registers[10][18]~q ;
wire \REG|registers[8][18]~feeder_combout ;
wire \REG|registers[8][18]~q ;
wire \REG|Mux13~5_combout ;
wire \REG|registers[0][18]~q ;
wire \REG|registers[2][18]~q ;
wire \REG|registers[1][18]~q ;
wire \REG|registers[3][18]~q ;
wire \REG|Mux13~8_combout ;
wire \REG|registers[7][18]~q ;
wire \REG|registers[6][18]~q ;
wire \REG|registers[5][18]~q ;
wire \REG|registers[4][18]~q ;
wire \REG|Mux13~7_combout ;
wire \REG|registers[13][18]~q ;
wire \REG|registers[15][18]~q ;
wire \REG|registers[12][18]~q ;
wire \REG|registers[14][18]~q ;
wire \REG|Mux13~6_combout ;
wire \REG|Mux13~9_combout ;
wire \REG|Mux13~10_combout ;
wire \ALU|ALU_ResultSig~42_combout ;
wire \ALU|ALU_ResultSig~46_combout ;
wire \ALU|ALU_ResultSig~44_combout ;
wire \ALU|ALU_ResultSig~51_combout ;
wire \ALU|ALU_ResultSig~52_combout ;
wire \ALU|ALU_ResultSig~67_combout ;
wire \ALU|ALU_ResultSig~71_combout ;
wire \ALU|ALU_ResultSig~69_combout ;
wire \ALU|ALU_ResultSig~74_combout ;
wire \ALU|ALU_ResultSig~75_combout ;
wire \ALU|ALU_ResultSig~0_combout ;
wire \ALU|ALU_ResultSig~7_combout ;
wire \ALU|ALU_ResultSig~8_combout ;
wire \ALU|ALU_ResultSig~9_combout ;
wire \ALU|ALU_ResultSig~30_combout ;
wire \ALU|ALU_ResultSig~28_combout ;
wire \ALU|ALU_ResultSig~33_combout ;
wire \ALU|ALU_ResultSig~22_combout ;
wire \ALU|ALU_ResultSig~26_combout ;
wire \ALU|ALU_ResultSig~24_combout ;
wire \ALU|ALU_ResultSig~34_combout ;
wire \ALU|ALU_ResultSig~38_combout ;
wire \ALU|ALU_ResultSig~16_combout ;
wire \ALU|ALU_ResultSig~18_combout ;
wire \ALU|ALU_ResultSig~11_combout ;
wire \ALU|ALU_ResultSig~14_combout ;
wire \ALU|ALU_ResultSig~15_combout ;
wire \ALU|ALU_ResultSig~13_combout ;
wire \ALU|ALU_ResultSig~19_combout ;
wire \ALU|ALU_ResultSig~39_combout ;
wire \ALU|ALU_ResultSig~55_combout ;
wire \ALU|ALU_ResultSig~59_combout ;
wire \ALU|ALU_ResultSig~57_combout ;
wire \ALU|ALU_ResultSig~64_combout ;
wire \ALU|ALU_ResultSig~65_combout ;
wire \ALU|ALU_ResultSig~76_combout ;
wire \ALU|ALU_Result[0]~8_combout ;
wire \REG|registers[17][0]~q ;
wire \REG|registers[29][0]~q ;
wire \REG|registers[25][0]~q ;
wire \REG|registers[21][0]~q ;
wire \REG|Mux31~1_combout ;
wire \REG|registers[27][0]~q ;
wire \REG|registers[23][0]~feeder_combout ;
wire \REG|registers[23][0]~q ;
wire \REG|registers[31][0]~q ;
wire \REG|registers[19][0]~q ;
wire \REG|Mux31~3_combout ;
wire \REG|registers[26][0]~q ;
wire \REG|registers[30][0]~q ;
wire \REG|registers[22][0]~feeder_combout ;
wire \REG|registers[22][0]~q ;
wire \REG|registers[18][0]~feeder_combout ;
wire \REG|registers[18][0]~q ;
wire \REG|Mux31~2_combout ;
wire \REG|registers[24][0]~q ;
wire \REG|registers[20][0]~q ;
wire \REG|registers[28][0]~q ;
wire \REG|registers[16][0]~feeder_combout ;
wire \REG|registers[16][0]~q ;
wire \REG|Mux31~0_combout ;
wire \REG|Mux31~4_combout ;
wire \REG|Mux31~10_combout ;
wire \REG|Mux63~7_combout ;
wire \REG|Mux63~6_combout ;
wire \REG|Mux63~8_combout ;
wire \REG|Mux63~5_combout ;
wire \REG|Mux63~9_combout ;
wire \REG|Mux63~1_combout ;
wire \REG|Mux63~2_combout ;
wire \REG|Mux63~0_combout ;
wire \REG|Mux63~3_combout ;
wire \REG|Mux63~4_combout ;
wire \REG|Mux63~10_combout ;
wire \REG|Mux62~7_combout ;
wire \REG|Mux62~5_combout ;
wire \REG|Mux62~8_combout ;
wire \REG|Mux62~6_combout ;
wire \REG|Mux62~9_combout ;
wire \REG|Mux62~2_combout ;
wire \REG|Mux62~0_combout ;
wire \REG|Mux62~3_combout ;
wire \REG|Mux62~1_combout ;
wire \REG|Mux62~4_combout ;
wire \REG|Mux62~10_combout ;
wire \REG|Mux61~8_combout ;
wire \REG|Mux61~7_combout ;
wire \REG|Mux61~6_combout ;
wire \REG|Mux61~5_combout ;
wire \REG|Mux61~9_combout ;
wire \REG|Mux61~1_combout ;
wire \REG|Mux61~0_combout ;
wire \REG|Mux61~3_combout ;
wire \REG|Mux61~2_combout ;
wire \REG|Mux61~4_combout ;
wire \REG|Mux61~10_combout ;
wire \REG|Mux60~1_combout ;
wire \REG|Mux60~2_combout ;
wire \REG|Mux60~3_combout ;
wire \REG|Mux60~0_combout ;
wire \REG|Mux60~4_combout ;
wire \REG|Mux60~8_combout ;
wire \REG|Mux60~7_combout ;
wire \REG|Mux60~5_combout ;
wire \REG|Mux60~6_combout ;
wire \REG|Mux60~9_combout ;
wire \REG|Mux60~10_combout ;
wire \REG|Mux59~5_combout ;
wire \REG|Mux59~8_combout ;
wire \REG|Mux59~6_combout ;
wire \REG|Mux59~7_combout ;
wire \REG|Mux59~9_combout ;
wire \REG|Mux59~3_combout ;
wire \REG|Mux59~1_combout ;
wire \REG|Mux59~0_combout ;
wire \REG|Mux59~2_combout ;
wire \REG|Mux59~4_combout ;
wire \REG|Mux59~10_combout ;
wire \REG|Mux58~1_combout ;
wire \REG|Mux58~0_combout ;
wire \REG|Mux58~3_combout ;
wire \REG|Mux58~2_combout ;
wire \REG|Mux58~4_combout ;
wire \REG|Mux58~8_combout ;
wire \REG|Mux58~7_combout ;
wire \REG|Mux58~6_combout ;
wire \REG|Mux58~5_combout ;
wire \REG|Mux58~9_combout ;
wire \REG|Mux58~10_combout ;
wire \REG|Mux57~2_combout ;
wire \REG|Mux57~3_combout ;
wire \REG|Mux57~1_combout ;
wire \REG|Mux57~0_combout ;
wire \REG|Mux57~4_combout ;
wire \REG|Mux57~5_combout ;
wire \REG|Mux57~8_combout ;
wire \REG|Mux57~7_combout ;
wire \REG|Mux57~6_combout ;
wire \REG|Mux57~9_combout ;
wire \REG|Mux57~10_combout ;
wire \REG|Mux56~1_combout ;
wire \REG|Mux56~3_combout ;
wire \REG|Mux56~2_combout ;
wire \REG|Mux56~0_combout ;
wire \REG|Mux56~4_combout ;
wire \REG|Mux56~7_combout ;
wire \REG|Mux56~5_combout ;
wire \REG|Mux56~8_combout ;
wire \REG|Mux56~6_combout ;
wire \REG|Mux56~9_combout ;
wire \REG|Mux56~10_combout ;
wire \REG|Mux55~7_combout ;
wire \REG|Mux55~8_combout ;
wire \REG|Mux55~6_combout ;
wire \REG|Mux55~5_combout ;
wire \REG|Mux55~9_combout ;
wire \REG|Mux55~0_combout ;
wire \REG|Mux55~3_combout ;
wire \REG|Mux55~2_combout ;
wire \REG|Mux55~1_combout ;
wire \REG|Mux55~4_combout ;
wire \REG|Mux55~10_combout ;
wire \REG|Mux54~8_combout ;
wire \REG|Mux54~5_combout ;
wire \REG|Mux54~6_combout ;
wire \REG|Mux54~7_combout ;
wire \REG|Mux54~9_combout ;
wire \REG|Mux54~3_combout ;
wire \REG|Mux54~0_combout ;
wire \REG|Mux54~1_combout ;
wire \REG|Mux54~2_combout ;
wire \REG|Mux54~4_combout ;
wire \REG|Mux54~10_combout ;
wire \REG|Mux53~3_combout ;
wire \REG|Mux53~1_combout ;
wire \REG|Mux53~0_combout ;
wire \REG|Mux53~2_combout ;
wire \REG|Mux53~4_combout ;
wire \REG|Mux53~5_combout ;
wire \REG|Mux53~7_combout ;
wire \REG|Mux53~8_combout ;
wire \REG|Mux53~6_combout ;
wire \REG|Mux53~9_combout ;
wire \REG|Mux53~10_combout ;
wire \REG|Mux52~3_combout ;
wire \REG|Mux52~2_combout ;
wire \REG|Mux52~0_combout ;
wire \REG|Mux52~1_combout ;
wire \REG|Mux52~4_combout ;
wire \REG|Mux52~8_combout ;
wire \REG|Mux52~6_combout ;
wire \REG|Mux52~5_combout ;
wire \REG|Mux52~7_combout ;
wire \REG|Mux52~9_combout ;
wire \REG|Mux52~10_combout ;
wire \REG|Mux51~2_combout ;
wire \REG|Mux51~0_combout ;
wire \REG|Mux51~1_combout ;
wire \REG|Mux51~3_combout ;
wire \REG|Mux51~4_combout ;
wire \REG|Mux51~8_combout ;
wire \REG|Mux51~6_combout ;
wire \REG|Mux51~7_combout ;
wire \REG|Mux51~5_combout ;
wire \REG|Mux51~9_combout ;
wire \REG|Mux51~10_combout ;
wire \REG|Mux50~6_combout ;
wire \REG|Mux50~7_combout ;
wire \REG|Mux50~8_combout ;
wire \REG|Mux50~5_combout ;
wire \REG|Mux50~9_combout ;
wire \REG|Mux50~1_combout ;
wire \REG|Mux50~0_combout ;
wire \REG|Mux50~2_combout ;
wire \REG|Mux50~3_combout ;
wire \REG|Mux50~4_combout ;
wire \REG|Mux50~10_combout ;
wire \REG|Mux49~8_combout ;
wire \REG|Mux49~5_combout ;
wire \REG|Mux49~7_combout ;
wire \REG|Mux49~6_combout ;
wire \REG|Mux49~9_combout ;
wire \REG|Mux49~0_combout ;
wire \REG|Mux49~1_combout ;
wire \REG|Mux49~3_combout ;
wire \REG|Mux49~2_combout ;
wire \REG|Mux49~4_combout ;
wire \REG|Mux49~10_combout ;
wire \REG|Mux48~1_combout ;
wire \REG|Mux48~0_combout ;
wire \REG|Mux48~3_combout ;
wire \REG|Mux48~2_combout ;
wire \REG|Mux48~4_combout ;
wire \REG|Mux48~8_combout ;
wire \REG|Mux48~5_combout ;
wire \REG|Mux48~7_combout ;
wire \REG|Mux48~6_combout ;
wire \REG|Mux48~9_combout ;
wire \REG|Mux48~10_combout ;
wire \REG|Mux47~1_combout ;
wire \REG|Mux47~2_combout ;
wire \REG|Mux47~0_combout ;
wire \REG|Mux47~3_combout ;
wire \REG|Mux47~4_combout ;
wire \REG|Mux47~7_combout ;
wire \REG|Mux47~8_combout ;
wire \REG|Mux47~5_combout ;
wire \REG|Mux47~6_combout ;
wire \REG|Mux47~9_combout ;
wire \REG|Mux47~10_combout ;
wire \REG|Mux46~1_combout ;
wire \REG|Mux46~3_combout ;
wire \REG|Mux46~2_combout ;
wire \REG|Mux46~0_combout ;
wire \REG|Mux46~4_combout ;
wire \REG|Mux46~8_combout ;
wire \REG|Mux46~6_combout ;
wire \REG|Mux46~5_combout ;
wire \REG|Mux46~7_combout ;
wire \REG|Mux46~9_combout ;
wire \REG|Mux46~10_combout ;
wire \REG|Mux45~7_combout ;
wire \REG|Mux45~5_combout ;
wire \REG|Mux45~8_combout ;
wire \REG|Mux45~6_combout ;
wire \REG|Mux45~9_combout ;
wire \REG|Mux45~1_combout ;
wire \REG|Mux45~0_combout ;
wire \REG|Mux45~3_combout ;
wire \REG|Mux45~2_combout ;
wire \REG|Mux45~4_combout ;
wire \REG|Mux45~10_combout ;
wire \REG|Mux44~7_combout ;
wire \REG|Mux44~8_combout ;
wire \REG|Mux44~6_combout ;
wire \REG|Mux44~5_combout ;
wire \REG|Mux44~9_combout ;
wire \REG|Mux44~0_combout ;
wire \REG|Mux44~2_combout ;
wire \REG|Mux44~3_combout ;
wire \REG|Mux44~1_combout ;
wire \REG|Mux44~4_combout ;
wire \REG|Mux44~10_combout ;
wire \REG|Mux43~8_combout ;
wire \REG|Mux43~7_combout ;
wire \REG|Mux43~5_combout ;
wire \REG|Mux43~6_combout ;
wire \REG|Mux43~9_combout ;
wire \REG|Mux43~3_combout ;
wire \REG|Mux43~1_combout ;
wire \REG|Mux43~0_combout ;
wire \REG|Mux43~2_combout ;
wire \REG|Mux43~4_combout ;
wire \REG|Mux43~10_combout ;
wire \REG|Mux42~3_combout ;
wire \REG|Mux42~2_combout ;
wire \REG|Mux42~0_combout ;
wire \REG|Mux42~1_combout ;
wire \REG|Mux42~4_combout ;
wire \REG|Mux42~6_combout ;
wire \REG|Mux42~8_combout ;
wire \REG|Mux42~7_combout ;
wire \REG|Mux42~5_combout ;
wire \REG|Mux42~9_combout ;
wire \REG|Mux42~10_combout ;
wire \REG|Mux41~1_combout ;
wire \REG|Mux41~3_combout ;
wire \REG|Mux41~0_combout ;
wire \REG|Mux41~2_combout ;
wire \REG|Mux41~4_combout ;
wire \REG|Mux41~7_combout ;
wire \REG|Mux41~6_combout ;
wire \REG|Mux41~5_combout ;
wire \REG|Mux41~8_combout ;
wire \REG|Mux41~9_combout ;
wire \REG|Mux41~10_combout ;
wire \REG|Mux40~7_combout ;
wire \REG|Mux40~6_combout ;
wire \REG|Mux40~5_combout ;
wire \REG|Mux40~8_combout ;
wire \REG|Mux40~9_combout ;
wire \REG|Mux40~1_combout ;
wire \REG|Mux40~0_combout ;
wire \REG|Mux40~3_combout ;
wire \REG|Mux40~2_combout ;
wire \REG|Mux40~4_combout ;
wire \REG|Mux40~10_combout ;
wire \REG|Mux39~8_combout ;
wire \REG|Mux39~7_combout ;
wire \REG|Mux39~5_combout ;
wire \REG|Mux39~6_combout ;
wire \REG|Mux39~9_combout ;
wire \REG|Mux39~1_combout ;
wire \REG|Mux39~3_combout ;
wire \REG|Mux39~0_combout ;
wire \REG|Mux39~2_combout ;
wire \REG|Mux39~4_combout ;
wire \REG|Mux39~10_combout ;
wire \REG|Mux38~6_combout ;
wire \REG|Mux38~5_combout ;
wire \REG|Mux38~7_combout ;
wire \REG|Mux38~8_combout ;
wire \REG|Mux38~9_combout ;
wire \REG|Mux38~3_combout ;
wire \REG|Mux38~0_combout ;
wire \REG|Mux38~2_combout ;
wire \REG|Mux38~1_combout ;
wire \REG|Mux38~4_combout ;
wire \REG|Mux38~10_combout ;
wire \REG|Mux37~8_combout ;
wire \REG|Mux37~6_combout ;
wire \REG|Mux37~7_combout ;
wire \REG|Mux37~5_combout ;
wire \REG|Mux37~9_combout ;
wire \REG|Mux37~2_combout ;
wire \REG|Mux37~3_combout ;
wire \REG|Mux37~1_combout ;
wire \REG|Mux37~0_combout ;
wire \REG|Mux37~4_combout ;
wire \REG|Mux37~10_combout ;
wire \REG|Mux36~2_combout ;
wire \REG|Mux36~0_combout ;
wire \REG|Mux36~1_combout ;
wire \REG|Mux36~3_combout ;
wire \REG|Mux36~4_combout ;
wire \REG|Mux36~7_combout ;
wire \REG|Mux36~6_combout ;
wire \REG|Mux36~8_combout ;
wire \REG|Mux36~5_combout ;
wire \REG|Mux36~9_combout ;
wire \REG|Mux36~10_combout ;
wire \REG|Mux35~3_combout ;
wire \REG|Mux35~1_combout ;
wire \REG|Mux35~2_combout ;
wire \REG|Mux35~0_combout ;
wire \REG|Mux35~4_combout ;
wire \REG|Mux35~8_combout ;
wire \REG|Mux35~7_combout ;
wire \REG|Mux35~6_combout ;
wire \REG|Mux35~5_combout ;
wire \REG|Mux35~9_combout ;
wire \REG|Mux35~10_combout ;
wire \REG|Mux34~1_combout ;
wire \REG|Mux34~3_combout ;
wire \REG|Mux34~0_combout ;
wire \REG|Mux34~2_combout ;
wire \REG|Mux34~4_combout ;
wire \REG|Mux34~7_combout ;
wire \REG|Mux34~6_combout ;
wire \REG|Mux34~8_combout ;
wire \REG|Mux34~5_combout ;
wire \REG|Mux34~9_combout ;
wire \REG|Mux34~10_combout ;
wire \REG|Mux33~8_combout ;
wire \REG|Mux33~5_combout ;
wire \REG|Mux33~6_combout ;
wire \REG|Mux33~7_combout ;
wire \REG|Mux33~9_combout ;
wire \REG|Mux33~1_combout ;
wire \REG|Mux33~0_combout ;
wire \REG|Mux33~3_combout ;
wire \REG|Mux33~2_combout ;
wire \REG|Mux33~4_combout ;
wire \REG|Mux33~10_combout ;
wire \REG|Mux32~7_combout ;
wire \REG|Mux32~8_combout ;
wire \REG|Mux32~5_combout ;
wire \REG|Mux32~6_combout ;
wire \REG|Mux32~9_combout ;
wire \REG|Mux32~2_combout ;
wire \REG|Mux32~3_combout ;
wire \REG|Mux32~0_combout ;
wire \REG|Mux32~1_combout ;
wire \REG|Mux32~4_combout ;
wire \REG|Mux32~10_combout ;
wire [31:0] \PCC|PC_OUT ;
wire [31:0] \ROM_COMP|altsyncram_component|auto_generated|q_a ;

wire [39:0] \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ROM_COMP|altsyncram_component|auto_generated|q_a [0] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [1] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [2] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [3] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [4] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [5] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [6] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [7] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [8] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [9] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [10] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [11] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [12] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [13] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [14] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [15] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [16] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [17] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [18] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [19] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [20] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [21] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [22] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [23] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [24] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [25] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [26] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [27] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [28] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [29] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [30] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \ROM_COMP|altsyncram_component|auto_generated|q_a [31] = \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \PC_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \PC_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \PC_out[2]~output (
	.i(\PCC|PC_OUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \PC_out[3]~output (
	.i(\PCC|PC_OUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \PC_out[4]~output (
	.i(\PCC|PC_OUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \PC_out[5]~output (
	.i(\PCC|PC_OUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \PC_out[6]~output (
	.i(\PCC|PC_OUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \PC_out[7]~output (
	.i(\PCC|PC_OUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \PC_out[8]~output (
	.i(\PCC|PC_OUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[8]),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
defparam \PC_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \PC_out[9]~output (
	.i(\PCC|PC_OUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[9]),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
defparam \PC_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \PC_out[10]~output (
	.i(\PCC|PC_OUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[10]),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
defparam \PC_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \PC_out[11]~output (
	.i(\PCC|PC_OUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[11]),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
defparam \PC_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \PC_out[12]~output (
	.i(\PCC|PC_OUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[12]),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
defparam \PC_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \PC_out[13]~output (
	.i(\PCC|PC_OUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[13]),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
defparam \PC_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \PC_out[14]~output (
	.i(\PCC|PC_OUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[14]),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
defparam \PC_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \PC_out[15]~output (
	.i(\PCC|PC_OUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[15]),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
defparam \PC_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \PC_out[16]~output (
	.i(\PCC|PC_OUT [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[16]),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
defparam \PC_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \PC_out[17]~output (
	.i(\PCC|PC_OUT [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[17]),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
defparam \PC_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \PC_out[18]~output (
	.i(\PCC|PC_OUT [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[18]),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
defparam \PC_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \PC_out[19]~output (
	.i(\PCC|PC_OUT [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[19]),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
defparam \PC_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \PC_out[20]~output (
	.i(\PCC|PC_OUT [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[20]),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
defparam \PC_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \PC_out[21]~output (
	.i(\PCC|PC_OUT [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[21]),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
defparam \PC_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \PC_out[22]~output (
	.i(\PCC|PC_OUT [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[22]),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
defparam \PC_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \PC_out[23]~output (
	.i(\PCC|PC_OUT [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[23]),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
defparam \PC_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \PC_out[24]~output (
	.i(\PCC|PC_OUT [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[24]),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
defparam \PC_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \PC_out[25]~output (
	.i(\PCC|PC_OUT [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[25]),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
defparam \PC_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \PC_out[26]~output (
	.i(\PCC|PC_OUT [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[26]),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
defparam \PC_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \PC_out[27]~output (
	.i(\PCC|PC_OUT [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[27]),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
defparam \PC_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N2
cyclonev_io_obuf \PC_out[28]~output (
	.i(\PCC|PC_OUT [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[28]),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
defparam \PC_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \PC_out[29]~output (
	.i(\PCC|PC_OUT [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[29]),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
defparam \PC_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \PC_out[30]~output (
	.i(\PCC|PC_OUT [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[30]),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
defparam \PC_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \PC_out[31]~output (
	.i(\PCC|PC_OUT [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[31]),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
defparam \PC_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \Instruction_out[0]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[0]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[0]~output .bus_hold = "false";
defparam \Instruction_out[0]~output .open_drain_output = "false";
defparam \Instruction_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \Instruction_out[1]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[1]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[1]~output .bus_hold = "false";
defparam \Instruction_out[1]~output .open_drain_output = "false";
defparam \Instruction_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \Instruction_out[2]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[2]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[2]~output .bus_hold = "false";
defparam \Instruction_out[2]~output .open_drain_output = "false";
defparam \Instruction_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \Instruction_out[3]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[3]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[3]~output .bus_hold = "false";
defparam \Instruction_out[3]~output .open_drain_output = "false";
defparam \Instruction_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \Instruction_out[4]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[4]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[4]~output .bus_hold = "false";
defparam \Instruction_out[4]~output .open_drain_output = "false";
defparam \Instruction_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \Instruction_out[5]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[5]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[5]~output .bus_hold = "false";
defparam \Instruction_out[5]~output .open_drain_output = "false";
defparam \Instruction_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \Instruction_out[6]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[6]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[6]~output .bus_hold = "false";
defparam \Instruction_out[6]~output .open_drain_output = "false";
defparam \Instruction_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \Instruction_out[7]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[7]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[7]~output .bus_hold = "false";
defparam \Instruction_out[7]~output .open_drain_output = "false";
defparam \Instruction_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \Instruction_out[8]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[8]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[8]~output .bus_hold = "false";
defparam \Instruction_out[8]~output .open_drain_output = "false";
defparam \Instruction_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \Instruction_out[9]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[9]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[9]~output .bus_hold = "false";
defparam \Instruction_out[9]~output .open_drain_output = "false";
defparam \Instruction_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \Instruction_out[10]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[10]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[10]~output .bus_hold = "false";
defparam \Instruction_out[10]~output .open_drain_output = "false";
defparam \Instruction_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \Instruction_out[11]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[11]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[11]~output .bus_hold = "false";
defparam \Instruction_out[11]~output .open_drain_output = "false";
defparam \Instruction_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \Instruction_out[12]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[12]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[12]~output .bus_hold = "false";
defparam \Instruction_out[12]~output .open_drain_output = "false";
defparam \Instruction_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \Instruction_out[13]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[13]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[13]~output .bus_hold = "false";
defparam \Instruction_out[13]~output .open_drain_output = "false";
defparam \Instruction_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \Instruction_out[14]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[14]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[14]~output .bus_hold = "false";
defparam \Instruction_out[14]~output .open_drain_output = "false";
defparam \Instruction_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \Instruction_out[15]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[15]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[15]~output .bus_hold = "false";
defparam \Instruction_out[15]~output .open_drain_output = "false";
defparam \Instruction_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \Instruction_out[16]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[16]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[16]~output .bus_hold = "false";
defparam \Instruction_out[16]~output .open_drain_output = "false";
defparam \Instruction_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \Instruction_out[17]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[17]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[17]~output .bus_hold = "false";
defparam \Instruction_out[17]~output .open_drain_output = "false";
defparam \Instruction_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \Instruction_out[18]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[18]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[18]~output .bus_hold = "false";
defparam \Instruction_out[18]~output .open_drain_output = "false";
defparam \Instruction_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \Instruction_out[19]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[19]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[19]~output .bus_hold = "false";
defparam \Instruction_out[19]~output .open_drain_output = "false";
defparam \Instruction_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \Instruction_out[20]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[20]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[20]~output .bus_hold = "false";
defparam \Instruction_out[20]~output .open_drain_output = "false";
defparam \Instruction_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \Instruction_out[21]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[21]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[21]~output .bus_hold = "false";
defparam \Instruction_out[21]~output .open_drain_output = "false";
defparam \Instruction_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \Instruction_out[22]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[22]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[22]~output .bus_hold = "false";
defparam \Instruction_out[22]~output .open_drain_output = "false";
defparam \Instruction_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \Instruction_out[23]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[23]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[23]~output .bus_hold = "false";
defparam \Instruction_out[23]~output .open_drain_output = "false";
defparam \Instruction_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \Instruction_out[24]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[24]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[24]~output .bus_hold = "false";
defparam \Instruction_out[24]~output .open_drain_output = "false";
defparam \Instruction_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \Instruction_out[25]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[25]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[25]~output .bus_hold = "false";
defparam \Instruction_out[25]~output .open_drain_output = "false";
defparam \Instruction_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \Instruction_out[26]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[26]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[26]~output .bus_hold = "false";
defparam \Instruction_out[26]~output .open_drain_output = "false";
defparam \Instruction_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \Instruction_out[27]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[27]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[27]~output .bus_hold = "false";
defparam \Instruction_out[27]~output .open_drain_output = "false";
defparam \Instruction_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \Instruction_out[28]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[28]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[28]~output .bus_hold = "false";
defparam \Instruction_out[28]~output .open_drain_output = "false";
defparam \Instruction_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \Instruction_out[29]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[29]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[29]~output .bus_hold = "false";
defparam \Instruction_out[29]~output .open_drain_output = "false";
defparam \Instruction_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \Instruction_out[30]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[30]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[30]~output .bus_hold = "false";
defparam \Instruction_out[30]~output .open_drain_output = "false";
defparam \Instruction_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \Instruction_out[31]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[31]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[31]~output .bus_hold = "false";
defparam \Instruction_out[31]~output .open_drain_output = "false";
defparam \Instruction_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \Read_reg1_out[0]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[0]~output .bus_hold = "false";
defparam \Read_reg1_out[0]~output .open_drain_output = "false";
defparam \Read_reg1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \Read_reg1_out[1]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[1]~output .bus_hold = "false";
defparam \Read_reg1_out[1]~output .open_drain_output = "false";
defparam \Read_reg1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \Read_reg1_out[2]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[2]~output .bus_hold = "false";
defparam \Read_reg1_out[2]~output .open_drain_output = "false";
defparam \Read_reg1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \Read_reg1_out[3]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[3]~output .bus_hold = "false";
defparam \Read_reg1_out[3]~output .open_drain_output = "false";
defparam \Read_reg1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \Read_reg1_out[4]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[4]~output .bus_hold = "false";
defparam \Read_reg1_out[4]~output .open_drain_output = "false";
defparam \Read_reg1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \Read_reg2_out[0]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[0]~output .bus_hold = "false";
defparam \Read_reg2_out[0]~output .open_drain_output = "false";
defparam \Read_reg2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \Read_reg2_out[1]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[1]~output .bus_hold = "false";
defparam \Read_reg2_out[1]~output .open_drain_output = "false";
defparam \Read_reg2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \Read_reg2_out[2]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[2]~output .bus_hold = "false";
defparam \Read_reg2_out[2]~output .open_drain_output = "false";
defparam \Read_reg2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \Read_reg2_out[3]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[3]~output .bus_hold = "false";
defparam \Read_reg2_out[3]~output .open_drain_output = "false";
defparam \Read_reg2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \Read_reg2_out[4]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[4]~output .bus_hold = "false";
defparam \Read_reg2_out[4]~output .open_drain_output = "false";
defparam \Read_reg2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \Write_reg_out[0]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[0]~output .bus_hold = "false";
defparam \Write_reg_out[0]~output .open_drain_output = "false";
defparam \Write_reg_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \Write_reg_out[1]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[1]~output .bus_hold = "false";
defparam \Write_reg_out[1]~output .open_drain_output = "false";
defparam \Write_reg_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \Write_reg_out[2]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[2]~output .bus_hold = "false";
defparam \Write_reg_out[2]~output .open_drain_output = "false";
defparam \Write_reg_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \Write_reg_out[3]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[3]~output .bus_hold = "false";
defparam \Write_reg_out[3]~output .open_drain_output = "false";
defparam \Write_reg_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \Write_reg_out[4]~output (
	.i(\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[4]~output .bus_hold = "false";
defparam \Write_reg_out[4]~output .open_drain_output = "false";
defparam \Write_reg_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \Read_data1_out[0]~output (
	.i(\REG|Mux31~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[0]~output .bus_hold = "false";
defparam \Read_data1_out[0]~output .open_drain_output = "false";
defparam \Read_data1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \Read_data1_out[1]~output (
	.i(\REG|Mux30~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[1]~output .bus_hold = "false";
defparam \Read_data1_out[1]~output .open_drain_output = "false";
defparam \Read_data1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \Read_data1_out[2]~output (
	.i(\REG|Mux29~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[2]~output .bus_hold = "false";
defparam \Read_data1_out[2]~output .open_drain_output = "false";
defparam \Read_data1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \Read_data1_out[3]~output (
	.i(\REG|Mux28~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[3]~output .bus_hold = "false";
defparam \Read_data1_out[3]~output .open_drain_output = "false";
defparam \Read_data1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \Read_data1_out[4]~output (
	.i(\REG|Mux27~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[4]~output .bus_hold = "false";
defparam \Read_data1_out[4]~output .open_drain_output = "false";
defparam \Read_data1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \Read_data1_out[5]~output (
	.i(\REG|Mux26~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[5]~output .bus_hold = "false";
defparam \Read_data1_out[5]~output .open_drain_output = "false";
defparam \Read_data1_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \Read_data1_out[6]~output (
	.i(\REG|Mux25~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[6]~output .bus_hold = "false";
defparam \Read_data1_out[6]~output .open_drain_output = "false";
defparam \Read_data1_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \Read_data1_out[7]~output (
	.i(\REG|Mux24~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[7]~output .bus_hold = "false";
defparam \Read_data1_out[7]~output .open_drain_output = "false";
defparam \Read_data1_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \Read_data1_out[8]~output (
	.i(\REG|Mux23~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[8]~output .bus_hold = "false";
defparam \Read_data1_out[8]~output .open_drain_output = "false";
defparam \Read_data1_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \Read_data1_out[9]~output (
	.i(\REG|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[9]~output .bus_hold = "false";
defparam \Read_data1_out[9]~output .open_drain_output = "false";
defparam \Read_data1_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \Read_data1_out[10]~output (
	.i(\REG|Mux21~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[10]~output .bus_hold = "false";
defparam \Read_data1_out[10]~output .open_drain_output = "false";
defparam \Read_data1_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \Read_data1_out[11]~output (
	.i(\REG|Mux20~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[11]~output .bus_hold = "false";
defparam \Read_data1_out[11]~output .open_drain_output = "false";
defparam \Read_data1_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \Read_data1_out[12]~output (
	.i(\REG|Mux19~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[12]~output .bus_hold = "false";
defparam \Read_data1_out[12]~output .open_drain_output = "false";
defparam \Read_data1_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \Read_data1_out[13]~output (
	.i(\REG|Mux18~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[13]~output .bus_hold = "false";
defparam \Read_data1_out[13]~output .open_drain_output = "false";
defparam \Read_data1_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \Read_data1_out[14]~output (
	.i(\REG|Mux17~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[14]~output .bus_hold = "false";
defparam \Read_data1_out[14]~output .open_drain_output = "false";
defparam \Read_data1_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \Read_data1_out[15]~output (
	.i(\REG|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[15]~output .bus_hold = "false";
defparam \Read_data1_out[15]~output .open_drain_output = "false";
defparam \Read_data1_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \Read_data1_out[16]~output (
	.i(\REG|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[16]~output .bus_hold = "false";
defparam \Read_data1_out[16]~output .open_drain_output = "false";
defparam \Read_data1_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \Read_data1_out[17]~output (
	.i(\REG|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[17]~output .bus_hold = "false";
defparam \Read_data1_out[17]~output .open_drain_output = "false";
defparam \Read_data1_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \Read_data1_out[18]~output (
	.i(\REG|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[18]~output .bus_hold = "false";
defparam \Read_data1_out[18]~output .open_drain_output = "false";
defparam \Read_data1_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \Read_data1_out[19]~output (
	.i(\REG|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[19]~output .bus_hold = "false";
defparam \Read_data1_out[19]~output .open_drain_output = "false";
defparam \Read_data1_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \Read_data1_out[20]~output (
	.i(\REG|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[20]~output .bus_hold = "false";
defparam \Read_data1_out[20]~output .open_drain_output = "false";
defparam \Read_data1_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \Read_data1_out[21]~output (
	.i(\REG|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[21]~output .bus_hold = "false";
defparam \Read_data1_out[21]~output .open_drain_output = "false";
defparam \Read_data1_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \Read_data1_out[22]~output (
	.i(\REG|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[22]~output .bus_hold = "false";
defparam \Read_data1_out[22]~output .open_drain_output = "false";
defparam \Read_data1_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \Read_data1_out[23]~output (
	.i(\REG|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[23]~output .bus_hold = "false";
defparam \Read_data1_out[23]~output .open_drain_output = "false";
defparam \Read_data1_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \Read_data1_out[24]~output (
	.i(\REG|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[24]~output .bus_hold = "false";
defparam \Read_data1_out[24]~output .open_drain_output = "false";
defparam \Read_data1_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \Read_data1_out[25]~output (
	.i(\REG|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[25]~output .bus_hold = "false";
defparam \Read_data1_out[25]~output .open_drain_output = "false";
defparam \Read_data1_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \Read_data1_out[26]~output (
	.i(\REG|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[26]~output .bus_hold = "false";
defparam \Read_data1_out[26]~output .open_drain_output = "false";
defparam \Read_data1_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \Read_data1_out[27]~output (
	.i(\REG|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[27]~output .bus_hold = "false";
defparam \Read_data1_out[27]~output .open_drain_output = "false";
defparam \Read_data1_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \Read_data1_out[28]~output (
	.i(\REG|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[28]~output .bus_hold = "false";
defparam \Read_data1_out[28]~output .open_drain_output = "false";
defparam \Read_data1_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \Read_data1_out[29]~output (
	.i(\REG|Mux2~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[29]~output .bus_hold = "false";
defparam \Read_data1_out[29]~output .open_drain_output = "false";
defparam \Read_data1_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \Read_data1_out[30]~output (
	.i(\REG|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[30]~output .bus_hold = "false";
defparam \Read_data1_out[30]~output .open_drain_output = "false";
defparam \Read_data1_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \Read_data1_out[31]~output (
	.i(\REG|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[31]~output .bus_hold = "false";
defparam \Read_data1_out[31]~output .open_drain_output = "false";
defparam \Read_data1_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \Read_data2_out[0]~output (
	.i(\REG|Mux63~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[0]~output .bus_hold = "false";
defparam \Read_data2_out[0]~output .open_drain_output = "false";
defparam \Read_data2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \Read_data2_out[1]~output (
	.i(\REG|Mux62~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[1]~output .bus_hold = "false";
defparam \Read_data2_out[1]~output .open_drain_output = "false";
defparam \Read_data2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \Read_data2_out[2]~output (
	.i(\REG|Mux61~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[2]~output .bus_hold = "false";
defparam \Read_data2_out[2]~output .open_drain_output = "false";
defparam \Read_data2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \Read_data2_out[3]~output (
	.i(\REG|Mux60~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[3]~output .bus_hold = "false";
defparam \Read_data2_out[3]~output .open_drain_output = "false";
defparam \Read_data2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \Read_data2_out[4]~output (
	.i(\REG|Mux59~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[4]~output .bus_hold = "false";
defparam \Read_data2_out[4]~output .open_drain_output = "false";
defparam \Read_data2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \Read_data2_out[5]~output (
	.i(\REG|Mux58~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[5]~output .bus_hold = "false";
defparam \Read_data2_out[5]~output .open_drain_output = "false";
defparam \Read_data2_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \Read_data2_out[6]~output (
	.i(\REG|Mux57~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[6]~output .bus_hold = "false";
defparam \Read_data2_out[6]~output .open_drain_output = "false";
defparam \Read_data2_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \Read_data2_out[7]~output (
	.i(\REG|Mux56~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[7]~output .bus_hold = "false";
defparam \Read_data2_out[7]~output .open_drain_output = "false";
defparam \Read_data2_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \Read_data2_out[8]~output (
	.i(\REG|Mux55~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[8]~output .bus_hold = "false";
defparam \Read_data2_out[8]~output .open_drain_output = "false";
defparam \Read_data2_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \Read_data2_out[9]~output (
	.i(\REG|Mux54~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[9]~output .bus_hold = "false";
defparam \Read_data2_out[9]~output .open_drain_output = "false";
defparam \Read_data2_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \Read_data2_out[10]~output (
	.i(\REG|Mux53~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[10]~output .bus_hold = "false";
defparam \Read_data2_out[10]~output .open_drain_output = "false";
defparam \Read_data2_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \Read_data2_out[11]~output (
	.i(\REG|Mux52~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[11]~output .bus_hold = "false";
defparam \Read_data2_out[11]~output .open_drain_output = "false";
defparam \Read_data2_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \Read_data2_out[12]~output (
	.i(\REG|Mux51~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[12]~output .bus_hold = "false";
defparam \Read_data2_out[12]~output .open_drain_output = "false";
defparam \Read_data2_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \Read_data2_out[13]~output (
	.i(\REG|Mux50~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[13]~output .bus_hold = "false";
defparam \Read_data2_out[13]~output .open_drain_output = "false";
defparam \Read_data2_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \Read_data2_out[14]~output (
	.i(\REG|Mux49~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[14]~output .bus_hold = "false";
defparam \Read_data2_out[14]~output .open_drain_output = "false";
defparam \Read_data2_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \Read_data2_out[15]~output (
	.i(\REG|Mux48~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[15]~output .bus_hold = "false";
defparam \Read_data2_out[15]~output .open_drain_output = "false";
defparam \Read_data2_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \Read_data2_out[16]~output (
	.i(\REG|Mux47~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[16]~output .bus_hold = "false";
defparam \Read_data2_out[16]~output .open_drain_output = "false";
defparam \Read_data2_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \Read_data2_out[17]~output (
	.i(\REG|Mux46~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[17]~output .bus_hold = "false";
defparam \Read_data2_out[17]~output .open_drain_output = "false";
defparam \Read_data2_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \Read_data2_out[18]~output (
	.i(\REG|Mux45~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[18]~output .bus_hold = "false";
defparam \Read_data2_out[18]~output .open_drain_output = "false";
defparam \Read_data2_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \Read_data2_out[19]~output (
	.i(\REG|Mux44~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[19]~output .bus_hold = "false";
defparam \Read_data2_out[19]~output .open_drain_output = "false";
defparam \Read_data2_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \Read_data2_out[20]~output (
	.i(\REG|Mux43~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[20]~output .bus_hold = "false";
defparam \Read_data2_out[20]~output .open_drain_output = "false";
defparam \Read_data2_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \Read_data2_out[21]~output (
	.i(\REG|Mux42~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[21]~output .bus_hold = "false";
defparam \Read_data2_out[21]~output .open_drain_output = "false";
defparam \Read_data2_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \Read_data2_out[22]~output (
	.i(\REG|Mux41~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[22]~output .bus_hold = "false";
defparam \Read_data2_out[22]~output .open_drain_output = "false";
defparam \Read_data2_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \Read_data2_out[23]~output (
	.i(\REG|Mux40~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[23]~output .bus_hold = "false";
defparam \Read_data2_out[23]~output .open_drain_output = "false";
defparam \Read_data2_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \Read_data2_out[24]~output (
	.i(\REG|Mux39~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[24]~output .bus_hold = "false";
defparam \Read_data2_out[24]~output .open_drain_output = "false";
defparam \Read_data2_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \Read_data2_out[25]~output (
	.i(\REG|Mux38~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[25]~output .bus_hold = "false";
defparam \Read_data2_out[25]~output .open_drain_output = "false";
defparam \Read_data2_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \Read_data2_out[26]~output (
	.i(\REG|Mux37~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[26]~output .bus_hold = "false";
defparam \Read_data2_out[26]~output .open_drain_output = "false";
defparam \Read_data2_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \Read_data2_out[27]~output (
	.i(\REG|Mux36~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[27]~output .bus_hold = "false";
defparam \Read_data2_out[27]~output .open_drain_output = "false";
defparam \Read_data2_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \Read_data2_out[28]~output (
	.i(\REG|Mux35~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[28]~output .bus_hold = "false";
defparam \Read_data2_out[28]~output .open_drain_output = "false";
defparam \Read_data2_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \Read_data2_out[29]~output (
	.i(\REG|Mux34~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[29]~output .bus_hold = "false";
defparam \Read_data2_out[29]~output .open_drain_output = "false";
defparam \Read_data2_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \Read_data2_out[30]~output (
	.i(\REG|Mux33~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[30]~output .bus_hold = "false";
defparam \Read_data2_out[30]~output .open_drain_output = "false";
defparam \Read_data2_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \Read_data2_out[31]~output (
	.i(\REG|Mux32~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[31]~output .bus_hold = "false";
defparam \Read_data2_out[31]~output .open_drain_output = "false";
defparam \Read_data2_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \Write_data_out[0]~output (
	.i(\ALU|ALU_Result[0]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[0]~output .bus_hold = "false";
defparam \Write_data_out[0]~output .open_drain_output = "false";
defparam \Write_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \Write_data_out[1]~output (
	.i(\ALU|ALU_Result[1]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[1]~output .bus_hold = "false";
defparam \Write_data_out[1]~output .open_drain_output = "false";
defparam \Write_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \Write_data_out[2]~output (
	.i(\ALU|ALU_Result[2]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[2]~output .bus_hold = "false";
defparam \Write_data_out[2]~output .open_drain_output = "false";
defparam \Write_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \Write_data_out[3]~output (
	.i(\ALU|ALU_Result[3]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[3]~output .bus_hold = "false";
defparam \Write_data_out[3]~output .open_drain_output = "false";
defparam \Write_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \Write_data_out[4]~output (
	.i(\ALU|ALU_Result[4]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[4]~output .bus_hold = "false";
defparam \Write_data_out[4]~output .open_drain_output = "false";
defparam \Write_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \Write_data_out[5]~output (
	.i(\ALU|ALU_Result[5]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[5]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[5]~output .bus_hold = "false";
defparam \Write_data_out[5]~output .open_drain_output = "false";
defparam \Write_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \Write_data_out[6]~output (
	.i(\ALU|ALU_Result[6]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[6]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[6]~output .bus_hold = "false";
defparam \Write_data_out[6]~output .open_drain_output = "false";
defparam \Write_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \Write_data_out[7]~output (
	.i(\ALU|ALU_Result[7]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[7]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[7]~output .bus_hold = "false";
defparam \Write_data_out[7]~output .open_drain_output = "false";
defparam \Write_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \Write_data_out[8]~output (
	.i(\ALU|ALU_Result[8]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[8]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[8]~output .bus_hold = "false";
defparam \Write_data_out[8]~output .open_drain_output = "false";
defparam \Write_data_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Write_data_out[9]~output (
	.i(\ALU|ALU_Result[9]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[9]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[9]~output .bus_hold = "false";
defparam \Write_data_out[9]~output .open_drain_output = "false";
defparam \Write_data_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \Write_data_out[10]~output (
	.i(\ALU|ALU_Result[10]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[10]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[10]~output .bus_hold = "false";
defparam \Write_data_out[10]~output .open_drain_output = "false";
defparam \Write_data_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \Write_data_out[11]~output (
	.i(\ALU|ALU_Result[11]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[11]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[11]~output .bus_hold = "false";
defparam \Write_data_out[11]~output .open_drain_output = "false";
defparam \Write_data_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \Write_data_out[12]~output (
	.i(\ALU|ALU_Result[12]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[12]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[12]~output .bus_hold = "false";
defparam \Write_data_out[12]~output .open_drain_output = "false";
defparam \Write_data_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \Write_data_out[13]~output (
	.i(\ALU|ALU_Result[13]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[13]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[13]~output .bus_hold = "false";
defparam \Write_data_out[13]~output .open_drain_output = "false";
defparam \Write_data_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \Write_data_out[14]~output (
	.i(\ALU|ALU_Result[14]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[14]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[14]~output .bus_hold = "false";
defparam \Write_data_out[14]~output .open_drain_output = "false";
defparam \Write_data_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \Write_data_out[15]~output (
	.i(\ALU|ALU_Result[15]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[15]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[15]~output .bus_hold = "false";
defparam \Write_data_out[15]~output .open_drain_output = "false";
defparam \Write_data_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \Write_data_out[16]~output (
	.i(\ALU|ALU_Result[16]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[16]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[16]~output .bus_hold = "false";
defparam \Write_data_out[16]~output .open_drain_output = "false";
defparam \Write_data_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \Write_data_out[17]~output (
	.i(\ALU|ALU_Result[17]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[17]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[17]~output .bus_hold = "false";
defparam \Write_data_out[17]~output .open_drain_output = "false";
defparam \Write_data_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \Write_data_out[18]~output (
	.i(\ALU|ALU_Result[18]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[18]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[18]~output .bus_hold = "false";
defparam \Write_data_out[18]~output .open_drain_output = "false";
defparam \Write_data_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \Write_data_out[19]~output (
	.i(\ALU|ALU_Result[19]~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[19]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[19]~output .bus_hold = "false";
defparam \Write_data_out[19]~output .open_drain_output = "false";
defparam \Write_data_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \Write_data_out[20]~output (
	.i(\ALU|ALU_Result[20]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[20]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[20]~output .bus_hold = "false";
defparam \Write_data_out[20]~output .open_drain_output = "false";
defparam \Write_data_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Write_data_out[21]~output (
	.i(\ALU|ALU_Result[21]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[21]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[21]~output .bus_hold = "false";
defparam \Write_data_out[21]~output .open_drain_output = "false";
defparam \Write_data_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \Write_data_out[22]~output (
	.i(\ALU|ALU_Result[22]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[22]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[22]~output .bus_hold = "false";
defparam \Write_data_out[22]~output .open_drain_output = "false";
defparam \Write_data_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Write_data_out[23]~output (
	.i(\ALU|ALU_Result[23]~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[23]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[23]~output .bus_hold = "false";
defparam \Write_data_out[23]~output .open_drain_output = "false";
defparam \Write_data_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \Write_data_out[24]~output (
	.i(\ALU|ALU_Result[24]~102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[24]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[24]~output .bus_hold = "false";
defparam \Write_data_out[24]~output .open_drain_output = "false";
defparam \Write_data_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \Write_data_out[25]~output (
	.i(\ALU|ALU_Result[25]~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[25]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[25]~output .bus_hold = "false";
defparam \Write_data_out[25]~output .open_drain_output = "false";
defparam \Write_data_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \Write_data_out[26]~output (
	.i(\ALU|ALU_Result[26]~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[26]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[26]~output .bus_hold = "false";
defparam \Write_data_out[26]~output .open_drain_output = "false";
defparam \Write_data_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \Write_data_out[27]~output (
	.i(\ALU|ALU_Result[27]~127_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[27]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[27]~output .bus_hold = "false";
defparam \Write_data_out[27]~output .open_drain_output = "false";
defparam \Write_data_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \Write_data_out[28]~output (
	.i(\ALU|ALU_Result[28]~130_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[28]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[28]~output .bus_hold = "false";
defparam \Write_data_out[28]~output .open_drain_output = "false";
defparam \Write_data_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \Write_data_out[29]~output (
	.i(\ALU|ALU_Result[29]~133_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[29]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[29]~output .bus_hold = "false";
defparam \Write_data_out[29]~output .open_drain_output = "false";
defparam \Write_data_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \Write_data_out[30]~output (
	.i(\ALU|ALU_Result[30]~136_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[30]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[30]~output .bus_hold = "false";
defparam \Write_data_out[30]~output .open_drain_output = "false";
defparam \Write_data_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \Write_data_out[31]~output (
	.i(\ALU|ALU_Result[31]~139_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[31]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[31]~output .bus_hold = "false";
defparam \Write_data_out[31]~output .open_drain_output = "false";
defparam \Write_data_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \slow_clock~input (
	.i(slow_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slow_clock~input_o ));
// synopsys translate_off
defparam \slow_clock~input .bus_hold = "false";
defparam \slow_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \slow_clock~inputCLKENA0 (
	.inclk(\slow_clock~input_o ),
	.ena(vcc),
	.outclk(\slow_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \slow_clock~inputCLKENA0 .clock_type = "global clock";
defparam \slow_clock~inputCLKENA0 .disable_mode = "low";
defparam \slow_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \slow_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \slow_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N0
cyclonev_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_sumout  = SUM(( \Add0~2_sumout  ) + ( VCC ) + ( !VCC ))
// \Add0~3  = CARRY(( \Add0~2_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~2_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~2_sumout ),
	.cout(\Add0~3 ),
	.shareout());
// synopsys translate_off
defparam \Add0~2 .extended_lut = "off";
defparam \Add0~2 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X67_Y80_N2
dffeas \PCC|PC_OUT[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~2_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[2] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N3
cyclonev_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_sumout  = SUM(( \Add0~6_sumout  ) + ( GND ) + ( \Add0~3  ))
// \Add0~7  = CARRY(( \Add0~6_sumout  ) + ( GND ) + ( \Add0~3  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~6_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~6_sumout ),
	.cout(\Add0~7 ),
	.shareout());
// synopsys translate_off
defparam \Add0~6 .extended_lut = "off";
defparam \Add0~6 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N4
dffeas \PCC|PC_OUT[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~6_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[3] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N6
cyclonev_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_sumout  = SUM(( \Add0~10_sumout  ) + ( GND ) + ( \Add0~7  ))
// \Add0~11  = CARRY(( \Add0~10_sumout  ) + ( GND ) + ( \Add0~7  ))

	.dataa(gnd),
	.datab(!\Add0~10_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~10_sumout ),
	.cout(\Add0~11 ),
	.shareout());
// synopsys translate_off
defparam \Add0~10 .extended_lut = "off";
defparam \Add0~10 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N7
dffeas \PCC|PC_OUT[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~10_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[4] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N9
cyclonev_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_sumout  = SUM(( \Add0~14_sumout  ) + ( GND ) + ( \Add0~11  ))
// \Add0~15  = CARRY(( \Add0~14_sumout  ) + ( GND ) + ( \Add0~11  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~14_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~14_sumout ),
	.cout(\Add0~15 ),
	.shareout());
// synopsys translate_off
defparam \Add0~14 .extended_lut = "off";
defparam \Add0~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N10
dffeas \PCC|PC_OUT[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~14_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[5] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N12
cyclonev_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_sumout  = SUM(( \Add0~18_sumout  ) + ( GND ) + ( \Add0~15  ))
// \Add0~19  = CARRY(( \Add0~18_sumout  ) + ( GND ) + ( \Add0~15  ))

	.dataa(gnd),
	.datab(!\Add0~18_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~18_sumout ),
	.cout(\Add0~19 ),
	.shareout());
// synopsys translate_off
defparam \Add0~18 .extended_lut = "off";
defparam \Add0~18 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N13
dffeas \PCC|PC_OUT[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~18_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[6] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N15
cyclonev_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_sumout  = SUM(( \Add0~22_sumout  ) + ( GND ) + ( \Add0~19  ))
// \Add0~23  = CARRY(( \Add0~22_sumout  ) + ( GND ) + ( \Add0~19  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~22_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~22_sumout ),
	.cout(\Add0~23 ),
	.shareout());
// synopsys translate_off
defparam \Add0~22 .extended_lut = "off";
defparam \Add0~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N16
dffeas \PCC|PC_OUT[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~22_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[7] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N18
cyclonev_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_sumout  = SUM(( \Add0~26_sumout  ) + ( GND ) + ( \Add0~23  ))
// \Add0~27  = CARRY(( \Add0~26_sumout  ) + ( GND ) + ( \Add0~23  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~26_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~26_sumout ),
	.cout(\Add0~27 ),
	.shareout());
// synopsys translate_off
defparam \Add0~26 .extended_lut = "off";
defparam \Add0~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N19
dffeas \PCC|PC_OUT[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~26_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[8] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N21
cyclonev_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_sumout  = SUM(( \Add0~30_sumout  ) + ( GND ) + ( \Add0~27  ))
// \Add0~31  = CARRY(( \Add0~30_sumout  ) + ( GND ) + ( \Add0~27  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~30_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~30_sumout ),
	.cout(\Add0~31 ),
	.shareout());
// synopsys translate_off
defparam \Add0~30 .extended_lut = "off";
defparam \Add0~30 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N22
dffeas \PCC|PC_OUT[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~30_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[9] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N24
cyclonev_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_sumout  = SUM(( \Add0~34_sumout  ) + ( GND ) + ( \Add0~31  ))
// \Add0~35  = CARRY(( \Add0~34_sumout  ) + ( GND ) + ( \Add0~31  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~34_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~31 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~34_sumout ),
	.cout(\Add0~35 ),
	.shareout());
// synopsys translate_off
defparam \Add0~34 .extended_lut = "off";
defparam \Add0~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N25
dffeas \PCC|PC_OUT[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~34_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[10] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N27
cyclonev_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_sumout  = SUM(( \Add0~38_sumout  ) + ( GND ) + ( \Add0~35  ))
// \Add0~39  = CARRY(( \Add0~38_sumout  ) + ( GND ) + ( \Add0~35  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~38_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~35 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~38_sumout ),
	.cout(\Add0~39 ),
	.shareout());
// synopsys translate_off
defparam \Add0~38 .extended_lut = "off";
defparam \Add0~38 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N28
dffeas \PCC|PC_OUT[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~38_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[11] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N30
cyclonev_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_sumout  = SUM(( \Add0~42_sumout  ) + ( GND ) + ( \Add0~39  ))
// \Add0~43  = CARRY(( \Add0~42_sumout  ) + ( GND ) + ( \Add0~39  ))

	.dataa(gnd),
	.datab(!\Add0~42_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~39 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~42_sumout ),
	.cout(\Add0~43 ),
	.shareout());
// synopsys translate_off
defparam \Add0~42 .extended_lut = "off";
defparam \Add0~42 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N31
dffeas \PCC|PC_OUT[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~42_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[12] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N33
cyclonev_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_sumout  = SUM(( \Add0~46_sumout  ) + ( GND ) + ( \Add0~43  ))
// \Add0~47  = CARRY(( \Add0~46_sumout  ) + ( GND ) + ( \Add0~43  ))

	.dataa(!\Add0~46_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~43 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~46_sumout ),
	.cout(\Add0~47 ),
	.shareout());
// synopsys translate_off
defparam \Add0~46 .extended_lut = "off";
defparam \Add0~46 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N34
dffeas \PCC|PC_OUT[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~46_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[13] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N36
cyclonev_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_sumout  = SUM(( \Add0~50_sumout  ) + ( GND ) + ( \Add0~47  ))
// \Add0~51  = CARRY(( \Add0~50_sumout  ) + ( GND ) + ( \Add0~47  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~50_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~47 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~50_sumout ),
	.cout(\Add0~51 ),
	.shareout());
// synopsys translate_off
defparam \Add0~50 .extended_lut = "off";
defparam \Add0~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N37
dffeas \PCC|PC_OUT[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~50_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[14] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N39
cyclonev_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_sumout  = SUM(( \Add0~54_sumout  ) + ( GND ) + ( \Add0~51  ))
// \Add0~55  = CARRY(( \Add0~54_sumout  ) + ( GND ) + ( \Add0~51  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~54_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~51 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~54_sumout ),
	.cout(\Add0~55 ),
	.shareout());
// synopsys translate_off
defparam \Add0~54 .extended_lut = "off";
defparam \Add0~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N40
dffeas \PCC|PC_OUT[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~54_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[15] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N42
cyclonev_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_sumout  = SUM(( \Add0~58_sumout  ) + ( GND ) + ( \Add0~55  ))
// \Add0~59  = CARRY(( \Add0~58_sumout  ) + ( GND ) + ( \Add0~55  ))

	.dataa(gnd),
	.datab(!\Add0~58_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~55 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~58_sumout ),
	.cout(\Add0~59 ),
	.shareout());
// synopsys translate_off
defparam \Add0~58 .extended_lut = "off";
defparam \Add0~58 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N43
dffeas \PCC|PC_OUT[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~58_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[16] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N45
cyclonev_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_sumout  = SUM(( \Add0~62_sumout  ) + ( GND ) + ( \Add0~59  ))
// \Add0~63  = CARRY(( \Add0~62_sumout  ) + ( GND ) + ( \Add0~59  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~62_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~59 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~62_sumout ),
	.cout(\Add0~63 ),
	.shareout());
// synopsys translate_off
defparam \Add0~62 .extended_lut = "off";
defparam \Add0~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N47
dffeas \PCC|PC_OUT[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~62_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[17] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N48
cyclonev_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_sumout  = SUM(( \Add0~66_sumout  ) + ( GND ) + ( \Add0~63  ))
// \Add0~67  = CARRY(( \Add0~66_sumout  ) + ( GND ) + ( \Add0~63  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~66_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~63 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~66_sumout ),
	.cout(\Add0~67 ),
	.shareout());
// synopsys translate_off
defparam \Add0~66 .extended_lut = "off";
defparam \Add0~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N50
dffeas \PCC|PC_OUT[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~66_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[18] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N51
cyclonev_lcell_comb \Add0~70 (
// Equation(s):
// \Add0~70_sumout  = SUM(( \Add0~70_sumout  ) + ( GND ) + ( \Add0~67  ))
// \Add0~71  = CARRY(( \Add0~70_sumout  ) + ( GND ) + ( \Add0~67  ))

	.dataa(!\Add0~70_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~67 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~70_sumout ),
	.cout(\Add0~71 ),
	.shareout());
// synopsys translate_off
defparam \Add0~70 .extended_lut = "off";
defparam \Add0~70 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N52
dffeas \PCC|PC_OUT[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~70_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[19] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N54
cyclonev_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_sumout  = SUM(( \Add0~74_sumout  ) + ( GND ) + ( \Add0~71  ))
// \Add0~75  = CARRY(( \Add0~74_sumout  ) + ( GND ) + ( \Add0~71  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~74_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~71 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~74_sumout ),
	.cout(\Add0~75 ),
	.shareout());
// synopsys translate_off
defparam \Add0~74 .extended_lut = "off";
defparam \Add0~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N56
dffeas \PCC|PC_OUT[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~74_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[20] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y80_N57
cyclonev_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_sumout  = SUM(( \Add0~78_sumout  ) + ( GND ) + ( \Add0~75  ))
// \Add0~79  = CARRY(( \Add0~78_sumout  ) + ( GND ) + ( \Add0~75  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~78_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~75 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~78_sumout ),
	.cout(\Add0~79 ),
	.shareout());
// synopsys translate_off
defparam \Add0~78 .extended_lut = "off";
defparam \Add0~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y80_N58
dffeas \PCC|PC_OUT[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~78_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[21] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N30
cyclonev_lcell_comb \Add0~82 (
// Equation(s):
// \Add0~82_sumout  = SUM(( \Add0~82_sumout  ) + ( GND ) + ( \Add0~79  ))
// \Add0~83  = CARRY(( \Add0~82_sumout  ) + ( GND ) + ( \Add0~79  ))

	.dataa(gnd),
	.datab(!\Add0~82_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~79 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~82_sumout ),
	.cout(\Add0~83 ),
	.shareout());
// synopsys translate_off
defparam \Add0~82 .extended_lut = "off";
defparam \Add0~82 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N31
dffeas \PCC|PC_OUT[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~82_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[22] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N33
cyclonev_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_sumout  = SUM(( \Add0~86_sumout  ) + ( GND ) + ( \Add0~83  ))
// \Add0~87  = CARRY(( \Add0~86_sumout  ) + ( GND ) + ( \Add0~83  ))

	.dataa(!\Add0~86_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~83 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~86_sumout ),
	.cout(\Add0~87 ),
	.shareout());
// synopsys translate_off
defparam \Add0~86 .extended_lut = "off";
defparam \Add0~86 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N34
dffeas \PCC|PC_OUT[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~86_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[23] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N36
cyclonev_lcell_comb \Add0~90 (
// Equation(s):
// \Add0~90_sumout  = SUM(( \Add0~90_sumout  ) + ( GND ) + ( \Add0~87  ))
// \Add0~91  = CARRY(( \Add0~90_sumout  ) + ( GND ) + ( \Add0~87  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~90_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~87 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~90_sumout ),
	.cout(\Add0~91 ),
	.shareout());
// synopsys translate_off
defparam \Add0~90 .extended_lut = "off";
defparam \Add0~90 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N37
dffeas \PCC|PC_OUT[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~90_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[24] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N39
cyclonev_lcell_comb \Add0~94 (
// Equation(s):
// \Add0~94_sumout  = SUM(( \Add0~94_sumout  ) + ( GND ) + ( \Add0~91  ))
// \Add0~95  = CARRY(( \Add0~94_sumout  ) + ( GND ) + ( \Add0~91  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~94_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~91 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~94_sumout ),
	.cout(\Add0~95 ),
	.shareout());
// synopsys translate_off
defparam \Add0~94 .extended_lut = "off";
defparam \Add0~94 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N40
dffeas \PCC|PC_OUT[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~94_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[25] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N42
cyclonev_lcell_comb \Add0~98 (
// Equation(s):
// \Add0~98_sumout  = SUM(( \Add0~98_sumout  ) + ( GND ) + ( \Add0~95  ))
// \Add0~99  = CARRY(( \Add0~98_sumout  ) + ( GND ) + ( \Add0~95  ))

	.dataa(gnd),
	.datab(!\Add0~98_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~95 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~98_sumout ),
	.cout(\Add0~99 ),
	.shareout());
// synopsys translate_off
defparam \Add0~98 .extended_lut = "off";
defparam \Add0~98 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N43
dffeas \PCC|PC_OUT[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~98_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[26] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N45
cyclonev_lcell_comb \Add0~102 (
// Equation(s):
// \Add0~102_sumout  = SUM(( \Add0~102_sumout  ) + ( GND ) + ( \Add0~99  ))
// \Add0~103  = CARRY(( \Add0~102_sumout  ) + ( GND ) + ( \Add0~99  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~102_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~99 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~102_sumout ),
	.cout(\Add0~103 ),
	.shareout());
// synopsys translate_off
defparam \Add0~102 .extended_lut = "off";
defparam \Add0~102 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N47
dffeas \PCC|PC_OUT[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~102_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[27] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N48
cyclonev_lcell_comb \Add0~106 (
// Equation(s):
// \Add0~106_sumout  = SUM(( \Add0~106_sumout  ) + ( GND ) + ( \Add0~103  ))
// \Add0~107  = CARRY(( \Add0~106_sumout  ) + ( GND ) + ( \Add0~103  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~106_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~103 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~106_sumout ),
	.cout(\Add0~107 ),
	.shareout());
// synopsys translate_off
defparam \Add0~106 .extended_lut = "off";
defparam \Add0~106 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N49
dffeas \PCC|PC_OUT[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~106_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[28] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N51
cyclonev_lcell_comb \Add0~110 (
// Equation(s):
// \Add0~110_sumout  = SUM(( \Add0~110_sumout  ) + ( GND ) + ( \Add0~107  ))
// \Add0~111  = CARRY(( \Add0~110_sumout  ) + ( GND ) + ( \Add0~107  ))

	.dataa(!\Add0~110_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~107 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~110_sumout ),
	.cout(\Add0~111 ),
	.shareout());
// synopsys translate_off
defparam \Add0~110 .extended_lut = "off";
defparam \Add0~110 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N52
dffeas \PCC|PC_OUT[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~110_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[29] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N54
cyclonev_lcell_comb \Add0~114 (
// Equation(s):
// \Add0~114_sumout  = SUM(( \Add0~114_sumout  ) + ( GND ) + ( \Add0~111  ))
// \Add0~115  = CARRY(( \Add0~114_sumout  ) + ( GND ) + ( \Add0~111  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~114_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~111 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~114_sumout ),
	.cout(\Add0~115 ),
	.shareout());
// synopsys translate_off
defparam \Add0~114 .extended_lut = "off";
defparam \Add0~114 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N55
dffeas \PCC|PC_OUT[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~114_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[30] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y79_N57
cyclonev_lcell_comb \Add0~118 (
// Equation(s):
// \Add0~118_sumout  = SUM(( \Add0~118_sumout  ) + ( GND ) + ( \Add0~115  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~118_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~115 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~118_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~118 .extended_lut = "off";
defparam \Add0~118 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y79_N58
dffeas \PCC|PC_OUT[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~118_sumout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCC|PC_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PCC|PC_OUT[31] .is_wysiwyg = "true";
defparam \PCC|PC_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \fast_clock~input (
	.i(fast_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fast_clock~input_o ));
// synopsys translate_off
defparam \fast_clock~input .bus_hold = "false";
defparam \fast_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \fast_clock~inputCLKENA0 (
	.inclk(\fast_clock~input_o ),
	.ena(vcc),
	.outclk(\fast_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \fast_clock~inputCLKENA0 .clock_type = "global clock";
defparam \fast_clock~inputCLKENA0 .disable_mode = "low";
defparam \fast_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \fast_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \fast_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\Add0~22_sumout ,\Add0~18_sumout ,\Add0~14_sumout ,\Add0~10_sumout ,\Add0~6_sumout ,\Add0~2_sumout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_COMP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .init_file = "init.mif";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated|ALTSYNCRAM";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_COMP|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500FFFB000000000000000000000000000000000148502200000000000000000000000000000000012848200000000000000000000000000000000001014022000000000000000000000000000000002001000100000000000000000000000000000000000050200000000000000000000000000000000000004820000000000000000000000000000000002008000A";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N0
cyclonev_lcell_comb \ALU|Equal73~0 (
// Equation(s):
// \ALU|Equal73~0_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [2] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~0 .extended_lut = "off";
defparam \ALU|Equal73~0 .lut_mask = 64'h0000000002000000;
defparam \ALU|Equal73~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N18
cyclonev_lcell_comb \ALU|Equal73~1 (
// Equation(s):
// \ALU|Equal73~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [4] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [1])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~1 .extended_lut = "off";
defparam \ALU|Equal73~1 .lut_mask = 64'hB0101000E0005000;
defparam \ALU|Equal73~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N12
cyclonev_lcell_comb \ALU|ALU_Result[31]~0 (
// Equation(s):
// \ALU|ALU_Result[31]~0_combout  = ( \ALU|Equal73~1_combout  & ( !\ALU|Equal73~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal73~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[31]~0 .extended_lut = "off";
defparam \ALU|ALU_Result[31]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ALU|ALU_Result[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N48
cyclonev_lcell_comb \ALU|Equal73~5 (
// Equation(s):
// \ALU|Equal73~5_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [5] & \ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~5 .extended_lut = "off";
defparam \ALU|Equal73~5 .lut_mask = 64'h0008000800000000;
defparam \ALU|Equal73~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N9
cyclonev_lcell_comb \ALU|ALU_Result[3]~5 (
// Equation(s):
// \ALU|ALU_Result[3]~5_combout  = ( \ALU|Equal73~5_combout  & ( \ALU|ALU_Result[31]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_Result[31]~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~5 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|ALU_Result[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N9
cyclonev_lcell_comb \ALU|ALU_Result[3]~4 (
// Equation(s):
// \ALU|ALU_Result[3]~4_combout  = ( !\ALU|Equal73~1_combout  & ( !\ALU|Equal73~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~4 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~4 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_Result[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N6
cyclonev_lcell_comb \REG|Decoder0~26 (
// Equation(s):
// \REG|Decoder0~26_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~26 .extended_lut = "off";
defparam \REG|Decoder0~26 .lut_mask = 64'h0020002000000000;
defparam \REG|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N38
dffeas \REG|registers[6][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][0] .is_wysiwyg = "true";
defparam \REG|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N42
cyclonev_lcell_comb \REG|registers[4][0]~feeder (
// Equation(s):
// \REG|registers[4][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][0]~feeder .extended_lut = "off";
defparam \REG|registers[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N33
cyclonev_lcell_comb \REG|Decoder0~24 (
// Equation(s):
// \REG|Decoder0~24_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [20]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~24 .extended_lut = "off";
defparam \REG|Decoder0~24 .lut_mask = 64'h2000200000000000;
defparam \REG|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N44
dffeas \REG|registers[4][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][0] .is_wysiwyg = "true";
defparam \REG|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N33
cyclonev_lcell_comb \REG|registers[5][0]~feeder (
// Equation(s):
// \REG|registers[5][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][0]~feeder .extended_lut = "off";
defparam \REG|registers[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N21
cyclonev_lcell_comb \REG|Decoder0~25 (
// Equation(s):
// \REG|Decoder0~25_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~25 .extended_lut = "off";
defparam \REG|Decoder0~25 .lut_mask = 64'h0008000800000000;
defparam \REG|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N35
dffeas \REG|registers[5][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][0] .is_wysiwyg = "true";
defparam \REG|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N9
cyclonev_lcell_comb \REG|Decoder0~27 (
// Equation(s):
// \REG|Decoder0~27_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~27 .extended_lut = "off";
defparam \REG|Decoder0~27 .lut_mask = 64'h0002000200000000;
defparam \REG|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N2
dffeas \REG|registers[7][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][0] .is_wysiwyg = "true";
defparam \REG|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N9
cyclonev_lcell_comb \REG|Mux31~7 (
// Equation(s):
// \REG|Mux31~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][0]~q  ) ) )

	.dataa(!\REG|registers[6][0]~q ),
	.datab(!\REG|registers[4][0]~q ),
	.datac(!\REG|registers[5][0]~q ),
	.datad(!\REG|registers[7][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~7 .extended_lut = "off";
defparam \REG|Mux31~7 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N21
cyclonev_lcell_comb \REG|Decoder0~19 (
// Equation(s):
// \REG|Decoder0~19_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~19 .extended_lut = "off";
defparam \REG|Decoder0~19 .lut_mask = 64'h0000000000400040;
defparam \REG|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N2
dffeas \REG|registers[11][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][0] .is_wysiwyg = "true";
defparam \REG|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N15
cyclonev_lcell_comb \REG|Decoder0~17 (
// Equation(s):
// \REG|Decoder0~17_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~17 .extended_lut = "off";
defparam \REG|Decoder0~17 .lut_mask = 64'h0040004000000000;
defparam \REG|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N53
dffeas \REG|registers[9][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][0] .is_wysiwyg = "true";
defparam \REG|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N36
cyclonev_lcell_comb \REG|Decoder0~18 (
// Equation(s):
// \REG|Decoder0~18_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~18 .extended_lut = "off";
defparam \REG|Decoder0~18 .lut_mask = 64'h0200020000000000;
defparam \REG|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N43
dffeas \REG|registers[10][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][0] .is_wysiwyg = "true";
defparam \REG|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N18
cyclonev_lcell_comb \REG|Decoder0~16 (
// Equation(s):
// \REG|Decoder0~16_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~16 .extended_lut = "off";
defparam \REG|Decoder0~16 .lut_mask = 64'h4000400000000000;
defparam \REG|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N17
dffeas \REG|registers[8][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][0] .is_wysiwyg = "true";
defparam \REG|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N3
cyclonev_lcell_comb \REG|Mux31~5 (
// Equation(s):
// \REG|Mux31~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][0]~q  ) ) )

	.dataa(!\REG|registers[11][0]~q ),
	.datab(!\REG|registers[9][0]~q ),
	.datac(!\REG|registers[10][0]~q ),
	.datad(!\REG|registers[8][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~5 .extended_lut = "off";
defparam \REG|Mux31~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N15
cyclonev_lcell_comb \REG|Decoder0~29 (
// Equation(s):
// \REG|Decoder0~29_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~29 .extended_lut = "off";
defparam \REG|Decoder0~29 .lut_mask = 64'h2000200000000000;
defparam \REG|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N56
dffeas \REG|registers[1][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][0] .is_wysiwyg = "true";
defparam \REG|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N12
cyclonev_lcell_comb \REG|Decoder0~30 (
// Equation(s):
// \REG|Decoder0~30_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~30 .extended_lut = "off";
defparam \REG|Decoder0~30 .lut_mask = 64'h0080008000000000;
defparam \REG|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N41
dffeas \REG|registers[2][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][0] .is_wysiwyg = "true";
defparam \REG|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N57
cyclonev_lcell_comb \REG|Decoder0~28 (
// Equation(s):
// \REG|Decoder0~28_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~28 .extended_lut = "off";
defparam \REG|Decoder0~28 .lut_mask = 64'h8000800000000000;
defparam \REG|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N35
dffeas \REG|registers[0][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][0] .is_wysiwyg = "true";
defparam \REG|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N54
cyclonev_lcell_comb \REG|registers[3][0]~feeder (
// Equation(s):
// \REG|registers[3][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][0]~feeder .extended_lut = "off";
defparam \REG|registers[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N18
cyclonev_lcell_comb \REG|Decoder0~31 (
// Equation(s):
// \REG|Decoder0~31_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~31 .extended_lut = "off";
defparam \REG|Decoder0~31 .lut_mask = 64'h0000300000000000;
defparam \REG|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N56
dffeas \REG|registers[3][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][0] .is_wysiwyg = "true";
defparam \REG|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N15
cyclonev_lcell_comb \REG|Mux31~8 (
// Equation(s):
// \REG|Mux31~8_combout  = ( \REG|registers[3][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[2][0]~q ) ) ) ) # ( !\REG|registers[3][0]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[2][0]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[3][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[0][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[1][0]~q )) ) ) ) # ( !\REG|registers[3][0]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[0][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[1][0]~q )) ) ) )

	.dataa(!\REG|registers[1][0]~q ),
	.datab(!\REG|registers[2][0]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[0][0]~q ),
	.datae(!\REG|registers[3][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~8 .extended_lut = "off";
defparam \REG|Mux31~8 .lut_mask = 64'h05F505F530303F3F;
defparam \REG|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N54
cyclonev_lcell_comb \REG|Decoder0~22 (
// Equation(s):
// \REG|Decoder0~22_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~22 .extended_lut = "off";
defparam \REG|Decoder0~22 .lut_mask = 64'h0000000002020000;
defparam \REG|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N2
dffeas \REG|registers[14][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][0] .is_wysiwyg = "true";
defparam \REG|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \REG|Decoder0~23 (
// Equation(s):
// \REG|Decoder0~23_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [20])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~23 .extended_lut = "off";
defparam \REG|Decoder0~23 .lut_mask = 64'h0000000000001010;
defparam \REG|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N32
dffeas \REG|registers[15][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][0] .is_wysiwyg = "true";
defparam \REG|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N24
cyclonev_lcell_comb \REG|Decoder0~21 (
// Equation(s):
// \REG|Decoder0~21_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~21 .extended_lut = "off";
defparam \REG|Decoder0~21 .lut_mask = 64'h00000000000A0000;
defparam \REG|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N17
dffeas \REG|registers[13][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][0] .is_wysiwyg = "true";
defparam \REG|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N36
cyclonev_lcell_comb \REG|registers[12][0]~feeder (
// Equation(s):
// \REG|registers[12][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][0]~feeder .extended_lut = "off";
defparam \REG|registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N3
cyclonev_lcell_comb \REG|Decoder0~20 (
// Equation(s):
// \REG|Decoder0~20_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~20 .extended_lut = "off";
defparam \REG|Decoder0~20 .lut_mask = 64'h0000000000008080;
defparam \REG|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y17_N38
dffeas \REG|registers[12][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][0] .is_wysiwyg = "true";
defparam \REG|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N33
cyclonev_lcell_comb \REG|Mux31~6 (
// Equation(s):
// \REG|Mux31~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][0]~q  ) ) )

	.dataa(!\REG|registers[14][0]~q ),
	.datab(!\REG|registers[15][0]~q ),
	.datac(!\REG|registers[13][0]~q ),
	.datad(!\REG|registers[12][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~6 .extended_lut = "off";
defparam \REG|Mux31~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N27
cyclonev_lcell_comb \REG|Mux31~9 (
// Equation(s):
// \REG|Mux31~9_combout  = ( \REG|Mux31~8_combout  & ( \REG|Mux31~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux31~7_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux31~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\REG|Mux31~8_combout  & ( \REG|Mux31~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux31~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux31~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( \REG|Mux31~8_combout  & ( !\REG|Mux31~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// ((\REG|Mux31~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux31~5_combout )))) ) ) ) # ( !\REG|Mux31~8_combout  & ( !\REG|Mux31~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux31~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & ((\REG|Mux31~5_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux31~7_combout ),
	.datad(!\REG|Mux31~5_combout ),
	.datae(!\REG|Mux31~8_combout ),
	.dataf(!\REG|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~9 .extended_lut = "off";
defparam \REG|Mux31~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \REG|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N39
cyclonev_lcell_comb \ALU|ALU_Result[0]~6 (
// Equation(s):
// \ALU|ALU_Result[0]~6_combout  = ( \REG|Mux31~9_combout  & ( \REG|Mux31~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux31~9_combout  & ( \REG|Mux31~4_combout  & ( (\ALU|Equal73~0_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( \REG|Mux31~9_combout  & ( !\REG|Mux31~4_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( !\REG|Mux31~9_combout  & ( !\REG|Mux31~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & \ALU|Equal73~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux31~9_combout ),
	.dataf(!\REG|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[0]~6 .extended_lut = "off";
defparam \ALU|ALU_Result[0]~6 .lut_mask = 64'h1111313113133333;
defparam \ALU|ALU_Result[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N18
cyclonev_lcell_comb \ALU|Add0~130 (
// Equation(s):
// \ALU|Add0~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~130 .extended_lut = "off";
defparam \ALU|Add0~130 .lut_mask = 64'h000000000000FFFF;
defparam \ALU|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N21
cyclonev_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux31~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux31~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [0] ) + ( \ALU|Add0~130_cout  ))
// \ALU|Add0~6  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux31~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux31~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] 
// ) + ( \ALU|Add0~130_cout  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\REG|Mux31~4_combout ),
	.datad(!\REG|Mux31~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~5_sumout ),
	.cout(\ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~5 .extended_lut = "off";
defparam \ALU|Add0~5 .lut_mask = 64'h00003333000005AF;
defparam \ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N30
cyclonev_lcell_comb \ALU|Add1~1 (
// Equation(s):
// \ALU|Add1~1_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux31~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux31~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [0] ) + ( !VCC ))
// \ALU|Add1~2  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux31~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux31~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] ) 
// + ( !VCC ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux31~4_combout ),
	.datad(!\REG|Mux31~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~1_sumout ),
	.cout(\ALU|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~1 .extended_lut = "off";
defparam \ALU|Add1~1 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N57
cyclonev_lcell_comb \ALU|ALU_Result[0]~7 (
// Equation(s):
// \ALU|ALU_Result[0]~7_combout  = ( \ALU|Add1~1_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[0]~6_combout  & ((!\ALU|ALU_Result[3]~5_combout ) # (!\ALU|Add0~5_sumout )))) ) ) # ( !\ALU|Add1~1_sumout  & ( (!\ALU|ALU_Result[0]~6_combout  & 
// ((!\ALU|ALU_Result[3]~5_combout ) # (!\ALU|Add0~5_sumout ))) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[0]~6_combout ),
	.datad(!\ALU|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[0]~7 .extended_lut = "off";
defparam \ALU|ALU_Result[0]~7 .lut_mask = 64'hF0A0F0A0C080C080;
defparam \ALU|ALU_Result[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N30
cyclonev_lcell_comb \ALU|ALU_Result[0]~3 (
// Equation(s):
// \ALU|ALU_Result[0]~3_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[0]~3 .extended_lut = "off";
defparam \ALU|ALU_Result[0]~3 .lut_mask = 64'h0010000000000000;
defparam \ALU|ALU_Result[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N24
cyclonev_lcell_comb \ALU|ALU_Result[24]~1 (
// Equation(s):
// \ALU|ALU_Result[24]~1_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [5] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [0])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~1 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~1 .lut_mask = 64'hF000000045000000;
defparam \ALU|ALU_Result[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N57
cyclonev_lcell_comb \ALU|ALU_Result[3]~2 (
// Equation(s):
// \ALU|ALU_Result[3]~2_combout  = ( !\ALU|Equal73~0_combout  & ( \ALU|ALU_Result[24]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[24]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~2 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ALU|ALU_Result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \ALU|Equal73~2 (
// Equation(s):
// \ALU|Equal73~2_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [1] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [4]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~2 .extended_lut = "off";
defparam \ALU|Equal73~2 .lut_mask = 64'h2000000000000000;
defparam \ALU|Equal73~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N45
cyclonev_lcell_comb \ALU|Equal68~6 (
// Equation(s):
// \ALU|Equal68~6_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~6 .extended_lut = "off";
defparam \ALU|Equal68~6 .lut_mask = 64'h0F000F0000000000;
defparam \ALU|Equal68~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N21
cyclonev_lcell_comb \ALU|Equal68~7 (
// Equation(s):
// \ALU|Equal68~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~7 .extended_lut = "off";
defparam \ALU|Equal68~7 .lut_mask = 64'h0000F0F000000000;
defparam \ALU|Equal68~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~40 (
// Equation(s):
// \ALU|ALU_ResultSig~40_combout  = ( \ALU|Equal68~7_combout  & ( \ALU|Equal73~2_combout  ) ) # ( !\ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & (\ALU|Equal68~6_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~40 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~40 .lut_mask = 64'h0103010333333333;
defparam \ALU|ALU_ResultSig~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N15
cyclonev_lcell_comb \ALU|Equal68~8 (
// Equation(s):
// \ALU|Equal68~8_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~8 .extended_lut = "off";
defparam \ALU|Equal68~8 .lut_mask = 64'hF000F00000000000;
defparam \ALU|Equal68~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~53 (
// Equation(s):
// \ALU|ALU_ResultSig~53_combout  = ( \ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ALU|Equal68~8_combout ))) ) ) # ( 
// !\ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & \ALU|Equal68~8_combout ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~53 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~53 .lut_mask = 64'h0505050545054505;
defparam \ALU|ALU_ResultSig~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N45
cyclonev_lcell_comb \ALU|Equal68~3 (
// Equation(s):
// \ALU|Equal68~3_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~3 .extended_lut = "off";
defparam \ALU|Equal68~3 .lut_mask = 64'h000F000F00000000;
defparam \ALU|Equal68~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N45
cyclonev_lcell_comb \ALU|Equal68~4 (
// Equation(s):
// \ALU|Equal68~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~4 .extended_lut = "off";
defparam \ALU|Equal68~4 .lut_mask = 64'h00000000F000F000;
defparam \ALU|Equal68~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~47 (
// Equation(s):
// \ALU|ALU_ResultSig~47_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ALU|Equal68~3_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~3_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~47 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~47 .lut_mask = 64'h0000000000000A00;
defparam \ALU|ALU_ResultSig~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N33
cyclonev_lcell_comb \ALU|ALU_Result[18]~76 (
// Equation(s):
// \ALU|ALU_Result[18]~76_combout  = ( \REG|Mux13~10_combout  & ( \ALU|Equal73~0_combout  ) ) # ( !\REG|Mux13~10_combout  & ( \ALU|Equal73~0_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux13~10_combout ),
	.dataf(!\ALU|Equal73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[18]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[18]~76 .extended_lut = "off";
defparam \ALU|ALU_Result[18]~76 .lut_mask = 64'h000000005555FFFF;
defparam \ALU|ALU_Result[18]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~62 (
// Equation(s):
// \ALU|ALU_ResultSig~62_combout  = ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal68~6_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~6_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~62 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~62 .lut_mask = 64'h00000000000A000A;
defparam \ALU|ALU_ResultSig~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~66 (
// Equation(s):
// \ALU|ALU_ResultSig~66_combout  = ( \ALU|Equal68~8_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~66 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~66 .lut_mask = 64'h0000000040404040;
defparam \ALU|ALU_ResultSig~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N33
cyclonev_lcell_comb \ALU|ALU_Result[25]~99 (
// Equation(s):
// \ALU|ALU_Result[25]~99_combout  = ( !\ALU|Equal73~0_combout  & ( (!\ALU|ALU_Result[24]~1_combout ) # (!\ALU|ALU_ResultSig~66_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[24]~1_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~99 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~99 .lut_mask = 64'hFFF0FFF000000000;
defparam \ALU|ALU_Result[25]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N9
cyclonev_lcell_comb \REG|Decoder0~5 (
// Equation(s):
// \REG|Decoder0~5_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [20] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~5 .extended_lut = "off";
defparam \REG|Decoder0~5 .lut_mask = 64'h0100010000000000;
defparam \REG|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N29
dffeas \REG|registers[21][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][25] .is_wysiwyg = "true";
defparam \REG|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N33
cyclonev_lcell_comb \REG|Decoder0~6 (
// Equation(s):
// \REG|Decoder0~6_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~6 .extended_lut = "off";
defparam \REG|Decoder0~6 .lut_mask = 64'h0000000003000000;
defparam \REG|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N16
dffeas \REG|registers[25][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][25] .is_wysiwyg = "true";
defparam \REG|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N27
cyclonev_lcell_comb \REG|Decoder0~4 (
// Equation(s):
// \REG|Decoder0~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~4 .extended_lut = "off";
defparam \REG|Decoder0~4 .lut_mask = 64'h000000000000C000;
defparam \REG|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N47
dffeas \REG|registers[17][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][25] .is_wysiwyg = "true";
defparam \REG|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N45
cyclonev_lcell_comb \REG|Decoder0~7 (
// Equation(s):
// \REG|Decoder0~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \ROM_COMP|altsyncram_component|auto_generated|q_a [20])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~7 .extended_lut = "off";
defparam \REG|Decoder0~7 .lut_mask = 64'h0000000000000202;
defparam \REG|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N32
dffeas \REG|registers[29][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][25] .is_wysiwyg = "true";
defparam \REG|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N33
cyclonev_lcell_comb \REG|Mux6~1 (
// Equation(s):
// \REG|Mux6~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][25]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[25][25]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|registers[21][25]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[29][25]~q  & ( (\REG|registers[25][25]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[29][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|registers[21][25]~q )) ) ) )

	.dataa(!\REG|registers[21][25]~q ),
	.datab(!\REG|registers[25][25]~q ),
	.datac(!\REG|registers[17][25]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[29][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~1 .extended_lut = "off";
defparam \REG|Mux6~1 .lut_mask = 64'h0F5533000F5533FF;
defparam \REG|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N9
cyclonev_lcell_comb \REG|Decoder0~15 (
// Equation(s):
// \REG|Decoder0~15_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & \ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~15 .extended_lut = "off";
defparam \REG|Decoder0~15 .lut_mask = 64'h0000000000010001;
defparam \REG|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N47
dffeas \REG|registers[31][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][25] .is_wysiwyg = "true";
defparam \REG|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N39
cyclonev_lcell_comb \REG|registers[23][25]~feeder (
// Equation(s):
// \REG|registers[23][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][25]~feeder .extended_lut = "off";
defparam \REG|registers[23][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N24
cyclonev_lcell_comb \REG|Decoder0~13 (
// Equation(s):
// \REG|Decoder0~13_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~13 .extended_lut = "off";
defparam \REG|Decoder0~13 .lut_mask = 64'h0000000000000300;
defparam \REG|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N40
dffeas \REG|registers[23][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][25] .is_wysiwyg = "true";
defparam \REG|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N57
cyclonev_lcell_comb \REG|Decoder0~14 (
// Equation(s):
// \REG|Decoder0~14_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~14 .extended_lut = "off";
defparam \REG|Decoder0~14 .lut_mask = 64'h0000000000020002;
defparam \REG|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N38
dffeas \REG|registers[27][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][25] .is_wysiwyg = "true";
defparam \REG|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N9
cyclonev_lcell_comb \REG|registers[19][25]~feeder (
// Equation(s):
// \REG|registers[19][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][25]~feeder .extended_lut = "off";
defparam \REG|registers[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N48
cyclonev_lcell_comb \REG|Decoder0~12 (
// Equation(s):
// \REG|Decoder0~12_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~12 .extended_lut = "off";
defparam \REG|Decoder0~12 .lut_mask = 64'h0000000000000A00;
defparam \REG|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N11
dffeas \REG|registers[19][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][25] .is_wysiwyg = "true";
defparam \REG|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N57
cyclonev_lcell_comb \REG|Mux6~3 (
// Equation(s):
// \REG|Mux6~3_combout  = ( \REG|registers[19][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[27][25]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[31][25]~q )) ) ) ) # ( !\REG|registers[19][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[27][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[31][25]~q )) ) ) ) # ( \REG|registers[19][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[23][25]~q ) ) ) ) # ( !\REG|registers[19][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// \REG|registers[23][25]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|registers[31][25]~q ),
	.datac(!\REG|registers[23][25]~q ),
	.datad(!\REG|registers[27][25]~q ),
	.datae(!\REG|registers[19][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~3 .extended_lut = "off";
defparam \REG|Mux6~3 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \REG|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N51
cyclonev_lcell_comb \REG|registers[16][25]~feeder (
// Equation(s):
// \REG|registers[16][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][25]~feeder .extended_lut = "off";
defparam \REG|registers[16][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N33
cyclonev_lcell_comb \REG|Decoder0~0 (
// Equation(s):
// \REG|Decoder0~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~0 .extended_lut = "off";
defparam \REG|Decoder0~0 .lut_mask = 64'h0000800000008000;
defparam \REG|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y13_N53
dffeas \REG|registers[16][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][25] .is_wysiwyg = "true";
defparam \REG|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N48
cyclonev_lcell_comb \REG|registers[20][25]~feeder (
// Equation(s):
// \REG|registers[20][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][25]~feeder .extended_lut = "off";
defparam \REG|registers[20][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N51
cyclonev_lcell_comb \REG|Decoder0~1 (
// Equation(s):
// \REG|Decoder0~1_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~1 .extended_lut = "off";
defparam \REG|Decoder0~1 .lut_mask = 64'h0000000000C00000;
defparam \REG|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N50
dffeas \REG|registers[20][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][25] .is_wysiwyg = "true";
defparam \REG|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N54
cyclonev_lcell_comb \REG|Decoder0~2 (
// Equation(s):
// \REG|Decoder0~2_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~2 .extended_lut = "off";
defparam \REG|Decoder0~2 .lut_mask = 64'h0000000030000000;
defparam \REG|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y13_N47
dffeas \REG|registers[24][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][25] .is_wysiwyg = "true";
defparam \REG|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N36
cyclonev_lcell_comb \REG|registers[28][25]~feeder (
// Equation(s):
// \REG|registers[28][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[28][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[28][25]~feeder .extended_lut = "off";
defparam \REG|registers[28][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[28][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N12
cyclonev_lcell_comb \REG|Decoder0~3 (
// Equation(s):
// \REG|Decoder0~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \ROM_COMP|altsyncram_component|auto_generated|q_a [20])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~3 .extended_lut = "off";
defparam \REG|Decoder0~3 .lut_mask = 64'h0000000000000088;
defparam \REG|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y13_N38
dffeas \REG|registers[28][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][25] .is_wysiwyg = "true";
defparam \REG|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N9
cyclonev_lcell_comb \REG|Mux6~0 (
// Equation(s):
// \REG|Mux6~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][25]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][25]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][25]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][25]~q  ) ) )

	.dataa(!\REG|registers[16][25]~q ),
	.datab(!\REG|registers[20][25]~q ),
	.datac(!\REG|registers[24][25]~q ),
	.datad(!\REG|registers[28][25]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~0 .extended_lut = "off";
defparam \REG|Mux6~0 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N54
cyclonev_lcell_comb \REG|Decoder0~10 (
// Equation(s):
// \REG|Decoder0~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~10 .extended_lut = "off";
defparam \REG|Decoder0~10 .lut_mask = 64'h0000000000080008;
defparam \REG|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N23
dffeas \REG|registers[26][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][25] .is_wysiwyg = "true";
defparam \REG|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N39
cyclonev_lcell_comb \REG|registers[18][25]~feeder (
// Equation(s):
// \REG|registers[18][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][25]~feeder .extended_lut = "off";
defparam \REG|registers[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N54
cyclonev_lcell_comb \REG|Decoder0~8 (
// Equation(s):
// \REG|Decoder0~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~8 .extended_lut = "off";
defparam \REG|Decoder0~8 .lut_mask = 64'h0000000008000800;
defparam \REG|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N41
dffeas \REG|registers[18][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][25] .is_wysiwyg = "true";
defparam \REG|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N6
cyclonev_lcell_comb \REG|Decoder0~11 (
// Equation(s):
// \REG|Decoder0~11_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \ROM_COMP|altsyncram_component|auto_generated|q_a [20]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~11 .extended_lut = "off";
defparam \REG|Decoder0~11 .lut_mask = 64'h0000000000040004;
defparam \REG|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N14
dffeas \REG|registers[30][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][25] .is_wysiwyg = "true";
defparam \REG|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N36
cyclonev_lcell_comb \REG|Decoder0~9 (
// Equation(s):
// \REG|Decoder0~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Decoder0~9 .extended_lut = "off";
defparam \REG|Decoder0~9 .lut_mask = 64'h0000020000000200;
defparam \REG|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N47
dffeas \REG|registers[22][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][25] .is_wysiwyg = "true";
defparam \REG|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N33
cyclonev_lcell_comb \REG|Mux6~2 (
// Equation(s):
// \REG|Mux6~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][25]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][25]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][25]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][25]~q  ) ) )

	.dataa(!\REG|registers[26][25]~q ),
	.datab(!\REG|registers[18][25]~q ),
	.datac(!\REG|registers[30][25]~q ),
	.datad(!\REG|registers[22][25]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~2 .extended_lut = "off";
defparam \REG|Mux6~2 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N42
cyclonev_lcell_comb \REG|Mux6~4 (
// Equation(s):
// \REG|Mux6~4_combout  = ( \REG|Mux6~0_combout  & ( \REG|Mux6~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux6~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux6~3_combout )))) ) ) ) # ( !\REG|Mux6~0_combout  & ( \REG|Mux6~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux6~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux6~3_combout ))))) ) ) ) # ( \REG|Mux6~0_combout  & ( !\REG|Mux6~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux6~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux6~3_combout ))))) ) ) ) # ( !\REG|Mux6~0_combout  & ( !\REG|Mux6~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux6~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux6~3_combout ))))) ) ) )

	.dataa(!\REG|Mux6~1_combout ),
	.datab(!\REG|Mux6~3_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|Mux6~0_combout ),
	.dataf(!\REG|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~4 .extended_lut = "off";
defparam \REG|Mux6~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \REG|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N24
cyclonev_lcell_comb \REG|Mux6~10 (
// Equation(s):
// \REG|Mux6~10_combout  = ( \REG|Mux6~9_combout  & ( \REG|Mux6~4_combout  ) ) # ( !\REG|Mux6~9_combout  & ( \REG|Mux6~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux6~9_combout  & ( !\REG|Mux6~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux6~9_combout ),
	.dataf(!\REG|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~10 .extended_lut = "off";
defparam \REG|Mux6~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \REG|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N15
cyclonev_lcell_comb \ALU|ALU_Result[25]~112 (
// Equation(s):
// \ALU|ALU_Result[25]~112_combout  = ( \REG|Mux6~10_combout  & ( (!\ALU|ALU_Result[25]~99_combout ) # ((\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15])) ) ) # ( !\REG|Mux6~10_combout  & ( (\ALU|Equal73~0_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ALU|ALU_Result[25]~99_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~112 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~112 .lut_mask = 64'h05050505FF05FF05;
defparam \ALU|ALU_Result[25]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N42
cyclonev_lcell_comb \ALU|Equal73~4 (
// Equation(s):
// \ALU|Equal73~4_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [2] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~4 .extended_lut = "off";
defparam \ALU|Equal73~4 .lut_mask = 64'h2000000000000000;
defparam \ALU|Equal73~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N24
cyclonev_lcell_comb \CTL|Equal17~0 (
// Equation(s):
// \CTL|Equal17~0_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & \ROM_COMP|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CTL|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CTL|Equal17~0 .extended_lut = "off";
defparam \CTL|Equal17~0 .lut_mask = 64'h00F000F000000000;
defparam \CTL|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~560 (
// Equation(s):
// \ALU|ALU_ResultSig~560_combout  = ( \CTL|Equal17~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] $ 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0])))) ) ) # ( !\CTL|Equal17~0_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\CTL|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~560 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~560 .lut_mask = 64'h3333333333123312;
defparam \ALU|ALU_ResultSig~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N6
cyclonev_lcell_comb \ALU|ALU_Result[25]~104 (
// Equation(s):
// \ALU|ALU_Result[25]~104_combout  = ( \ALU|ALU_ResultSig~560_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) )

	.dataa(gnd),
	.datab(!\REG|Mux6~4_combout ),
	.datac(!\REG|Mux6~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~560_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~104 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~104 .lut_mask = 64'h00000F3300000F33;
defparam \ALU|ALU_Result[25]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~5 (
// Equation(s):
// \ALU|ALU_ResultSig~5_combout  = (\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [0])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~5 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~5 .lut_mask = 64'h1004100410041004;
defparam \ALU|ALU_ResultSig~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~1 (
// Equation(s):
// \ALU|ALU_ResultSig~1_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ROM_COMP|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~1 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~1 .lut_mask = 64'h0020000000000000;
defparam \ALU|ALU_ResultSig~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~116 (
// Equation(s):
// \ALU|ALU_ResultSig~116_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] $ 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~116 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~116 .lut_mask = 64'h00000000030C030C;
defparam \ALU|ALU_ResultSig~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~623 (
// Equation(s):
// \ALU|ALU_ResultSig~623_combout  = ( \ALU|ALU_ResultSig~116_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( \ALU|ALU_ResultSig~1_combout  ) ) ) # ( !\ALU|ALU_ResultSig~116_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( (\ALU|ALU_ResultSig~5_combout  & \ALU|ALU_ResultSig~1_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~5_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~116_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~623 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~623 .lut_mask = 64'h05050F0F00000000;
defparam \ALU|ALU_ResultSig~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N30
cyclonev_lcell_comb \ALU|Equal73~3 (
// Equation(s):
// \ALU|Equal73~3_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [1] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [4]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal73~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal73~3 .extended_lut = "off";
defparam \ALU|Equal73~3 .lut_mask = 64'h0000000001000000;
defparam \ALU|Equal73~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~559 (
// Equation(s):
// \ALU|ALU_ResultSig~559_combout  = ( \ALU|Equal73~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ALU|ALU_ResultSig~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~559 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~559 .lut_mask = 64'h00000000F000F000;
defparam \ALU|ALU_ResultSig~559 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~6 (
// Equation(s):
// \ALU|ALU_ResultSig~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [3] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] $ 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~6 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~6 .lut_mask = 64'h000000000CC00CC0;
defparam \ALU|ALU_ResultSig~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~3 (
// Equation(s):
// \ALU|ALU_ResultSig~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~3 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~3 .lut_mask = 64'h00A000A005000500;
defparam \ALU|ALU_ResultSig~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~654 (
// Equation(s):
// \ALU|ALU_ResultSig~654_combout  = ( \ALU|ALU_ResultSig~6_combout  & ( \ALU|ALU_ResultSig~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ALU|ALU_ResultSig~1_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~6_combout  & ( 
// \ALU|ALU_ResultSig~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ALU|ALU_ResultSig~1_combout ) ) ) ) # ( \ALU|ALU_ResultSig~6_combout  & ( !\ALU|ALU_ResultSig~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [4] & \ALU|ALU_ResultSig~1_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~6_combout ),
	.dataf(!\ALU|ALU_ResultSig~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~654 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~654 .lut_mask = 64'h00000A0A0A0A0A0A;
defparam \ALU|ALU_ResultSig~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N54
cyclonev_lcell_comb \ALU|ALU_Result[25]~105 (
// Equation(s):
// \ALU|ALU_Result[25]~105_combout  = ( !\REG|Mux6~9_combout  & ( \REG|Mux6~4_combout  & ( (!\ALU|ALU_ResultSig~623_combout  & (\ALU|ALU_ResultSig~559_combout  & (!\ALU|ALU_ResultSig~654_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) 
// ) ) # ( \REG|Mux6~9_combout  & ( !\REG|Mux6~4_combout  & ( (!\ALU|ALU_ResultSig~623_combout  & (\ALU|ALU_ResultSig~559_combout  & (!\ALU|ALU_ResultSig~654_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux6~9_combout  
// & ( !\REG|Mux6~4_combout  & ( (!\ALU|ALU_ResultSig~623_combout  & (\ALU|ALU_ResultSig~559_combout  & !\ALU|ALU_ResultSig~654_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~623_combout ),
	.datab(!\ALU|ALU_ResultSig~559_combout ),
	.datac(!\ALU|ALU_ResultSig~654_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux6~9_combout ),
	.dataf(!\REG|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~105 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~105 .lut_mask = 64'h2020002020000000;
defparam \ALU|ALU_Result[25]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N24
cyclonev_lcell_comb \ALU|ALU_Result[21]~85 (
// Equation(s):
// \ALU|ALU_Result[21]~85_combout  = ( \REG|Mux10~10_combout  & ( \ALU|Equal73~0_combout  ) ) # ( !\REG|Mux10~10_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(gnd),
	.datae(!\REG|Mux10~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[21]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[21]~85 .extended_lut = "off";
defparam \ALU|ALU_Result[21]~85 .lut_mask = 64'h03030F0F03030F0F;
defparam \ALU|ALU_Result[21]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N42
cyclonev_lcell_comb \REG|registers[26][21]~feeder (
// Equation(s):
// \REG|registers[26][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[26][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[26][21]~feeder .extended_lut = "off";
defparam \REG|registers[26][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[26][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N44
dffeas \REG|registers[26][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][21] .is_wysiwyg = "true";
defparam \REG|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N14
dffeas \REG|registers[22][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][21] .is_wysiwyg = "true";
defparam \REG|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N3
cyclonev_lcell_comb \REG|registers[30][21]~feeder (
// Equation(s):
// \REG|registers[30][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[30][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[30][21]~feeder .extended_lut = "off";
defparam \REG|registers[30][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[30][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \REG|registers[30][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][21] .is_wysiwyg = "true";
defparam \REG|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N29
dffeas \REG|registers[18][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][21] .is_wysiwyg = "true";
defparam \REG|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N9
cyclonev_lcell_comb \REG|Mux10~2 (
// Equation(s):
// \REG|Mux10~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][21]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][21]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][21]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][21]~q  ) ) )

	.dataa(!\REG|registers[26][21]~q ),
	.datab(!\REG|registers[22][21]~q ),
	.datac(!\REG|registers[30][21]~q ),
	.datad(!\REG|registers[18][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~2 .extended_lut = "off";
defparam \REG|Mux10~2 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N26
dffeas \REG|registers[17][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][21] .is_wysiwyg = "true";
defparam \REG|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N57
cyclonev_lcell_comb \REG|registers[25][21]~feeder (
// Equation(s):
// \REG|registers[25][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[25][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[25][21]~feeder .extended_lut = "off";
defparam \REG|registers[25][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[25][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N59
dffeas \REG|registers[25][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][21] .is_wysiwyg = "true";
defparam \REG|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N14
dffeas \REG|registers[29][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][21] .is_wysiwyg = "true";
defparam \REG|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N8
dffeas \REG|registers[21][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][21] .is_wysiwyg = "true";
defparam \REG|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N9
cyclonev_lcell_comb \REG|Mux10~1 (
// Equation(s):
// \REG|Mux10~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[29][21]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[17][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[25][21]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[21][21]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|registers[29][21]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[21][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[17][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[25][21]~q ))) ) ) )

	.dataa(!\REG|registers[17][21]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|registers[25][21]~q ),
	.datad(!\REG|registers[29][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REG|registers[21][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~1 .extended_lut = "off";
defparam \REG|Mux10~1 .lut_mask = 64'h474700334747CCFF;
defparam \REG|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N11
dffeas \REG|registers[28][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][21] .is_wysiwyg = "true";
defparam \REG|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N6
cyclonev_lcell_comb \REG|registers[20][21]~feeder (
// Equation(s):
// \REG|registers[20][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][21]~feeder .extended_lut = "off";
defparam \REG|registers[20][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N8
dffeas \REG|registers[20][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][21] .is_wysiwyg = "true";
defparam \REG|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N41
dffeas \REG|registers[24][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][21] .is_wysiwyg = "true";
defparam \REG|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N33
cyclonev_lcell_comb \REG|registers[16][21]~feeder (
// Equation(s):
// \REG|registers[16][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][21]~feeder .extended_lut = "off";
defparam \REG|registers[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N34
dffeas \REG|registers[16][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][21] .is_wysiwyg = "true";
defparam \REG|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N39
cyclonev_lcell_comb \REG|Mux10~0 (
// Equation(s):
// \REG|Mux10~0_combout  = ( \REG|registers[16][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[20][21]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][21]~q )) ) ) ) # ( !\REG|registers[16][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[20][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][21]~q )) ) ) ) # ( \REG|registers[16][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[24][21]~q ) ) ) ) # ( !\REG|registers[16][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// \REG|registers[24][21]~q ) ) ) )

	.dataa(!\REG|registers[28][21]~q ),
	.datab(!\REG|registers[20][21]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[24][21]~q ),
	.datae(!\REG|registers[16][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~0 .extended_lut = "off";
defparam \REG|Mux10~0 .lut_mask = 64'h000FF0FF35353535;
defparam \REG|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N54
cyclonev_lcell_comb \REG|registers[27][21]~feeder (
// Equation(s):
// \REG|registers[27][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[27][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[27][21]~feeder .extended_lut = "off";
defparam \REG|registers[27][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[27][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N56
dffeas \REG|registers[27][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][21] .is_wysiwyg = "true";
defparam \REG|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N28
dffeas \REG|registers[31][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][21] .is_wysiwyg = "true";
defparam \REG|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N6
cyclonev_lcell_comb \REG|registers[23][21]~feeder (
// Equation(s):
// \REG|registers[23][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][21]~feeder .extended_lut = "off";
defparam \REG|registers[23][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N8
dffeas \REG|registers[23][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][21] .is_wysiwyg = "true";
defparam \REG|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N48
cyclonev_lcell_comb \REG|registers[19][21]~feeder (
// Equation(s):
// \REG|registers[19][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][21]~feeder .extended_lut = "off";
defparam \REG|registers[19][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N49
dffeas \REG|registers[19][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][21] .is_wysiwyg = "true";
defparam \REG|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N51
cyclonev_lcell_comb \REG|Mux10~3 (
// Equation(s):
// \REG|Mux10~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][21]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][21]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][21]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][21]~q  ) ) )

	.dataa(!\REG|registers[27][21]~q ),
	.datab(!\REG|registers[31][21]~q ),
	.datac(!\REG|registers[23][21]~q ),
	.datad(!\REG|registers[19][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~3 .extended_lut = "off";
defparam \REG|Mux10~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N21
cyclonev_lcell_comb \REG|Mux10~4 (
// Equation(s):
// \REG|Mux10~4_combout  = ( \REG|Mux10~0_combout  & ( \REG|Mux10~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux10~1_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux10~2_combout ))) ) ) ) # ( !\REG|Mux10~0_combout  & ( \REG|Mux10~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux10~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux10~2_combout ))) ) ) ) # ( \REG|Mux10~0_combout  & ( !\REG|Mux10~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux10~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux10~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\REG|Mux10~0_combout  & ( !\REG|Mux10~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux10~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|Mux10~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) )

	.dataa(!\REG|Mux10~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux10~1_combout ),
	.datae(!\REG|Mux10~0_combout ),
	.dataf(!\REG|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~4 .extended_lut = "off";
defparam \REG|Mux10~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \REG|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N20
dffeas \REG|registers[7][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][20] .is_wysiwyg = "true";
defparam \REG|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N8
dffeas \REG|registers[5][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][20] .is_wysiwyg = "true";
defparam \REG|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N13
dffeas \REG|registers[6][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][20] .is_wysiwyg = "true";
defparam \REG|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N0
cyclonev_lcell_comb \REG|registers[4][20]~feeder (
// Equation(s):
// \REG|registers[4][20]~feeder_combout  = ( \ALU|ALU_Result[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][20]~feeder .extended_lut = "off";
defparam \REG|registers[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N2
dffeas \REG|registers[4][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][20] .is_wysiwyg = "true";
defparam \REG|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N21
cyclonev_lcell_comb \REG|Mux11~7 (
// Equation(s):
// \REG|Mux11~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][20]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][20]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][20]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][20]~q  ) ) )

	.dataa(!\REG|registers[7][20]~q ),
	.datab(!\REG|registers[5][20]~q ),
	.datac(!\REG|registers[6][20]~q ),
	.datad(!\REG|registers[4][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~7 .extended_lut = "off";
defparam \REG|Mux11~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \REG|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N56
dffeas \REG|registers[3][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][20] .is_wysiwyg = "true";
defparam \REG|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N14
dffeas \REG|registers[2][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][20] .is_wysiwyg = "true";
defparam \REG|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N31
dffeas \REG|registers[0][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][20] .is_wysiwyg = "true";
defparam \REG|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N50
dffeas \REG|registers[1][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][20] .is_wysiwyg = "true";
defparam \REG|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \REG|Mux11~8 (
// Equation(s):
// \REG|Mux11~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][20]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][20]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][20]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][20]~q  ) ) )

	.dataa(!\REG|registers[3][20]~q ),
	.datab(!\REG|registers[2][20]~q ),
	.datac(!\REG|registers[0][20]~q ),
	.datad(!\REG|registers[1][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~8 .extended_lut = "off";
defparam \REG|Mux11~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N40
dffeas \REG|registers[14][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][20] .is_wysiwyg = "true";
defparam \REG|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N41
dffeas \REG|registers[13][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][20] .is_wysiwyg = "true";
defparam \REG|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N15
cyclonev_lcell_comb \REG|registers[12][20]~feeder (
// Equation(s):
// \REG|registers[12][20]~feeder_combout  = ( \ALU|ALU_Result[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][20]~feeder .extended_lut = "off";
defparam \REG|registers[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N17
dffeas \REG|registers[12][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][20] .is_wysiwyg = "true";
defparam \REG|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N50
dffeas \REG|registers[15][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][20] .is_wysiwyg = "true";
defparam \REG|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N21
cyclonev_lcell_comb \REG|Mux11~6 (
// Equation(s):
// \REG|Mux11~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][20]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][20]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][20]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][20]~q  ) ) )

	.dataa(!\REG|registers[14][20]~q ),
	.datab(!\REG|registers[13][20]~q ),
	.datac(!\REG|registers[12][20]~q ),
	.datad(!\REG|registers[15][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~6 .extended_lut = "off";
defparam \REG|Mux11~6 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N50
dffeas \REG|registers[11][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][20] .is_wysiwyg = "true";
defparam \REG|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N51
cyclonev_lcell_comb \REG|registers[8][20]~feeder (
// Equation(s):
// \REG|registers[8][20]~feeder_combout  = ( \ALU|ALU_Result[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][20]~feeder .extended_lut = "off";
defparam \REG|registers[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N53
dffeas \REG|registers[8][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][20] .is_wysiwyg = "true";
defparam \REG|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N39
cyclonev_lcell_comb \REG|registers[9][20]~feeder (
// Equation(s):
// \REG|registers[9][20]~feeder_combout  = ( \ALU|ALU_Result[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][20]~feeder .extended_lut = "off";
defparam \REG|registers[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N41
dffeas \REG|registers[9][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][20] .is_wysiwyg = "true";
defparam \REG|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y14_N58
dffeas \REG|registers[10][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][20] .is_wysiwyg = "true";
defparam \REG|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N51
cyclonev_lcell_comb \REG|Mux11~5 (
// Equation(s):
// \REG|Mux11~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[11][20]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|registers[9][20]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[10][20]~q  & ( (\REG|registers[11][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[10][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|registers[9][20]~q ))) ) ) )

	.dataa(!\REG|registers[11][20]~q ),
	.datab(!\REG|registers[8][20]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[9][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REG|registers[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~5 .extended_lut = "off";
defparam \REG|Mux11~5 .lut_mask = 64'h303F0505303FF5F5;
defparam \REG|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \REG|Mux11~9 (
// Equation(s):
// \REG|Mux11~9_combout  = ( \REG|Mux11~6_combout  & ( \REG|Mux11~5_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux11~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux11~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux11~6_combout  & ( \REG|Mux11~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|Mux11~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux11~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// \REG|Mux11~6_combout  & ( !\REG|Mux11~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux11~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (\REG|Mux11~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\REG|Mux11~6_combout  & ( !\REG|Mux11~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux11~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux11~7_combout )))) ) ) )

	.dataa(!\REG|Mux11~7_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux11~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|Mux11~6_combout ),
	.dataf(!\REG|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~9 .extended_lut = "off";
defparam \REG|Mux11~9 .lut_mask = 64'h0C440C773F443F77;
defparam \REG|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N30
cyclonev_lcell_comb \REG|Mux11~10 (
// Equation(s):
// \REG|Mux11~10_combout  = ( \REG|Mux11~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout ) ) ) # ( !\REG|Mux11~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux11~4_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~10 .extended_lut = "off";
defparam \REG|Mux11~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \REG|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N9
cyclonev_lcell_comb \ALU|ALU_Result[20]~82 (
// Equation(s):
// \ALU|ALU_Result[20]~82_combout  = ( \REG|Mux11~10_combout  & ( \ALU|Equal73~0_combout  ) ) # ( !\REG|Mux11~10_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[20]~82 .extended_lut = "off";
defparam \ALU|ALU_Result[20]~82 .lut_mask = 64'h000F000F00FF00FF;
defparam \ALU|ALU_Result[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N26
dffeas \REG|registers[9][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][19] .is_wysiwyg = "true";
defparam \REG|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N35
dffeas \REG|registers[10][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][19] .is_wysiwyg = "true";
defparam \REG|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N56
dffeas \REG|registers[11][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][19] .is_wysiwyg = "true";
defparam \REG|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N41
dffeas \REG|registers[8][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][19] .is_wysiwyg = "true";
defparam \REG|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N57
cyclonev_lcell_comb \REG|Mux12~5 (
// Equation(s):
// \REG|Mux12~5_combout  = ( \REG|registers[11][19]~q  & ( \REG|registers[8][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|registers[9][19]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|registers[10][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|registers[11][19]~q  & ( \REG|registers[8][19]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|registers[9][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[10][19]~q )))) ) ) ) # ( \REG|registers[11][19]~q  & ( !\REG|registers[8][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[9][19]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|registers[10][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|registers[11][19]~q  & ( 
// !\REG|registers[8][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[9][19]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[10][19]~q )))) ) ) )

	.dataa(!\REG|registers[9][19]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[10][19]~q ),
	.datae(!\REG|registers[11][19]~q ),
	.dataf(!\REG|registers[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~5 .extended_lut = "off";
defparam \REG|Mux12~5 .lut_mask = 64'h04340737C4F4C7F7;
defparam \REG|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N38
dffeas \REG|registers[4][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][19] .is_wysiwyg = "true";
defparam \REG|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N32
dffeas \REG|registers[7][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][19] .is_wysiwyg = "true";
defparam \REG|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N34
dffeas \REG|registers[5][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][19] .is_wysiwyg = "true";
defparam \REG|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N49
dffeas \REG|registers[6][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][19] .is_wysiwyg = "true";
defparam \REG|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N33
cyclonev_lcell_comb \REG|Mux12~7 (
// Equation(s):
// \REG|Mux12~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[7][19]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][19]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[4][19]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[6][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[7][19]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[6][19]~q  & ( (\REG|registers[4][19]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[4][19]~q ),
	.datab(!\REG|registers[7][19]~q ),
	.datac(!\REG|registers[5][19]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~7 .extended_lut = "off";
defparam \REG|Mux12~7 .lut_mask = 64'h55000F3355FF0F33;
defparam \REG|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N36
cyclonev_lcell_comb \REG|registers[0][19]~feeder (
// Equation(s):
// \REG|registers[0][19]~feeder_combout  = ( \ALU|ALU_Result[19]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[19]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][19]~feeder .extended_lut = "off";
defparam \REG|registers[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N38
dffeas \REG|registers[0][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][19] .is_wysiwyg = "true";
defparam \REG|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N8
dffeas \REG|registers[1][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][19] .is_wysiwyg = "true";
defparam \REG|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N48
cyclonev_lcell_comb \REG|registers[2][19]~feeder (
// Equation(s):
// \REG|registers[2][19]~feeder_combout  = ( \ALU|ALU_Result[19]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[19]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[2][19]~feeder .extended_lut = "off";
defparam \REG|registers[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N50
dffeas \REG|registers[2][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][19] .is_wysiwyg = "true";
defparam \REG|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N32
dffeas \REG|registers[3][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][19] .is_wysiwyg = "true";
defparam \REG|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N57
cyclonev_lcell_comb \REG|Mux12~8 (
// Equation(s):
// \REG|Mux12~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][19]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][19]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][19]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][19]~q  ) ) )

	.dataa(!\REG|registers[0][19]~q ),
	.datab(!\REG|registers[1][19]~q ),
	.datac(!\REG|registers[2][19]~q ),
	.datad(!\REG|registers[3][19]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~8 .extended_lut = "off";
defparam \REG|Mux12~8 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N26
dffeas \REG|registers[13][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][19] .is_wysiwyg = "true";
defparam \REG|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y12_N14
dffeas \REG|registers[15][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][19] .is_wysiwyg = "true";
defparam \REG|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \REG|registers[12][19]~feeder (
// Equation(s):
// \REG|registers[12][19]~feeder_combout  = ( \ALU|ALU_Result[19]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[19]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][19]~feeder .extended_lut = "off";
defparam \REG|registers[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N23
dffeas \REG|registers[12][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][19] .is_wysiwyg = "true";
defparam \REG|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y12_N56
dffeas \REG|registers[14][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][19] .is_wysiwyg = "true";
defparam \REG|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N15
cyclonev_lcell_comb \REG|Mux12~6 (
// Equation(s):
// \REG|Mux12~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][19]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][19]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][19]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][19]~q  ) ) )

	.dataa(!\REG|registers[13][19]~q ),
	.datab(!\REG|registers[15][19]~q ),
	.datac(!\REG|registers[12][19]~q ),
	.datad(!\REG|registers[14][19]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~6 .extended_lut = "off";
defparam \REG|Mux12~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N51
cyclonev_lcell_comb \REG|Mux12~9 (
// Equation(s):
// \REG|Mux12~9_combout  = ( \REG|Mux12~8_combout  & ( \REG|Mux12~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|Mux12~7_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux12~5_combout ))) ) ) ) # ( !\REG|Mux12~8_combout  & ( \REG|Mux12~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux12~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux12~5_combout ))) ) ) ) # ( \REG|Mux12~8_combout  & ( !\REG|Mux12~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|Mux12~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux12~5_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// !\REG|Mux12~8_combout  & ( !\REG|Mux12~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux12~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & (\REG|Mux12~5_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux12~5_combout ),
	.datac(!\REG|Mux12~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|Mux12~8_combout ),
	.dataf(!\REG|Mux12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~9 .extended_lut = "off";
defparam \REG|Mux12~9 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \REG|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N18
cyclonev_lcell_comb \REG|Mux12~10 (
// Equation(s):
// \REG|Mux12~10_combout  = ( \REG|Mux12~4_combout  & ( (\REG|Mux12~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux12~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux12~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux12~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~10 .extended_lut = "off";
defparam \REG|Mux12~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N51
cyclonev_lcell_comb \ALU|ALU_Result[19]~79 (
// Equation(s):
// \ALU|ALU_Result[19]~79_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \ALU|Equal73~0_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( (\REG|Mux12~10_combout  & \ALU|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux12~10_combout ),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[19]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[19]~79 .extended_lut = "off";
defparam \ALU|ALU_Result[19]~79 .lut_mask = 64'h000F000F00FF00FF;
defparam \ALU|ALU_Result[19]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~61 (
// Equation(s):
// \ALU|ALU_ResultSig~61_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal68~6_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~6_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~61 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~61 .lut_mask = 64'h0003000300000000;
defparam \ALU|ALU_ResultSig~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~270 (
// Equation(s):
// \ALU|ALU_ResultSig~270_combout  = ( !\ALU|ALU_ResultSig~53_combout  & ( !\ALU|ALU_ResultSig~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~270 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~270 .lut_mask = 64'hF0F0F0F000000000;
defparam \ALU|ALU_ResultSig~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~592 (
// Equation(s):
// \ALU|ALU_ResultSig~592_combout  = ( \REG|Mux12~9_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux12~4_combout ))) ) ) # ( !\REG|Mux12~9_combout  & ( (\ALU|ALU_ResultSig~66_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux12~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~592 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~592 .lut_mask = 64'h0003000330333033;
defparam \ALU|ALU_ResultSig~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N20
dffeas \REG|registers[11][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][22] .is_wysiwyg = "true";
defparam \REG|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N11
dffeas \REG|registers[9][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][22] .is_wysiwyg = "true";
defparam \REG|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \REG|registers[10][22]~feeder (
// Equation(s):
// \REG|registers[10][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[10][22]~feeder .extended_lut = "off";
defparam \REG|registers[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N44
dffeas \REG|registers[10][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][22] .is_wysiwyg = "true";
defparam \REG|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N40
dffeas \REG|registers[8][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][22] .is_wysiwyg = "true";
defparam \REG|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N21
cyclonev_lcell_comb \REG|Mux9~5 (
// Equation(s):
// \REG|Mux9~5_combout  = ( \REG|registers[10][22]~q  & ( \REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][22]~q ))) ) ) ) # ( !\REG|registers[10][22]~q  & ( \REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][22]~q )))) ) ) ) # ( \REG|registers[10][22]~q  & ( !\REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][22]~q )))) ) ) ) # ( !\REG|registers[10][22]~q  & ( !\REG|registers[8][22]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][22]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][22]~q )))) ) ) )

	.dataa(!\REG|registers[11][22]~q ),
	.datab(!\REG|registers[9][22]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[10][22]~q ),
	.dataf(!\REG|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~5 .extended_lut = "off";
defparam \REG|Mux9~5 .lut_mask = 64'h030503F5F305F3F5;
defparam \REG|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N44
dffeas \REG|registers[14][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][22] .is_wysiwyg = "true";
defparam \REG|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N8
dffeas \REG|registers[15][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][22] .is_wysiwyg = "true";
defparam \REG|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N52
dffeas \REG|registers[13][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][22] .is_wysiwyg = "true";
defparam \REG|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \REG|registers[12][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][22] .is_wysiwyg = "true";
defparam \REG|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N21
cyclonev_lcell_comb \REG|Mux9~6 (
// Equation(s):
// \REG|Mux9~6_combout  = ( \REG|registers[13][22]~q  & ( \REG|registers[12][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][22]~q )))) ) ) ) # ( !\REG|registers[13][22]~q  & ( \REG|registers[12][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][22]~q ))))) ) ) ) # ( \REG|registers[13][22]~q  & ( !\REG|registers[12][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][22]~q ))))) ) ) ) # ( !\REG|registers[13][22]~q  & ( !\REG|registers[12][22]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][22]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|registers[14][22]~q ),
	.datac(!\REG|registers[15][22]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[13][22]~q ),
	.dataf(!\REG|registers[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~6 .extended_lut = "off";
defparam \REG|Mux9~6 .lut_mask = 64'h110511AFBB05BBAF;
defparam \REG|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N33
cyclonev_lcell_comb \REG|registers[3][22]~feeder (
// Equation(s):
// \REG|registers[3][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][22]~feeder .extended_lut = "off";
defparam \REG|registers[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N35
dffeas \REG|registers[3][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][22] .is_wysiwyg = "true";
defparam \REG|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N11
dffeas \REG|registers[0][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][22] .is_wysiwyg = "true";
defparam \REG|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N44
dffeas \REG|registers[1][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][22] .is_wysiwyg = "true";
defparam \REG|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N38
dffeas \REG|registers[2][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][22] .is_wysiwyg = "true";
defparam \REG|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N45
cyclonev_lcell_comb \REG|Mux9~8 (
// Equation(s):
// \REG|Mux9~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][22]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][22]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][22]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][22]~q  ) ) )

	.dataa(!\REG|registers[3][22]~q ),
	.datab(!\REG|registers[0][22]~q ),
	.datac(!\REG|registers[1][22]~q ),
	.datad(!\REG|registers[2][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~8 .extended_lut = "off";
defparam \REG|Mux9~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \REG|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N38
dffeas \REG|registers[7][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][22] .is_wysiwyg = "true";
defparam \REG|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N12
cyclonev_lcell_comb \REG|registers[4][22]~feeder (
// Equation(s):
// \REG|registers[4][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][22]~feeder .extended_lut = "off";
defparam \REG|registers[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N14
dffeas \REG|registers[4][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][22] .is_wysiwyg = "true";
defparam \REG|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N3
cyclonev_lcell_comb \REG|registers[5][22]~feeder (
// Equation(s):
// \REG|registers[5][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][22]~feeder .extended_lut = "off";
defparam \REG|registers[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N5
dffeas \REG|registers[5][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][22] .is_wysiwyg = "true";
defparam \REG|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N56
dffeas \REG|registers[6][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][22] .is_wysiwyg = "true";
defparam \REG|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N45
cyclonev_lcell_comb \REG|Mux9~7 (
// Equation(s):
// \REG|Mux9~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][22]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][22]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][22]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][22]~q  ) ) )

	.dataa(!\REG|registers[7][22]~q ),
	.datab(!\REG|registers[4][22]~q ),
	.datac(!\REG|registers[5][22]~q ),
	.datad(!\REG|registers[6][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~7 .extended_lut = "off";
defparam \REG|Mux9~7 .lut_mask = 64'h33330F0F00FF5555;
defparam \REG|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N42
cyclonev_lcell_comb \REG|Mux9~9 (
// Equation(s):
// \REG|Mux9~9_combout  = ( \REG|Mux9~8_combout  & ( \REG|Mux9~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux9~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux9~6_combout )))) ) ) ) # ( !\REG|Mux9~8_combout  & ( \REG|Mux9~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux9~5_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|Mux9~6_combout )))) ) ) ) # ( \REG|Mux9~8_combout  & ( 
// !\REG|Mux9~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux9~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|Mux9~6_combout )))) ) ) ) # ( !\REG|Mux9~8_combout  & ( !\REG|Mux9~7_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux9~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux9~6_combout ))))) ) ) )

	.dataa(!\REG|Mux9~5_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux9~6_combout ),
	.datae(!\REG|Mux9~8_combout ),
	.dataf(!\REG|Mux9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~9 .extended_lut = "off";
defparam \REG|Mux9~9 .lut_mask = 64'h0407C4C73437F4F7;
defparam \REG|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N33
cyclonev_lcell_comb \REG|Mux9~10 (
// Equation(s):
// \REG|Mux9~10_combout  = ( \REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  ) ) # ( !\REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux9~4_combout  & ( !\REG|Mux9~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux9~4_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~10 .extended_lut = "off";
defparam \REG|Mux9~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REG|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N39
cyclonev_lcell_comb \ALU|ALU_Result[22]~88 (
// Equation(s):
// \ALU|ALU_Result[22]~88_combout  = ( \REG|Mux9~10_combout  & ( \ALU|Equal73~0_combout  ) ) # ( !\REG|Mux9~10_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux9~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[22]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[22]~88 .extended_lut = "off";
defparam \ALU|ALU_Result[22]~88 .lut_mask = 64'h000F000F00FF00FF;
defparam \ALU|ALU_Result[22]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~637 (
// Equation(s):
// \ALU|ALU_ResultSig~637_combout  = ( \ALU|ALU_ResultSig~560_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~4_combout )))) # 
// (\ALU|ALU_ResultSig~559_combout ) ) ) # ( !\ALU|ALU_ResultSig~560_combout  & ( (\ALU|ALU_ResultSig~559_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux9~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25] & ((!\REG|Mux9~4_combout ))))) ) )

	.dataa(!\REG|Mux9~9_combout ),
	.datab(!\ALU|ALU_ResultSig~559_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~637 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~637 .lut_mask = 64'h23202320737F737F;
defparam \ALU|ALU_ResultSig~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~638 (
// Equation(s):
// \ALU|ALU_ResultSig~638_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ALU|Equal73~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~638 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~638 .lut_mask = 64'h05070F0F0F0F0F0F;
defparam \ALU|ALU_ResultSig~638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \ALU|ALU_Result[28]~129 (
// Equation(s):
// \ALU|ALU_Result[28]~129_combout  = ( \REG|Mux3~10_combout  & ( \ALU|Equal73~0_combout  ) ) # ( !\REG|Mux3~10_combout  & ( (\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[28]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[28]~129 .extended_lut = "off";
defparam \ALU|ALU_Result[28]~129 .lut_mask = 64'h0303030333333333;
defparam \ALU|ALU_Result[28]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N18
cyclonev_lcell_comb \ALU|ALU_Result[26]~120 (
// Equation(s):
// \ALU|ALU_Result[26]~120_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [8])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~120 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~120 .lut_mask = 64'h070F0F0F0F0F0F0F;
defparam \ALU|ALU_Result[26]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~68 (
// Equation(s):
// \ALU|ALU_ResultSig~68_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & (\ALU|Equal68~8_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ALU|Equal68~8_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~68 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~68 .lut_mask = 64'h0000000010101010;
defparam \ALU|ALU_ResultSig~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N53
dffeas \REG|registers[21][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][29] .is_wysiwyg = "true";
defparam \REG|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N17
dffeas \REG|registers[17][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][29] .is_wysiwyg = "true";
defparam \REG|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N44
dffeas \REG|registers[29][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][29] .is_wysiwyg = "true";
defparam \REG|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N2
dffeas \REG|registers[25][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][29] .is_wysiwyg = "true";
defparam \REG|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N45
cyclonev_lcell_comb \REG|Mux2~1 (
// Equation(s):
// \REG|Mux2~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[29][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[17][29]~q  ) ) )

	.dataa(!\REG|registers[21][29]~q ),
	.datab(!\REG|registers[17][29]~q ),
	.datac(!\REG|registers[29][29]~q ),
	.datad(!\REG|registers[25][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~1 .extended_lut = "off";
defparam \REG|Mux2~1 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N15
cyclonev_lcell_comb \REG|registers[19][29]~feeder (
// Equation(s):
// \REG|registers[19][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][29]~feeder .extended_lut = "off";
defparam \REG|registers[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N17
dffeas \REG|registers[19][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][29] .is_wysiwyg = "true";
defparam \REG|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \REG|registers[23][29]~feeder (
// Equation(s):
// \REG|registers[23][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][29]~feeder .extended_lut = "off";
defparam \REG|registers[23][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N44
dffeas \REG|registers[23][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][29] .is_wysiwyg = "true";
defparam \REG|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N50
dffeas \REG|registers[27][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][29] .is_wysiwyg = "true";
defparam \REG|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N57
cyclonev_lcell_comb \REG|registers[31][29]~feeder (
// Equation(s):
// \REG|registers[31][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[31][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[31][29]~feeder .extended_lut = "off";
defparam \REG|registers[31][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[31][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N59
dffeas \REG|registers[31][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[31][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][29] .is_wysiwyg = "true";
defparam \REG|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N24
cyclonev_lcell_comb \REG|Mux2~3 (
// Equation(s):
// \REG|Mux2~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][29]~q  ) ) )

	.dataa(!\REG|registers[19][29]~q ),
	.datab(!\REG|registers[23][29]~q ),
	.datac(!\REG|registers[27][29]~q ),
	.datad(!\REG|registers[31][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~3 .extended_lut = "off";
defparam \REG|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \REG|registers[16][29]~feeder (
// Equation(s):
// \REG|registers[16][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][29]~feeder .extended_lut = "off";
defparam \REG|registers[16][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N50
dffeas \REG|registers[16][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][29] .is_wysiwyg = "true";
defparam \REG|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N44
dffeas \REG|registers[24][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][29] .is_wysiwyg = "true";
defparam \REG|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N14
dffeas \REG|registers[20][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][29] .is_wysiwyg = "true";
defparam \REG|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \REG|registers[28][29]~feeder (
// Equation(s):
// \REG|registers[28][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[28][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[28][29]~feeder .extended_lut = "off";
defparam \REG|registers[28][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[28][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N8
dffeas \REG|registers[28][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[28][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][29] .is_wysiwyg = "true";
defparam \REG|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N30
cyclonev_lcell_comb \REG|Mux2~0 (
// Equation(s):
// \REG|Mux2~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][29]~q  ) ) )

	.dataa(!\REG|registers[16][29]~q ),
	.datab(!\REG|registers[24][29]~q ),
	.datac(!\REG|registers[20][29]~q ),
	.datad(!\REG|registers[28][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~0 .extended_lut = "off";
defparam \REG|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N34
dffeas \REG|registers[18][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][29] .is_wysiwyg = "true";
defparam \REG|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N14
dffeas \REG|registers[26][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][29] .is_wysiwyg = "true";
defparam \REG|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N43
dffeas \REG|registers[22][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][29] .is_wysiwyg = "true";
defparam \REG|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N50
dffeas \REG|registers[30][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][29] .is_wysiwyg = "true";
defparam \REG|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N21
cyclonev_lcell_comb \REG|Mux2~2 (
// Equation(s):
// \REG|Mux2~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][29]~q  ) ) )

	.dataa(!\REG|registers[18][29]~q ),
	.datab(!\REG|registers[26][29]~q ),
	.datac(!\REG|registers[22][29]~q ),
	.datad(!\REG|registers[30][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~2 .extended_lut = "off";
defparam \REG|Mux2~2 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N18
cyclonev_lcell_comb \REG|Mux2~4 (
// Equation(s):
// \REG|Mux2~4_combout  = ( \REG|Mux2~0_combout  & ( \REG|Mux2~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux2~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux2~3_combout )))) ) ) ) # ( !\REG|Mux2~0_combout  & ( \REG|Mux2~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux2~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux2~3_combout ))))) ) ) ) # ( \REG|Mux2~0_combout  & ( !\REG|Mux2~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux2~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux2~3_combout ))))) ) ) ) # ( !\REG|Mux2~0_combout  & ( !\REG|Mux2~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux2~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux2~3_combout ))))) ) ) )

	.dataa(!\REG|Mux2~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux2~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|Mux2~0_combout ),
	.dataf(!\REG|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~4 .extended_lut = "off";
defparam \REG|Mux2~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \REG|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \ALU|ALU_Result[29]~131 (
// Equation(s):
// \ALU|ALU_Result[29]~131_combout  = ( \REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \REG|Mux2~4_combout  & ( !\REG|Mux2~9_combout  & ( (\ALU|Equal73~0_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [15]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux2~4_combout  & ( !\REG|Mux2~9_combout  & ( (\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(!\REG|Mux2~4_combout ),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[29]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[29]~131 .extended_lut = "off";
defparam \ALU|ALU_Result[29]~131 .lut_mask = 64'h0505151545455555;
defparam \ALU|ALU_Result[29]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~70 (
// Equation(s):
// \ALU|ALU_ResultSig~70_combout  = ( \ALU|Equal68~8_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~70 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~70 .lut_mask = 64'h0000000004040404;
defparam \ALU|ALU_ResultSig~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N20
dffeas \REG|registers[21][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][31] .is_wysiwyg = "true";
defparam \REG|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N56
dffeas \REG|registers[29][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][31] .is_wysiwyg = "true";
defparam \REG|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N53
dffeas \REG|registers[25][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][31] .is_wysiwyg = "true";
defparam \REG|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N2
dffeas \REG|registers[17][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][31] .is_wysiwyg = "true";
defparam \REG|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \REG|Mux0~1 (
// Equation(s):
// \REG|Mux0~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][31]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][31]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][31]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][31]~q  ) ) )

	.dataa(!\REG|registers[21][31]~q ),
	.datab(!\REG|registers[29][31]~q ),
	.datac(!\REG|registers[25][31]~q ),
	.datad(!\REG|registers[17][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~1 .extended_lut = "off";
defparam \REG|Mux0~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N35
dffeas \REG|registers[20][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][31] .is_wysiwyg = "true";
defparam \REG|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N17
dffeas \REG|registers[24][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][31] .is_wysiwyg = "true";
defparam \REG|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N49
dffeas \REG|registers[28][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][31] .is_wysiwyg = "true";
defparam \REG|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N18
cyclonev_lcell_comb \REG|registers[16][31]~feeder (
// Equation(s):
// \REG|registers[16][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][31]~feeder .extended_lut = "off";
defparam \REG|registers[16][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N20
dffeas \REG|registers[16][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][31] .is_wysiwyg = "true";
defparam \REG|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \REG|Mux0~0 (
// Equation(s):
// \REG|Mux0~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][31]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][31]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][31]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][31]~q  ) ) )

	.dataa(!\REG|registers[20][31]~q ),
	.datab(!\REG|registers[24][31]~q ),
	.datac(!\REG|registers[28][31]~q ),
	.datad(!\REG|registers[16][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~0 .extended_lut = "off";
defparam \REG|Mux0~0 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N36
cyclonev_lcell_comb \REG|registers[31][31]~feeder (
// Equation(s):
// \REG|registers[31][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[31][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[31][31]~feeder .extended_lut = "off";
defparam \REG|registers[31][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[31][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N38
dffeas \REG|registers[31][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[31][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][31] .is_wysiwyg = "true";
defparam \REG|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N27
cyclonev_lcell_comb \REG|registers[23][31]~feeder (
// Equation(s):
// \REG|registers[23][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][31]~feeder .extended_lut = "off";
defparam \REG|registers[23][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N28
dffeas \REG|registers[23][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][31] .is_wysiwyg = "true";
defparam \REG|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N43
dffeas \REG|registers[27][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][31] .is_wysiwyg = "true";
defparam \REG|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N25
dffeas \REG|registers[19][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][31] .is_wysiwyg = "true";
defparam \REG|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \REG|Mux0~3 (
// Equation(s):
// \REG|Mux0~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][31]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][31]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][31]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][31]~q  ) ) )

	.dataa(!\REG|registers[31][31]~q ),
	.datab(!\REG|registers[23][31]~q ),
	.datac(!\REG|registers[27][31]~q ),
	.datad(!\REG|registers[19][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~3 .extended_lut = "off";
defparam \REG|Mux0~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N2
dffeas \REG|registers[26][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][31] .is_wysiwyg = "true";
defparam \REG|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N12
cyclonev_lcell_comb \REG|registers[22][31]~feeder (
// Equation(s):
// \REG|registers[22][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][31]~feeder .extended_lut = "off";
defparam \REG|registers[22][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N14
dffeas \REG|registers[22][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][31] .is_wysiwyg = "true";
defparam \REG|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N55
dffeas \REG|registers[18][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][31] .is_wysiwyg = "true";
defparam \REG|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N23
dffeas \REG|registers[30][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][31] .is_wysiwyg = "true";
defparam \REG|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \REG|Mux0~2 (
// Equation(s):
// \REG|Mux0~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][31]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][31]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][31]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][31]~q  ) ) )

	.dataa(!\REG|registers[26][31]~q ),
	.datab(!\REG|registers[22][31]~q ),
	.datac(!\REG|registers[18][31]~q ),
	.datad(!\REG|registers[30][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~2 .extended_lut = "off";
defparam \REG|Mux0~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \REG|Mux0~4 (
// Equation(s):
// \REG|Mux0~4_combout  = ( \REG|Mux0~3_combout  & ( \REG|Mux0~2_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux0~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux0~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|Mux0~3_combout  & ( \REG|Mux0~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|Mux0~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux0~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( 
// \REG|Mux0~3_combout  & ( !\REG|Mux0~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux0~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|Mux0~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\REG|Mux0~3_combout  & ( !\REG|Mux0~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux0~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux0~1_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux0~1_combout ),
	.datad(!\REG|Mux0~0_combout ),
	.datae(!\REG|Mux0~3_combout ),
	.dataf(!\REG|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~4 .extended_lut = "off";
defparam \REG|Mux0~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \REG|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N56
dffeas \REG|registers[7][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][30] .is_wysiwyg = "true";
defparam \REG|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N14
dffeas \REG|registers[6][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][30] .is_wysiwyg = "true";
defparam \REG|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \REG|registers[4][30]~feeder (
// Equation(s):
// \REG|registers[4][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][30]~feeder .extended_lut = "off";
defparam \REG|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N55
dffeas \REG|registers[4][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][30] .is_wysiwyg = "true";
defparam \REG|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N31
dffeas \REG|registers[5][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][30] .is_wysiwyg = "true";
defparam \REG|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N57
cyclonev_lcell_comb \REG|Mux1~7 (
// Equation(s):
// \REG|Mux1~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[7][30]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[4][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[6][30]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[5][30]~q  & ( (\REG|registers[7][30]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[5][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[4][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[6][30]~q )) ) ) )

	.dataa(!\REG|registers[7][30]~q ),
	.datab(!\REG|registers[6][30]~q ),
	.datac(!\REG|registers[4][30]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~7 .extended_lut = "off";
defparam \REG|Mux1~7 .lut_mask = 64'h0F3300550F33FF55;
defparam \REG|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N51
cyclonev_lcell_comb \REG|registers[0][30]~feeder (
// Equation(s):
// \REG|registers[0][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][30]~feeder .extended_lut = "off";
defparam \REG|registers[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N53
dffeas \REG|registers[0][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][30] .is_wysiwyg = "true";
defparam \REG|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N44
dffeas \REG|registers[1][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][30] .is_wysiwyg = "true";
defparam \REG|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N38
dffeas \REG|registers[3][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][30] .is_wysiwyg = "true";
defparam \REG|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N38
dffeas \REG|registers[2][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][30] .is_wysiwyg = "true";
defparam \REG|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N9
cyclonev_lcell_comb \REG|Mux1~8 (
// Equation(s):
// \REG|Mux1~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][30]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][30]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][30]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][30]~q  ) ) )

	.dataa(!\REG|registers[0][30]~q ),
	.datab(!\REG|registers[1][30]~q ),
	.datac(!\REG|registers[3][30]~q ),
	.datad(!\REG|registers[2][30]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~8 .extended_lut = "off";
defparam \REG|Mux1~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \REG|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y18_N14
dffeas \REG|registers[14][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][30] .is_wysiwyg = "true";
defparam \REG|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N56
dffeas \REG|registers[15][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][30] .is_wysiwyg = "true";
defparam \REG|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N52
dffeas \REG|registers[12][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][30] .is_wysiwyg = "true";
defparam \REG|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \REG|registers[13][30]~feeder (
// Equation(s):
// \REG|registers[13][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][30]~feeder .extended_lut = "off";
defparam \REG|registers[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N55
dffeas \REG|registers[13][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][30] .is_wysiwyg = "true";
defparam \REG|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N57
cyclonev_lcell_comb \REG|Mux1~6 (
// Equation(s):
// \REG|Mux1~6_combout  = ( \REG|registers[12][30]~q  & ( \REG|registers[13][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][30]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][30]~q )))) ) ) ) # ( !\REG|registers[12][30]~q  & ( \REG|registers[13][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][30]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[15][30]~q )))) ) ) ) # ( \REG|registers[12][30]~q  & ( 
// !\REG|registers[13][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|registers[14][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[15][30]~q )))) ) ) ) # ( !\REG|registers[12][30]~q  & ( !\REG|registers[13][30]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][30]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|registers[14][30]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[15][30]~q ),
	.datae(!\REG|registers[12][30]~q ),
	.dataf(!\REG|registers[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~6 .extended_lut = "off";
defparam \REG|Mux1~6 .lut_mask = 64'h0207A2A75257F2F7;
defparam \REG|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N57
cyclonev_lcell_comb \REG|registers[9][30]~feeder (
// Equation(s):
// \REG|registers[9][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][30]~feeder .extended_lut = "off";
defparam \REG|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y20_N58
dffeas \REG|registers[9][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][30] .is_wysiwyg = "true";
defparam \REG|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \REG|registers[10][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][30] .is_wysiwyg = "true";
defparam \REG|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N36
cyclonev_lcell_comb \REG|registers[11][30]~feeder (
// Equation(s):
// \REG|registers[11][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[11][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[11][30]~feeder .extended_lut = "off";
defparam \REG|registers[11][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[11][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y20_N38
dffeas \REG|registers[11][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][30] .is_wysiwyg = "true";
defparam \REG|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N49
dffeas \REG|registers[8][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][30] .is_wysiwyg = "true";
defparam \REG|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N57
cyclonev_lcell_comb \REG|Mux1~5 (
// Equation(s):
// \REG|Mux1~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][30]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][30]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][30]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][30]~q  ) ) )

	.dataa(!\REG|registers[9][30]~q ),
	.datab(!\REG|registers[10][30]~q ),
	.datac(!\REG|registers[11][30]~q ),
	.datad(!\REG|registers[8][30]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~5 .extended_lut = "off";
defparam \REG|Mux1~5 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N24
cyclonev_lcell_comb \REG|Mux1~9 (
// Equation(s):
// \REG|Mux1~9_combout  = ( \REG|Mux1~6_combout  & ( \REG|Mux1~5_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux1~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux1~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux1~6_combout  & ( \REG|Mux1~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|Mux1~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux1~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( 
// \REG|Mux1~6_combout  & ( !\REG|Mux1~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux1~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|Mux1~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\REG|Mux1~6_combout  & ( !\REG|Mux1~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux1~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux1~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux1~7_combout ),
	.datad(!\REG|Mux1~8_combout ),
	.datae(!\REG|Mux1~6_combout ),
	.dataf(!\REG|Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~9 .extended_lut = "off";
defparam \REG|Mux1~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \REG|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N50
dffeas \REG|registers[21][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][28] .is_wysiwyg = "true";
defparam \REG|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N55
dffeas \REG|registers[17][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][28] .is_wysiwyg = "true";
defparam \REG|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N6
cyclonev_lcell_comb \REG|registers[25][28]~feeder (
// Equation(s):
// \REG|registers[25][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[25][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[25][28]~feeder .extended_lut = "off";
defparam \REG|registers[25][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[25][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N8
dffeas \REG|registers[25][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[25][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][28] .is_wysiwyg = "true";
defparam \REG|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N1
dffeas \REG|registers[29][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][28] .is_wysiwyg = "true";
defparam \REG|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \REG|Mux3~1 (
// Equation(s):
// \REG|Mux3~1_combout  = ( \REG|registers[29][28]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[25][28]~q ) ) ) ) # ( !\REG|registers[29][28]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[25][28]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REG|registers[29][28]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[21][28]~q )) ) ) ) # ( !\REG|registers[29][28]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[21][28]~q )) ) ) )

	.dataa(!\REG|registers[21][28]~q ),
	.datab(!\REG|registers[17][28]~q ),
	.datac(!\REG|registers[25][28]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[29][28]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~1 .extended_lut = "off";
defparam \REG|Mux3~1 .lut_mask = 64'h335533550F000FFF;
defparam \REG|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N14
dffeas \REG|registers[20][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][28] .is_wysiwyg = "true";
defparam \REG|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N19
dffeas \REG|registers[28][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][28] .is_wysiwyg = "true";
defparam \REG|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N47
dffeas \REG|registers[24][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][28] .is_wysiwyg = "true";
defparam \REG|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N26
dffeas \REG|registers[16][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][28] .is_wysiwyg = "true";
defparam \REG|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N15
cyclonev_lcell_comb \REG|Mux3~0 (
// Equation(s):
// \REG|Mux3~0_combout  = ( \REG|registers[16][28]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][28]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][28]~q )) ) ) ) # ( !\REG|registers[16][28]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[24][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][28]~q )) ) ) ) # ( \REG|registers[16][28]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[20][28]~q ) ) ) ) # ( !\REG|registers[16][28]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// \REG|registers[20][28]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|registers[20][28]~q ),
	.datac(!\REG|registers[28][28]~q ),
	.datad(!\REG|registers[24][28]~q ),
	.datae(!\REG|registers[16][28]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~0 .extended_lut = "off";
defparam \REG|Mux3~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \REG|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N29
dffeas \REG|registers[31][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][28] .is_wysiwyg = "true";
defparam \REG|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N12
cyclonev_lcell_comb \REG|registers[23][28]~feeder (
// Equation(s):
// \REG|registers[23][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][28]~feeder .extended_lut = "off";
defparam \REG|registers[23][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N13
dffeas \REG|registers[23][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][28] .is_wysiwyg = "true";
defparam \REG|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N14
dffeas \REG|registers[19][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][28] .is_wysiwyg = "true";
defparam \REG|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N35
dffeas \REG|registers[27][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][28] .is_wysiwyg = "true";
defparam \REG|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N9
cyclonev_lcell_comb \REG|Mux3~3 (
// Equation(s):
// \REG|Mux3~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][28]~q  ) ) )

	.dataa(!\REG|registers[31][28]~q ),
	.datab(!\REG|registers[23][28]~q ),
	.datac(!\REG|registers[19][28]~q ),
	.datad(!\REG|registers[27][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~3 .extended_lut = "off";
defparam \REG|Mux3~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \REG|registers[18][28]~feeder (
// Equation(s):
// \REG|registers[18][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][28]~feeder .extended_lut = "off";
defparam \REG|registers[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N7
dffeas \REG|registers[18][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][28] .is_wysiwyg = "true";
defparam \REG|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N42
cyclonev_lcell_comb \REG|registers[30][28]~feeder (
// Equation(s):
// \REG|registers[30][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[30][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[30][28]~feeder .extended_lut = "off";
defparam \REG|registers[30][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[30][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N44
dffeas \REG|registers[30][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][28] .is_wysiwyg = "true";
defparam \REG|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N14
dffeas \REG|registers[26][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][28] .is_wysiwyg = "true";
defparam \REG|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N29
dffeas \REG|registers[22][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][28] .is_wysiwyg = "true";
defparam \REG|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N51
cyclonev_lcell_comb \REG|Mux3~2 (
// Equation(s):
// \REG|Mux3~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][28]~q  ) ) )

	.dataa(!\REG|registers[18][28]~q ),
	.datab(!\REG|registers[30][28]~q ),
	.datac(!\REG|registers[26][28]~q ),
	.datad(!\REG|registers[22][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~2 .extended_lut = "off";
defparam \REG|Mux3~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \REG|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \REG|Mux3~4 (
// Equation(s):
// \REG|Mux3~4_combout  = ( \REG|Mux3~3_combout  & ( \REG|Mux3~2_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux3~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux3~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|Mux3~3_combout  & ( \REG|Mux3~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|Mux3~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux3~1_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \REG|Mux3~3_combout  & ( !\REG|Mux3~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux3~0_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|Mux3~1_combout ))) ) ) ) # ( !\REG|Mux3~3_combout  & ( !\REG|Mux3~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux3~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux3~1_combout )))) ) ) )

	.dataa(!\REG|Mux3~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux3~0_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|Mux3~3_combout ),
	.dataf(!\REG|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~4 .extended_lut = "off";
defparam \REG|Mux3~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \REG|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N55
dffeas \REG|registers[1][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][27] .is_wysiwyg = "true";
defparam \REG|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N26
dffeas \REG|registers[2][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][27] .is_wysiwyg = "true";
defparam \REG|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N1
dffeas \REG|registers[0][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][27] .is_wysiwyg = "true";
defparam \REG|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N14
dffeas \REG|registers[3][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][27] .is_wysiwyg = "true";
defparam \REG|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \REG|Mux4~8 (
// Equation(s):
// \REG|Mux4~8_combout  = ( \REG|registers[0][27]~q  & ( \REG|registers[3][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|registers[2][27]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[1][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\REG|registers[0][27]~q  & ( \REG|registers[3][27]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[2][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[1][27]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( \REG|registers[0][27]~q  & ( !\REG|registers[3][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// ((\REG|registers[2][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[1][27]~q ))) ) ) ) # ( !\REG|registers[0][27]~q  & ( !\REG|registers[3][27]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[2][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[1][27]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|registers[1][27]~q ),
	.datad(!\REG|registers[2][27]~q ),
	.datae(!\REG|registers[0][27]~q ),
	.dataf(!\REG|registers[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~8 .extended_lut = "off";
defparam \REG|Mux4~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \REG|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N0
cyclonev_lcell_comb \REG|registers[5][27]~feeder (
// Equation(s):
// \REG|registers[5][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][27]~feeder .extended_lut = "off";
defparam \REG|registers[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N1
dffeas \REG|registers[5][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][27] .is_wysiwyg = "true";
defparam \REG|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N44
dffeas \REG|registers[6][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][27] .is_wysiwyg = "true";
defparam \REG|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N38
dffeas \REG|registers[7][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][27] .is_wysiwyg = "true";
defparam \REG|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N23
dffeas \REG|registers[4][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][27] .is_wysiwyg = "true";
defparam \REG|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N39
cyclonev_lcell_comb \REG|Mux4~7 (
// Equation(s):
// \REG|Mux4~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & ((\REG|registers[7][27]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[6][27]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[7][27]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[4][27]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[6][27]~q ) ) ) )

	.dataa(!\REG|registers[5][27]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|registers[6][27]~q ),
	.datad(!\REG|registers[7][27]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~7 .extended_lut = "off";
defparam \REG|Mux4~7 .lut_mask = 64'h03034477CFCF4477;
defparam \REG|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N26
dffeas \REG|registers[11][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][27] .is_wysiwyg = "true";
defparam \REG|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N39
cyclonev_lcell_comb \REG|registers[8][27]~feeder (
// Equation(s):
// \REG|registers[8][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][27]~feeder .extended_lut = "off";
defparam \REG|registers[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N41
dffeas \REG|registers[8][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][27] .is_wysiwyg = "true";
defparam \REG|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N50
dffeas \REG|registers[10][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][27] .is_wysiwyg = "true";
defparam \REG|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N30
cyclonev_lcell_comb \REG|registers[9][27]~feeder (
// Equation(s):
// \REG|registers[9][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][27]~feeder .extended_lut = "off";
defparam \REG|registers[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N31
dffeas \REG|registers[9][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][27] .is_wysiwyg = "true";
defparam \REG|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N27
cyclonev_lcell_comb \REG|Mux4~5 (
// Equation(s):
// \REG|Mux4~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[11][27]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[10][27]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[9][27]~q  & ( (\REG|registers[11][27]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[9][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[10][27]~q ))) ) ) )

	.dataa(!\REG|registers[11][27]~q ),
	.datab(!\REG|registers[8][27]~q ),
	.datac(!\REG|registers[10][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~5 .extended_lut = "off";
defparam \REG|Mux4~5 .lut_mask = 64'h330F0055330FFF55;
defparam \REG|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N54
cyclonev_lcell_comb \REG|registers[12][27]~feeder (
// Equation(s):
// \REG|registers[12][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][27]~feeder .extended_lut = "off";
defparam \REG|registers[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N56
dffeas \REG|registers[12][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][27] .is_wysiwyg = "true";
defparam \REG|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N29
dffeas \REG|registers[13][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][27] .is_wysiwyg = "true";
defparam \REG|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N44
dffeas \REG|registers[15][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][27] .is_wysiwyg = "true";
defparam \REG|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N15
cyclonev_lcell_comb \REG|registers[14][27]~feeder (
// Equation(s):
// \REG|registers[14][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[14][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[14][27]~feeder .extended_lut = "off";
defparam \REG|registers[14][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[14][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N17
dffeas \REG|registers[14][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][27] .is_wysiwyg = "true";
defparam \REG|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N45
cyclonev_lcell_comb \REG|Mux4~6 (
// Equation(s):
// \REG|Mux4~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[13][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & ((\REG|registers[15][27]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][27]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[12][27]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[14][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[13][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[15][27]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[14][27]~q  & ( (\REG|registers[12][27]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[12][27]~q ),
	.datab(!\REG|registers[13][27]~q ),
	.datac(!\REG|registers[15][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[14][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~6 .extended_lut = "off";
defparam \REG|Mux4~6 .lut_mask = 64'h5500330F55FF330F;
defparam \REG|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N42
cyclonev_lcell_comb \REG|Mux4~9 (
// Equation(s):
// \REG|Mux4~9_combout  = ( \REG|Mux4~5_combout  & ( \REG|Mux4~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux4~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux4~7_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux4~5_combout  & ( \REG|Mux4~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\REG|Mux4~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux4~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \REG|Mux4~5_combout  & ( !\REG|Mux4~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux4~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux4~7_combout )))) ) ) ) # ( !\REG|Mux4~5_combout  & ( !\REG|Mux4~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux4~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux4~7_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux4~8_combout ),
	.datad(!\REG|Mux4~7_combout ),
	.datae(!\REG|Mux4~5_combout ),
	.dataf(!\REG|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~9 .extended_lut = "off";
defparam \REG|Mux4~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REG|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N0
cyclonev_lcell_comb \REG|Mux4~10 (
// Equation(s):
// \REG|Mux4~10_combout  = ( \REG|Mux4~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~4_combout ) ) ) # ( !\REG|Mux4~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux4~4_combout ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~10 .extended_lut = "off";
defparam \REG|Mux4~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \REG|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~159 (
// Equation(s):
// \ALU|ALU_ResultSig~159_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & (\ALU|Equal68~6_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ALU|Equal68~6_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~159 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~159 .lut_mask = 64'h1010101000000000;
defparam \ALU|ALU_ResultSig~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \ALU|Equal68~2 (
// Equation(s):
// \ALU|Equal68~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~2 .extended_lut = "off";
defparam \ALU|Equal68~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALU|Equal68~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~158 (
// Equation(s):
// \ALU|ALU_ResultSig~158_combout  = ( \ALU|Equal68~2_combout  & ( (\ALU|Equal68~8_combout  & \ALU|Equal73~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~8_combout ),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~158 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~158 .lut_mask = 64'h0000000003030303;
defparam \ALU|ALU_ResultSig~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~656 (
// Equation(s):
// \ALU|ALU_ResultSig~656_combout  = ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~159_combout  & (!\ALU|ALU_ResultSig~158_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux0~4_combout  & ( 
// (\ALU|ALU_ResultSig~159_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~158_combout  & \REG|Mux0~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~159_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~158_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~656 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~656 .lut_mask = 64'h0040004010501050;
defparam \ALU|ALU_ResultSig~656 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~655 (
// Equation(s):
// \ALU|ALU_ResultSig~655_combout  = ( \REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( \ALU|ALU_ResultSig~158_combout  ) ) ) # ( !\REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~158_combout ) ) ) ) # ( \REG|Mux1~4_combout  & ( !\REG|Mux1~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~158_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~158_combout ),
	.datae(!\REG|Mux1~4_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~655 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~655 .lut_mask = 64'h0000000F00F000FF;
defparam \ALU|ALU_ResultSig~655 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~657 (
// Equation(s):
// \ALU|ALU_ResultSig~657_combout  = ( \ALU|ALU_ResultSig~655_combout  & ( \ALU|ALU_ResultSig~68_combout  & ( !\REG|Mux3~10_combout  ) ) ) # ( !\ALU|ALU_ResultSig~655_combout  & ( \ALU|ALU_ResultSig~68_combout  & ( !\REG|Mux3~10_combout  ) ) ) # ( 
// \ALU|ALU_ResultSig~655_combout  & ( !\ALU|ALU_ResultSig~68_combout  & ( (\ALU|ALU_ResultSig~70_combout  & !\REG|Mux2~10_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~655_combout  & ( !\ALU|ALU_ResultSig~68_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// (!\ALU|ALU_ResultSig~656_combout )) # (\ALU|ALU_ResultSig~70_combout  & ((!\REG|Mux2~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~656_combout ),
	.datab(!\ALU|ALU_ResultSig~70_combout ),
	.datac(!\REG|Mux3~10_combout ),
	.datad(!\REG|Mux2~10_combout ),
	.datae(!\ALU|ALU_ResultSig~655_combout ),
	.dataf(!\ALU|ALU_ResultSig~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~657 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~657 .lut_mask = 64'hBB883300F0F0F0F0;
defparam \ALU|ALU_ResultSig~657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~4 (
// Equation(s):
// \ALU|ALU_ResultSig~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1] $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~4 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~4 .lut_mask = 64'h0000000020802080;
defparam \ALU|ALU_ResultSig~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~660 (
// Equation(s):
// \ALU|ALU_ResultSig~660_combout  = ( !\ALU|ALU_ResultSig~4_combout  & ( (!\ALU|ALU_ResultSig~3_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~660 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~660 .lut_mask = 64'hF0FFF0FF00000000;
defparam \ALU|ALU_ResultSig~660 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~377 (
// Equation(s):
// \ALU|ALU_ResultSig~377_combout  = ( \ALU|ALU_ResultSig~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\ALU|ALU_ResultSig~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ALU|ALU_ResultSig~5_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ALU|ALU_ResultSig~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~377 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~377 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \ALU|ALU_ResultSig~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~661 (
// Equation(s):
// \ALU|ALU_ResultSig~661_combout  = ( !\ALU|Equal73~4_combout  & ( \ALU|ALU_ResultSig~377_combout  & ( !\ALU|ALU_ResultSig~1_combout  ) ) ) # ( !\ALU|Equal73~4_combout  & ( !\ALU|ALU_ResultSig~377_combout  & ( (!\ALU|ALU_ResultSig~1_combout ) # 
// (\ALU|ALU_ResultSig~660_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(!\ALU|ALU_ResultSig~660_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal73~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~377_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~661 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~661 .lut_mask = 64'hCFCF0000CCCC0000;
defparam \ALU|ALU_ResultSig~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~188 (
// Equation(s):
// \ALU|ALU_ResultSig~188_combout  = ( \ALU|Equal68~8_combout  & ( \ALU|Equal68~6_combout  & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ALU|Equal68~8_combout  & ( \ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \ALU|Equal68~8_combout  & ( !\ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~8_combout ),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~188 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~188 .lut_mask = 64'h0000033330003333;
defparam \ALU|ALU_ResultSig~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~676 (
// Equation(s):
// \ALU|ALU_ResultSig~676_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~676 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~676 .lut_mask = 64'h0015555500555555;
defparam \ALU|ALU_ResultSig~676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~452 (
// Equation(s):
// \ALU|ALU_ResultSig~452_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~452 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~452 .lut_mask = 64'h0000888811110000;
defparam \ALU|ALU_ResultSig~452 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~662 (
// Equation(s):
// \ALU|ALU_ResultSig~662_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ALU|ALU_ResultSig~452_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # ((\ALU|Equal68~6_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ALU|ALU_ResultSig~452_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # 
// ((\ALU|Equal68~6_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ALU|ALU_ResultSig~452_combout  & ( (\ALU|Equal68~6_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ALU|ALU_ResultSig~452_combout  & ( (\ALU|Equal68~6_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout )) ) ) )

	.dataa(!\ALU|Equal68~6_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\ALU|ALU_ResultSig~452_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~662 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~662 .lut_mask = 64'h010104040F010F04;
defparam \ALU|ALU_ResultSig~662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~659 (
// Equation(s):
// \ALU|ALU_ResultSig~659_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux4~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\REG|Mux4~4_combout  & (\ALU|Equal73~3_combout  & 
// !\ALU|ALU_ResultSig~66_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\REG|Mux4~4_combout  & (!\ALU|Equal73~3_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux4~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ALU|Equal73~3_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux4~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & 
// (!\REG|Mux4~4_combout  & (\ALU|Equal73~3_combout  & !\ALU|ALU_ResultSig~66_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\REG|Mux4~4_combout  & (!\ALU|Equal73~3_combout ))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux4~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & !\ALU|ALU_ResultSig~66_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\REG|Mux4~4_combout ),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~659 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~659 .lut_mask = 64'h0A00181050501810;
defparam \ALU|ALU_ResultSig~659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N38
dffeas \REG|registers[28][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][23] .is_wysiwyg = "true";
defparam \REG|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N42
cyclonev_lcell_comb \REG|registers[20][23]~feeder (
// Equation(s):
// \REG|registers[20][23]~feeder_combout  = ( \ALU|ALU_Result[23]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][23]~feeder .extended_lut = "off";
defparam \REG|registers[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N44
dffeas \REG|registers[20][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][23] .is_wysiwyg = "true";
defparam \REG|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N41
dffeas \REG|registers[24][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][23] .is_wysiwyg = "true";
defparam \REG|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N7
dffeas \REG|registers[16][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][23] .is_wysiwyg = "true";
defparam \REG|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N48
cyclonev_lcell_comb \REG|Mux8~0 (
// Equation(s):
// \REG|Mux8~0_combout  = ( \REG|registers[16][23]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[20][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][23]~q )) ) ) ) # ( !\REG|registers[16][23]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[20][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][23]~q )) ) ) ) # ( \REG|registers[16][23]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[24][23]~q ) ) ) ) # ( !\REG|registers[16][23]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[24][23]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REG|registers[28][23]~q ),
	.datab(!\REG|registers[20][23]~q ),
	.datac(!\REG|registers[24][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[16][23]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~0 .extended_lut = "off";
defparam \REG|Mux8~0 .lut_mask = 64'h000FFF0F33553355;
defparam \REG|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N59
dffeas \REG|registers[22][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][23] .is_wysiwyg = "true";
defparam \REG|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N11
dffeas \REG|registers[30][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][23] .is_wysiwyg = "true";
defparam \REG|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N37
dffeas \REG|registers[26][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][23] .is_wysiwyg = "true";
defparam \REG|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N27
cyclonev_lcell_comb \REG|registers[18][23]~feeder (
// Equation(s):
// \REG|registers[18][23]~feeder_combout  = ( \ALU|ALU_Result[23]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][23]~feeder .extended_lut = "off";
defparam \REG|registers[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N28
dffeas \REG|registers[18][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][23] .is_wysiwyg = "true";
defparam \REG|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N6
cyclonev_lcell_comb \REG|Mux8~2 (
// Equation(s):
// \REG|Mux8~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[30][23]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[22][23]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[26][23]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][23]~q  ) ) )

	.dataa(!\REG|registers[22][23]~q ),
	.datab(!\REG|registers[30][23]~q ),
	.datac(!\REG|registers[26][23]~q ),
	.datad(!\REG|registers[18][23]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~2 .extended_lut = "off";
defparam \REG|Mux8~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N26
dffeas \REG|registers[21][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][23] .is_wysiwyg = "true";
defparam \REG|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N54
cyclonev_lcell_comb \REG|registers[17][23]~feeder (
// Equation(s):
// \REG|registers[17][23]~feeder_combout  = ( \ALU|ALU_Result[23]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][23]~feeder .extended_lut = "off";
defparam \REG|registers[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N56
dffeas \REG|registers[17][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][23] .is_wysiwyg = "true";
defparam \REG|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N50
dffeas \REG|registers[29][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][23] .is_wysiwyg = "true";
defparam \REG|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N23
dffeas \REG|registers[25][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][23] .is_wysiwyg = "true";
defparam \REG|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N54
cyclonev_lcell_comb \REG|Mux8~1 (
// Equation(s):
// \REG|Mux8~1_combout  = ( \REG|registers[25][23]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[29][23]~q ) ) ) ) # ( !\REG|registers[25][23]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[29][23]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REG|registers[25][23]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[21][23]~q )) ) ) ) # ( !\REG|registers[25][23]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[21][23]~q )) ) ) )

	.dataa(!\REG|registers[21][23]~q ),
	.datab(!\REG|registers[17][23]~q ),
	.datac(!\REG|registers[29][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[25][23]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~1 .extended_lut = "off";
defparam \REG|Mux8~1 .lut_mask = 64'h33553355000FFF0F;
defparam \REG|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N0
cyclonev_lcell_comb \REG|registers[31][23]~feeder (
// Equation(s):
// \REG|registers[31][23]~feeder_combout  = ( \ALU|ALU_Result[23]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[31][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[31][23]~feeder .extended_lut = "off";
defparam \REG|registers[31][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[31][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N2
dffeas \REG|registers[31][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][23] .is_wysiwyg = "true";
defparam \REG|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N52
dffeas \REG|registers[19][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][23] .is_wysiwyg = "true";
defparam \REG|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N41
dffeas \REG|registers[27][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][23] .is_wysiwyg = "true";
defparam \REG|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N10
dffeas \REG|registers[23][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][23] .is_wysiwyg = "true";
defparam \REG|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N21
cyclonev_lcell_comb \REG|Mux8~3 (
// Equation(s):
// \REG|Mux8~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][23]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][23]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][23]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][23]~q  ) ) )

	.dataa(!\REG|registers[31][23]~q ),
	.datab(!\REG|registers[19][23]~q ),
	.datac(!\REG|registers[27][23]~q ),
	.datad(!\REG|registers[23][23]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~3 .extended_lut = "off";
defparam \REG|Mux8~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \REG|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N6
cyclonev_lcell_comb \REG|Mux8~4 (
// Equation(s):
// \REG|Mux8~4_combout  = ( \REG|Mux8~1_combout  & ( \REG|Mux8~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux8~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux8~2_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|Mux8~1_combout  & ( \REG|Mux8~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|Mux8~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux8~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \REG|Mux8~1_combout  & ( !\REG|Mux8~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux8~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux8~2_combout )))) ) ) ) # ( !\REG|Mux8~1_combout  & ( !\REG|Mux8~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux8~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux8~2_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux8~0_combout ),
	.datad(!\REG|Mux8~2_combout ),
	.datae(!\REG|Mux8~1_combout ),
	.dataf(!\REG|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~4 .extended_lut = "off";
defparam \REG|Mux8~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REG|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N18
cyclonev_lcell_comb \REG|Mux8~10 (
// Equation(s):
// \REG|Mux8~10_combout  = ( \REG|Mux8~4_combout  & ( (\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux8~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux8~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux8~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~10 .extended_lut = "off";
defparam \REG|Mux8~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N33
cyclonev_lcell_comb \ALU|ALU_Result[23]~91 (
// Equation(s):
// \ALU|ALU_Result[23]~91_combout  = ( \ALU|Equal73~0_combout  & ( \REG|Mux8~10_combout  ) ) # ( \ALU|Equal73~0_combout  & ( !\REG|Mux8~10_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(!\ALU|Equal73~0_combout ),
	.dataf(!\REG|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[23]~91 .extended_lut = "off";
defparam \ALU|ALU_Result[23]~91 .lut_mask = 64'h00000F0F0000FFFF;
defparam \ALU|ALU_Result[23]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~103 (
// Equation(s):
// \ALU|ALU_ResultSig~103_combout  = ( !\ALU|ALU_ResultSig~66_combout  & ( !\ALU|ALU_ResultSig~68_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~103 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~103 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~236 (
// Equation(s):
// \ALU|ALU_ResultSig~236_combout  = ( \ALU|Equal68~6_combout  & ( (\ALU|Equal68~2_combout  & \ALU|Equal73~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal68~2_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~236 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~236 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~140 (
// Equation(s):
// \ALU|ALU_ResultSig~140_combout  = ( \ALU|Equal68~8_combout  & ( \ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// !\ALU|Equal68~8_combout  & ( \ALU|Equal68~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \ALU|Equal68~8_combout  & ( 
// !\ALU|Equal68~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ALU|Equal68~8_combout ),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~140 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~140 .lut_mask = 64'h000005050A000F05;
defparam \ALU|ALU_ResultSig~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~138 (
// Equation(s):
// \ALU|ALU_ResultSig~138_combout  = ( \ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~138 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~138 .lut_mask = 64'h0000000000660066;
defparam \ALU|ALU_ResultSig~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~180 (
// Equation(s):
// \ALU|ALU_ResultSig~180_combout  = ( \ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~180 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~180 .lut_mask = 64'h0000000030003000;
defparam \ALU|ALU_ResultSig~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N12
cyclonev_lcell_comb \REG|Mux1~10 (
// Equation(s):
// \REG|Mux1~10_combout  = ( \REG|Mux1~4_combout  & ( (\REG|Mux1~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux1~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux1~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux1~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~10 .extended_lut = "off";
defparam \REG|Mux1~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~647 (
// Equation(s):
// \ALU|ALU_ResultSig~647_combout  = ( \REG|Mux0~10_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & (!\ALU|ALU_ResultSig~138_combout  & ((\ALU|ALU_ResultSig~180_combout ) # (\ALU|ALU_ResultSig~236_combout )))) ) ) ) # ( 
// !\REG|Mux0~10_combout  & ( \REG|Mux1~10_combout  & ( (\ALU|ALU_ResultSig~236_combout  & (!\ALU|ALU_ResultSig~140_combout  & !\ALU|ALU_ResultSig~138_combout )) ) ) ) # ( \REG|Mux0~10_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~236_combout  
// & (!\ALU|ALU_ResultSig~140_combout  & (!\ALU|ALU_ResultSig~138_combout  & \ALU|ALU_ResultSig~180_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~236_combout ),
	.datab(!\ALU|ALU_ResultSig~140_combout ),
	.datac(!\ALU|ALU_ResultSig~138_combout ),
	.datad(!\ALU|ALU_ResultSig~180_combout ),
	.datae(!\REG|Mux0~10_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~647 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~647 .lut_mask = 64'h00000080404040C0;
defparam \ALU|ALU_ResultSig~647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~645 (
// Equation(s):
// \ALU|ALU_ResultSig~645_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [8])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~645 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~645 .lut_mask = 64'h0000000028088088;
defparam \ALU|ALU_ResultSig~645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~227 (
// Equation(s):
// \ALU|ALU_ResultSig~227_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [0] ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~227 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~227 .lut_mask = 64'hF3FFFFFFFFFFFFFF;
defparam \ALU|ALU_ResultSig~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~644 (
// Equation(s):
// \ALU|ALU_ResultSig~644_combout  = ( \ALU|ALU_ResultSig~377_combout  & ( !\ALU|ALU_ResultSig~62_combout  & ( (\ALU|ALU_ResultSig~227_combout  & !\ALU|ALU_ResultSig~1_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~377_combout  & ( !\ALU|ALU_ResultSig~62_combout  & 
// ( \ALU|ALU_ResultSig~227_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~227_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\ALU|ALU_ResultSig~377_combout ),
	.dataf(!\ALU|ALU_ResultSig~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~644 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~644 .lut_mask = 64'h0F0F0F0000000000;
defparam \ALU|ALU_ResultSig~644 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~642 (
// Equation(s):
// \ALU|ALU_ResultSig~642_combout  = ( \ALU|Equal73~4_combout  & ( \REG|Mux12~4_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux12~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ALU|Equal73~4_combout  & ( 
// !\REG|Mux12~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~62_combout  & \REG|Mux12~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\REG|Mux12~9_combout ),
	.datae(!\ALU|Equal73~4_combout ),
	.dataf(!\REG|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~642 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~642 .lut_mask = 64'h000000C0000030F0;
defparam \ALU|ALU_ResultSig~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~641 (
// Equation(s):
// \ALU|ALU_ResultSig~641_combout  = ( \REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( (!\ALU|Equal73~4_combout  & \ALU|ALU_ResultSig~1_combout ) ) ) ) # ( !\REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( (!\ALU|Equal73~4_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~1_combout )) ) ) ) # ( \REG|Mux2~4_combout  & ( !\REG|Mux2~9_combout  & ( (!\ALU|Equal73~4_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~1_combout )) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(gnd),
	.datae(!\REG|Mux2~4_combout ),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~641 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~641 .lut_mask = 64'h0000020208080A0A;
defparam \ALU|ALU_ResultSig~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~643 (
// Equation(s):
// \ALU|ALU_ResultSig~643_combout  = ( \REG|Mux8~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ALU|Equal73~3_combout ) ) ) ) # ( !\REG|Mux8~4_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~3_combout ) ) ) ) # ( \REG|Mux8~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & !\REG|Mux8~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|Equal73~3_combout  & \REG|Mux8~9_combout )) ) ) ) # ( !\REG|Mux8~4_combout  & 
// ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & !\REG|Mux8~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & 
// (!\ALU|Equal73~3_combout  & \REG|Mux8~9_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\REG|Mux8~9_combout ),
	.datae(!\REG|Mux8~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~643 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~643 .lut_mask = 64'h0A500A500A0A5050;
defparam \ALU|ALU_ResultSig~643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~646 (
// Equation(s):
// \ALU|ALU_ResultSig~646_combout  = ( \ALU|ALU_ResultSig~641_combout  & ( \ALU|ALU_ResultSig~643_combout  & ( (!\ALU|ALU_ResultSig~676_combout  & !\ALU|ALU_ResultSig~645_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~641_combout  & ( \ALU|ALU_ResultSig~643_combout 
//  & ( (!\ALU|ALU_ResultSig~676_combout  & (!\ALU|ALU_ResultSig~645_combout  & ((\ALU|ALU_ResultSig~642_combout ) # (\ALU|ALU_ResultSig~644_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~641_combout  & ( !\ALU|ALU_ResultSig~643_combout  & ( 
// (!\ALU|ALU_ResultSig~676_combout  & !\ALU|ALU_ResultSig~645_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~641_combout  & ( !\ALU|ALU_ResultSig~643_combout  & ( (!\ALU|ALU_ResultSig~676_combout  & (!\ALU|ALU_ResultSig~645_combout  & 
// \ALU|ALU_ResultSig~642_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~676_combout ),
	.datab(!\ALU|ALU_ResultSig~645_combout ),
	.datac(!\ALU|ALU_ResultSig~644_combout ),
	.datad(!\ALU|ALU_ResultSig~642_combout ),
	.datae(!\ALU|ALU_ResultSig~641_combout ),
	.dataf(!\ALU|ALU_ResultSig~643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~646 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~646 .lut_mask = 64'h0088888808888888;
defparam \ALU|ALU_ResultSig~646 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~648 (
// Equation(s):
// \ALU|ALU_ResultSig~648_combout  = ( \REG|Mux6~4_combout  & ( \REG|Mux6~9_combout  & ( \ALU|ALU_ResultSig~70_combout  ) ) ) # ( !\REG|Mux6~4_combout  & ( \REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux6~4_combout  & ( !\REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux6~4_combout ),
	.dataf(!\REG|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~648 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~648 .lut_mask = 64'h0000050550505555;
defparam \ALU|ALU_ResultSig~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~650 (
// Equation(s):
// \ALU|ALU_ResultSig~650_combout  = ( !\ALU|ALU_ResultSig~140_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~61_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~140_combout  & ( !\REG|Mux3~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout  & \ALU|ALU_ResultSig~61_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\ALU|ALU_ResultSig~140_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~650 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~650 .lut_mask = 64'h0003000000CF0000;
defparam \ALU|ALU_ResultSig~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~192 (
// Equation(s):
// \ALU|ALU_ResultSig~192_combout  = ( \ALU|Equal68~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ALU|Equal68~6_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~192 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~192 .lut_mask = 64'h000000AA00000000;
defparam \ALU|ALU_ResultSig~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N56
dffeas \REG|registers[4][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][26] .is_wysiwyg = "true";
defparam \REG|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N14
dffeas \REG|registers[7][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][26] .is_wysiwyg = "true";
defparam \REG|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N26
dffeas \REG|registers[5][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][26] .is_wysiwyg = "true";
defparam \REG|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N48
cyclonev_lcell_comb \REG|registers[6][26]~feeder (
// Equation(s):
// \REG|registers[6][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[6][26]~feeder .extended_lut = "off";
defparam \REG|registers[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y20_N50
dffeas \REG|registers[6][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][26] .is_wysiwyg = "true";
defparam \REG|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N15
cyclonev_lcell_comb \REG|Mux5~7 (
// Equation(s):
// \REG|Mux5~7_combout  = ( \REG|registers[6][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[7][26]~q )) ) ) ) # ( !\REG|registers[6][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[7][26]~q )) ) ) ) # ( \REG|registers[6][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[4][26]~q ) ) ) ) # ( !\REG|registers[6][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[4][26]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[4][26]~q ),
	.datab(!\REG|registers[7][26]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[5][26]~q ),
	.datae(!\REG|registers[6][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~7 .extended_lut = "off";
defparam \REG|Mux5~7 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \REG|registers[8][26]~feeder (
// Equation(s):
// \REG|registers[8][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][26]~feeder .extended_lut = "off";
defparam \REG|registers[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N49
dffeas \REG|registers[8][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][26] .is_wysiwyg = "true";
defparam \REG|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N8
dffeas \REG|registers[11][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][26] .is_wysiwyg = "true";
defparam \REG|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N17
dffeas \REG|registers[9][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][26] .is_wysiwyg = "true";
defparam \REG|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \REG|registers[10][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][26] .is_wysiwyg = "true";
defparam \REG|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N9
cyclonev_lcell_comb \REG|Mux5~5 (
// Equation(s):
// \REG|Mux5~5_combout  = ( \REG|registers[10][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[11][26]~q ) ) ) ) # ( !\REG|registers[10][26]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[11][26]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[10][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][26]~q ))) ) ) ) # ( !\REG|registers[10][26]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][26]~q ))) ) ) )

	.dataa(!\REG|registers[8][26]~q ),
	.datab(!\REG|registers[11][26]~q ),
	.datac(!\REG|registers[9][26]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[10][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~5 .extended_lut = "off";
defparam \REG|Mux5~5 .lut_mask = 64'h550F550F0033FF33;
defparam \REG|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N44
dffeas \REG|registers[13][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][26] .is_wysiwyg = "true";
defparam \REG|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N31
dffeas \REG|registers[14][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][26] .is_wysiwyg = "true";
defparam \REG|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N2
dffeas \REG|registers[15][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][26] .is_wysiwyg = "true";
defparam \REG|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \REG|registers[12][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][26] .is_wysiwyg = "true";
defparam \REG|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N21
cyclonev_lcell_comb \REG|Mux5~6 (
// Equation(s):
// \REG|Mux5~6_combout  = ( \REG|registers[12][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[13][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & ((\REG|registers[15][26]~q ))) ) ) ) # ( !\REG|registers[12][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[13][26]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[15][26]~q ))) ) ) ) # ( \REG|registers[12][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[14][26]~q ) ) ) ) # ( !\REG|registers[12][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[14][26]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[13][26]~q ),
	.datab(!\REG|registers[14][26]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[15][26]~q ),
	.datae(!\REG|registers[12][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~6 .extended_lut = "off";
defparam \REG|Mux5~6 .lut_mask = 64'h0303F3F3505F505F;
defparam \REG|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N44
dffeas \REG|registers[3][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][26] .is_wysiwyg = "true";
defparam \REG|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N14
dffeas \REG|registers[1][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][26] .is_wysiwyg = "true";
defparam \REG|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N30
cyclonev_lcell_comb \REG|registers[2][26]~feeder (
// Equation(s):
// \REG|registers[2][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[2][26]~feeder .extended_lut = "off";
defparam \REG|registers[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N32
dffeas \REG|registers[2][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][26] .is_wysiwyg = "true";
defparam \REG|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N50
dffeas \REG|registers[0][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][26] .is_wysiwyg = "true";
defparam \REG|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N3
cyclonev_lcell_comb \REG|Mux5~8 (
// Equation(s):
// \REG|Mux5~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][26]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][26]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][26]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][26]~q  ) ) )

	.dataa(!\REG|registers[3][26]~q ),
	.datab(!\REG|registers[1][26]~q ),
	.datac(!\REG|registers[2][26]~q ),
	.datad(!\REG|registers[0][26]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~8 .extended_lut = "off";
defparam \REG|Mux5~8 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N54
cyclonev_lcell_comb \REG|Mux5~9 (
// Equation(s):
// \REG|Mux5~9_combout  = ( \REG|Mux5~6_combout  & ( \REG|Mux5~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|Mux5~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux5~7_combout ))) ) ) ) # ( !\REG|Mux5~6_combout  & ( \REG|Mux5~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|Mux5~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux5~7_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \REG|Mux5~6_combout  & ( !\REG|Mux5~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// \REG|Mux5~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux5~7_combout ))) ) ) ) # ( !\REG|Mux5~6_combout  & ( !\REG|Mux5~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|Mux5~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux5~7_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|Mux5~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux5~5_combout ),
	.datae(!\REG|Mux5~6_combout ),
	.dataf(!\REG|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~9 .extended_lut = "off";
defparam \REG|Mux5~9 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \REG|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N24
cyclonev_lcell_comb \REG|Mux5~10 (
// Equation(s):
// \REG|Mux5~10_combout  = ( \REG|Mux5~4_combout  & ( (\REG|Mux5~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux5~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux5~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~10 .extended_lut = "off";
defparam \REG|Mux5~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \REG|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N33
cyclonev_lcell_comb \ALU|ALU_Result[26]~123 (
// Equation(s):
// \ALU|ALU_Result[26]~123_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \REG|Mux5~10_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \REG|Mux5~10_combout  & ( 
// \ALU|Equal73~0_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( !\REG|Mux5~10_combout  & ( \ALU|Equal73~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~123 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~123 .lut_mask = 64'h0000333333333333;
defparam \ALU|ALU_Result[26]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N45
cyclonev_lcell_comb \REG|registers[21][24]~feeder (
// Equation(s):
// \REG|registers[21][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][24]~feeder .extended_lut = "off";
defparam \REG|registers[21][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y14_N47
dffeas \REG|registers[21][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][24] .is_wysiwyg = "true";
defparam \REG|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y14_N1
dffeas \REG|registers[25][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][24] .is_wysiwyg = "true";
defparam \REG|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N51
cyclonev_lcell_comb \REG|registers[17][24]~feeder (
// Equation(s):
// \REG|registers[17][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][24]~feeder .extended_lut = "off";
defparam \REG|registers[17][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y14_N53
dffeas \REG|registers[17][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][24] .is_wysiwyg = "true";
defparam \REG|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N30
cyclonev_lcell_comb \REG|registers[29][24]~feeder (
// Equation(s):
// \REG|registers[29][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[29][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[29][24]~feeder .extended_lut = "off";
defparam \REG|registers[29][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[29][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N32
dffeas \REG|registers[29][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[29][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][24] .is_wysiwyg = "true";
defparam \REG|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N12
cyclonev_lcell_comb \REG|Mux7~1 (
// Equation(s):
// \REG|Mux7~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][24]~q  ) ) )

	.dataa(!\REG|registers[21][24]~q ),
	.datab(!\REG|registers[25][24]~q ),
	.datac(!\REG|registers[17][24]~q ),
	.datad(!\REG|registers[29][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~1 .extended_lut = "off";
defparam \REG|Mux7~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N8
dffeas \REG|registers[31][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][24] .is_wysiwyg = "true";
defparam \REG|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N32
dffeas \REG|registers[27][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][24] .is_wysiwyg = "true";
defparam \REG|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N58
dffeas \REG|registers[23][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][24] .is_wysiwyg = "true";
defparam \REG|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N48
cyclonev_lcell_comb \REG|registers[19][24]~feeder (
// Equation(s):
// \REG|registers[19][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][24]~feeder .extended_lut = "off";
defparam \REG|registers[19][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N49
dffeas \REG|registers[19][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][24] .is_wysiwyg = "true";
defparam \REG|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N9
cyclonev_lcell_comb \REG|Mux7~3 (
// Equation(s):
// \REG|Mux7~3_combout  = ( \REG|registers[19][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[27][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[31][24]~q )) ) ) ) # ( !\REG|registers[19][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[27][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[31][24]~q )) ) ) ) # ( \REG|registers[19][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[23][24]~q ) ) ) ) # ( !\REG|registers[19][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// \REG|registers[23][24]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|registers[31][24]~q ),
	.datac(!\REG|registers[27][24]~q ),
	.datad(!\REG|registers[23][24]~q ),
	.datae(!\REG|registers[19][24]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~3 .extended_lut = "off";
defparam \REG|Mux7~3 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \REG|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N35
dffeas \REG|registers[24][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][24] .is_wysiwyg = "true";
defparam \REG|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N55
dffeas \REG|registers[28][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][24] .is_wysiwyg = "true";
defparam \REG|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N5
dffeas \REG|registers[20][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][24] .is_wysiwyg = "true";
defparam \REG|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N39
cyclonev_lcell_comb \REG|registers[16][24]~feeder (
// Equation(s):
// \REG|registers[16][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][24]~feeder .extended_lut = "off";
defparam \REG|registers[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N41
dffeas \REG|registers[16][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][24] .is_wysiwyg = "true";
defparam \REG|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N48
cyclonev_lcell_comb \REG|Mux7~0 (
// Equation(s):
// \REG|Mux7~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][24]~q  ) ) )

	.dataa(!\REG|registers[24][24]~q ),
	.datab(!\REG|registers[28][24]~q ),
	.datac(!\REG|registers[20][24]~q ),
	.datad(!\REG|registers[16][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~0 .extended_lut = "off";
defparam \REG|Mux7~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N36
cyclonev_lcell_comb \REG|registers[30][24]~feeder (
// Equation(s):
// \REG|registers[30][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[30][24]~feeder .extended_lut = "off";
defparam \REG|registers[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N38
dffeas \REG|registers[30][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][24] .is_wysiwyg = "true";
defparam \REG|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N8
dffeas \REG|registers[26][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][24] .is_wysiwyg = "true";
defparam \REG|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N11
dffeas \REG|registers[18][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][24] .is_wysiwyg = "true";
defparam \REG|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N27
cyclonev_lcell_comb \REG|registers[22][24]~feeder (
// Equation(s):
// \REG|registers[22][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][24]~feeder .extended_lut = "off";
defparam \REG|registers[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N29
dffeas \REG|registers[22][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][24] .is_wysiwyg = "true";
defparam \REG|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N33
cyclonev_lcell_comb \REG|Mux7~2 (
// Equation(s):
// \REG|Mux7~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[30][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[22][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[26][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][24]~q  ) ) )

	.dataa(!\REG|registers[30][24]~q ),
	.datab(!\REG|registers[26][24]~q ),
	.datac(!\REG|registers[18][24]~q ),
	.datad(!\REG|registers[22][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~2 .extended_lut = "off";
defparam \REG|Mux7~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N12
cyclonev_lcell_comb \REG|Mux7~4 (
// Equation(s):
// \REG|Mux7~4_combout  = ( \REG|Mux7~0_combout  & ( \REG|Mux7~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux7~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux7~3_combout )))) ) ) ) # ( !\REG|Mux7~0_combout  & ( \REG|Mux7~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & (\REG|Mux7~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux7~3_combout )))) ) ) ) # ( \REG|Mux7~0_combout  & ( !\REG|Mux7~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux7~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux7~3_combout )))) ) ) ) # ( !\REG|Mux7~0_combout  & ( !\REG|Mux7~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux7~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux7~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux7~1_combout ),
	.datad(!\REG|Mux7~3_combout ),
	.datae(!\REG|Mux7~0_combout ),
	.dataf(!\REG|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~4 .extended_lut = "off";
defparam \REG|Mux7~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \REG|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \ALU|Add1~85 (
// Equation(s):
// \ALU|Add1~85_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux10~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~82  ))
// \ALU|Add1~86  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux10~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~82  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux10~4_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~85_sumout ),
	.cout(\ALU|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~85 .extended_lut = "off";
defparam \ALU|Add1~85 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N6
cyclonev_lcell_comb \ALU|Add1~89 (
// Equation(s):
// \ALU|Add1~89_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~86  ))
// \ALU|Add1~90  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) 
// + ( \ALU|Add1~86  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux9~4_combout ),
	.datad(!\REG|Mux9~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~89_sumout ),
	.cout(\ALU|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~89 .extended_lut = "off";
defparam \ALU|Add1~89 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N9
cyclonev_lcell_comb \ALU|Add1~93 (
// Equation(s):
// \ALU|Add1~93_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux8~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~90  ))
// \ALU|Add1~94  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux8~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) 
// + ( \ALU|Add1~90  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux8~4_combout ),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~93_sumout ),
	.cout(\ALU|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~93 .extended_lut = "off";
defparam \ALU|Add1~93 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \ALU|Add1~97 (
// Equation(s):
// \ALU|Add1~97_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux7~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~94  ))
// \ALU|Add1~98  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux7~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) 
// + ( \ALU|Add1~94  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux7~4_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~97_sumout ),
	.cout(\ALU|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~97 .extended_lut = "off";
defparam \ALU|Add1~97 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N15
cyclonev_lcell_comb \ALU|Add1~101 (
// Equation(s):
// \ALU|Add1~101_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~98  ))
// \ALU|Add1~102  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~98  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux6~4_combout ),
	.datad(!\REG|Mux6~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~101_sumout ),
	.cout(\ALU|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~101 .extended_lut = "off";
defparam \ALU|Add1~101 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N18
cyclonev_lcell_comb \ALU|Add1~105 (
// Equation(s):
// \ALU|Add1~105_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~102  ))
// \ALU|Add1~106  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~102  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux5~4_combout ),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~105_sumout ),
	.cout(\ALU|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~105 .extended_lut = "off";
defparam \ALU|Add1~105 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N57
cyclonev_lcell_comb \ALU|ALU_Result[26]~114 (
// Equation(s):
// \ALU|ALU_Result[26]~114_combout  = ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~159_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) # ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~4_combout  & \ALU|ALU_ResultSig~159_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux1~4_combout ),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(gnd),
	.datae(!\REG|Mux1~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~114 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~114 .lut_mask = 64'h01010B0B01010B0B;
defparam \ALU|ALU_Result[26]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N27
cyclonev_lcell_comb \ALU|ALU_Result[26]~115 (
// Equation(s):
// \ALU|ALU_Result[26]~115_combout  = ( !\ALU|ALU_ResultSig~159_combout  & ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~61_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~159_combout  & ( !\REG|Mux0~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~61_combout  & \REG|Mux0~9_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~61_combout ),
	.datac(!\REG|Mux0~9_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~159_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~115 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~115 .lut_mask = 64'h0202000013130000;
defparam \ALU|ALU_Result[26]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N0
cyclonev_lcell_comb \ALU|ALU_Result[26]~116 (
// Equation(s):
// \ALU|ALU_Result[26]~116_combout  = ( \ALU|ALU_Result[26]~115_combout  & ( \REG|Mux2~10_combout  & ( (\ALU|ALU_ResultSig~70_combout  & !\REG|Mux3~10_combout ) ) ) ) # ( !\ALU|ALU_Result[26]~115_combout  & ( \REG|Mux2~10_combout  & ( 
// (!\ALU|ALU_ResultSig~70_combout  & (((!\ALU|ALU_ResultSig~158_combout  & !\ALU|ALU_Result[26]~114_combout )))) # (\ALU|ALU_ResultSig~70_combout  & (!\REG|Mux3~10_combout )) ) ) ) # ( \ALU|ALU_Result[26]~115_combout  & ( !\REG|Mux2~10_combout  & ( 
// (!\ALU|ALU_ResultSig~70_combout  & ((\ALU|ALU_ResultSig~158_combout ))) # (\ALU|ALU_ResultSig~70_combout  & (!\REG|Mux3~10_combout )) ) ) ) # ( !\ALU|ALU_Result[26]~115_combout  & ( !\REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// (((!\ALU|ALU_Result[26]~114_combout ) # (\ALU|ALU_ResultSig~158_combout )))) # (\ALU|ALU_ResultSig~70_combout  & (!\REG|Mux3~10_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\REG|Mux3~10_combout ),
	.datac(!\ALU|ALU_ResultSig~158_combout ),
	.datad(!\ALU|ALU_Result[26]~114_combout ),
	.datae(!\ALU|ALU_Result[26]~115_combout ),
	.dataf(!\REG|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~116 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~116 .lut_mask = 64'hEE4E4E4EE4444444;
defparam \ALU|ALU_Result[26]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N36
cyclonev_lcell_comb \ALU|ALU_Result[26]~117 (
// Equation(s):
// \ALU|ALU_Result[26]~117_combout  = ( \REG|Mux9~4_combout  & ( (\ALU|Equal73~4_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~9_combout ))) ) ) # ( !\REG|Mux9~4_combout  & ( (\REG|Mux9~9_combout  & (\ALU|Equal73~4_combout 
//  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\REG|Mux9~9_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~117 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~117 .lut_mask = 64'h03000300030F030F;
defparam \ALU|ALU_Result[26]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N27
cyclonev_lcell_comb \ALU|ALU_Result[26]~118 (
// Equation(s):
// \ALU|ALU_Result[26]~118_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( !\ALU|Equal73~4_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & \ALU|Equal73~3_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal73~3_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\ALU|Equal73~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~118 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~118 .lut_mask = 64'h00AA000000000000;
defparam \ALU|ALU_Result[26]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N57
cyclonev_lcell_comb \ALU|ALU_Result[26]~119 (
// Equation(s):
// \ALU|ALU_Result[26]~119_combout  = ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~560_combout  & (!\ALU|Equal73~4_combout  & ((\REG|Mux5~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux5~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~560_combout  & (!\ALU|Equal73~4_combout  & \REG|Mux5~9_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~560_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~119 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~119 .lut_mask = 64'h0020002010301030;
defparam \ALU|ALU_Result[26]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N42
cyclonev_lcell_comb \ALU|ALU_Result[26]~121 (
// Equation(s):
// \ALU|ALU_Result[26]~121_combout  = ( \ALU|ALU_Result[26]~118_combout  & ( \ALU|ALU_Result[26]~119_combout  & ( (\ALU|ALU_Result[26]~120_combout  & ((!\REG|Mux5~10_combout ) # (!\ALU|ALU_ResultSig~66_combout ))) ) ) ) # ( !\ALU|ALU_Result[26]~118_combout  
// & ( \ALU|ALU_Result[26]~119_combout  & ( (\ALU|ALU_Result[26]~120_combout  & ((!\REG|Mux5~10_combout ) # (!\ALU|ALU_ResultSig~66_combout ))) ) ) ) # ( \ALU|ALU_Result[26]~118_combout  & ( !\ALU|ALU_Result[26]~119_combout  & ( 
// (!\ALU|ALU_ResultSig~66_combout  & (((\REG|Mux5~10_combout  & !\ALU|ALU_Result[26]~117_combout )) # (\ALU|ALU_Result[26]~120_combout ))) # (\ALU|ALU_ResultSig~66_combout  & (!\REG|Mux5~10_combout )) ) ) ) # ( !\ALU|ALU_Result[26]~118_combout  & ( 
// !\ALU|ALU_Result[26]~119_combout  & ( (!\ALU|ALU_ResultSig~66_combout  & (((!\ALU|ALU_Result[26]~117_combout ) # (\ALU|ALU_Result[26]~120_combout )))) # (\ALU|ALU_ResultSig~66_combout  & (!\REG|Mux5~10_combout )) ) ) )

	.dataa(!\REG|Mux5~10_combout ),
	.datab(!\ALU|ALU_Result[26]~120_combout ),
	.datac(!\ALU|ALU_Result[26]~117_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\ALU|ALU_Result[26]~118_combout ),
	.dataf(!\ALU|ALU_Result[26]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~121 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~121 .lut_mask = 64'hF3AA73AA33223322;
defparam \ALU|ALU_Result[26]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N18
cyclonev_lcell_comb \ALU|ALU_Result[26]~122 (
// Equation(s):
// \ALU|ALU_Result[26]~122_combout  = ( \ALU|ALU_Result[26]~116_combout  & ( \ALU|ALU_Result[26]~121_combout  & ( (\ALU|ALU_Result[3]~2_combout  & (!\ALU|ALU_ResultSig~66_combout  & (\ALU|ALU_ResultSig~68_combout  & \REG|Mux4~10_combout ))) ) ) ) # ( 
// !\ALU|ALU_Result[26]~116_combout  & ( \ALU|ALU_Result[26]~121_combout  & ( (\ALU|ALU_Result[3]~2_combout  & (!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~68_combout ) # (\REG|Mux4~10_combout )))) ) ) ) # ( \ALU|ALU_Result[26]~116_combout  & ( 
// !\ALU|ALU_Result[26]~121_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) ) # ( !\ALU|ALU_Result[26]~116_combout  & ( !\ALU|ALU_Result[26]~121_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux4~10_combout ),
	.datae(!\ALU|ALU_Result[26]~116_combout ),
	.dataf(!\ALU|ALU_Result[26]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~122 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~122 .lut_mask = 64'h5555555540440004;
defparam \ALU|ALU_Result[26]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y18_N52
dffeas \REG|registers[16][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][18] .is_wysiwyg = "true";
defparam \REG|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y18_N40
dffeas \REG|registers[24][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][18] .is_wysiwyg = "true";
defparam \REG|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N30
cyclonev_lcell_comb \REG|registers[20][18]~feeder (
// Equation(s):
// \REG|registers[20][18]~feeder_combout  = ( \ALU|ALU_Result[18]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[18]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][18]~feeder .extended_lut = "off";
defparam \REG|registers[20][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N32
dffeas \REG|registers[20][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][18] .is_wysiwyg = "true";
defparam \REG|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N56
dffeas \REG|registers[28][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][18] .is_wysiwyg = "true";
defparam \REG|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N48
cyclonev_lcell_comb \REG|Mux13~0 (
// Equation(s):
// \REG|Mux13~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][18]~q  ) ) )

	.dataa(!\REG|registers[16][18]~q ),
	.datab(!\REG|registers[24][18]~q ),
	.datac(!\REG|registers[20][18]~q ),
	.datad(!\REG|registers[28][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~0 .extended_lut = "off";
defparam \REG|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N29
dffeas \REG|registers[23][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][18] .is_wysiwyg = "true";
defparam \REG|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N31
dffeas \REG|registers[27][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][18] .is_wysiwyg = "true";
defparam \REG|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N32
dffeas \REG|registers[19][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][18] .is_wysiwyg = "true";
defparam \REG|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N56
dffeas \REG|registers[31][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][18] .is_wysiwyg = "true";
defparam \REG|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N33
cyclonev_lcell_comb \REG|Mux13~3 (
// Equation(s):
// \REG|Mux13~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][18]~q  ) ) )

	.dataa(!\REG|registers[23][18]~q ),
	.datab(!\REG|registers[27][18]~q ),
	.datac(!\REG|registers[19][18]~q ),
	.datad(!\REG|registers[31][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~3 .extended_lut = "off";
defparam \REG|Mux13~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N29
dffeas \REG|registers[30][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][18] .is_wysiwyg = "true";
defparam \REG|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N19
dffeas \REG|registers[26][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][18] .is_wysiwyg = "true";
defparam \REG|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N30
cyclonev_lcell_comb \REG|registers[18][18]~feeder (
// Equation(s):
// \REG|registers[18][18]~feeder_combout  = ( \ALU|ALU_Result[18]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[18]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][18]~feeder .extended_lut = "off";
defparam \REG|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N32
dffeas \REG|registers[18][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][18] .is_wysiwyg = "true";
defparam \REG|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N59
dffeas \REG|registers[22][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][18] .is_wysiwyg = "true";
defparam \REG|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \REG|Mux13~2 (
// Equation(s):
// \REG|Mux13~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][18]~q  ) ) )

	.dataa(!\REG|registers[30][18]~q ),
	.datab(!\REG|registers[26][18]~q ),
	.datac(!\REG|registers[18][18]~q ),
	.datad(!\REG|registers[22][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~2 .extended_lut = "off";
defparam \REG|Mux13~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N28
dffeas \REG|registers[17][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][18] .is_wysiwyg = "true";
defparam \REG|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N44
dffeas \REG|registers[25][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][18] .is_wysiwyg = "true";
defparam \REG|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N10
dffeas \REG|registers[21][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][18] .is_wysiwyg = "true";
defparam \REG|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N26
dffeas \REG|registers[29][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][18] .is_wysiwyg = "true";
defparam \REG|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N9
cyclonev_lcell_comb \REG|Mux13~1 (
// Equation(s):
// \REG|Mux13~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][18]~q  ) ) )

	.dataa(!\REG|registers[17][18]~q ),
	.datab(!\REG|registers[25][18]~q ),
	.datac(!\REG|registers[21][18]~q ),
	.datad(!\REG|registers[29][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~1 .extended_lut = "off";
defparam \REG|Mux13~1 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N45
cyclonev_lcell_comb \REG|Mux13~4 (
// Equation(s):
// \REG|Mux13~4_combout  = ( \REG|Mux13~2_combout  & ( \REG|Mux13~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux13~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|Mux13~3_combout )))) ) ) ) # ( !\REG|Mux13~2_combout  & ( \REG|Mux13~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux13~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|Mux13~3_combout )))) ) ) ) # ( \REG|Mux13~2_combout  & ( !\REG|Mux13~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux13~0_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux13~3_combout )))) ) ) ) # ( !\REG|Mux13~2_combout  & ( 
// !\REG|Mux13~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux13~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux13~3_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|Mux13~0_combout ),
	.datad(!\REG|Mux13~3_combout ),
	.datae(!\REG|Mux13~2_combout ),
	.dataf(!\REG|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~4 .extended_lut = "off";
defparam \REG|Mux13~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \REG|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N54
cyclonev_lcell_comb \ALU|ALU_Result[17]~62 (
// Equation(s):
// \ALU|ALU_Result[17]~62_combout  = ( \ALU|ALU_ResultSig~61_combout  & ( \REG|Mux9~4_combout  & ( (\REG|Mux9~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~61_combout  & ( !\REG|Mux9~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux9~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux9~9_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~61_combout ),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~62 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~62 .lut_mask = 64'h00000A0A00005F5F;
defparam \ALU|ALU_Result[17]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~63 (
// Equation(s):
// \ALU|ALU_ResultSig~63_combout  = ( \ALU|Equal73~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal68~6_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~6_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~63 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~63 .lut_mask = 64'h0000000000050005;
defparam \ALU|ALU_ResultSig~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N45
cyclonev_lcell_comb \ALU|ALU_Result[17]~64 (
// Equation(s):
// \ALU|ALU_Result[17]~64_combout  = ( \REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( \ALU|ALU_ResultSig~63_combout  ) ) ) # ( !\REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~63_combout ) ) ) ) # ( \REG|Mux7~4_combout  & ( !\REG|Mux7~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~63_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~63_combout ),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~64 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~64 .lut_mask = 64'h0000005500AA00FF;
defparam \ALU|ALU_Result[17]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~56 (
// Equation(s):
// \ALU|ALU_ResultSig~56_combout  = ( !\ALU|Equal68~6_combout  & ( \ALU|Equal68~7_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~6_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~56 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~56 .lut_mask = 64'h0000000003000000;
defparam \ALU|ALU_ResultSig~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~54 (
// Equation(s):
// \ALU|ALU_ResultSig~54_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~54 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~54 .lut_mask = 64'h000000000000C0C0;
defparam \ALU|ALU_ResultSig~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N3
cyclonev_lcell_comb \ALU|ALU_Result[17]~65 (
// Equation(s):
// \ALU|ALU_Result[17]~65_combout  = ( \ALU|ALU_ResultSig~54_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) )

	.dataa(gnd),
	.datab(!\REG|Mux6~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux6~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~65 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~65 .lut_mask = 64'h0000000003F303F3;
defparam \ALU|ALU_Result[17]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N24
cyclonev_lcell_comb \ALU|ALU_Result[17]~63 (
// Equation(s):
// \ALU|ALU_Result[17]~63_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~62_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux8~9_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux8~9_combout ),
	.datae(!\REG|Mux8~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~63 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~63 .lut_mask = 64'h0050055500500555;
defparam \ALU|ALU_Result[17]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N36
cyclonev_lcell_comb \ALU|ALU_Result[17]~66 (
// Equation(s):
// \ALU|ALU_Result[17]~66_combout  = ( !\ALU|ALU_Result[17]~65_combout  & ( !\ALU|ALU_Result[17]~63_combout  & ( (!\ALU|ALU_Result[17]~62_combout  & (!\ALU|ALU_Result[17]~64_combout  & ((!\REG|Mux5~10_combout ) # (!\ALU|ALU_ResultSig~56_combout )))) ) ) )

	.dataa(!\ALU|ALU_Result[17]~62_combout ),
	.datab(!\ALU|ALU_Result[17]~64_combout ),
	.datac(!\REG|Mux5~10_combout ),
	.datad(!\ALU|ALU_ResultSig~56_combout ),
	.datae(!\ALU|ALU_Result[17]~65_combout ),
	.dataf(!\ALU|ALU_Result[17]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~66 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~66 .lut_mask = 64'h8880000000000000;
defparam \ALU|ALU_Result[17]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~72 (
// Equation(s):
// \ALU|ALU_ResultSig~72_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~8_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~8_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~72 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~72 .lut_mask = 64'h0000000300000003;
defparam \ALU|ALU_ResultSig~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N9
cyclonev_lcell_comb \ALU|ALU_Result[17]~69 (
// Equation(s):
// \ALU|ALU_Result[17]~69_combout  = ( \REG|Mux11~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout ))) ) ) # ( !\REG|Mux11~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout  & \ALU|ALU_ResultSig~72_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux11~4_combout ),
	.datad(!\ALU|ALU_ResultSig~72_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~69 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~69 .lut_mask = 64'h0003000300CF00CF;
defparam \ALU|ALU_Result[17]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N42
cyclonev_lcell_comb \ALU|ALU_Result[17]~68 (
// Equation(s):
// \ALU|ALU_Result[17]~68_combout  = ( \REG|Mux12~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux12~4_combout ))) ) ) # ( !\REG|Mux12~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux12~4_combout  & \ALU|ALU_ResultSig~70_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux12~4_combout ),
	.datad(!\ALU|ALU_ResultSig~70_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~68 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~68 .lut_mask = 64'h0003000300CF00CF;
defparam \ALU|ALU_Result[17]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N35
dffeas \REG|registers[7][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][17] .is_wysiwyg = "true";
defparam \REG|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N44
dffeas \REG|registers[5][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][17] .is_wysiwyg = "true";
defparam \REG|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N14
dffeas \REG|registers[6][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][17] .is_wysiwyg = "true";
defparam \REG|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N24
cyclonev_lcell_comb \REG|registers[4][17]~feeder (
// Equation(s):
// \REG|registers[4][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][17]~feeder .extended_lut = "off";
defparam \REG|registers[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N26
dffeas \REG|registers[4][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][17] .is_wysiwyg = "true";
defparam \REG|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N30
cyclonev_lcell_comb \REG|Mux14~7 (
// Equation(s):
// \REG|Mux14~7_combout  = ( \REG|registers[4][17]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[6][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & (\REG|registers[7][17]~q )) ) ) ) # ( !\REG|registers[4][17]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[6][17]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[7][17]~q )) ) ) ) # ( \REG|registers[4][17]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[5][17]~q ) ) ) ) # ( !\REG|registers[4][17]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[5][17]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[7][17]~q ),
	.datab(!\REG|registers[5][17]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[6][17]~q ),
	.datae(!\REG|registers[4][17]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~7 .extended_lut = "off";
defparam \REG|Mux14~7 .lut_mask = 64'h0303F3F305F505F5;
defparam \REG|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N56
dffeas \REG|registers[9][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][17] .is_wysiwyg = "true";
defparam \REG|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N47
dffeas \REG|registers[11][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][17] .is_wysiwyg = "true";
defparam \REG|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N38
dffeas \REG|registers[10][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][17] .is_wysiwyg = "true";
defparam \REG|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N18
cyclonev_lcell_comb \REG|registers[8][17]~feeder (
// Equation(s):
// \REG|registers[8][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][17]~feeder .extended_lut = "off";
defparam \REG|registers[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y19_N20
dffeas \REG|registers[8][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][17] .is_wysiwyg = "true";
defparam \REG|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N42
cyclonev_lcell_comb \REG|Mux14~5 (
// Equation(s):
// \REG|Mux14~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][17]~q  ) ) )

	.dataa(!\REG|registers[9][17]~q ),
	.datab(!\REG|registers[11][17]~q ),
	.datac(!\REG|registers[10][17]~q ),
	.datad(!\REG|registers[8][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~5 .extended_lut = "off";
defparam \REG|Mux14~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N29
dffeas \REG|registers[13][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][17] .is_wysiwyg = "true";
defparam \REG|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N34
dffeas \REG|registers[12][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][17] .is_wysiwyg = "true";
defparam \REG|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N56
dffeas \REG|registers[14][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][17] .is_wysiwyg = "true";
defparam \REG|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N8
dffeas \REG|registers[15][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][17] .is_wysiwyg = "true";
defparam \REG|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N42
cyclonev_lcell_comb \REG|Mux14~6 (
// Equation(s):
// \REG|Mux14~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][17]~q  ) ) )

	.dataa(!\REG|registers[13][17]~q ),
	.datab(!\REG|registers[12][17]~q ),
	.datac(!\REG|registers[14][17]~q ),
	.datad(!\REG|registers[15][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~6 .extended_lut = "off";
defparam \REG|Mux14~6 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y20_N53
dffeas \REG|registers[2][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][17] .is_wysiwyg = "true";
defparam \REG|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y20_N55
dffeas \REG|registers[1][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][17] .is_wysiwyg = "true";
defparam \REG|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N2
dffeas \REG|registers[3][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][17] .is_wysiwyg = "true";
defparam \REG|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N30
cyclonev_lcell_comb \REG|registers[0][17]~feeder (
// Equation(s):
// \REG|registers[0][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][17]~feeder .extended_lut = "off";
defparam \REG|registers[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y20_N32
dffeas \REG|registers[0][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][17] .is_wysiwyg = "true";
defparam \REG|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N42
cyclonev_lcell_comb \REG|Mux14~8 (
// Equation(s):
// \REG|Mux14~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][17]~q  ) ) )

	.dataa(!\REG|registers[2][17]~q ),
	.datab(!\REG|registers[1][17]~q ),
	.datac(!\REG|registers[3][17]~q ),
	.datad(!\REG|registers[0][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~8 .extended_lut = "off";
defparam \REG|Mux14~8 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N18
cyclonev_lcell_comb \REG|Mux14~9 (
// Equation(s):
// \REG|Mux14~9_combout  = ( \REG|Mux14~6_combout  & ( \REG|Mux14~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux14~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux14~5_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\REG|Mux14~6_combout  & ( \REG|Mux14~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux14~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|Mux14~5_combout )))) ) ) ) # ( \REG|Mux14~6_combout  & ( !\REG|Mux14~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux14~7_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux14~5_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\REG|Mux14~6_combout  & ( 
// !\REG|Mux14~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux14~7_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|Mux14~5_combout )))) ) ) )

	.dataa(!\REG|Mux14~7_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|Mux14~5_combout ),
	.datae(!\REG|Mux14~6_combout ),
	.dataf(!\REG|Mux14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~9 .extended_lut = "off";
defparam \REG|Mux14~9 .lut_mask = 64'h04340737C4F4C7F7;
defparam \REG|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N3
cyclonev_lcell_comb \ALU|ALU_Result[17]~67 (
// Equation(s):
// \ALU|ALU_Result[17]~67_combout  = ( \REG|Mux14~9_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout ))) ) ) # ( !\REG|Mux14~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~66_combout  & \REG|Mux14~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\REG|Mux14~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~67 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~67 .lut_mask = 64'h0101010123232323;
defparam \ALU|ALU_Result[17]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~73 (
// Equation(s):
// \ALU|ALU_ResultSig~73_combout  = ( !\ALU|Equal68~8_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal68~6_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~73 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~73 .lut_mask = 64'h0400040000000000;
defparam \ALU|ALU_ResultSig~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N6
cyclonev_lcell_comb \ALU|ALU_Result[17]~70 (
// Equation(s):
// \ALU|ALU_Result[17]~70_combout  = ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((\REG|Mux10~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux10~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~73_combout  & \REG|Mux10~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~73_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~70 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~70 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ALU_Result[17]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N24
cyclonev_lcell_comb \ALU|ALU_Result[17]~71 (
// Equation(s):
// \ALU|ALU_Result[17]~71_combout  = ( !\ALU|ALU_Result[17]~67_combout  & ( !\ALU|ALU_Result[17]~70_combout  & ( (!\ALU|ALU_Result[17]~69_combout  & (!\ALU|ALU_Result[17]~68_combout  & ((!\ALU|ALU_ResultSig~68_combout ) # (!\REG|Mux13~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(!\ALU|ALU_Result[17]~69_combout ),
	.datac(!\REG|Mux13~10_combout ),
	.datad(!\ALU|ALU_Result[17]~68_combout ),
	.datae(!\ALU|ALU_Result[17]~67_combout ),
	.dataf(!\ALU|ALU_Result[17]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~71 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~71 .lut_mask = 64'hC800000000000000;
defparam \ALU|ALU_Result[17]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~307 (
// Equation(s):
// \ALU|ALU_ResultSig~307_combout  = ( \ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & ((\ALU|Equal68~3_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) # ( !\ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal68~3_combout )) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(!\ALU|Equal68~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~307 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~307 .lut_mask = 64'h0044004411551155;
defparam \ALU|ALU_ResultSig~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~50 (
// Equation(s):
// \ALU|ALU_ResultSig~50_combout  = ( \ALU|Equal68~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~50 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~50 .lut_mask = 64'h0000000000220022;
defparam \ALU|ALU_ResultSig~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N48
cyclonev_lcell_comb \ALU|ALU_Result[17]~57 (
// Equation(s):
// \ALU|ALU_Result[17]~57_combout  = ( \ALU|ALU_ResultSig~50_combout  & ( \REG|Mux0~4_combout  & ( (!\ALU|ALU_ResultSig~307_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// \ALU|ALU_ResultSig~50_combout  & ( !\REG|Mux0~4_combout  & ( (!\ALU|ALU_ResultSig~307_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux0~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~307_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux0~9_combout ),
	.datae(!\ALU|ALU_ResultSig~50_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~57 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~57 .lut_mask = 64'h000000C000000CCC;
defparam \ALU|ALU_Result[17]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~527 (
// Equation(s):
// \ALU|ALU_ResultSig~527_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal68~3_combout  & \ALU|Equal73~2_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~3_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~527 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~527 .lut_mask = 64'h00000000000C000C;
defparam \ALU|ALU_ResultSig~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~300 (
// Equation(s):
// \ALU|ALU_ResultSig~300_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & \ALU|Equal68~6_combout ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & 
// (((\ALU|Equal68~6_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # (\ALU|Equal68~7_combout ))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ALU|Equal68~6_combout ),
	.datac(!\ALU|Equal68~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~300 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~300 .lut_mask = 64'h0515051511111111;
defparam \ALU|ALU_ResultSig~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~150 (
// Equation(s):
// \ALU|ALU_ResultSig~150_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~150 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~150 .lut_mask = 64'h00000000000000F0;
defparam \ALU|ALU_ResultSig~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~48 (
// Equation(s):
// \ALU|ALU_ResultSig~48_combout  = ( \ALU|Equal68~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~48 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~48 .lut_mask = 64'h0000000000A000A0;
defparam \ALU|ALU_ResultSig~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~142 (
// Equation(s):
// \ALU|ALU_ResultSig~142_combout  = ( \ALU|Equal68~2_combout  & ( (\ALU|Equal73~2_combout  & \ALU|Equal68~7_combout ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal68~7_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~142 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~142 .lut_mask = 64'h0000000000550055;
defparam \ALU|ALU_ResultSig~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \ALU|ALU_Result[17]~60 (
// Equation(s):
// \ALU|ALU_Result[17]~60_combout  = ( \REG|Mux2~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~150_combout  & (((\ALU|ALU_ResultSig~142_combout ) # (\ALU|ALU_ResultSig~48_combout )))) # (\ALU|ALU_ResultSig~150_combout  & 
// (\REG|Mux4~10_combout )) ) ) ) # ( !\REG|Mux2~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~150_combout  & ((\ALU|ALU_ResultSig~142_combout ))) # (\ALU|ALU_ResultSig~150_combout  & (\REG|Mux4~10_combout )) ) ) ) # ( \REG|Mux2~10_combout  
// & ( !\REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~150_combout  & (((\ALU|ALU_ResultSig~48_combout  & !\ALU|ALU_ResultSig~142_combout )))) # (\ALU|ALU_ResultSig~150_combout  & (\REG|Mux4~10_combout )) ) ) ) # ( !\REG|Mux2~10_combout  & ( 
// !\REG|Mux3~10_combout  & ( (\ALU|ALU_ResultSig~150_combout  & \REG|Mux4~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~150_combout ),
	.datab(!\REG|Mux4~10_combout ),
	.datac(!\ALU|ALU_ResultSig~48_combout ),
	.datad(!\ALU|ALU_ResultSig~142_combout ),
	.datae(!\REG|Mux2~10_combout ),
	.dataf(!\REG|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~60 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~60 .lut_mask = 64'h11111B1111BB1BBB;
defparam \ALU|ALU_Result[17]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N54
cyclonev_lcell_comb \ALU|ALU_Result[17]~58 (
// Equation(s):
// \ALU|ALU_Result[17]~58_combout  = ( \REG|Mux14~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~560_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux14~4_combout  & 
// ((\ALU|ALU_ResultSig~559_combout ))) # (\REG|Mux14~4_combout  & (\ALU|ALU_ResultSig~560_combout )))) ) ) # ( !\REG|Mux14~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (((\ALU|ALU_ResultSig~559_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux14~4_combout  & ((\ALU|ALU_ResultSig~559_combout ))) # (\REG|Mux14~4_combout  & (\ALU|ALU_ResultSig~560_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~560_combout ),
	.datac(!\REG|Mux14~4_combout ),
	.datad(!\ALU|ALU_ResultSig~559_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~58 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~58 .lut_mask = 64'h01FB01FB23732373;
defparam \ALU|ALU_Result[17]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \ALU|ALU_Result[17]~141 (
// Equation(s):
// \ALU|ALU_Result[17]~141_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10]))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~141 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~141 .lut_mask = 64'h0515051505550555;
defparam \ALU|ALU_Result[17]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~521 (
// Equation(s):
// \ALU|ALU_ResultSig~521_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|ALU_ResultSig~72_combout  & \REG|Mux14~4_combout ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|ALU_ResultSig~72_combout  & 
// \REG|Mux14~9_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~72_combout ),
	.datac(!\REG|Mux14~9_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~521 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~521 .lut_mask = 64'h0303003303030033;
defparam \ALU|ALU_ResultSig~521 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~523 (
// Equation(s):
// \ALU|ALU_ResultSig~523_combout  = ( \ALU|Equal68~8_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ALU|Equal68~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~523 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~523 .lut_mask = 64'h000000FA000000FA;
defparam \ALU|ALU_ResultSig~523 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N14
dffeas \REG|registers[2][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][15] .is_wysiwyg = "true";
defparam \REG|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N44
dffeas \REG|registers[1][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][15] .is_wysiwyg = "true";
defparam \REG|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N29
dffeas \REG|registers[0][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][15] .is_wysiwyg = "true";
defparam \REG|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N3
cyclonev_lcell_comb \REG|registers[3][15]~feeder (
// Equation(s):
// \REG|registers[3][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][15]~feeder .extended_lut = "off";
defparam \REG|registers[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N5
dffeas \REG|registers[3][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][15] .is_wysiwyg = "true";
defparam \REG|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N15
cyclonev_lcell_comb \REG|Mux16~8 (
// Equation(s):
// \REG|Mux16~8_combout  = ( \REG|registers[3][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[2][15]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|registers[3][15]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[2][15]~q ) ) ) ) # ( \REG|registers[3][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[0][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[1][15]~q )) ) ) ) # ( !\REG|registers[3][15]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[0][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[1][15]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|registers[2][15]~q ),
	.datac(!\REG|registers[1][15]~q ),
	.datad(!\REG|registers[0][15]~q ),
	.datae(!\REG|registers[3][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~8 .extended_lut = "off";
defparam \REG|Mux16~8 .lut_mask = 64'h05AF05AF22227777;
defparam \REG|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N50
dffeas \REG|registers[10][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][15] .is_wysiwyg = "true";
defparam \REG|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y18_N56
dffeas \REG|registers[8][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][15] .is_wysiwyg = "true";
defparam \REG|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N35
dffeas \REG|registers[9][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][15] .is_wysiwyg = "true";
defparam \REG|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N23
dffeas \REG|registers[11][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][15] .is_wysiwyg = "true";
defparam \REG|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N57
cyclonev_lcell_comb \REG|Mux16~5 (
// Equation(s):
// \REG|Mux16~5_combout  = ( \REG|registers[11][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[10][15]~q ) ) ) ) # ( !\REG|registers[11][15]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[10][15]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[11][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][15]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][15]~q ))) ) ) ) # ( !\REG|registers[11][15]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][15]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][15]~q ))) ) ) )

	.dataa(!\REG|registers[10][15]~q ),
	.datab(!\REG|registers[8][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[9][15]~q ),
	.datae(!\REG|registers[11][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~5 .extended_lut = "off";
defparam \REG|Mux16~5 .lut_mask = 64'h303F303F50505F5F;
defparam \REG|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N20
dffeas \REG|registers[6][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][15] .is_wysiwyg = "true";
defparam \REG|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N49
dffeas \REG|registers[4][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][15] .is_wysiwyg = "true";
defparam \REG|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N39
cyclonev_lcell_comb \REG|registers[5][15]~feeder (
// Equation(s):
// \REG|registers[5][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][15]~feeder .extended_lut = "off";
defparam \REG|registers[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y20_N41
dffeas \REG|registers[5][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][15] .is_wysiwyg = "true";
defparam \REG|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N56
dffeas \REG|registers[7][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][15] .is_wysiwyg = "true";
defparam \REG|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N57
cyclonev_lcell_comb \REG|Mux16~7 (
// Equation(s):
// \REG|Mux16~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][15]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][15]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][15]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][15]~q  ) ) )

	.dataa(!\REG|registers[6][15]~q ),
	.datab(!\REG|registers[4][15]~q ),
	.datac(!\REG|registers[5][15]~q ),
	.datad(!\REG|registers[7][15]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~7 .extended_lut = "off";
defparam \REG|Mux16~7 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N54
cyclonev_lcell_comb \REG|registers[15][15]~feeder (
// Equation(s):
// \REG|registers[15][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[15][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[15][15]~feeder .extended_lut = "off";
defparam \REG|registers[15][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[15][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N56
dffeas \REG|registers[15][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[15][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][15] .is_wysiwyg = "true";
defparam \REG|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N32
dffeas \REG|registers[14][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][15] .is_wysiwyg = "true";
defparam \REG|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N55
dffeas \REG|registers[12][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][15] .is_wysiwyg = "true";
defparam \REG|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N40
dffeas \REG|registers[13][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][15] .is_wysiwyg = "true";
defparam \REG|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N12
cyclonev_lcell_comb \REG|Mux16~6 (
// Equation(s):
// \REG|Mux16~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[15][15]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[12][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[14][15]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[13][15]~q  & ( (\REG|registers[15][15]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[12][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[14][15]~q )) ) ) )

	.dataa(!\REG|registers[15][15]~q ),
	.datab(!\REG|registers[14][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[12][15]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~6 .extended_lut = "off";
defparam \REG|Mux16~6 .lut_mask = 64'h03F3050503F3F5F5;
defparam \REG|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N12
cyclonev_lcell_comb \REG|Mux16~9 (
// Equation(s):
// \REG|Mux16~9_combout  = ( \REG|Mux16~7_combout  & ( \REG|Mux16~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux16~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux16~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|Mux16~7_combout  & ( \REG|Mux16~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\REG|Mux16~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux16~5_combout ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( 
// \REG|Mux16~7_combout  & ( !\REG|Mux16~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux16~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] 
// & ((\REG|Mux16~5_combout ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\REG|Mux16~7_combout  & ( !\REG|Mux16~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux16~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux16~5_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|Mux16~8_combout ),
	.datac(!\REG|Mux16~5_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|Mux16~7_combout ),
	.dataf(!\REG|Mux16~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~9 .extended_lut = "off";
defparam \REG|Mux16~9 .lut_mask = 64'h220A770A225F775F;
defparam \REG|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N24
cyclonev_lcell_comb \REG|Mux16~10 (
// Equation(s):
// \REG|Mux16~10_combout  = ( \REG|Mux16~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ) ) ) # ( !\REG|Mux16~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux16~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux16~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~10 .extended_lut = "off";
defparam \REG|Mux16~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \REG|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N24
cyclonev_lcell_comb \REG|Mux14~10 (
// Equation(s):
// \REG|Mux14~10_combout  = ( \REG|Mux14~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout ) ) ) # ( !\REG|Mux14~9_combout  & ( (\REG|Mux14~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux14~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~10 .extended_lut = "off";
defparam \REG|Mux14~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \REG|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~558 (
// Equation(s):
// \ALU|ALU_ResultSig~558_combout  = ( \REG|Mux15~10_combout  & ( ((\REG|Mux14~10_combout  & \ALU|ALU_ResultSig~68_combout )) # (\ALU|ALU_ResultSig~66_combout ) ) ) # ( !\REG|Mux15~10_combout  & ( (\REG|Mux14~10_combout  & \ALU|ALU_ResultSig~68_combout ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(gnd),
	.datac(!\REG|Mux14~10_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~558 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~558 .lut_mask = 64'h000F000F555F555F;
defparam \ALU|ALU_ResultSig~558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~155 (
// Equation(s):
// \ALU|ALU_ResultSig~155_combout  = ( \ALU|Equal68~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (!\ALU|Equal68~8_combout  & \ALU|Equal73~2_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~8_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~155 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~155 .lut_mask = 64'h0000000000400040;
defparam \ALU|ALU_ResultSig~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~555 (
// Equation(s):
// \ALU|ALU_ResultSig~555_combout  = ( \REG|Mux7~4_combout  & ( \ALU|ALU_ResultSig~54_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux7~4_combout  & ( 
// \ALU|ALU_ResultSig~54_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout  & !\ALU|ALU_ResultSig~140_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux7~9_combout ),
	.datad(!\ALU|ALU_ResultSig~140_combout ),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~555 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~555 .lut_mask = 64'h000000000C003F00;
defparam \ALU|ALU_ResultSig~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~554 (
// Equation(s):
// \ALU|ALU_ResultSig~554_combout  = ( \REG|Mux8~9_combout  & ( !\ALU|ALU_ResultSig~140_combout  & ( (\ALU|ALU_ResultSig~63_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux8~4_combout ))) ) ) ) # ( !\REG|Mux8~9_combout  & ( 
// !\ALU|ALU_ResultSig~140_combout  & ( (\REG|Mux8~4_combout  & (\ALU|ALU_ResultSig~63_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\REG|Mux8~4_combout ),
	.datab(!\ALU|ALU_ResultSig~63_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux8~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~554 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~554 .lut_mask = 64'h0101313100000000;
defparam \ALU|ALU_ResultSig~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~556 (
// Equation(s):
// \ALU|ALU_ResultSig~556_combout  = ( \REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  & ( ((!\ALU|ALU_ResultSig~158_combout  & (\ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~158_combout  & ((\REG|Mux12~10_combout )))) # 
// (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( !\REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  & ( ((\ALU|ALU_ResultSig~158_combout  & \REG|Mux12~10_combout )) # (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( \REG|Mux11~10_combout  & ( !\REG|Mux13~10_combout  
// & ( (!\ALU|ALU_ResultSig~70_combout  & ((!\ALU|ALU_ResultSig~158_combout  & (\ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~158_combout  & ((\REG|Mux12~10_combout ))))) ) ) ) # ( !\REG|Mux11~10_combout  & ( !\REG|Mux13~10_combout  & ( 
// (\ALU|ALU_ResultSig~158_combout  & (\REG|Mux12~10_combout  & !\ALU|ALU_ResultSig~70_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~158_combout ),
	.datab(!\ALU|ALU_ResultSig~159_combout ),
	.datac(!\REG|Mux12~10_combout ),
	.datad(!\ALU|ALU_ResultSig~70_combout ),
	.datae(!\REG|Mux11~10_combout ),
	.dataf(!\REG|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~556 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~556 .lut_mask = 64'h0500270005FF27FF;
defparam \ALU|ALU_ResultSig~556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~553 (
// Equation(s):
// \ALU|ALU_ResultSig~553_combout  = ( \REG|Mux10~4_combout  & ( \REG|Mux10~9_combout  & ( (\ALU|ALU_ResultSig~61_combout  & !\ALU|ALU_ResultSig~140_combout ) ) ) ) # ( !\REG|Mux10~4_combout  & ( \REG|Mux10~9_combout  & ( (\ALU|ALU_ResultSig~61_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|ALU_ResultSig~140_combout )) ) ) ) # ( \REG|Mux10~4_combout  & ( !\REG|Mux10~9_combout  & ( (\ALU|ALU_ResultSig~61_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// !\ALU|ALU_ResultSig~140_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~140_combout ),
	.datad(gnd),
	.datae(!\REG|Mux10~4_combout ),
	.dataf(!\REG|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~553 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~553 .lut_mask = 64'h0000101040405050;
defparam \ALU|ALU_ResultSig~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~557 (
// Equation(s):
// \ALU|ALU_ResultSig~557_combout  = ( !\ALU|ALU_ResultSig~556_combout  & ( !\ALU|ALU_ResultSig~553_combout  & ( (!\ALU|ALU_ResultSig~555_combout  & (!\ALU|ALU_ResultSig~554_combout  & ((!\REG|Mux9~10_combout ) # (!\ALU|ALU_ResultSig~155_combout )))) ) ) )

	.dataa(!\REG|Mux9~10_combout ),
	.datab(!\ALU|ALU_ResultSig~155_combout ),
	.datac(!\ALU|ALU_ResultSig~555_combout ),
	.datad(!\ALU|ALU_ResultSig~554_combout ),
	.datae(!\ALU|ALU_ResultSig~556_combout ),
	.dataf(!\ALU|ALU_ResultSig~553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~557 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~557 .lut_mask = 64'hE000000000000000;
defparam \ALU|ALU_ResultSig~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~550 (
// Equation(s):
// \ALU|ALU_ResultSig~550_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10]))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~550 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~550 .lut_mask = 64'h00550055007F00FF;
defparam \ALU|ALU_ResultSig~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N2
dffeas \REG|registers[29][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][13] .is_wysiwyg = "true";
defparam \REG|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N44
dffeas \REG|registers[25][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][13] .is_wysiwyg = "true";
defparam \REG|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N49
dffeas \REG|registers[17][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][13] .is_wysiwyg = "true";
defparam \REG|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N20
dffeas \REG|registers[21][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][13] .is_wysiwyg = "true";
defparam \REG|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N3
cyclonev_lcell_comb \REG|Mux18~1 (
// Equation(s):
// \REG|Mux18~1_combout  = ( \REG|registers[21][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[29][13]~q ) ) ) ) # ( !\REG|registers[21][13]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[29][13]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REG|registers[21][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[17][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[25][13]~q )) ) ) ) # ( !\REG|registers[21][13]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[17][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[25][13]~q )) ) ) )

	.dataa(!\REG|registers[29][13]~q ),
	.datab(!\REG|registers[25][13]~q ),
	.datac(!\REG|registers[17][13]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[21][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~1 .extended_lut = "off";
defparam \REG|Mux18~1 .lut_mask = 64'h0F330F330055FF55;
defparam \REG|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N53
dffeas \REG|registers[19][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][13] .is_wysiwyg = "true";
defparam \REG|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N44
dffeas \REG|registers[27][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][13] .is_wysiwyg = "true";
defparam \REG|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N15
cyclonev_lcell_comb \REG|registers[23][13]~feeder (
// Equation(s):
// \REG|registers[23][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][13]~feeder .extended_lut = "off";
defparam \REG|registers[23][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N17
dffeas \REG|registers[23][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][13] .is_wysiwyg = "true";
defparam \REG|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N29
dffeas \REG|registers[31][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][13] .is_wysiwyg = "true";
defparam \REG|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N57
cyclonev_lcell_comb \REG|Mux18~3 (
// Equation(s):
// \REG|Mux18~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][13]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][13]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][13]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][13]~q  ) ) )

	.dataa(!\REG|registers[19][13]~q ),
	.datab(!\REG|registers[27][13]~q ),
	.datac(!\REG|registers[23][13]~q ),
	.datad(!\REG|registers[31][13]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~3 .extended_lut = "off";
defparam \REG|Mux18~3 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N29
dffeas \REG|registers[18][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][13] .is_wysiwyg = "true";
defparam \REG|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N37
dffeas \REG|registers[26][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][13] .is_wysiwyg = "true";
defparam \REG|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \REG|registers[30][13]~feeder (
// Equation(s):
// \REG|registers[30][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[30][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[30][13]~feeder .extended_lut = "off";
defparam \REG|registers[30][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[30][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N32
dffeas \REG|registers[30][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][13] .is_wysiwyg = "true";
defparam \REG|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N3
cyclonev_lcell_comb \REG|registers[22][13]~feeder (
// Equation(s):
// \REG|registers[22][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][13]~feeder .extended_lut = "off";
defparam \REG|registers[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N5
dffeas \REG|registers[22][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][13] .is_wysiwyg = "true";
defparam \REG|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \REG|Mux18~2 (
// Equation(s):
// \REG|Mux18~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][13]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][13]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][13]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][13]~q  ) ) )

	.dataa(!\REG|registers[18][13]~q ),
	.datab(!\REG|registers[26][13]~q ),
	.datac(!\REG|registers[30][13]~q ),
	.datad(!\REG|registers[22][13]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~2 .extended_lut = "off";
defparam \REG|Mux18~2 .lut_mask = 64'h555500FF33330F0F;
defparam \REG|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N29
dffeas \REG|registers[20][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][13] .is_wysiwyg = "true";
defparam \REG|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N43
dffeas \REG|registers[24][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][13] .is_wysiwyg = "true";
defparam \REG|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N3
cyclonev_lcell_comb \REG|registers[28][13]~feeder (
// Equation(s):
// \REG|registers[28][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[28][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[28][13]~feeder .extended_lut = "off";
defparam \REG|registers[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N5
dffeas \REG|registers[28][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][13] .is_wysiwyg = "true";
defparam \REG|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N53
dffeas \REG|registers[16][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][13] .is_wysiwyg = "true";
defparam \REG|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N39
cyclonev_lcell_comb \REG|Mux18~0 (
// Equation(s):
// \REG|Mux18~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][13]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][13]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][13]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][13]~q  ) ) )

	.dataa(!\REG|registers[20][13]~q ),
	.datab(!\REG|registers[24][13]~q ),
	.datac(!\REG|registers[28][13]~q ),
	.datad(!\REG|registers[16][13]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~0 .extended_lut = "off";
defparam \REG|Mux18~0 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N57
cyclonev_lcell_comb \REG|Mux18~4 (
// Equation(s):
// \REG|Mux18~4_combout  = ( \REG|Mux18~2_combout  & ( \REG|Mux18~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux18~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux18~3_combout )))) ) ) ) # ( !\REG|Mux18~2_combout  & ( \REG|Mux18~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux18~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux18~3_combout )))) ) ) ) # ( 
// \REG|Mux18~2_combout  & ( !\REG|Mux18~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux18~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux18~3_combout )))) ) ) ) # ( !\REG|Mux18~2_combout  & ( !\REG|Mux18~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux18~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux18~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux18~1_combout ),
	.datad(!\REG|Mux18~3_combout ),
	.datae(!\REG|Mux18~2_combout ),
	.dataf(!\REG|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~4 .extended_lut = "off";
defparam \REG|Mux18~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~481 (
// Equation(s):
// \ALU|ALU_ResultSig~481_combout  = ( \ALU|ALU_ResultSig~68_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux18~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux18~4_combout ),
	.datad(!\REG|Mux18~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~481 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~481 .lut_mask = 64'h0000000005AF05AF;
defparam \ALU|ALU_ResultSig~481 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~483 (
// Equation(s):
// \ALU|ALU_ResultSig~483_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~72_combout  & \REG|Mux16~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~72_combout ),
	.datad(!\REG|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~483 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~483 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~483 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N38
dffeas \REG|registers[25][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][12] .is_wysiwyg = "true";
defparam \REG|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N44
dffeas \REG|registers[29][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][12] .is_wysiwyg = "true";
defparam \REG|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N8
dffeas \REG|registers[21][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][12] .is_wysiwyg = "true";
defparam \REG|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N56
dffeas \REG|registers[17][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][12] .is_wysiwyg = "true";
defparam \REG|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N45
cyclonev_lcell_comb \REG|Mux19~1 (
// Equation(s):
// \REG|Mux19~1_combout  = ( \REG|registers[17][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[25][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & ((\REG|registers[29][12]~q ))) ) ) ) # ( !\REG|registers[17][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[25][12]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[29][12]~q ))) ) ) ) # ( \REG|registers[17][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[21][12]~q ) ) ) ) # ( !\REG|registers[17][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|registers[21][12]~q ) ) ) )

	.dataa(!\REG|registers[25][12]~q ),
	.datab(!\REG|registers[29][12]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[21][12]~q ),
	.datae(!\REG|registers[17][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~1 .extended_lut = "off";
defparam \REG|Mux19~1 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N5
dffeas \REG|registers[19][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][12] .is_wysiwyg = "true";
defparam \REG|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N50
dffeas \REG|registers[27][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][12] .is_wysiwyg = "true";
defparam \REG|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N17
dffeas \REG|registers[23][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][12] .is_wysiwyg = "true";
defparam \REG|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N50
dffeas \REG|registers[31][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][12] .is_wysiwyg = "true";
defparam \REG|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N51
cyclonev_lcell_comb \REG|Mux19~3 (
// Equation(s):
// \REG|Mux19~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][12]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][12]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][12]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][12]~q  ) ) )

	.dataa(!\REG|registers[19][12]~q ),
	.datab(!\REG|registers[27][12]~q ),
	.datac(!\REG|registers[23][12]~q ),
	.datad(!\REG|registers[31][12]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~3 .extended_lut = "off";
defparam \REG|Mux19~3 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N38
dffeas \REG|registers[26][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][12] .is_wysiwyg = "true";
defparam \REG|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N32
dffeas \REG|registers[30][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][12] .is_wysiwyg = "true";
defparam \REG|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N50
dffeas \REG|registers[22][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][12] .is_wysiwyg = "true";
defparam \REG|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N53
dffeas \REG|registers[18][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][12] .is_wysiwyg = "true";
defparam \REG|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N33
cyclonev_lcell_comb \REG|Mux19~2 (
// Equation(s):
// \REG|Mux19~2_combout  = ( \REG|registers[18][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[26][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & ((\REG|registers[30][12]~q ))) ) ) ) # ( !\REG|registers[18][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[26][12]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[30][12]~q ))) ) ) ) # ( \REG|registers[18][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[22][12]~q ) ) ) ) # ( !\REG|registers[18][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|registers[22][12]~q ) ) ) )

	.dataa(!\REG|registers[26][12]~q ),
	.datab(!\REG|registers[30][12]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[22][12]~q ),
	.datae(!\REG|registers[18][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~2 .extended_lut = "off";
defparam \REG|Mux19~2 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y18_N38
dffeas \REG|registers[20][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][12] .is_wysiwyg = "true";
defparam \REG|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N42
cyclonev_lcell_comb \REG|registers[16][12]~feeder (
// Equation(s):
// \REG|registers[16][12]~feeder_combout  = ( \ALU|ALU_Result[12]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][12]~feeder .extended_lut = "off";
defparam \REG|registers[16][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y18_N44
dffeas \REG|registers[16][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][12] .is_wysiwyg = "true";
defparam \REG|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N36
cyclonev_lcell_comb \REG|registers[24][12]~feeder (
// Equation(s):
// \REG|registers[24][12]~feeder_combout  = ( \ALU|ALU_Result[12]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[24][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[24][12]~feeder .extended_lut = "off";
defparam \REG|registers[24][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[24][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y20_N38
dffeas \REG|registers[24][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][12] .is_wysiwyg = "true";
defparam \REG|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N20
dffeas \REG|registers[28][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][12] .is_wysiwyg = "true";
defparam \REG|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N0
cyclonev_lcell_comb \REG|Mux19~0 (
// Equation(s):
// \REG|Mux19~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][12]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][12]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][12]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][12]~q  ) ) )

	.dataa(!\REG|registers[20][12]~q ),
	.datab(!\REG|registers[16][12]~q ),
	.datac(!\REG|registers[24][12]~q ),
	.datad(!\REG|registers[28][12]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~0 .extended_lut = "off";
defparam \REG|Mux19~0 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N18
cyclonev_lcell_comb \REG|Mux19~4 (
// Equation(s):
// \REG|Mux19~4_combout  = ( \REG|Mux19~2_combout  & ( \REG|Mux19~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux19~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux19~3_combout )))) ) ) ) # ( !\REG|Mux19~2_combout  & ( \REG|Mux19~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux19~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux19~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \REG|Mux19~2_combout  & ( !\REG|Mux19~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux19~1_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux19~3_combout )))) ) ) ) # ( !\REG|Mux19~2_combout  & ( !\REG|Mux19~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux19~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux19~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux19~1_combout ),
	.datac(!\REG|Mux19~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|Mux19~2_combout ),
	.dataf(!\REG|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~4 .extended_lut = "off";
defparam \REG|Mux19~4 .lut_mask = 64'h00275527AA27FF27;
defparam \REG|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~480 (
// Equation(s):
// \ALU|ALU_ResultSig~480_combout  = ( \REG|Mux19~4_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((\REG|Mux19~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux19~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~66_combout  & \REG|Mux19~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\REG|Mux19~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~480 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~480 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ALU_ResultSig~480 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N33
cyclonev_lcell_comb \REG|registers[23][14]~feeder (
// Equation(s):
// \REG|registers[23][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][14]~feeder .extended_lut = "off";
defparam \REG|registers[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N35
dffeas \REG|registers[23][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][14] .is_wysiwyg = "true";
defparam \REG|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N14
dffeas \REG|registers[31][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][14] .is_wysiwyg = "true";
defparam \REG|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N41
dffeas \REG|registers[19][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][14] .is_wysiwyg = "true";
defparam \REG|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N7
dffeas \REG|registers[27][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][14] .is_wysiwyg = "true";
defparam \REG|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N21
cyclonev_lcell_comb \REG|Mux17~3 (
// Equation(s):
// \REG|Mux17~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][14]~q  ) ) )

	.dataa(!\REG|registers[23][14]~q ),
	.datab(!\REG|registers[31][14]~q ),
	.datac(!\REG|registers[19][14]~q ),
	.datad(!\REG|registers[27][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~3 .extended_lut = "off";
defparam \REG|Mux17~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \REG|registers[17][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][14] .is_wysiwyg = "true";
defparam \REG|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N32
dffeas \REG|registers[29][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][14] .is_wysiwyg = "true";
defparam \REG|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N14
dffeas \REG|registers[25][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][14] .is_wysiwyg = "true";
defparam \REG|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N27
cyclonev_lcell_comb \REG|registers[21][14]~feeder (
// Equation(s):
// \REG|registers[21][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][14]~feeder .extended_lut = "off";
defparam \REG|registers[21][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N29
dffeas \REG|registers[21][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][14] .is_wysiwyg = "true";
defparam \REG|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \REG|Mux17~1 (
// Equation(s):
// \REG|Mux17~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[29][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[17][14]~q  ) ) )

	.dataa(!\REG|registers[17][14]~q ),
	.datab(!\REG|registers[29][14]~q ),
	.datac(!\REG|registers[25][14]~q ),
	.datad(!\REG|registers[21][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~1 .extended_lut = "off";
defparam \REG|Mux17~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \REG|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N24
cyclonev_lcell_comb \REG|registers[28][14]~feeder (
// Equation(s):
// \REG|registers[28][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[28][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[28][14]~feeder .extended_lut = "off";
defparam \REG|registers[28][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[28][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N26
dffeas \REG|registers[28][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][14] .is_wysiwyg = "true";
defparam \REG|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N49
dffeas \REG|registers[24][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][14] .is_wysiwyg = "true";
defparam \REG|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N41
dffeas \REG|registers[16][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][14] .is_wysiwyg = "true";
defparam \REG|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N0
cyclonev_lcell_comb \REG|registers[20][14]~feeder (
// Equation(s):
// \REG|registers[20][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][14]~feeder .extended_lut = "off";
defparam \REG|registers[20][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N2
dffeas \REG|registers[20][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][14] .is_wysiwyg = "true";
defparam \REG|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N15
cyclonev_lcell_comb \REG|Mux17~0 (
// Equation(s):
// \REG|Mux17~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][14]~q  ) ) )

	.dataa(!\REG|registers[28][14]~q ),
	.datab(!\REG|registers[24][14]~q ),
	.datac(!\REG|registers[16][14]~q ),
	.datad(!\REG|registers[20][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~0 .extended_lut = "off";
defparam \REG|Mux17~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N50
dffeas \REG|registers[26][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][14] .is_wysiwyg = "true";
defparam \REG|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N6
cyclonev_lcell_comb \REG|registers[22][14]~feeder (
// Equation(s):
// \REG|registers[22][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][14]~feeder .extended_lut = "off";
defparam \REG|registers[22][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N8
dffeas \REG|registers[22][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][14] .is_wysiwyg = "true";
defparam \REG|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N33
cyclonev_lcell_comb \REG|registers[30][14]~feeder (
// Equation(s):
// \REG|registers[30][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[30][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[30][14]~feeder .extended_lut = "off";
defparam \REG|registers[30][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[30][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N35
dffeas \REG|registers[30][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][14] .is_wysiwyg = "true";
defparam \REG|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N24
cyclonev_lcell_comb \REG|registers[18][14]~feeder (
// Equation(s):
// \REG|registers[18][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][14]~feeder .extended_lut = "off";
defparam \REG|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N26
dffeas \REG|registers[18][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][14] .is_wysiwyg = "true";
defparam \REG|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \REG|Mux17~2 (
// Equation(s):
// \REG|Mux17~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][14]~q  ) ) )

	.dataa(!\REG|registers[26][14]~q ),
	.datab(!\REG|registers[22][14]~q ),
	.datac(!\REG|registers[30][14]~q ),
	.datad(!\REG|registers[18][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~2 .extended_lut = "off";
defparam \REG|Mux17~2 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \REG|Mux17~4 (
// Equation(s):
// \REG|Mux17~4_combout  = ( \REG|Mux17~0_combout  & ( \REG|Mux17~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux17~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux17~3_combout ))) ) ) ) # ( !\REG|Mux17~0_combout  & ( \REG|Mux17~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux17~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux17~3_combout )))) ) ) ) # ( 
// \REG|Mux17~0_combout  & ( !\REG|Mux17~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux17~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux17~3_combout ))) ) ) ) # ( !\REG|Mux17~0_combout  & ( !\REG|Mux17~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux17~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux17~3_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux17~3_combout ),
	.datad(!\REG|Mux17~1_combout ),
	.datae(!\REG|Mux17~0_combout ),
	.dataf(!\REG|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~4 .extended_lut = "off";
defparam \REG|Mux17~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \REG|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~482 (
// Equation(s):
// \ALU|ALU_ResultSig~482_combout  = ( \REG|Mux17~4_combout  & ( \REG|Mux17~9_combout  & ( \ALU|ALU_ResultSig~70_combout  ) ) ) # ( !\REG|Mux17~4_combout  & ( \REG|Mux17~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~70_combout ) ) ) ) # ( \REG|Mux17~4_combout  & ( !\REG|Mux17~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~70_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~70_combout ),
	.datae(!\REG|Mux17~4_combout ),
	.dataf(!\REG|Mux17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~482 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~482 .lut_mask = 64'h0000000F00F000FF;
defparam \ALU|ALU_ResultSig~482 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~485 (
// Equation(s):
// \ALU|ALU_ResultSig~485_combout  = ( \ALU|ALU_ResultSig~61_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux14~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~53_combout ),
	.datac(!\REG|Mux14~9_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(!\ALU|ALU_ResultSig~61_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~485 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~485 .lut_mask = 64'h0000084C0000084C;
defparam \ALU|ALU_ResultSig~485 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N2
dffeas \REG|registers[26][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][16] .is_wysiwyg = "true";
defparam \REG|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N32
dffeas \REG|registers[18][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][16] .is_wysiwyg = "true";
defparam \REG|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N8
dffeas \REG|registers[30][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][16] .is_wysiwyg = "true";
defparam \REG|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N39
cyclonev_lcell_comb \REG|registers[22][16]~feeder (
// Equation(s):
// \REG|registers[22][16]~feeder_combout  = ( \ALU|ALU_Result[16]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[16]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][16]~feeder .extended_lut = "off";
defparam \REG|registers[22][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N41
dffeas \REG|registers[22][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][16] .is_wysiwyg = "true";
defparam \REG|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N9
cyclonev_lcell_comb \REG|Mux15~2 (
// Equation(s):
// \REG|Mux15~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][16]~q  ) ) )

	.dataa(!\REG|registers[26][16]~q ),
	.datab(!\REG|registers[18][16]~q ),
	.datac(!\REG|registers[30][16]~q ),
	.datad(!\REG|registers[22][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~2 .extended_lut = "off";
defparam \REG|Mux15~2 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N10
dffeas \REG|registers[23][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][16] .is_wysiwyg = "true";
defparam \REG|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N56
dffeas \REG|registers[31][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][16] .is_wysiwyg = "true";
defparam \REG|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N25
dffeas \REG|registers[19][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][16] .is_wysiwyg = "true";
defparam \REG|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N25
dffeas \REG|registers[27][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][16] .is_wysiwyg = "true";
defparam \REG|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N18
cyclonev_lcell_comb \REG|Mux15~3 (
// Equation(s):
// \REG|Mux15~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][16]~q  ) ) )

	.dataa(!\REG|registers[23][16]~q ),
	.datab(!\REG|registers[31][16]~q ),
	.datac(!\REG|registers[19][16]~q ),
	.datad(!\REG|registers[27][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~3 .extended_lut = "off";
defparam \REG|Mux15~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N0
cyclonev_lcell_comb \REG|registers[16][16]~feeder (
// Equation(s):
// \REG|registers[16][16]~feeder_combout  = ( \ALU|ALU_Result[16]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[16]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][16]~feeder .extended_lut = "off";
defparam \REG|registers[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N2
dffeas \REG|registers[16][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][16] .is_wysiwyg = "true";
defparam \REG|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N14
dffeas \REG|registers[28][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][16] .is_wysiwyg = "true";
defparam \REG|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N3
cyclonev_lcell_comb \REG|registers[20][16]~feeder (
// Equation(s):
// \REG|registers[20][16]~feeder_combout  = ( \ALU|ALU_Result[16]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[16]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][16]~feeder .extended_lut = "off";
defparam \REG|registers[20][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N5
dffeas \REG|registers[20][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][16] .is_wysiwyg = "true";
defparam \REG|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N32
dffeas \REG|registers[24][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][16] .is_wysiwyg = "true";
defparam \REG|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N42
cyclonev_lcell_comb \REG|Mux15~0 (
// Equation(s):
// \REG|Mux15~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][16]~q  ) ) )

	.dataa(!\REG|registers[16][16]~q ),
	.datab(!\REG|registers[28][16]~q ),
	.datac(!\REG|registers[20][16]~q ),
	.datad(!\REG|registers[24][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~0 .extended_lut = "off";
defparam \REG|Mux15~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \REG|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N51
cyclonev_lcell_comb \REG|registers[29][16]~feeder (
// Equation(s):
// \REG|registers[29][16]~feeder_combout  = ( \ALU|ALU_Result[16]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[16]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[29][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[29][16]~feeder .extended_lut = "off";
defparam \REG|registers[29][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[29][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N53
dffeas \REG|registers[29][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[29][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][16] .is_wysiwyg = "true";
defparam \REG|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N44
dffeas \REG|registers[25][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][16] .is_wysiwyg = "true";
defparam \REG|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N50
dffeas \REG|registers[17][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][16] .is_wysiwyg = "true";
defparam \REG|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N59
dffeas \REG|registers[21][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][16] .is_wysiwyg = "true";
defparam \REG|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N30
cyclonev_lcell_comb \REG|Mux15~1 (
// Equation(s):
// \REG|Mux15~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][16]~q  ) ) )

	.dataa(!\REG|registers[29][16]~q ),
	.datab(!\REG|registers[25][16]~q ),
	.datac(!\REG|registers[17][16]~q ),
	.datad(!\REG|registers[21][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~1 .extended_lut = "off";
defparam \REG|Mux15~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N3
cyclonev_lcell_comb \REG|Mux15~4 (
// Equation(s):
// \REG|Mux15~4_combout  = ( \REG|Mux15~0_combout  & ( \REG|Mux15~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux15~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux15~3_combout )))) ) ) ) # ( !\REG|Mux15~0_combout  & ( \REG|Mux15~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux15~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux15~3_combout ))))) ) ) ) # ( \REG|Mux15~0_combout  & ( !\REG|Mux15~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux15~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux15~3_combout ))))) ) ) ) # ( !\REG|Mux15~0_combout  & ( !\REG|Mux15~1_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux15~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux15~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux15~2_combout ),
	.datac(!\REG|Mux15~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|Mux15~0_combout ),
	.dataf(!\REG|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~4 .extended_lut = "off";
defparam \REG|Mux15~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \REG|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~484 (
// Equation(s):
// \ALU|ALU_ResultSig~484_combout  = ( \REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( \ALU|ALU_ResultSig~73_combout  ) ) ) # ( !\REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~73_combout ) ) ) ) # ( \REG|Mux15~4_combout  & ( !\REG|Mux15~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~73_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~73_combout ),
	.datae(!\REG|Mux15~4_combout ),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~484 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~484 .lut_mask = 64'h0000003300CC00FF;
defparam \ALU|ALU_ResultSig~484 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~486 (
// Equation(s):
// \ALU|ALU_ResultSig~486_combout  = ( !\ALU|ALU_ResultSig~485_combout  & ( !\ALU|ALU_ResultSig~484_combout  & ( (!\ALU|ALU_ResultSig~481_combout  & (!\ALU|ALU_ResultSig~483_combout  & (!\ALU|ALU_ResultSig~480_combout  & !\ALU|ALU_ResultSig~482_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~481_combout ),
	.datab(!\ALU|ALU_ResultSig~483_combout ),
	.datac(!\ALU|ALU_ResultSig~480_combout ),
	.datad(!\ALU|ALU_ResultSig~482_combout ),
	.datae(!\ALU|ALU_ResultSig~485_combout ),
	.dataf(!\ALU|ALU_ResultSig~484_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~486 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~486 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~486 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~231 (
// Equation(s):
// \ALU|ALU_ResultSig~231_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~7_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~231 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~231 .lut_mask = 64'h0000000000300030;
defparam \ALU|ALU_ResultSig~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~475 (
// Equation(s):
// \ALU|ALU_ResultSig~475_combout  = ( !\ALU|ALU_ResultSig~62_combout  & ( \REG|Mux9~4_combout  & ( (\ALU|ALU_ResultSig~231_combout  & ((\REG|Mux9~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~62_combout  & ( !\REG|Mux9~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~9_combout  & \ALU|ALU_ResultSig~231_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux9~9_combout ),
	.datad(!\ALU|ALU_ResultSig~231_combout ),
	.datae(!\ALU|ALU_ResultSig~62_combout ),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~475_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~475 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~475 .lut_mask = 64'h000C0000003F0000;
defparam \ALU|ALU_ResultSig~475 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~139 (
// Equation(s):
// \ALU|ALU_ResultSig~139_combout  = ( \ALU|Equal68~7_combout  & ( \ALU|Equal68~6_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] $ (\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// !\ALU|Equal68~7_combout  & ( \ALU|Equal68~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \ALU|Equal68~7_combout  & ( 
// !\ALU|Equal68~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~7_combout ),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~139 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~139 .lut_mask = 64'h00000A0000050A05;
defparam \ALU|ALU_ResultSig~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~134 (
// Equation(s):
// \ALU|ALU_ResultSig~134_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~134 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~134 .lut_mask = 64'h00000000000000F0;
defparam \ALU|ALU_ResultSig~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~271 (
// Equation(s):
// \ALU|ALU_ResultSig~271_combout  = ( \ALU|ALU_ResultSig~134_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & !\ALU|ALU_ResultSig~139_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|ALU_ResultSig~139_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~271 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~271 .lut_mask = 64'h00000000F000F000;
defparam \ALU|ALU_ResultSig~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~232 (
// Equation(s):
// \ALU|ALU_ResultSig~232_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~232 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~232 .lut_mask = 64'h0000000000200000;
defparam \ALU|ALU_ResultSig~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~477 (
// Equation(s):
// \ALU|ALU_ResultSig~477_combout  = ( \REG|Mux7~4_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (\ALU|ALU_ResultSig~232_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~62_combout  & (\ALU|ALU_ResultSig~232_combout  & \REG|Mux7~9_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\ALU|ALU_ResultSig~232_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~477 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~477 .lut_mask = 64'h00080008040C040C;
defparam \ALU|ALU_ResultSig~477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~478 (
// Equation(s):
// \ALU|ALU_ResultSig~478_combout  = ( \ALU|ALU_ResultSig~236_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (\REG|Mux12~10_combout )) # (\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux13~10_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~236_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (\ALU|ALU_ResultSig~180_combout )) # (\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux13~10_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~236_combout  & ( 
// !\REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (\REG|Mux12~10_combout )) # (\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux13~10_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~236_combout  & ( !\REG|Mux11~10_combout  & ( (\REG|Mux13~10_combout  & 
// \ALU|ALU_ResultSig~62_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~180_combout ),
	.datab(!\REG|Mux12~10_combout ),
	.datac(!\REG|Mux13~10_combout ),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\ALU|ALU_ResultSig~236_combout ),
	.dataf(!\REG|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~478 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~478 .lut_mask = 64'h000F330F550F330F;
defparam \ALU|ALU_ResultSig~478 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~60 (
// Equation(s):
// \ALU|ALU_ResultSig~60_combout  = ( \ALU|Equal68~7_combout  & ( (!\ALU|Equal68~6_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout ))) ) )

	.dataa(!\ALU|Equal68~6_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~60 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~60 .lut_mask = 64'h0000000000020002;
defparam \ALU|ALU_ResultSig~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~476 (
// Equation(s):
// \ALU|ALU_ResultSig~476_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~60_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux8~9_combout ))) ) ) # ( !\REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~60_combout  & 
// (\REG|Mux8~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\ALU|ALU_ResultSig~60_combout ),
	.datab(gnd),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~476 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~476 .lut_mask = 64'h0500050005550555;
defparam \ALU|ALU_ResultSig~476 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~479 (
// Equation(s):
// \ALU|ALU_ResultSig~479_combout  = ( !\ALU|ALU_ResultSig~478_combout  & ( !\ALU|ALU_ResultSig~476_combout  & ( (!\ALU|ALU_ResultSig~475_combout  & (!\ALU|ALU_ResultSig~477_combout  & ((!\ALU|ALU_ResultSig~271_combout ) # (!\REG|Mux10~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~475_combout ),
	.datab(!\ALU|ALU_ResultSig~271_combout ),
	.datac(!\ALU|ALU_ResultSig~477_combout ),
	.datad(!\REG|Mux10~10_combout ),
	.datae(!\ALU|ALU_ResultSig~478_combout ),
	.dataf(!\ALU|ALU_ResultSig~476_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~479_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~479 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~479 .lut_mask = 64'hA080000000000000;
defparam \ALU|ALU_ResultSig~479 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~201 (
// Equation(s):
// \ALU|ALU_ResultSig~201_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~201 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~201 .lut_mask = 64'h000000000002A8A0;
defparam \ALU|ALU_ResultSig~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~244 (
// Equation(s):
// \ALU|ALU_ResultSig~244_combout  = ( !\ALU|ALU_ResultSig~201_combout  & ( !\ALU|ALU_ResultSig~62_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~244 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~244 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~472 (
// Equation(s):
// \ALU|ALU_ResultSig~472_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~472 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~472 .lut_mask = 64'h000055550000575F;
defparam \ALU|ALU_ResultSig~472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~471 (
// Equation(s):
// \ALU|ALU_ResultSig~471_combout  = ( \ALU|Equal73~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [12] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux19~9_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux19~4_combout )))) ) ) # ( !\ALU|Equal73~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [12] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux19~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~4_combout )))) ) )

	.dataa(!\REG|Mux19~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\REG|Mux19~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~471_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~471 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~471 .lut_mask = 64'h010D010DE020E020;
defparam \ALU|ALU_ResultSig~471 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N30
cyclonev_lcell_comb \ALU|Equal68~5 (
// Equation(s):
// \ALU|Equal68~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~5 .extended_lut = "off";
defparam \ALU|Equal68~5 .lut_mask = 64'h0000000033003300;
defparam \ALU|Equal68~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~167 (
// Equation(s):
// \ALU|ALU_ResultSig~167_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal68~5_combout  & \ALU|Equal73~2_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~5_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~167 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~167 .lut_mask = 64'h0003000300000000;
defparam \ALU|ALU_ResultSig~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~212 (
// Equation(s):
// \ALU|ALU_ResultSig~212_combout  = ( \ALU|Equal68~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~212 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~212 .lut_mask = 64'h00000000000A000A;
defparam \ALU|ALU_ResultSig~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~359 (
// Equation(s):
// \ALU|ALU_ResultSig~359_combout  = ( \REG|Mux1~4_combout  & ( (\ALU|ALU_ResultSig~167_combout  & (!\ALU|ALU_ResultSig~212_combout  & ((\REG|Mux1~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux1~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~167_combout  & (!\ALU|ALU_ResultSig~212_combout  & \REG|Mux1~9_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~167_combout ),
	.datac(!\ALU|ALU_ResultSig~212_combout ),
	.datad(!\REG|Mux1~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~359 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~359 .lut_mask = 64'h0020002010301030;
defparam \ALU|ALU_ResultSig~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~21 (
// Equation(s):
// \ALU|ALU_ResultSig~21_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~2_combout  & \ALU|Equal68~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal68~2_combout ),
	.datad(!\ALU|Equal68~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~21 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~21 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~318 (
// Equation(s):
// \ALU|ALU_ResultSig~318_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (((!\ALU|Equal73~2_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9])) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( 
// (!\ALU|Equal73~2_combout ) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( ((!\ALU|Equal73~2_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ALU|Equal73~2_combout ) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~318 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~318 .lut_mask = 64'hFFE0FF5FFFA0FF7F;
defparam \ALU|ALU_ResultSig~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~210 (
// Equation(s):
// \ALU|ALU_ResultSig~210_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & \ALU|Equal68~5_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ALU|Equal68~5_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~210 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~210 .lut_mask = 64'h000A000A00000000;
defparam \ALU|ALU_ResultSig~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~360 (
// Equation(s):
// \ALU|ALU_ResultSig~360_combout  = ( !\ALU|ALU_ResultSig~210_combout  & ( (!\ALU|ALU_ResultSig~21_combout  & \ALU|ALU_ResultSig~318_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(!\ALU|ALU_ResultSig~318_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~360 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~360 .lut_mask = 64'h00F000F000000000;
defparam \ALU|ALU_ResultSig~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~49 (
// Equation(s):
// \ALU|ALU_ResultSig~49_combout  = ( \ALU|Equal68~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~49 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~49 .lut_mask = 64'h00000000000C000C;
defparam \ALU|ALU_ResultSig~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~357 (
// Equation(s):
// \ALU|ALU_ResultSig~357_combout  = ( \ALU|ALU_ResultSig~50_combout  & ( \REG|Mux9~9_combout  & ( (!\ALU|ALU_ResultSig~49_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~50_combout  & ( !\REG|Mux9~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout  & !\ALU|ALU_ResultSig~49_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux9~4_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~49_combout ),
	.datae(!\ALU|ALU_ResultSig~50_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~357 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~357 .lut_mask = 64'h000011000000BB00;
defparam \ALU|ALU_ResultSig~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~355 (
// Equation(s):
// \ALU|ALU_ResultSig~355_combout  = ( !\ALU|ALU_ResultSig~48_combout  & ( !\ALU|ALU_ResultSig~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~40_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~355 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~355 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~358 (
// Equation(s):
// \ALU|ALU_ResultSig~358_combout  = ( \REG|Mux2~4_combout  & ( (\ALU|ALU_ResultSig~212_combout  & ((\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux2~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~9_combout  & \ALU|ALU_ResultSig~212_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux2~9_combout ),
	.datad(!\ALU|ALU_ResultSig~212_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~358 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~358 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~356 (
// Equation(s):
// \ALU|ALU_ResultSig~356_combout  = ( \ALU|ALU_ResultSig~49_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux10~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux10~9_combout ),
	.datad(!\REG|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~356 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~356 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~361 (
// Equation(s):
// \ALU|ALU_ResultSig~361_combout  = ( \ALU|ALU_ResultSig~358_combout  & ( \ALU|ALU_ResultSig~356_combout  & ( (!\ALU|ALU_ResultSig~360_combout  & !\ALU|ALU_ResultSig~355_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~358_combout  & ( \ALU|ALU_ResultSig~356_combout 
//  & ( (!\ALU|ALU_ResultSig~355_combout  & ((!\ALU|ALU_ResultSig~359_combout ) # (!\ALU|ALU_ResultSig~360_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~358_combout  & ( !\ALU|ALU_ResultSig~356_combout  & ( (!\ALU|ALU_ResultSig~360_combout  & 
// ((!\ALU|ALU_ResultSig~357_combout ) # (!\ALU|ALU_ResultSig~355_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~358_combout  & ( !\ALU|ALU_ResultSig~356_combout  & ( (!\ALU|ALU_ResultSig~359_combout  & (((!\ALU|ALU_ResultSig~357_combout ) # 
// (!\ALU|ALU_ResultSig~355_combout )))) # (\ALU|ALU_ResultSig~359_combout  & (!\ALU|ALU_ResultSig~360_combout  & ((!\ALU|ALU_ResultSig~357_combout ) # (!\ALU|ALU_ResultSig~355_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~359_combout ),
	.datab(!\ALU|ALU_ResultSig~360_combout ),
	.datac(!\ALU|ALU_ResultSig~357_combout ),
	.datad(!\ALU|ALU_ResultSig~355_combout ),
	.datae(!\ALU|ALU_ResultSig~358_combout ),
	.dataf(!\ALU|ALU_ResultSig~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~361 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~361 .lut_mask = 64'hEEE0CCC0EE00CC00;
defparam \ALU|ALU_ResultSig~361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N35
dffeas \REG|registers[17][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][8] .is_wysiwyg = "true";
defparam \REG|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N41
dffeas \REG|registers[21][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][8] .is_wysiwyg = "true";
defparam \REG|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N20
dffeas \REG|registers[29][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][8] .is_wysiwyg = "true";
defparam \REG|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N49
dffeas \REG|registers[25][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][8] .is_wysiwyg = "true";
defparam \REG|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N21
cyclonev_lcell_comb \REG|Mux23~1 (
// Equation(s):
// \REG|Mux23~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[21][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & ((\REG|registers[29][8]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][8]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[17][8]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[25][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[21][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[29][8]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[25][8]~q  & ( (\REG|registers[17][8]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REG|registers[17][8]~q ),
	.datab(!\REG|registers[21][8]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[29][8]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REG|registers[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~1 .extended_lut = "off";
defparam \REG|Mux23~1 .lut_mask = 64'h5050303F5F5F303F;
defparam \REG|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y19_N50
dffeas \REG|registers[19][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][8] .is_wysiwyg = "true";
defparam \REG|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N59
dffeas \REG|registers[27][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][8] .is_wysiwyg = "true";
defparam \REG|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N42
cyclonev_lcell_comb \REG|registers[23][8]~feeder (
// Equation(s):
// \REG|registers[23][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][8]~feeder .extended_lut = "off";
defparam \REG|registers[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N44
dffeas \REG|registers[23][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][8] .is_wysiwyg = "true";
defparam \REG|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N20
dffeas \REG|registers[31][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][8] .is_wysiwyg = "true";
defparam \REG|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N21
cyclonev_lcell_comb \REG|Mux23~3 (
// Equation(s):
// \REG|Mux23~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][8]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][8]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][8]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][8]~q  ) ) )

	.dataa(!\REG|registers[19][8]~q ),
	.datab(!\REG|registers[27][8]~q ),
	.datac(!\REG|registers[23][8]~q ),
	.datad(!\REG|registers[31][8]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~3 .extended_lut = "off";
defparam \REG|Mux23~3 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N5
dffeas \REG|registers[18][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][8] .is_wysiwyg = "true";
defparam \REG|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N32
dffeas \REG|registers[30][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][8] .is_wysiwyg = "true";
defparam \REG|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N50
dffeas \REG|registers[22][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][8] .is_wysiwyg = "true";
defparam \REG|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N37
dffeas \REG|registers[26][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][8] .is_wysiwyg = "true";
defparam \REG|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N39
cyclonev_lcell_comb \REG|Mux23~2 (
// Equation(s):
// \REG|Mux23~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[30][8]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[18][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[22][8]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[26][8]~q  & ( (\REG|registers[30][8]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[26][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[18][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[22][8]~q ))) ) ) )

	.dataa(!\REG|registers[18][8]~q ),
	.datab(!\REG|registers[30][8]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[22][8]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~2 .extended_lut = "off";
defparam \REG|Mux23~2 .lut_mask = 64'h505F0303505FF3F3;
defparam \REG|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N35
dffeas \REG|registers[28][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][8] .is_wysiwyg = "true";
defparam \REG|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N25
dffeas \REG|registers[24][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][8] .is_wysiwyg = "true";
defparam \REG|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N47
dffeas \REG|registers[16][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][8] .is_wysiwyg = "true";
defparam \REG|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N26
dffeas \REG|registers[20][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][8] .is_wysiwyg = "true";
defparam \REG|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N30
cyclonev_lcell_comb \REG|Mux23~0 (
// Equation(s):
// \REG|Mux23~0_combout  = ( \REG|registers[16][8]~q  & ( \REG|registers[20][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][8]~q ))) ) ) ) # ( !\REG|registers[16][8]~q  & ( \REG|registers[20][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][8]~q )))) ) ) ) # ( \REG|registers[16][8]~q  & ( !\REG|registers[20][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][8]~q )))) ) ) ) # ( !\REG|registers[16][8]~q  & ( !\REG|registers[20][8]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][8]~q )))) ) ) )

	.dataa(!\REG|registers[28][8]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[24][8]~q ),
	.datae(!\REG|registers[16][8]~q ),
	.dataf(!\REG|registers[20][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~0 .extended_lut = "off";
defparam \REG|Mux23~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \REG|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N15
cyclonev_lcell_comb \REG|Mux23~4 (
// Equation(s):
// \REG|Mux23~4_combout  = ( \REG|Mux23~2_combout  & ( \REG|Mux23~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux23~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux23~3_combout )))) ) ) ) # ( !\REG|Mux23~2_combout  & ( \REG|Mux23~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux23~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux23~3_combout ))))) ) ) ) # ( \REG|Mux23~2_combout  & ( !\REG|Mux23~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux23~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux23~3_combout ))))) ) ) ) # ( !\REG|Mux23~2_combout  & ( !\REG|Mux23~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux23~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux23~3_combout ))))) ) ) )

	.dataa(!\REG|Mux23~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|Mux23~3_combout ),
	.datae(!\REG|Mux23~2_combout ),
	.dataf(!\REG|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~4 .extended_lut = "off";
defparam \REG|Mux23~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REG|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~388 (
// Equation(s):
// \ALU|ALU_ResultSig~388_combout  = ( \REG|Mux23~4_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((\REG|Mux23~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux23~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~66_combout  & \REG|Mux23~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\REG|Mux23~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~388 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~388 .lut_mask = 64'h000A000A050F050F;
defparam \ALU|ALU_ResultSig~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~229 (
// Equation(s):
// \ALU|ALU_ResultSig~229_combout  = ( !\ALU|ALU_ResultSig~53_combout  & ( !\ALU|ALU_ResultSig~138_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~138_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~229 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~229 .lut_mask = 64'hF0F0F0F000000000;
defparam \ALU|ALU_ResultSig~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~462 (
// Equation(s):
// \ALU|ALU_ResultSig~462_combout  = ( \REG|Mux14~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & (\ALU|ALU_ResultSig~62_combout  & ((\REG|Mux14~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux14~4_combout  & ( 
// (!\ALU|ALU_ResultSig~53_combout  & (\ALU|ALU_ResultSig~62_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux14~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux14~9_combout ),
	.datae(!\REG|Mux14~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~462 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~462 .lut_mask = 64'h0020022200200222;
defparam \ALU|ALU_ResultSig~462 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y20_N55
dffeas \REG|registers[14][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][11] .is_wysiwyg = "true";
defparam \REG|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N14
dffeas \REG|registers[13][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][11] .is_wysiwyg = "true";
defparam \REG|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N41
dffeas \REG|registers[15][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][11] .is_wysiwyg = "true";
defparam \REG|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y17_N29
dffeas \REG|registers[12][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][11] .is_wysiwyg = "true";
defparam \REG|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N36
cyclonev_lcell_comb \REG|Mux20~6 (
// Equation(s):
// \REG|Mux20~6_combout  = ( \REG|registers[12][11]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[15][11]~q ))) ) ) ) # ( !\REG|registers[12][11]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][11]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][11]~q ))) ) ) ) # ( \REG|registers[12][11]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[13][11]~q ) ) ) ) # ( !\REG|registers[12][11]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[13][11]~q ) ) ) )

	.dataa(!\REG|registers[14][11]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|registers[13][11]~q ),
	.datad(!\REG|registers[15][11]~q ),
	.datae(!\REG|registers[12][11]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~6 .extended_lut = "off";
defparam \REG|Mux20~6 .lut_mask = 64'h0303CFCF44774477;
defparam \REG|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N30
cyclonev_lcell_comb \REG|registers[8][11]~feeder (
// Equation(s):
// \REG|registers[8][11]~feeder_combout  = ( \ALU|ALU_Result[11]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[11]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][11]~feeder .extended_lut = "off";
defparam \REG|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y19_N32
dffeas \REG|registers[8][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][11] .is_wysiwyg = "true";
defparam \REG|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N32
dffeas \REG|registers[11][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][11] .is_wysiwyg = "true";
defparam \REG|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N14
dffeas \REG|registers[9][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][11] .is_wysiwyg = "true";
defparam \REG|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y20_N49
dffeas \REG|registers[10][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][11] .is_wysiwyg = "true";
defparam \REG|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N33
cyclonev_lcell_comb \REG|Mux20~5 (
// Equation(s):
// \REG|Mux20~5_combout  = ( \REG|registers[10][11]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[11][11]~q ) ) ) ) # ( !\REG|registers[10][11]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[11][11]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[10][11]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][11]~q ))) ) ) ) # ( !\REG|registers[10][11]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][11]~q ))) ) ) )

	.dataa(!\REG|registers[8][11]~q ),
	.datab(!\REG|registers[11][11]~q ),
	.datac(!\REG|registers[9][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[10][11]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~5 .extended_lut = "off";
defparam \REG|Mux20~5 .lut_mask = 64'h550F550F0033FF33;
defparam \REG|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N20
dffeas \REG|registers[2][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][11] .is_wysiwyg = "true";
defparam \REG|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N3
cyclonev_lcell_comb \REG|registers[0][11]~feeder (
// Equation(s):
// \REG|registers[0][11]~feeder_combout  = ( \ALU|ALU_Result[11]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[11]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][11]~feeder .extended_lut = "off";
defparam \REG|registers[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N5
dffeas \REG|registers[0][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][11] .is_wysiwyg = "true";
defparam \REG|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N54
cyclonev_lcell_comb \REG|registers[3][11]~feeder (
// Equation(s):
// \REG|registers[3][11]~feeder_combout  = ( \ALU|ALU_Result[11]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[11]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][11]~feeder .extended_lut = "off";
defparam \REG|registers[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y17_N56
dffeas \REG|registers[3][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][11] .is_wysiwyg = "true";
defparam \REG|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y17_N14
dffeas \REG|registers[1][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][11] .is_wysiwyg = "true";
defparam \REG|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N21
cyclonev_lcell_comb \REG|Mux20~8 (
// Equation(s):
// \REG|Mux20~8_combout  = ( \REG|registers[1][11]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[3][11]~q ) ) ) ) # ( !\REG|registers[1][11]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[3][11]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REG|registers[1][11]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[0][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[2][11]~q )) ) ) ) # ( !\REG|registers[1][11]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[0][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[2][11]~q )) ) ) )

	.dataa(!\REG|registers[2][11]~q ),
	.datab(!\REG|registers[0][11]~q ),
	.datac(!\REG|registers[3][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[1][11]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~8 .extended_lut = "off";
defparam \REG|Mux20~8 .lut_mask = 64'h33553355000FFF0F;
defparam \REG|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N23
dffeas \REG|registers[6][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][11] .is_wysiwyg = "true";
defparam \REG|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N14
dffeas \REG|registers[7][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][11] .is_wysiwyg = "true";
defparam \REG|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N46
dffeas \REG|registers[4][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][11] .is_wysiwyg = "true";
defparam \REG|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N2
dffeas \REG|registers[5][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][11] .is_wysiwyg = "true";
defparam \REG|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N15
cyclonev_lcell_comb \REG|Mux20~7 (
// Equation(s):
// \REG|Mux20~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][11]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][11]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][11]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][11]~q  ) ) )

	.dataa(!\REG|registers[6][11]~q ),
	.datab(!\REG|registers[7][11]~q ),
	.datac(!\REG|registers[4][11]~q ),
	.datad(!\REG|registers[5][11]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~7 .extended_lut = "off";
defparam \REG|Mux20~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \REG|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N12
cyclonev_lcell_comb \REG|Mux20~9 (
// Equation(s):
// \REG|Mux20~9_combout  = ( \REG|Mux20~8_combout  & ( \REG|Mux20~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux20~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux20~6_combout ))) ) ) ) # ( !\REG|Mux20~8_combout  & ( \REG|Mux20~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux20~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux20~6_combout )))) ) ) ) # ( \REG|Mux20~8_combout  & ( !\REG|Mux20~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux20~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux20~6_combout )))) ) ) ) # ( !\REG|Mux20~8_combout  & ( !\REG|Mux20~7_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux20~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux20~6_combout )))) ) ) )

	.dataa(!\REG|Mux20~6_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux20~5_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|Mux20~8_combout ),
	.dataf(!\REG|Mux20~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~9 .extended_lut = "off";
defparam \REG|Mux20~9 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \REG|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N3
cyclonev_lcell_comb \REG|Mux20~10 (
// Equation(s):
// \REG|Mux20~10_combout  = ( \REG|Mux20~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux20~4_combout ) ) ) # ( !\REG|Mux20~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux20~4_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux20~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~10 .extended_lut = "off";
defparam \REG|Mux20~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \REG|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~463 (
// Equation(s):
// \ALU|ALU_ResultSig~463_combout  = ( \REG|Mux18~10_combout  & ( \REG|Mux20~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~68_combout ) # (!\REG|Mux19~10_combout )))) ) ) ) # ( 
// !\REG|Mux18~10_combout  & ( \REG|Mux20~10_combout  & ( (!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~68_combout ) # (!\REG|Mux19~10_combout ))) ) ) ) # ( \REG|Mux18~10_combout  & ( !\REG|Mux20~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// ((!\ALU|ALU_ResultSig~68_combout ) # (!\REG|Mux19~10_combout ))) ) ) ) # ( !\REG|Mux18~10_combout  & ( !\REG|Mux20~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout ) # (!\REG|Mux19~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(!\REG|Mux19~10_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\REG|Mux18~10_combout ),
	.dataf(!\REG|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~463 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~463 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \ALU|ALU_ResultSig~463 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~460 (
// Equation(s):
// \ALU|ALU_ResultSig~460_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~73_combout  & \REG|Mux16~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~73_combout ),
	.datad(!\REG|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~460 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~460 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~460 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N0
cyclonev_lcell_comb \REG|Mux17~10 (
// Equation(s):
// \REG|Mux17~10_combout  = ( \REG|Mux17~4_combout  & ( (\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux17~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux17~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux17~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~10 .extended_lut = "off";
defparam \REG|Mux17~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \REG|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~461 (
// Equation(s):
// \ALU|ALU_ResultSig~461_combout  = ( \REG|Mux15~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & (\ALU|ALU_ResultSig~61_combout  & ((\REG|Mux15~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux15~4_combout  & ( 
// (!\ALU|ALU_ResultSig~53_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~61_combout  & \REG|Mux15~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\REG|Mux15~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~461 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~461 .lut_mask = 64'h00080008020A020A;
defparam \ALU|ALU_ResultSig~461 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~464 (
// Equation(s):
// \ALU|ALU_ResultSig~464_combout  = ( \REG|Mux17~10_combout  & ( !\ALU|ALU_ResultSig~461_combout  & ( (!\ALU|ALU_ResultSig~462_combout  & (\ALU|ALU_ResultSig~463_combout  & (!\ALU|ALU_ResultSig~460_combout  & !\ALU|ALU_ResultSig~72_combout ))) ) ) ) # ( 
// !\REG|Mux17~10_combout  & ( !\ALU|ALU_ResultSig~461_combout  & ( (!\ALU|ALU_ResultSig~462_combout  & (\ALU|ALU_ResultSig~463_combout  & !\ALU|ALU_ResultSig~460_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~462_combout ),
	.datab(!\ALU|ALU_ResultSig~463_combout ),
	.datac(!\ALU|ALU_ResultSig~460_combout ),
	.datad(!\ALU|ALU_ResultSig~72_combout ),
	.datae(!\REG|Mux17~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~461_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~464 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~464 .lut_mask = 64'h2020200000000000;
defparam \ALU|ALU_ResultSig~464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~455 (
// Equation(s):
// \ALU|ALU_ResultSig~455_combout  = ( \REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~60_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ) ) ) ) # ( !\REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~60_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux9~4_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux9~4_combout ),
	.datad(gnd),
	.datae(!\REG|Mux9~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~455 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~455 .lut_mask = 64'h000000000505AFAF;
defparam \ALU|ALU_ResultSig~455 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~234 (
// Equation(s):
// \ALU|ALU_ResultSig~234_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~234 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~234 .lut_mask = 64'h0001000000000000;
defparam \ALU|ALU_ResultSig~234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~457 (
// Equation(s):
// \ALU|ALU_ResultSig~457_combout  = ( \REG|Mux7~4_combout  & ( (\ALU|ALU_ResultSig~234_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout  & \ALU|ALU_ResultSig~234_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux7~9_combout ),
	.datad(!\ALU|ALU_ResultSig~234_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~457 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~457 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~456 (
// Equation(s):
// \ALU|ALU_ResultSig~456_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~232_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~232_combout  & \REG|Mux8~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~232_combout ),
	.datac(gnd),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~456 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~456 .lut_mask = 64'h0022002211331133;
defparam \ALU|ALU_ResultSig~456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~458 (
// Equation(s):
// \ALU|ALU_ResultSig~458_combout  = ( \ALU|ALU_ResultSig~236_combout  & ( \REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  ) ) ) # ( !\ALU|ALU_ResultSig~236_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & 
// (\ALU|ALU_ResultSig~134_combout )) # (\ALU|ALU_ResultSig~180_combout  & ((\REG|Mux12~10_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~236_combout  & ( !\REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  ) ) ) # ( !\ALU|ALU_ResultSig~236_combout  & ( 
// !\REG|Mux11~10_combout  & ( (\ALU|ALU_ResultSig~180_combout  & \REG|Mux12~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~134_combout ),
	.datab(!\REG|Mux13~10_combout ),
	.datac(!\ALU|ALU_ResultSig~180_combout ),
	.datad(!\REG|Mux12~10_combout ),
	.datae(!\ALU|ALU_ResultSig~236_combout ),
	.dataf(!\REG|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~458 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~458 .lut_mask = 64'h000F3333505F3333;
defparam \ALU|ALU_ResultSig~458 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~459 (
// Equation(s):
// \ALU|ALU_ResultSig~459_combout  = ( !\ALU|ALU_ResultSig~456_combout  & ( !\ALU|ALU_ResultSig~458_combout  & ( (!\ALU|ALU_ResultSig~455_combout  & (!\ALU|ALU_ResultSig~457_combout  & ((!\REG|Mux10~10_combout ) # (!\ALU|ALU_ResultSig~231_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~455_combout ),
	.datab(!\REG|Mux10~10_combout ),
	.datac(!\ALU|ALU_ResultSig~457_combout ),
	.datad(!\ALU|ALU_ResultSig~231_combout ),
	.datae(!\ALU|ALU_ResultSig~456_combout ),
	.dataf(!\ALU|ALU_ResultSig~458_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~459 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~459 .lut_mask = 64'hA080000000000000;
defparam \ALU|ALU_ResultSig~459 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N21
cyclonev_lcell_comb \ALU|ALU_Result[11]~39 (
// Equation(s):
// \ALU|ALU_Result[11]~39_combout  = ( \REG|Mux20~9_combout  & ( \REG|Mux20~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux20~9_combout  & ( \REG|Mux20~4_combout  & ( (\ALU|Equal73~0_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [11]))) ) ) ) # ( \REG|Mux20~9_combout  & ( !\REG|Mux20~4_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [11]))) ) ) ) # ( !\REG|Mux20~9_combout  & ( !\REG|Mux20~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [11] & \ALU|Equal73~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(!\REG|Mux20~9_combout ),
	.dataf(!\REG|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[11]~39 .extended_lut = "off";
defparam \ALU|ALU_Result[11]~39 .lut_mask = 64'h005500F5005F00FF;
defparam \ALU|ALU_Result[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N7
dffeas \REG|registers[6][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][10] .is_wysiwyg = "true";
defparam \REG|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N57
cyclonev_lcell_comb \REG|registers[7][10]~feeder (
// Equation(s):
// \REG|registers[7][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[7][10]~feeder .extended_lut = "off";
defparam \REG|registers[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N59
dffeas \REG|registers[7][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][10] .is_wysiwyg = "true";
defparam \REG|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N26
dffeas \REG|registers[4][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][10] .is_wysiwyg = "true";
defparam \REG|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N53
dffeas \REG|registers[5][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][10] .is_wysiwyg = "true";
defparam \REG|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N12
cyclonev_lcell_comb \REG|Mux21~7 (
// Equation(s):
// \REG|Mux21~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][10]~q  ) ) )

	.dataa(!\REG|registers[6][10]~q ),
	.datab(!\REG|registers[7][10]~q ),
	.datac(!\REG|registers[4][10]~q ),
	.datad(!\REG|registers[5][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~7 .extended_lut = "off";
defparam \REG|Mux21~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \REG|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N56
dffeas \REG|registers[15][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][10] .is_wysiwyg = "true";
defparam \REG|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N14
dffeas \REG|registers[14][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][10] .is_wysiwyg = "true";
defparam \REG|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N44
dffeas \REG|registers[13][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][10] .is_wysiwyg = "true";
defparam \REG|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N24
cyclonev_lcell_comb \REG|registers[12][10]~feeder (
// Equation(s):
// \REG|registers[12][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][10]~feeder .extended_lut = "off";
defparam \REG|registers[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N26
dffeas \REG|registers[12][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][10] .is_wysiwyg = "true";
defparam \REG|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N33
cyclonev_lcell_comb \REG|Mux21~6 (
// Equation(s):
// \REG|Mux21~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][10]~q  ) ) )

	.dataa(!\REG|registers[15][10]~q ),
	.datab(!\REG|registers[14][10]~q ),
	.datac(!\REG|registers[13][10]~q ),
	.datad(!\REG|registers[12][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~6 .extended_lut = "off";
defparam \REG|Mux21~6 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N2
dffeas \REG|registers[10][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][10] .is_wysiwyg = "true";
defparam \REG|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N32
dffeas \REG|registers[11][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][10] .is_wysiwyg = "true";
defparam \REG|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N8
dffeas \REG|registers[9][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][10] .is_wysiwyg = "true";
defparam \REG|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N3
cyclonev_lcell_comb \REG|registers[8][10]~feeder (
// Equation(s):
// \REG|registers[8][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][10]~feeder .extended_lut = "off";
defparam \REG|registers[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N5
dffeas \REG|registers[8][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][10] .is_wysiwyg = "true";
defparam \REG|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N39
cyclonev_lcell_comb \REG|Mux21~5 (
// Equation(s):
// \REG|Mux21~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[11][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[10][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[8][10]~q  ) ) )

	.dataa(!\REG|registers[10][10]~q ),
	.datab(!\REG|registers[11][10]~q ),
	.datac(!\REG|registers[9][10]~q ),
	.datad(!\REG|registers[8][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~5 .extended_lut = "off";
defparam \REG|Mux21~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N29
dffeas \REG|registers[2][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][10] .is_wysiwyg = "true";
defparam \REG|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N49
dffeas \REG|registers[0][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][10] .is_wysiwyg = "true";
defparam \REG|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N44
dffeas \REG|registers[1][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][10] .is_wysiwyg = "true";
defparam \REG|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N3
cyclonev_lcell_comb \REG|registers[3][10]~feeder (
// Equation(s):
// \REG|registers[3][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][10]~feeder .extended_lut = "off";
defparam \REG|registers[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N5
dffeas \REG|registers[3][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][10] .is_wysiwyg = "true";
defparam \REG|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \REG|Mux21~8 (
// Equation(s):
// \REG|Mux21~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][10]~q  ) ) )

	.dataa(!\REG|registers[2][10]~q ),
	.datab(!\REG|registers[0][10]~q ),
	.datac(!\REG|registers[1][10]~q ),
	.datad(!\REG|registers[3][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~8 .extended_lut = "off";
defparam \REG|Mux21~8 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N6
cyclonev_lcell_comb \REG|Mux21~9 (
// Equation(s):
// \REG|Mux21~9_combout  = ( \REG|Mux21~5_combout  & ( \REG|Mux21~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux21~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux21~6_combout )))) ) ) ) # ( !\REG|Mux21~5_combout  & ( \REG|Mux21~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux21~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|Mux21~6_combout )))) ) ) ) # ( 
// \REG|Mux21~5_combout  & ( !\REG|Mux21~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux21~7_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|Mux21~6_combout )))) ) ) ) # ( !\REG|Mux21~5_combout  & ( !\REG|Mux21~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux21~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux21~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux21~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|Mux21~6_combout ),
	.datae(!\REG|Mux21~5_combout ),
	.dataf(!\REG|Mux21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~9 .extended_lut = "off";
defparam \REG|Mux21~9 .lut_mask = 64'h02075257A2A7F2F7;
defparam \REG|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N3
cyclonev_lcell_comb \REG|Mux21~10 (
// Equation(s):
// \REG|Mux21~10_combout  = ( \REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  ) ) # ( !\REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux21~4_combout  & ( !\REG|Mux21~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux21~4_combout ),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~10 .extended_lut = "off";
defparam \REG|Mux21~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \REG|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~434 (
// Equation(s):
// \ALU|ALU_ResultSig~434_combout  = ( \REG|Mux16~9_combout  & ( \REG|Mux16~4_combout  & ( (\ALU|ALU_ResultSig~61_combout  & !\ALU|ALU_ResultSig~188_combout ) ) ) ) # ( !\REG|Mux16~9_combout  & ( \REG|Mux16~4_combout  & ( (\ALU|ALU_ResultSig~61_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|ALU_ResultSig~188_combout )) ) ) ) # ( \REG|Mux16~9_combout  & ( !\REG|Mux16~4_combout  & ( (\ALU|ALU_ResultSig~61_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// !\ALU|ALU_ResultSig~188_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~188_combout ),
	.datae(!\REG|Mux16~9_combout ),
	.dataf(!\REG|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~434 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~434 .lut_mask = 64'h0000500005005500;
defparam \ALU|ALU_ResultSig~434 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~436 (
// Equation(s):
// \ALU|ALU_ResultSig~436_combout  = ( \REG|Mux18~10_combout  & ( \REG|Mux20~10_combout  & ( ((!\ALU|ALU_ResultSig~70_combout  & (\ALU|ALU_ResultSig~158_combout )) # (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux19~10_combout )))) # 
// (\ALU|ALU_ResultSig~68_combout ) ) ) ) # ( !\REG|Mux18~10_combout  & ( \REG|Mux20~10_combout  & ( ((\ALU|ALU_ResultSig~70_combout  & \REG|Mux19~10_combout )) # (\ALU|ALU_ResultSig~68_combout ) ) ) ) # ( \REG|Mux18~10_combout  & ( !\REG|Mux20~10_combout  & 
// ( (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~70_combout  & (\ALU|ALU_ResultSig~158_combout )) # (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux19~10_combout ))))) ) ) ) # ( !\REG|Mux18~10_combout  & ( !\REG|Mux20~10_combout  & ( 
// (\ALU|ALU_ResultSig~70_combout  & (\REG|Mux19~10_combout  & !\ALU|ALU_ResultSig~68_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~158_combout ),
	.datac(!\REG|Mux19~10_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(!\REG|Mux18~10_combout ),
	.dataf(!\REG|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~436 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~436 .lut_mask = 64'h0500270005FF27FF;
defparam \ALU|ALU_ResultSig~436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~193 (
// Equation(s):
// \ALU|ALU_ResultSig~193_combout  = ( \ALU|ALU_ResultSig~192_combout  & ( !\ALU|ALU_ResultSig~68_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~192_combout ),
	.dataf(!\ALU|ALU_ResultSig~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~193 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~193 .lut_mask = 64'h0000FFFF00000000;
defparam \ALU|ALU_ResultSig~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~435 (
// Equation(s):
// \ALU|ALU_ResultSig~435_combout  = ( \REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & \ALU|ALU_ResultSig~62_combout ) ) ) ) # ( !\REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~62_combout )) ) ) ) # ( \REG|Mux15~9_combout  & ( !\REG|Mux15~4_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~62_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~188_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\REG|Mux15~9_combout ),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~435 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~435 .lut_mask = 64'h00000088002200AA;
defparam \ALU|ALU_ResultSig~435 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~441 (
// Equation(s):
// \ALU|ALU_ResultSig~441_combout  = ( \REG|Mux13~4_combout  & ( \ALU|ALU_ResultSig~54_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (!\ALU|ALU_ResultSig~140_combout  & ((\REG|Mux13~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) 
// ) ) ) # ( !\REG|Mux13~4_combout  & ( \ALU|ALU_ResultSig~54_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~68_combout  & (\REG|Mux13~9_combout  & !\ALU|ALU_ResultSig~140_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(!\REG|Mux13~9_combout ),
	.datad(!\ALU|ALU_ResultSig~140_combout ),
	.datae(!\REG|Mux13~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~441 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~441 .lut_mask = 64'h0000000008004C00;
defparam \ALU|ALU_ResultSig~441 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~437 (
// Equation(s):
// \ALU|ALU_ResultSig~437_combout  = ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~60_combout  & (!\ALU|ALU_ResultSig~188_combout  & ((\REG|Mux10~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux10~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~9_combout  & (\ALU|ALU_ResultSig~60_combout  & !\ALU|ALU_ResultSig~188_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux10~9_combout ),
	.datac(!\ALU|ALU_ResultSig~60_combout ),
	.datad(!\ALU|ALU_ResultSig~188_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~437 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~437 .lut_mask = 64'h0200020007000700;
defparam \ALU|ALU_ResultSig~437 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~440 (
// Equation(s):
// \ALU|ALU_ResultSig~440_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal68~6_combout  & ( (!\ALU|Equal68~8_combout  & (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~8_combout ),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal68~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~440 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~440 .lut_mask = 64'h000000000000000C;
defparam \ALU|ALU_ResultSig~440 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~439 (
// Equation(s):
// \ALU|ALU_ResultSig~439_combout  = ( \REG|Mux12~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ALU|ALU_ResultSig~188_combout  & \ALU|ALU_ResultSig~56_combout ) ) ) ) # ( \REG|Mux12~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ALU|ALU_ResultSig~188_combout  & (\ALU|ALU_ResultSig~56_combout  & \REG|Mux12~9_combout )) ) ) ) # ( !\REG|Mux12~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( 
// (!\ALU|ALU_ResultSig~188_combout  & (\ALU|ALU_ResultSig~56_combout  & \REG|Mux12~9_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~188_combout ),
	.datab(!\ALU|ALU_ResultSig~56_combout ),
	.datac(!\REG|Mux12~9_combout ),
	.datad(gnd),
	.datae(!\REG|Mux12~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~439 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~439 .lut_mask = 64'h0202020200002222;
defparam \ALU|ALU_ResultSig~439 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~58 (
// Equation(s):
// \ALU|ALU_ResultSig~58_combout  = ( \ALU|Equal68~7_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (!\ALU|Equal68~6_combout  & \ALU|Equal73~2_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~58 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~58 .lut_mask = 64'h0000000000400040;
defparam \ALU|ALU_ResultSig~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~438 (
// Equation(s):
// \ALU|ALU_ResultSig~438_combout  = ( \REG|Mux11~4_combout  & ( \REG|Mux11~9_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & \ALU|ALU_ResultSig~58_combout ) ) ) ) # ( !\REG|Mux11~4_combout  & ( \REG|Mux11~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~188_combout  & \ALU|ALU_ResultSig~58_combout )) ) ) ) # ( \REG|Mux11~4_combout  & ( !\REG|Mux11~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (!\ALU|ALU_ResultSig~188_combout  & \ALU|ALU_ResultSig~58_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~188_combout ),
	.datad(!\ALU|ALU_ResultSig~58_combout ),
	.datae(!\REG|Mux11~4_combout ),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~438 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~438 .lut_mask = 64'h0000003000C000F0;
defparam \ALU|ALU_ResultSig~438 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~442 (
// Equation(s):
// \ALU|ALU_ResultSig~442_combout  = ( !\ALU|ALU_ResultSig~439_combout  & ( !\ALU|ALU_ResultSig~438_combout  & ( (!\ALU|ALU_ResultSig~441_combout  & (!\ALU|ALU_ResultSig~437_combout  & ((!\REG|Mux14~10_combout ) # (!\ALU|ALU_ResultSig~440_combout )))) ) ) )

	.dataa(!\REG|Mux14~10_combout ),
	.datab(!\ALU|ALU_ResultSig~441_combout ),
	.datac(!\ALU|ALU_ResultSig~437_combout ),
	.datad(!\ALU|ALU_ResultSig~440_combout ),
	.datae(!\ALU|ALU_ResultSig~439_combout ),
	.dataf(!\ALU|ALU_ResultSig~438_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~442 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~442 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~442 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~443 (
// Equation(s):
// \ALU|ALU_ResultSig~443_combout  = ( \REG|Mux17~10_combout  & ( \ALU|ALU_ResultSig~442_combout  & ( (!\ALU|ALU_ResultSig~434_combout  & (!\ALU|ALU_ResultSig~436_combout  & (!\ALU|ALU_ResultSig~193_combout  & !\ALU|ALU_ResultSig~435_combout ))) ) ) ) # ( 
// !\REG|Mux17~10_combout  & ( \ALU|ALU_ResultSig~442_combout  & ( (!\ALU|ALU_ResultSig~434_combout  & (!\ALU|ALU_ResultSig~436_combout  & !\ALU|ALU_ResultSig~435_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~434_combout ),
	.datab(!\ALU|ALU_ResultSig~436_combout ),
	.datac(!\ALU|ALU_ResultSig~193_combout ),
	.datad(!\ALU|ALU_ResultSig~435_combout ),
	.datae(!\REG|Mux17~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~442_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~443 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~443 .lut_mask = 64'h0000000088008000;
defparam \ALU|ALU_ResultSig~443 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~432 (
// Equation(s):
// \ALU|ALU_ResultSig~432_combout  = ( !\ALU|ALU_ResultSig~40_combout  & ( !\ALU|ALU_ResultSig~188_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~40_combout ),
	.dataf(!\ALU|ALU_ResultSig~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~432 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~432 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|ALU_ResultSig~432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~423 (
// Equation(s):
// \ALU|ALU_ResultSig~423_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8]))) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~423 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~423 .lut_mask = 64'h0505050515151515;
defparam \ALU|ALU_ResultSig~423 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~45 (
// Equation(s):
// \ALU|ALU_ResultSig~45_combout  = ( \ALU|Equal68~4_combout  & ( !\ALU|Equal68~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal68~4_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~45 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~45 .lut_mask = 64'h0000020200000000;
defparam \ALU|ALU_ResultSig~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~43 (
// Equation(s):
// \ALU|ALU_ResultSig~43_combout  = ( \ALU|Equal68~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & (!\ALU|Equal68~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ALU|Equal68~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~43 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~43 .lut_mask = 64'h0000000020002000;
defparam \ALU|ALU_ResultSig~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~20 (
// Equation(s):
// \ALU|ALU_ResultSig~20_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~3_combout  ) ) # ( \ALU|Equal73~2_combout  & ( !\ALU|Equal68~3_combout  & ( (\ALU|Equal68~4_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~4_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~20 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~20 .lut_mask = 64'h000000FC0000FFFF;
defparam \ALU|ALU_ResultSig~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~25 (
// Equation(s):
// \ALU|ALU_ResultSig~25_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & \ALU|Equal68~5_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ALU|Equal68~5_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~25 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~25 .lut_mask = 64'h0003000000030000;
defparam \ALU|ALU_ResultSig~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~429 (
// Equation(s):
// \ALU|ALU_ResultSig~429_combout  = ( \ALU|ALU_ResultSig~25_combout  & ( (!\ALU|ALU_ResultSig~20_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux0~4_combout )))) ) )

	.dataa(!\REG|Mux0~4_combout ),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~20_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~429 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~429 .lut_mask = 64'h0000000035003500;
defparam \ALU|ALU_ResultSig~429 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~23 (
// Equation(s):
// \ALU|ALU_ResultSig~23_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~23 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~23 .lut_mask = 64'h000000000000F000;
defparam \ALU|ALU_ResultSig~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~430 (
// Equation(s):
// \ALU|ALU_ResultSig~430_combout  = ( \REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( (!\ALU|ALU_ResultSig~20_combout  & \ALU|ALU_ResultSig~23_combout ) ) ) ) # ( !\REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~20_combout  & \ALU|ALU_ResultSig~23_combout )) ) ) ) # ( \REG|Mux1~4_combout  & ( !\REG|Mux1~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (!\ALU|ALU_ResultSig~20_combout  & \ALU|ALU_ResultSig~23_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~20_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~23_combout ),
	.datae(!\REG|Mux1~4_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~430 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~430 .lut_mask = 64'h00000044008800CC;
defparam \ALU|ALU_ResultSig~430 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~431 (
// Equation(s):
// \ALU|ALU_ResultSig~431_combout  = ( \REG|Mux5~10_combout  & ( !\ALU|ALU_ResultSig~430_combout  & ( (!\ALU|ALU_ResultSig~43_combout  & (!\ALU|ALU_ResultSig~429_combout  & ((!\ALU|ALU_ResultSig~45_combout ) # (!\REG|Mux4~10_combout )))) ) ) ) # ( 
// !\REG|Mux5~10_combout  & ( !\ALU|ALU_ResultSig~430_combout  & ( (!\ALU|ALU_ResultSig~429_combout  & ((!\ALU|ALU_ResultSig~45_combout ) # (!\REG|Mux4~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~45_combout ),
	.datab(!\ALU|ALU_ResultSig~43_combout ),
	.datac(!\ALU|ALU_ResultSig~429_combout ),
	.datad(!\REG|Mux4~10_combout ),
	.datae(!\REG|Mux5~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~430_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~431 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~431 .lut_mask = 64'hF0A0C08000000000;
defparam \ALU|ALU_ResultSig~431 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~260 (
// Equation(s):
// \ALU|ALU_ResultSig~260_combout  = ( \ALU|Equal68~4_combout  & ( \ALU|Equal68~3_combout  & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ALU|Equal68~4_combout  & ( \ALU|Equal68~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// \ALU|Equal73~2_combout ) ) ) ) # ( \ALU|Equal68~4_combout  & ( !\ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal68~4_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~260 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~260 .lut_mask = 64'h00000E0E05050F0F;
defparam \ALU|ALU_ResultSig~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~418 (
// Equation(s):
// \ALU|ALU_ResultSig~418_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~418 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~418 .lut_mask = 64'h000000000F000F00;
defparam \ALU|ALU_ResultSig~418 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~419 (
// Equation(s):
// \ALU|ALU_ResultSig~419_combout  = ( \REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( (!\ALU|ALU_ResultSig~260_combout  & (!\ALU|ALU_ResultSig~418_combout  & \ALU|ALU_ResultSig~21_combout )) ) ) ) # ( !\REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~260_combout  & (!\ALU|ALU_ResultSig~418_combout  & \ALU|ALU_ResultSig~21_combout ))) ) ) ) # ( \REG|Mux2~4_combout  & ( !\REG|Mux2~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~260_combout  & (!\ALU|ALU_ResultSig~418_combout  & \ALU|ALU_ResultSig~21_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~260_combout ),
	.datac(!\ALU|ALU_ResultSig~418_combout ),
	.datad(!\ALU|ALU_ResultSig~21_combout ),
	.datae(!\REG|Mux2~4_combout ),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~419 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~419 .lut_mask = 64'h00000040008000C0;
defparam \ALU|ALU_ResultSig~419 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~420 (
// Equation(s):
// \ALU|ALU_ResultSig~420_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( (\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~116_combout ) # (\ALU|ALU_ResultSig~5_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~5_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~116_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~420 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~420 .lut_mask = 64'h005F005F00000000;
defparam \ALU|ALU_ResultSig~420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~29 (
// Equation(s):
// \ALU|ALU_ResultSig~29_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ALU|Equal68~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~29 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~29 .lut_mask = 64'h0000000000000030;
defparam \ALU|ALU_ResultSig~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~289 (
// Equation(s):
// \ALU|ALU_ResultSig~289_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~4_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~289 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~289 .lut_mask = 64'h0000000000333300;
defparam \ALU|ALU_ResultSig~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~35 (
// Equation(s):
// \ALU|ALU_ResultSig~35_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~35 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~35 .lut_mask = 64'h0000000000100000;
defparam \ALU|ALU_ResultSig~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N21
cyclonev_lcell_comb \ALU|Equal68~0 (
// Equation(s):
// \ALU|Equal68~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~0 .extended_lut = "off";
defparam \ALU|Equal68~0 .lut_mask = 64'h000000000F000F00;
defparam \ALU|Equal68~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~31 (
// Equation(s):
// \ALU|ALU_ResultSig~31_combout  = ( \ALU|Equal68~0_combout  & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\ALU|Equal68~0_combout ),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~31 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~31 .lut_mask = 64'h000000000000A0A0;
defparam \ALU|ALU_ResultSig~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~32 (
// Equation(s):
// \ALU|ALU_ResultSig~32_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal68~4_combout  & ( (!\ALU|Equal73~2_combout ) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ALU|Equal68~5_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal68~4_combout  & ( (!\ALU|Equal73~2_combout ) # (!\ALU|Equal68~5_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ALU|Equal68~4_combout  & ( 
// (!\ALU|Equal73~2_combout ) # (!\ALU|Equal68~5_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ALU|Equal68~4_combout  & ( (!\ALU|Equal73~2_combout ) # (!\ALU|Equal68~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ALU|Equal68~5_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALU|Equal68~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~32 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~32 .lut_mask = 64'hFFF0FFF0FFF0FCF0;
defparam \ALU|ALU_ResultSig~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~295 (
// Equation(s):
// \ALU|ALU_ResultSig~295_combout  = ( \REG|Mux1~9_combout  & ( \REG|Mux1~4_combout  & ( (\ALU|ALU_ResultSig~31_combout  & (\ALU|ALU_ResultSig~32_combout  & !\ALU|ALU_ResultSig~289_combout )) ) ) ) # ( !\REG|Mux1~9_combout  & ( \REG|Mux1~4_combout  & ( 
// (\ALU|ALU_ResultSig~31_combout  & (\ALU|ALU_ResultSig~32_combout  & (!\ALU|ALU_ResultSig~289_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \REG|Mux1~9_combout  & ( !\REG|Mux1~4_combout  & ( (\ALU|ALU_ResultSig~31_combout  
// & (\ALU|ALU_ResultSig~32_combout  & (!\ALU|ALU_ResultSig~289_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~31_combout ),
	.datab(!\ALU|ALU_ResultSig~32_combout ),
	.datac(!\ALU|ALU_ResultSig~289_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux1~9_combout ),
	.dataf(!\REG|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~295 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~295 .lut_mask = 64'h0000100000101010;
defparam \ALU|ALU_ResultSig~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~296 (
// Equation(s):
// \ALU|ALU_ResultSig~296_combout  = ( \ALU|ALU_ResultSig~35_combout  & ( !\ALU|ALU_ResultSig~295_combout  & ( ((!\REG|Mux0~10_combout  & ((!\ALU|ALU_ResultSig~29_combout ) # (!\REG|Mux2~10_combout )))) # (\ALU|ALU_ResultSig~289_combout ) ) ) ) # ( 
// !\ALU|ALU_ResultSig~35_combout  & ( !\ALU|ALU_ResultSig~295_combout  & ( (!\ALU|ALU_ResultSig~29_combout ) # ((!\REG|Mux2~10_combout ) # (\ALU|ALU_ResultSig~289_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~29_combout ),
	.datab(!\ALU|ALU_ResultSig~289_combout ),
	.datac(!\REG|Mux2~10_combout ),
	.datad(!\REG|Mux0~10_combout ),
	.datae(!\ALU|ALU_ResultSig~35_combout ),
	.dataf(!\ALU|ALU_ResultSig~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~296 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~296 .lut_mask = 64'hFBFBFB3300000000;
defparam \ALU|ALU_ResultSig~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~291 (
// Equation(s):
// \ALU|ALU_ResultSig~291_combout  = ( \REG|Mux4~4_combout  & ( (!\ALU|ALU_ResultSig~289_combout  & (\ALU|ALU_ResultSig~25_combout  & ((\REG|Mux4~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux4~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~289_combout  & (\ALU|ALU_ResultSig~25_combout  & \REG|Mux4~9_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~289_combout ),
	.datac(!\ALU|ALU_ResultSig~25_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~291 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~291 .lut_mask = 64'h00080008040C040C;
defparam \ALU|ALU_ResultSig~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~284 (
// Equation(s):
// \ALU|ALU_ResultSig~284_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10])) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( 
// (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [10])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [9] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~284 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~284 .lut_mask = 64'h0320130003003300;
defparam \ALU|ALU_ResultSig~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~27 (
// Equation(s):
// \ALU|ALU_ResultSig~27_combout  = ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal68~5_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ALU|Equal68~5_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~27 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~27 .lut_mask = 64'h00000000000A000A;
defparam \ALU|ALU_ResultSig~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~290 (
// Equation(s):
// \ALU|ALU_ResultSig~290_combout  = ( \REG|Mux3~9_combout  & ( (!\ALU|ALU_ResultSig~289_combout  & (\ALU|ALU_ResultSig~27_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout )))) ) ) # ( !\REG|Mux3~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~289_combout  & (\ALU|ALU_ResultSig~27_combout  & \REG|Mux3~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~289_combout ),
	.datac(!\ALU|ALU_ResultSig~27_combout ),
	.datad(!\REG|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~290 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~290 .lut_mask = 64'h00040004080C080C;
defparam \ALU|ALU_ResultSig~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~287 (
// Equation(s):
// \ALU|ALU_ResultSig~287_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [8]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~287 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~287 .lut_mask = 64'h0111111111111111;
defparam \ALU|ALU_ResultSig~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N50
dffeas \REG|registers[22][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][6] .is_wysiwyg = "true";
defparam \REG|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N2
dffeas \REG|registers[26][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][6] .is_wysiwyg = "true";
defparam \REG|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N17
dffeas \REG|registers[18][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][6] .is_wysiwyg = "true";
defparam \REG|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N38
dffeas \REG|registers[30][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][6] .is_wysiwyg = "true";
defparam \REG|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N3
cyclonev_lcell_comb \REG|Mux25~2 (
// Equation(s):
// \REG|Mux25~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][6]~q  ) ) )

	.dataa(!\REG|registers[22][6]~q ),
	.datab(!\REG|registers[26][6]~q ),
	.datac(!\REG|registers[18][6]~q ),
	.datad(!\REG|registers[30][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~2 .extended_lut = "off";
defparam \REG|Mux25~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N29
dffeas \REG|registers[16][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][6] .is_wysiwyg = "true";
defparam \REG|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N44
dffeas \REG|registers[24][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][6] .is_wysiwyg = "true";
defparam \REG|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N32
dffeas \REG|registers[28][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][6] .is_wysiwyg = "true";
defparam \REG|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N53
dffeas \REG|registers[20][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][6] .is_wysiwyg = "true";
defparam \REG|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N57
cyclonev_lcell_comb \REG|Mux25~0 (
// Equation(s):
// \REG|Mux25~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][6]~q  ) ) )

	.dataa(!\REG|registers[16][6]~q ),
	.datab(!\REG|registers[24][6]~q ),
	.datac(!\REG|registers[28][6]~q ),
	.datad(!\REG|registers[20][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~0 .extended_lut = "off";
defparam \REG|Mux25~0 .lut_mask = 64'h555500FF33330F0F;
defparam \REG|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N59
dffeas \REG|registers[21][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][6] .is_wysiwyg = "true";
defparam \REG|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N14
dffeas \REG|registers[25][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][6] .is_wysiwyg = "true";
defparam \REG|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N32
dffeas \REG|registers[29][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][6] .is_wysiwyg = "true";
defparam \REG|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N12
cyclonev_lcell_comb \REG|registers[17][6]~feeder (
// Equation(s):
// \REG|registers[17][6]~feeder_combout  = ( \ALU|ALU_Result[6]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][6]~feeder .extended_lut = "off";
defparam \REG|registers[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N14
dffeas \REG|registers[17][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][6] .is_wysiwyg = "true";
defparam \REG|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N33
cyclonev_lcell_comb \REG|Mux25~1 (
// Equation(s):
// \REG|Mux25~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][6]~q  ) ) )

	.dataa(!\REG|registers[21][6]~q ),
	.datab(!\REG|registers[25][6]~q ),
	.datac(!\REG|registers[29][6]~q ),
	.datad(!\REG|registers[17][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~1 .extended_lut = "off";
defparam \REG|Mux25~1 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N53
dffeas \REG|registers[23][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][6] .is_wysiwyg = "true";
defparam \REG|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N22
dffeas \REG|registers[27][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][6] .is_wysiwyg = "true";
defparam \REG|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N53
dffeas \REG|registers[19][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][6] .is_wysiwyg = "true";
defparam \REG|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N59
dffeas \REG|registers[31][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][6] .is_wysiwyg = "true";
defparam \REG|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N6
cyclonev_lcell_comb \REG|Mux25~3 (
// Equation(s):
// \REG|Mux25~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][6]~q  ) ) )

	.dataa(!\REG|registers[23][6]~q ),
	.datab(!\REG|registers[27][6]~q ),
	.datac(!\REG|registers[19][6]~q ),
	.datad(!\REG|registers[31][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~3 .extended_lut = "off";
defparam \REG|Mux25~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N6
cyclonev_lcell_comb \REG|Mux25~4 (
// Equation(s):
// \REG|Mux25~4_combout  = ( \REG|Mux25~1_combout  & ( \REG|Mux25~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux25~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux25~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|Mux25~1_combout  & ( \REG|Mux25~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|Mux25~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux25~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \REG|Mux25~1_combout  & ( !\REG|Mux25~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux25~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux25~2_combout ))) ) ) ) # ( !\REG|Mux25~1_combout  & ( !\REG|Mux25~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux25~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux25~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux25~2_combout ),
	.datad(!\REG|Mux25~0_combout ),
	.datae(!\REG|Mux25~1_combout ),
	.dataf(!\REG|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~4 .extended_lut = "off";
defparam \REG|Mux25~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \REG|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~286 (
// Equation(s):
// \ALU|ALU_ResultSig~286_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \REG|Mux25~4_combout  & ( (!\ALU|Equal73~3_combout  & ((\REG|Mux25~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \REG|Mux25~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|Equal73~3_combout  & !\REG|Mux25~9_combout )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [6] & ( !\REG|Mux25~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|Equal73~3_combout  & \REG|Mux25~9_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\REG|Mux25~4_combout  & ( 
// (\ALU|Equal73~3_combout  & ((!\REG|Mux25~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|Equal73~3_combout ),
	.datac(!\REG|Mux25~9_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\REG|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~286 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~286 .lut_mask = 64'h3131080820204C4C;
defparam \ALU|ALU_ResultSig~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N5
dffeas \REG|registers[8][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][2] .is_wysiwyg = "true";
defparam \REG|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N32
dffeas \REG|registers[11][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][2] .is_wysiwyg = "true";
defparam \REG|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N14
dffeas \REG|registers[9][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][2] .is_wysiwyg = "true";
defparam \REG|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N7
dffeas \REG|registers[10][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][2] .is_wysiwyg = "true";
defparam \REG|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N9
cyclonev_lcell_comb \REG|Mux29~5 (
// Equation(s):
// \REG|Mux29~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][2]~q  ) ) )

	.dataa(!\REG|registers[8][2]~q ),
	.datab(!\REG|registers[11][2]~q ),
	.datac(!\REG|registers[9][2]~q ),
	.datad(!\REG|registers[10][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~5 .extended_lut = "off";
defparam \REG|Mux29~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \REG|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N54
cyclonev_lcell_comb \REG|registers[5][2]~feeder (
// Equation(s):
// \REG|registers[5][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][2]~feeder .extended_lut = "off";
defparam \REG|registers[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N56
dffeas \REG|registers[5][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][2] .is_wysiwyg = "true";
defparam \REG|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N32
dffeas \REG|registers[7][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][2] .is_wysiwyg = "true";
defparam \REG|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N1
dffeas \REG|registers[6][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][2] .is_wysiwyg = "true";
defparam \REG|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N26
dffeas \REG|registers[4][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][2] .is_wysiwyg = "true";
defparam \REG|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N33
cyclonev_lcell_comb \REG|Mux29~7 (
// Equation(s):
// \REG|Mux29~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][2]~q  ) ) )

	.dataa(!\REG|registers[5][2]~q ),
	.datab(!\REG|registers[7][2]~q ),
	.datac(!\REG|registers[6][2]~q ),
	.datad(!\REG|registers[4][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~7 .extended_lut = "off";
defparam \REG|Mux29~7 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N38
dffeas \REG|registers[15][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][2] .is_wysiwyg = "true";
defparam \REG|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N37
dffeas \REG|registers[14][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][2] .is_wysiwyg = "true";
defparam \REG|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N8
dffeas \REG|registers[12][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][2] .is_wysiwyg = "true";
defparam \REG|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N47
dffeas \REG|registers[13][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][2] .is_wysiwyg = "true";
defparam \REG|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N0
cyclonev_lcell_comb \REG|Mux29~6 (
// Equation(s):
// \REG|Mux29~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][2]~q  ) ) )

	.dataa(!\REG|registers[15][2]~q ),
	.datab(!\REG|registers[14][2]~q ),
	.datac(!\REG|registers[12][2]~q ),
	.datad(!\REG|registers[13][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~6 .extended_lut = "off";
defparam \REG|Mux29~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N2
dffeas \REG|registers[1][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][2] .is_wysiwyg = "true";
defparam \REG|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N44
dffeas \REG|registers[2][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][2] .is_wysiwyg = "true";
defparam \REG|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N42
cyclonev_lcell_comb \REG|registers[3][2]~feeder (
// Equation(s):
// \REG|registers[3][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][2]~feeder .extended_lut = "off";
defparam \REG|registers[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y20_N44
dffeas \REG|registers[3][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][2] .is_wysiwyg = "true";
defparam \REG|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N38
dffeas \REG|registers[0][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][2] .is_wysiwyg = "true";
defparam \REG|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N45
cyclonev_lcell_comb \REG|Mux29~8 (
// Equation(s):
// \REG|Mux29~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][2]~q  ) ) )

	.dataa(!\REG|registers[1][2]~q ),
	.datab(!\REG|registers[2][2]~q ),
	.datac(!\REG|registers[3][2]~q ),
	.datad(!\REG|registers[0][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~8 .extended_lut = "off";
defparam \REG|Mux29~8 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N27
cyclonev_lcell_comb \REG|Mux29~9 (
// Equation(s):
// \REG|Mux29~9_combout  = ( \REG|Mux29~6_combout  & ( \REG|Mux29~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux29~7_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux29~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\REG|Mux29~6_combout  & ( \REG|Mux29~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux29~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux29~5_combout ))) ) ) ) # ( \REG|Mux29~6_combout  & ( !\REG|Mux29~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux29~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux29~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( 
// !\REG|Mux29~6_combout  & ( !\REG|Mux29~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux29~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux29~5_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux29~5_combout ),
	.datad(!\REG|Mux29~7_combout ),
	.datae(!\REG|Mux29~6_combout ),
	.dataf(!\REG|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~9 .extended_lut = "off";
defparam \REG|Mux29~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REG|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N3
cyclonev_lcell_comb \ALU|ALU_Result[2]~12 (
// Equation(s):
// \ALU|ALU_Result[2]~12_combout  = ( \REG|Mux29~9_combout  & ( \REG|Mux29~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux29~9_combout  & ( \REG|Mux29~4_combout  & ( (\ALU|Equal73~0_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [2]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \REG|Mux29~9_combout  & ( !\REG|Mux29~4_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\REG|Mux29~9_combout  & ( !\REG|Mux29~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & \ALU|Equal73~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(gnd),
	.datae(!\REG|Mux29~9_combout ),
	.dataf(!\REG|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[2]~12 .extended_lut = "off";
defparam \ALU|ALU_Result[2]~12 .lut_mask = 64'h03030B0B07070F0F;
defparam \ALU|ALU_Result[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~274 (
// Equation(s):
// \ALU|ALU_ResultSig~274_combout  = ( \REG|Mux14~9_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (\ALU|ALU_ResultSig~232_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout )))) ) ) # ( !\REG|Mux14~9_combout  & ( 
// (!\ALU|ALU_ResultSig~62_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~232_combout  & \REG|Mux14~4_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~232_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~274 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~274 .lut_mask = 64'h00020002080A080A;
defparam \ALU|ALU_ResultSig~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~272 (
// Equation(s):
// \ALU|ALU_ResultSig~272_combout  = ( \ALU|ALU_ResultSig~231_combout  & ( !\ALU|ALU_ResultSig~62_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux16~4_combout )) ) ) )

	.dataa(!\REG|Mux16~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux16~9_combout ),
	.datae(!\ALU|ALU_ResultSig~231_combout ),
	.dataf(!\ALU|ALU_ResultSig~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~272 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~272 .lut_mask = 64'h000011DD00000000;
defparam \ALU|ALU_ResultSig~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~275 (
// Equation(s):
// \ALU|ALU_ResultSig~275_combout  = ( \REG|Mux19~10_combout  & ( \REG|Mux20~10_combout  & ( (((\ALU|ALU_ResultSig~180_combout  & \REG|Mux18~10_combout )) # (\ALU|ALU_ResultSig~236_combout )) # (\ALU|ALU_ResultSig~62_combout ) ) ) ) # ( 
// !\REG|Mux19~10_combout  & ( \REG|Mux20~10_combout  & ( ((\ALU|ALU_ResultSig~180_combout  & (\REG|Mux18~10_combout  & !\ALU|ALU_ResultSig~236_combout ))) # (\ALU|ALU_ResultSig~62_combout ) ) ) ) # ( \REG|Mux19~10_combout  & ( !\REG|Mux20~10_combout  & ( 
// (!\ALU|ALU_ResultSig~62_combout  & (((\ALU|ALU_ResultSig~180_combout  & \REG|Mux18~10_combout )) # (\ALU|ALU_ResultSig~236_combout ))) ) ) ) # ( !\REG|Mux19~10_combout  & ( !\REG|Mux20~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & 
// (\ALU|ALU_ResultSig~180_combout  & (\REG|Mux18~10_combout  & !\ALU|ALU_ResultSig~236_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\ALU|ALU_ResultSig~180_combout ),
	.datac(!\REG|Mux18~10_combout ),
	.datad(!\ALU|ALU_ResultSig~236_combout ),
	.datae(!\REG|Mux19~10_combout ),
	.dataf(!\REG|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~275 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~275 .lut_mask = 64'h020002AA575557FF;
defparam \ALU|ALU_ResultSig~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~273 (
// Equation(s):
// \ALU|ALU_ResultSig~273_combout  = ( \REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( \ALU|ALU_ResultSig~60_combout  ) ) ) # ( !\REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~60_combout ) ) ) ) # ( \REG|Mux15~9_combout  & ( !\REG|Mux15~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~60_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~60_combout ),
	.datae(!\REG|Mux15~9_combout ),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~273 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~273 .lut_mask = 64'h000000CC003300FF;
defparam \ALU|ALU_ResultSig~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~276 (
// Equation(s):
// \ALU|ALU_ResultSig~276_combout  = ( !\ALU|ALU_ResultSig~275_combout  & ( !\ALU|ALU_ResultSig~273_combout  & ( (!\ALU|ALU_ResultSig~274_combout  & (!\ALU|ALU_ResultSig~272_combout  & ((!\ALU|ALU_ResultSig~271_combout ) # (!\REG|Mux17~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~271_combout ),
	.datab(!\ALU|ALU_ResultSig~274_combout ),
	.datac(!\ALU|ALU_ResultSig~272_combout ),
	.datad(!\REG|Mux17~10_combout ),
	.datae(!\ALU|ALU_ResultSig~275_combout ),
	.dataf(!\ALU|ALU_ResultSig~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~276 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~276 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~278 (
// Equation(s):
// \ALU|ALU_ResultSig~278_combout  = ( \REG|Mux25~4_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((\REG|Mux25~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux25~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~68_combout  & \REG|Mux25~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux25~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~278 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~278 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ALU_ResultSig~278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~280 (
// Equation(s):
// \ALU|ALU_ResultSig~280_combout  = ( \REG|Mux23~4_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((\REG|Mux23~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux23~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~72_combout  & \REG|Mux23~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~72_combout ),
	.datad(!\REG|Mux23~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~280 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~280 .lut_mask = 64'h000A000A050F050F;
defparam \ALU|ALU_ResultSig~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N19
dffeas \REG|registers[4][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][7] .is_wysiwyg = "true";
defparam \REG|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N55
dffeas \REG|registers[5][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][7] .is_wysiwyg = "true";
defparam \REG|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N25
dffeas \REG|registers[6][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][7] .is_wysiwyg = "true";
defparam \REG|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N38
dffeas \REG|registers[7][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][7] .is_wysiwyg = "true";
defparam \REG|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N39
cyclonev_lcell_comb \REG|Mux24~7 (
// Equation(s):
// \REG|Mux24~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][7]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][7]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][7]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][7]~q  ) ) )

	.dataa(!\REG|registers[4][7]~q ),
	.datab(!\REG|registers[5][7]~q ),
	.datac(!\REG|registers[6][7]~q ),
	.datad(!\REG|registers[7][7]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~7 .extended_lut = "off";
defparam \REG|Mux24~7 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N8
dffeas \REG|registers[2][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][7] .is_wysiwyg = "true";
defparam \REG|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N11
dffeas \REG|registers[1][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][7] .is_wysiwyg = "true";
defparam \REG|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N5
dffeas \REG|registers[3][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][7] .is_wysiwyg = "true";
defparam \REG|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N27
cyclonev_lcell_comb \REG|registers[0][7]~feeder (
// Equation(s):
// \REG|registers[0][7]~feeder_combout  = ( \ALU|ALU_Result[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][7]~feeder .extended_lut = "off";
defparam \REG|registers[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N29
dffeas \REG|registers[0][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][7] .is_wysiwyg = "true";
defparam \REG|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N9
cyclonev_lcell_comb \REG|Mux24~8 (
// Equation(s):
// \REG|Mux24~8_combout  = ( \REG|registers[3][7]~q  & ( \REG|registers[0][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|registers[2][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[1][7]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REG|registers[3][7]~q  & ( \REG|registers[0][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|registers[2][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[1][7]~q )))) ) ) ) # ( \REG|registers[3][7]~q  & ( !\REG|registers[0][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][7]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[1][7]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REG|registers[3][7]~q  & ( 
// !\REG|registers[0][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][7]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[1][7]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|registers[2][7]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[1][7]~q ),
	.datae(!\REG|registers[3][7]~q ),
	.dataf(!\REG|registers[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~8 .extended_lut = "off";
defparam \REG|Mux24~8 .lut_mask = 64'h02520757A2F2A7F7;
defparam \REG|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N19
dffeas \REG|registers[14][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][7] .is_wysiwyg = "true";
defparam \REG|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N0
cyclonev_lcell_comb \REG|registers[12][7]~feeder (
// Equation(s):
// \REG|registers[12][7]~feeder_combout  = ( \ALU|ALU_Result[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][7]~feeder .extended_lut = "off";
defparam \REG|registers[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N1
dffeas \REG|registers[12][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][7] .is_wysiwyg = "true";
defparam \REG|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N17
dffeas \REG|registers[15][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][7] .is_wysiwyg = "true";
defparam \REG|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N44
dffeas \REG|registers[13][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][7] .is_wysiwyg = "true";
defparam \REG|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N42
cyclonev_lcell_comb \REG|Mux24~6 (
// Equation(s):
// \REG|Mux24~6_combout  = ( \REG|registers[13][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[15][7]~q ))) ) ) ) # ( !\REG|registers[13][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][7]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][7]~q ))) ) ) ) # ( \REG|registers[13][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[12][7]~q ) ) ) ) # ( !\REG|registers[13][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[12][7]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[14][7]~q ),
	.datab(!\REG|registers[12][7]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[15][7]~q ),
	.datae(!\REG|registers[13][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~6 .extended_lut = "off";
defparam \REG|Mux24~6 .lut_mask = 64'h30303F3F505F505F;
defparam \REG|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N56
dffeas \REG|registers[8][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][7] .is_wysiwyg = "true";
defparam \REG|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N38
dffeas \REG|registers[11][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][7] .is_wysiwyg = "true";
defparam \REG|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N17
dffeas \REG|registers[9][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][7] .is_wysiwyg = "true";
defparam \REG|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N47
dffeas \REG|registers[10][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][7] .is_wysiwyg = "true";
defparam \REG|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N39
cyclonev_lcell_comb \REG|Mux24~5 (
// Equation(s):
// \REG|Mux24~5_combout  = ( \REG|registers[9][7]~q  & ( \REG|registers[10][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[8][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|registers[11][7]~q )))) ) ) ) # ( !\REG|registers[9][7]~q  & ( \REG|registers[10][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[8][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[11][7]~q )))) ) ) ) # ( \REG|registers[9][7]~q  & ( !\REG|registers[10][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|registers[11][7]~q )))) ) ) ) # ( 
// !\REG|registers[9][7]~q  & ( !\REG|registers[10][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[11][7]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|registers[8][7]~q ),
	.datad(!\REG|registers[11][7]~q ),
	.datae(!\REG|registers[9][7]~q ),
	.dataf(!\REG|registers[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~5 .extended_lut = "off";
defparam \REG|Mux24~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N3
cyclonev_lcell_comb \REG|Mux24~9 (
// Equation(s):
// \REG|Mux24~9_combout  = ( \REG|Mux24~6_combout  & ( \REG|Mux24~5_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux24~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux24~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux24~6_combout  & ( \REG|Mux24~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|Mux24~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux24~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// \REG|Mux24~6_combout  & ( !\REG|Mux24~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux24~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (\REG|Mux24~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\REG|Mux24~6_combout  & ( !\REG|Mux24~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux24~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux24~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux24~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|Mux24~8_combout ),
	.datae(!\REG|Mux24~6_combout ),
	.dataf(!\REG|Mux24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~9 .extended_lut = "off";
defparam \REG|Mux24~9 .lut_mask = 64'h02A207A752F257F7;
defparam \REG|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~350 (
// Equation(s):
// \ALU|ALU_ResultSig~350_combout  = ( \REG|Mux24~9_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux24~4_combout ))) ) ) # ( !\REG|Mux24~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~66_combout  & \REG|Mux24~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\REG|Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~350 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~350 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N38
dffeas \REG|registers[28][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][9] .is_wysiwyg = "true";
defparam \REG|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N38
dffeas \REG|registers[24][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][9] .is_wysiwyg = "true";
defparam \REG|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N30
cyclonev_lcell_comb \REG|registers[16][9]~feeder (
// Equation(s):
// \REG|registers[16][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][9]~feeder .extended_lut = "off";
defparam \REG|registers[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N32
dffeas \REG|registers[16][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][9] .is_wysiwyg = "true";
defparam \REG|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N41
dffeas \REG|registers[20][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][9] .is_wysiwyg = "true";
defparam \REG|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N39
cyclonev_lcell_comb \REG|Mux22~0 (
// Equation(s):
// \REG|Mux22~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][9]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][9]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][9]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][9]~q  ) ) )

	.dataa(!\REG|registers[28][9]~q ),
	.datab(!\REG|registers[24][9]~q ),
	.datac(!\REG|registers[16][9]~q ),
	.datad(!\REG|registers[20][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~0 .extended_lut = "off";
defparam \REG|Mux22~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N50
dffeas \REG|registers[27][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][9] .is_wysiwyg = "true";
defparam \REG|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N41
dffeas \REG|registers[31][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][9] .is_wysiwyg = "true";
defparam \REG|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N48
cyclonev_lcell_comb \REG|registers[19][9]~feeder (
// Equation(s):
// \REG|registers[19][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][9]~feeder .extended_lut = "off";
defparam \REG|registers[19][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N50
dffeas \REG|registers[19][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][9] .is_wysiwyg = "true";
defparam \REG|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N17
dffeas \REG|registers[23][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][9] .is_wysiwyg = "true";
defparam \REG|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N33
cyclonev_lcell_comb \REG|Mux22~3 (
// Equation(s):
// \REG|Mux22~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[31][9]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[19][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\REG|registers[27][9]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[23][9]~q  & ( (\REG|registers[31][9]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[19][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\REG|registers[27][9]~q )) ) ) )

	.dataa(!\REG|registers[27][9]~q ),
	.datab(!\REG|registers[31][9]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[19][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REG|registers[23][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~3 .extended_lut = "off";
defparam \REG|Mux22~3 .lut_mask = 64'h05F5030305F5F3F3;
defparam \REG|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N56
dffeas \REG|registers[26][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][9] .is_wysiwyg = "true";
defparam \REG|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N26
dffeas \REG|registers[30][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][9] .is_wysiwyg = "true";
defparam \REG|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N36
cyclonev_lcell_comb \REG|registers[18][9]~feeder (
// Equation(s):
// \REG|registers[18][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][9]~feeder .extended_lut = "off";
defparam \REG|registers[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N37
dffeas \REG|registers[18][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][9] .is_wysiwyg = "true";
defparam \REG|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N15
cyclonev_lcell_comb \REG|registers[22][9]~feeder (
// Equation(s):
// \REG|registers[22][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][9]~feeder .extended_lut = "off";
defparam \REG|registers[22][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N17
dffeas \REG|registers[22][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][9] .is_wysiwyg = "true";
defparam \REG|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N27
cyclonev_lcell_comb \REG|Mux22~2 (
// Equation(s):
// \REG|Mux22~2_combout  = ( \REG|registers[22][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[26][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & ((\REG|registers[30][9]~q ))) ) ) ) # ( !\REG|registers[22][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[26][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[30][9]~q ))) ) ) ) # ( \REG|registers[22][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[18][9]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|registers[22][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|registers[18][9]~q ) ) ) )

	.dataa(!\REG|registers[26][9]~q ),
	.datab(!\REG|registers[30][9]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[18][9]~q ),
	.datae(!\REG|registers[22][9]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~2 .extended_lut = "off";
defparam \REG|Mux22~2 .lut_mask = 64'h00F00FFF53535353;
defparam \REG|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N26
dffeas \REG|registers[25][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][9] .is_wysiwyg = "true";
defparam \REG|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N57
cyclonev_lcell_comb \REG|registers[29][9]~feeder (
// Equation(s):
// \REG|registers[29][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[29][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[29][9]~feeder .extended_lut = "off";
defparam \REG|registers[29][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[29][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N59
dffeas \REG|registers[29][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][9] .is_wysiwyg = "true";
defparam \REG|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N51
cyclonev_lcell_comb \REG|registers[21][9]~feeder (
// Equation(s):
// \REG|registers[21][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][9]~feeder .extended_lut = "off";
defparam \REG|registers[21][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N53
dffeas \REG|registers[21][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][9] .is_wysiwyg = "true";
defparam \REG|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N33
cyclonev_lcell_comb \REG|registers[17][9]~feeder (
// Equation(s):
// \REG|registers[17][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][9]~feeder .extended_lut = "off";
defparam \REG|registers[17][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N35
dffeas \REG|registers[17][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][9] .is_wysiwyg = "true";
defparam \REG|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N3
cyclonev_lcell_comb \REG|Mux22~1 (
// Equation(s):
// \REG|Mux22~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][9]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][9]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][9]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][9]~q  ) ) )

	.dataa(!\REG|registers[25][9]~q ),
	.datab(!\REG|registers[29][9]~q ),
	.datac(!\REG|registers[21][9]~q ),
	.datad(!\REG|registers[17][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~1 .extended_lut = "off";
defparam \REG|Mux22~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N57
cyclonev_lcell_comb \REG|Mux22~4 (
// Equation(s):
// \REG|Mux22~4_combout  = ( \REG|Mux22~2_combout  & ( \REG|Mux22~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|Mux22~0_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|Mux22~3_combout )))) ) ) ) # ( !\REG|Mux22~2_combout  & ( \REG|Mux22~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux22~0_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|Mux22~3_combout )))) ) ) ) # ( \REG|Mux22~2_combout  & ( !\REG|Mux22~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|Mux22~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|Mux22~3_combout )))) ) ) ) # ( 
// !\REG|Mux22~2_combout  & ( !\REG|Mux22~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux22~0_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] 
// & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|Mux22~3_combout )))) ) ) )

	.dataa(!\REG|Mux22~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|Mux22~3_combout ),
	.datae(!\REG|Mux22~2_combout ),
	.dataf(!\REG|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~4 .extended_lut = "off";
defparam \REG|Mux22~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \REG|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N6
cyclonev_lcell_comb \REG|Mux22~10 (
// Equation(s):
// \REG|Mux22~10_combout  = ( \REG|Mux22~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout ) ) ) # ( !\REG|Mux22~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux22~4_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~10 .extended_lut = "off";
defparam \REG|Mux22~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \REG|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~417 (
// Equation(s):
// \ALU|ALU_ResultSig~417_combout  = ( \REG|Mux22~10_combout  & ( \REG|Mux21~10_combout  & ( (\ALU|ALU_ResultSig~68_combout ) # (\ALU|ALU_ResultSig~66_combout ) ) ) ) # ( !\REG|Mux22~10_combout  & ( \REG|Mux21~10_combout  & ( \ALU|ALU_ResultSig~68_combout  ) 
// ) ) # ( \REG|Mux22~10_combout  & ( !\REG|Mux21~10_combout  & ( \ALU|ALU_ResultSig~66_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(gnd),
	.datae(!\REG|Mux22~10_combout ),
	.dataf(!\REG|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~417 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~417 .lut_mask = 64'h000055550F0F5F5F;
defparam \ALU|ALU_ResultSig~417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \ALU|ALU_Result[9]~33 (
// Equation(s):
// \ALU|ALU_Result[9]~33_combout  = ( \ALU|Equal73~0_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~4_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) )

	.dataa(!\REG|Mux22~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\REG|Mux22~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|Equal73~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[9]~33 .extended_lut = "off";
defparam \ALU|ALU_Result[9]~33 .lut_mask = 64'h0000773F0000773F;
defparam \ALU|ALU_Result[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N50
dffeas \REG|registers[29][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][5] .is_wysiwyg = "true";
defparam \REG|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N31
dffeas \REG|registers[25][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][5] .is_wysiwyg = "true";
defparam \REG|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N26
dffeas \REG|registers[17][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][5] .is_wysiwyg = "true";
defparam \REG|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N20
dffeas \REG|registers[21][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][5] .is_wysiwyg = "true";
defparam \REG|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N51
cyclonev_lcell_comb \REG|Mux26~1 (
// Equation(s):
// \REG|Mux26~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[29][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[17][5]~q  ) ) )

	.dataa(!\REG|registers[29][5]~q ),
	.datab(!\REG|registers[25][5]~q ),
	.datac(!\REG|registers[17][5]~q ),
	.datad(!\REG|registers[21][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~1 .extended_lut = "off";
defparam \REG|Mux26~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N55
dffeas \REG|registers[27][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][5] .is_wysiwyg = "true";
defparam \REG|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N44
dffeas \REG|registers[31][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][5] .is_wysiwyg = "true";
defparam \REG|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N17
dffeas \REG|registers[19][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][5] .is_wysiwyg = "true";
defparam \REG|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N50
dffeas \REG|registers[23][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][5] .is_wysiwyg = "true";
defparam \REG|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N45
cyclonev_lcell_comb \REG|Mux26~3 (
// Equation(s):
// \REG|Mux26~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][5]~q  ) ) )

	.dataa(!\REG|registers[27][5]~q ),
	.datab(!\REG|registers[31][5]~q ),
	.datac(!\REG|registers[19][5]~q ),
	.datad(!\REG|registers[23][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~3 .extended_lut = "off";
defparam \REG|Mux26~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N2
dffeas \REG|registers[30][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][5] .is_wysiwyg = "true";
defparam \REG|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N41
dffeas \REG|registers[22][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][5] .is_wysiwyg = "true";
defparam \REG|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N37
dffeas \REG|registers[26][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][5] .is_wysiwyg = "true";
defparam \REG|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N9
cyclonev_lcell_comb \REG|registers[18][5]~feeder (
// Equation(s):
// \REG|registers[18][5]~feeder_combout  = ( \ALU|ALU_Result[5]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][5]~feeder .extended_lut = "off";
defparam \REG|registers[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N11
dffeas \REG|registers[18][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][5] .is_wysiwyg = "true";
defparam \REG|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N3
cyclonev_lcell_comb \REG|Mux26~2 (
// Equation(s):
// \REG|Mux26~2_combout  = ( \REG|registers[18][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[26][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (\REG|registers[30][5]~q )) ) ) ) # ( !\REG|registers[18][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[26][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][5]~q )) ) ) ) # ( \REG|registers[18][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[22][5]~q ) ) ) ) # ( !\REG|registers[18][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[22][5]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[30][5]~q ),
	.datab(!\REG|registers[22][5]~q ),
	.datac(!\REG|registers[26][5]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[18][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~2 .extended_lut = "off";
defparam \REG|Mux26~2 .lut_mask = 64'h0033FF330F550F55;
defparam \REG|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N56
dffeas \REG|registers[24][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][5] .is_wysiwyg = "true";
defparam \REG|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N44
dffeas \REG|registers[16][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][5] .is_wysiwyg = "true";
defparam \REG|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N5
dffeas \REG|registers[20][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][5] .is_wysiwyg = "true";
defparam \REG|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N38
dffeas \REG|registers[28][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][5] .is_wysiwyg = "true";
defparam \REG|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N15
cyclonev_lcell_comb \REG|Mux26~0 (
// Equation(s):
// \REG|Mux26~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][5]~q  ) ) )

	.dataa(!\REG|registers[24][5]~q ),
	.datab(!\REG|registers[16][5]~q ),
	.datac(!\REG|registers[20][5]~q ),
	.datad(!\REG|registers[28][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~0 .extended_lut = "off";
defparam \REG|Mux26~0 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N30
cyclonev_lcell_comb \REG|Mux26~4 (
// Equation(s):
// \REG|Mux26~4_combout  = ( \REG|Mux26~2_combout  & ( \REG|Mux26~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux26~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux26~3_combout )))) ) ) ) # ( !\REG|Mux26~2_combout  & ( \REG|Mux26~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux26~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux26~3_combout )))) ) ) ) # ( 
// \REG|Mux26~2_combout  & ( !\REG|Mux26~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux26~1_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux26~3_combout )))) ) ) ) # ( !\REG|Mux26~2_combout  & ( !\REG|Mux26~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux26~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux26~3_combout ))))) ) ) )

	.dataa(!\REG|Mux26~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux26~3_combout ),
	.datae(!\REG|Mux26~2_combout ),
	.dataf(!\REG|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~4 .extended_lut = "off";
defparam \REG|Mux26~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \REG|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~202 (
// Equation(s):
// \ALU|ALU_ResultSig~202_combout  = ( !\ALU|ALU_ResultSig~201_combout  & ( !\ALU|ALU_ResultSig~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~49_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~202 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~202 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~214 (
// Equation(s):
// \ALU|ALU_ResultSig~214_combout  = ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~167_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux5~9_combout ))) ) ) # ( !\REG|Mux5~4_combout  & ( (\REG|Mux5~9_combout  & 
// (\ALU|ALU_ResultSig~167_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\REG|Mux5~9_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~167_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~214 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~214 .lut_mask = 64'h05000500050F050F;
defparam \ALU|ALU_ResultSig~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~216 (
// Equation(s):
// \ALU|ALU_ResultSig~216_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ALU|Equal68~4_combout ))) ) ) # ( !\ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & 
// \ALU|Equal68~4_combout ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~216 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~216 .lut_mask = 64'h1111111111551155;
defparam \ALU|ALU_ResultSig~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~213 (
// Equation(s):
// \ALU|ALU_ResultSig~213_combout  = ( \REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~212_combout  & (!\ALU|ALU_ResultSig~210_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux6~4_combout )))) ) ) # ( !\REG|Mux6~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~212_combout  & (!\ALU|ALU_ResultSig~210_combout  & \REG|Mux6~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~212_combout ),
	.datac(!\ALU|ALU_ResultSig~210_combout ),
	.datad(!\REG|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~213 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~213 .lut_mask = 64'h0010001020302030;
defparam \ALU|ALU_ResultSig~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~217 (
// Equation(s):
// \ALU|ALU_ResultSig~217_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~217 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~217 .lut_mask = 64'h0000000550505000;
defparam \ALU|ALU_ResultSig~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~211 (
// Equation(s):
// \ALU|ALU_ResultSig~211_combout  = ( \REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( \ALU|ALU_ResultSig~210_combout  ) ) ) # ( !\REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~210_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux7~4_combout  & ( !\REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~210_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~210_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~211 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~211 .lut_mask = 64'h0000111144445555;
defparam \ALU|ALU_ResultSig~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~104 (
// Equation(s):
// \ALU|ALU_ResultSig~104_combout  = ( \ALU|Equal68~5_combout  & ( (\ALU|Equal73~2_combout  & \ALU|Equal68~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ALU|Equal68~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~104 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~104 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~215 (
// Equation(s):
// \ALU|ALU_ResultSig~215_combout  = ( !\ALU|ALU_ResultSig~167_combout  & ( (\ALU|ALU_ResultSig~104_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux4~4_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux4~4_combout ),
	.datac(!\ALU|ALU_ResultSig~104_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~215 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~215 .lut_mask = 64'h010B010B00000000;
defparam \ALU|ALU_ResultSig~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~218 (
// Equation(s):
// \ALU|ALU_ResultSig~218_combout  = ( \ALU|ALU_ResultSig~211_combout  & ( \ALU|ALU_ResultSig~215_combout  & ( (\ALU|ALU_ResultSig~216_combout  & \ALU|ALU_ResultSig~217_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~211_combout  & ( \ALU|ALU_ResultSig~215_combout  
// & ( (\ALU|ALU_ResultSig~217_combout  & ((!\ALU|ALU_ResultSig~213_combout ) # (\ALU|ALU_ResultSig~216_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~211_combout  & ( !\ALU|ALU_ResultSig~215_combout  & ( (\ALU|ALU_ResultSig~216_combout  & 
// ((!\ALU|ALU_ResultSig~214_combout ) # (\ALU|ALU_ResultSig~217_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~211_combout  & ( !\ALU|ALU_ResultSig~215_combout  & ( (!\ALU|ALU_ResultSig~214_combout  & (((!\ALU|ALU_ResultSig~213_combout )) # 
// (\ALU|ALU_ResultSig~216_combout ))) # (\ALU|ALU_ResultSig~214_combout  & (\ALU|ALU_ResultSig~217_combout  & ((!\ALU|ALU_ResultSig~213_combout ) # (\ALU|ALU_ResultSig~216_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~214_combout ),
	.datab(!\ALU|ALU_ResultSig~216_combout ),
	.datac(!\ALU|ALU_ResultSig~213_combout ),
	.datad(!\ALU|ALU_ResultSig~217_combout ),
	.datae(!\ALU|ALU_ResultSig~211_combout ),
	.dataf(!\ALU|ALU_ResultSig~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~218 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~218 .lut_mask = 64'hA2F3223300F30033;
defparam \ALU|ALU_ResultSig~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~199 (
// Equation(s):
// \ALU|ALU_ResultSig~199_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ALU|Equal73~2_combout ) # 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~199 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~199 .lut_mask = 64'hFFFFFEFEAAAAAAAA;
defparam \ALU|ALU_ResultSig~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~135 (
// Equation(s):
// \ALU|ALU_ResultSig~135_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~3_combout  & ( \ALU|Equal68~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal68~2_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~135 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~135 .lut_mask = 64'h00000000000000FF;
defparam \ALU|ALU_ResultSig~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N38
dffeas \REG|registers[9][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][4] .is_wysiwyg = "true";
defparam \REG|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N17
dffeas \REG|registers[8][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][4] .is_wysiwyg = "true";
defparam \REG|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N2
dffeas \REG|registers[11][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][4] .is_wysiwyg = "true";
defparam \REG|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N41
dffeas \REG|registers[10][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][4] .is_wysiwyg = "true";
defparam \REG|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \REG|Mux27~5 (
// Equation(s):
// \REG|Mux27~5_combout  = ( \REG|registers[11][4]~q  & ( \REG|registers[10][4]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[8][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|registers[9][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|registers[11][4]~q  & ( \REG|registers[10][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[8][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[9][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REG|registers[11][4]~q  & ( !\REG|registers[10][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|registers[8][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[9][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// !\REG|registers[11][4]~q  & ( !\REG|registers[10][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[8][4]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[9][4]~q )))) ) ) )

	.dataa(!\REG|registers[9][4]~q ),
	.datab(!\REG|registers[8][4]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[11][4]~q ),
	.dataf(!\REG|registers[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~5 .extended_lut = "off";
defparam \REG|Mux27~5 .lut_mask = 64'h3050305F3F503F5F;
defparam \REG|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N38
dffeas \REG|registers[7][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][4] .is_wysiwyg = "true";
defparam \REG|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N49
dffeas \REG|registers[6][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][4] .is_wysiwyg = "true";
defparam \REG|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \REG|registers[5][4]~feeder (
// Equation(s):
// \REG|registers[5][4]~feeder_combout  = ( \ALU|ALU_Result[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][4]~feeder .extended_lut = "off";
defparam \REG|registers[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N47
dffeas \REG|registers[5][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][4] .is_wysiwyg = "true";
defparam \REG|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N15
cyclonev_lcell_comb \REG|registers[4][4]~feeder (
// Equation(s):
// \REG|registers[4][4]~feeder_combout  = ( \ALU|ALU_Result[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][4]~feeder .extended_lut = "off";
defparam \REG|registers[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N17
dffeas \REG|registers[4][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][4] .is_wysiwyg = "true";
defparam \REG|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N54
cyclonev_lcell_comb \REG|Mux27~7 (
// Equation(s):
// \REG|Mux27~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][4]~q  ) ) )

	.dataa(!\REG|registers[7][4]~q ),
	.datab(!\REG|registers[6][4]~q ),
	.datac(!\REG|registers[5][4]~q ),
	.datad(!\REG|registers[4][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~7 .extended_lut = "off";
defparam \REG|Mux27~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N39
cyclonev_lcell_comb \REG|registers[13][4]~feeder (
// Equation(s):
// \REG|registers[13][4]~feeder_combout  = ( \ALU|ALU_Result[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][4]~feeder .extended_lut = "off";
defparam \REG|registers[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N41
dffeas \REG|registers[13][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][4] .is_wysiwyg = "true";
defparam \REG|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N32
dffeas \REG|registers[15][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][4] .is_wysiwyg = "true";
defparam \REG|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N14
dffeas \REG|registers[14][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][4] .is_wysiwyg = "true";
defparam \REG|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N47
dffeas \REG|registers[12][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][4] .is_wysiwyg = "true";
defparam \REG|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N33
cyclonev_lcell_comb \REG|Mux27~6 (
// Equation(s):
// \REG|Mux27~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][4]~q  ) ) )

	.dataa(!\REG|registers[13][4]~q ),
	.datab(!\REG|registers[15][4]~q ),
	.datac(!\REG|registers[14][4]~q ),
	.datad(!\REG|registers[12][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~6 .extended_lut = "off";
defparam \REG|Mux27~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N20
dffeas \REG|registers[0][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][4] .is_wysiwyg = "true";
defparam \REG|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N37
dffeas \REG|registers[1][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][4] .is_wysiwyg = "true";
defparam \REG|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N54
cyclonev_lcell_comb \REG|registers[2][4]~feeder (
// Equation(s):
// \REG|registers[2][4]~feeder_combout  = ( \ALU|ALU_Result[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[2][4]~feeder .extended_lut = "off";
defparam \REG|registers[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N56
dffeas \REG|registers[2][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][4] .is_wysiwyg = "true";
defparam \REG|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N29
dffeas \REG|registers[3][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][4] .is_wysiwyg = "true";
defparam \REG|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N0
cyclonev_lcell_comb \REG|Mux27~8 (
// Equation(s):
// \REG|Mux27~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][4]~q  ) ) )

	.dataa(!\REG|registers[0][4]~q ),
	.datab(!\REG|registers[1][4]~q ),
	.datac(!\REG|registers[2][4]~q ),
	.datad(!\REG|registers[3][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~8 .extended_lut = "off";
defparam \REG|Mux27~8 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N39
cyclonev_lcell_comb \REG|Mux27~9 (
// Equation(s):
// \REG|Mux27~9_combout  = ( \REG|Mux27~6_combout  & ( \REG|Mux27~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux27~7_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux27~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\REG|Mux27~6_combout  & ( \REG|Mux27~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux27~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux27~5_combout ))) ) ) ) # ( \REG|Mux27~6_combout  & ( !\REG|Mux27~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux27~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux27~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( 
// !\REG|Mux27~6_combout  & ( !\REG|Mux27~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux27~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux27~5_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux27~5_combout ),
	.datad(!\REG|Mux27~7_combout ),
	.datae(!\REG|Mux27~6_combout ),
	.dataf(!\REG|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~9 .extended_lut = "off";
defparam \REG|Mux27~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REG|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~226 (
// Equation(s):
// \ALU|ALU_ResultSig~226_combout  = ( \ALU|Equal73~3_combout  & ( \REG|Mux27~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] $ (((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux27~9_combout ))) ) ) ) # ( 
// !\ALU|Equal73~3_combout  & ( \REG|Mux27~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux27~9_combout ))) ) ) ) # ( \ALU|Equal73~3_combout  & ( 
// !\REG|Mux27~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] $ (((\REG|Mux27~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\ALU|Equal73~3_combout  & ( !\REG|Mux27~4_combout  & ( 
// (\REG|Mux27~9_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\REG|Mux27~9_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|Equal73~3_combout ),
	.dataf(!\REG|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~226 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~226 .lut_mask = 64'h0500A5F0050FA50F;
defparam \ALU|ALU_ResultSig~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~689 (
// Equation(s):
// \ALU|ALU_ResultSig~689_combout  = ( !\ALU|ALU_ResultSig~50_combout  & ( (!\REG|Mux12~10_combout  & (\ALU|ALU_ResultSig~199_combout  & (\ALU|ALU_ResultSig~227_combout  & ((\ALU|ALU_ResultSig~226_combout ))))) # (\REG|Mux12~10_combout  & 
// (((\ALU|ALU_ResultSig~199_combout  & (\ALU|ALU_ResultSig~227_combout  & \ALU|ALU_ResultSig~226_combout ))) # (\ALU|ALU_ResultSig~135_combout ))) ) ) # ( \ALU|ALU_ResultSig~50_combout  & ( ((\ALU|ALU_ResultSig~199_combout  & (\ALU|ALU_ResultSig~227_combout 
//  & ((\ALU|ALU_ResultSig~226_combout ))))) # (\REG|Mux13~10_combout ) ) )

	.dataa(!\ALU|ALU_ResultSig~199_combout ),
	.datab(!\ALU|ALU_ResultSig~227_combout ),
	.datac(!\REG|Mux13~10_combout ),
	.datad(!\ALU|ALU_ResultSig~135_combout ),
	.datae(!\ALU|ALU_ResultSig~50_combout ),
	.dataf(!\ALU|ALU_ResultSig~226_combout ),
	.datag(!\REG|Mux12~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~689 .extended_lut = "on";
defparam \ALU|ALU_ResultSig~689 .lut_mask = 64'h000F0F0F111F1F1F;
defparam \ALU|ALU_ResultSig~689 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~131 (
// Equation(s):
// \ALU|ALU_ResultSig~131_combout  = ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal68~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~131 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~131 .lut_mask = 64'h0000000002020202;
defparam \ALU|ALU_ResultSig~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~223 (
// Equation(s):
// \ALU|ALU_ResultSig~223_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~131_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux8~9_combout )))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (\REG|Mux8~9_combout  & (\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~131_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\REG|Mux8~9_combout ),
	.datab(!\ALU|ALU_ResultSig~21_combout ),
	.datac(!\ALU|ALU_ResultSig~131_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~223 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~223 .lut_mask = 64'h1000100010301030;
defparam \ALU|ALU_ResultSig~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~224 (
// Equation(s):
// \ALU|ALU_ResultSig~224_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ALU|Equal68~4_combout ))) ) ) # ( !\ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & 
// (\ALU|Equal68~4_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~224 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~224 .lut_mask = 64'h1010101015151515;
defparam \ALU|ALU_ResultSig~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~222 (
// Equation(s):
// \ALU|ALU_ResultSig~222_combout  = ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~131_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ))) ) ) # ( !\REG|Mux9~9_combout  & ( (\REG|Mux9~4_combout  & 
// (\ALU|ALU_ResultSig~131_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\REG|Mux9~4_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~131_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~222 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~222 .lut_mask = 64'h000500050F050F05;
defparam \ALU|ALU_ResultSig~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~219 (
// Equation(s):
// \ALU|ALU_ResultSig~219_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~219 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~219 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~129 (
// Equation(s):
// \ALU|ALU_ResultSig~129_combout  = ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal68~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~129 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~129 .lut_mask = 64'h0000000000C000C0;
defparam \ALU|ALU_ResultSig~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~220 (
// Equation(s):
// \ALU|ALU_ResultSig~220_combout  = ( \REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~129_combout  & ((\REG|Mux11~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux11~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~9_combout  & \ALU|ALU_ResultSig~129_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux11~9_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~129_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~220 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~220 .lut_mask = 64'h0022002200770077;
defparam \ALU|ALU_ResultSig~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~130 (
// Equation(s):
// \ALU|ALU_ResultSig~130_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~4_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~130 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~130 .lut_mask = 64'h0000000003000300;
defparam \ALU|ALU_ResultSig~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~221 (
// Equation(s):
// \ALU|ALU_ResultSig~221_combout  = ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~130_combout  & (!\ALU|ALU_ResultSig~129_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux10~9_combout )))) ) ) # ( !\REG|Mux10~4_combout  & ( 
// (\ALU|ALU_ResultSig~130_combout  & (\REG|Mux10~9_combout  & (!\ALU|ALU_ResultSig~129_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\ALU|ALU_ResultSig~130_combout ),
	.datab(!\REG|Mux10~9_combout ),
	.datac(!\ALU|ALU_ResultSig~129_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~221 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~221 .lut_mask = 64'h1000100010501050;
defparam \ALU|ALU_ResultSig~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~225 (
// Equation(s):
// \ALU|ALU_ResultSig~225_combout  = ( \ALU|ALU_ResultSig~220_combout  & ( \ALU|ALU_ResultSig~221_combout  & ( (\ALU|ALU_ResultSig~219_combout  & (((!\ALU|ALU_ResultSig~223_combout  & !\ALU|ALU_ResultSig~222_combout )) # (\ALU|ALU_ResultSig~224_combout ))) ) 
// ) ) # ( !\ALU|ALU_ResultSig~220_combout  & ( \ALU|ALU_ResultSig~221_combout  & ( (\ALU|ALU_ResultSig~219_combout  & (((!\ALU|ALU_ResultSig~223_combout  & !\ALU|ALU_ResultSig~222_combout )) # (\ALU|ALU_ResultSig~224_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~220_combout  & ( !\ALU|ALU_ResultSig~221_combout  & ( (\ALU|ALU_ResultSig~219_combout  & (((!\ALU|ALU_ResultSig~223_combout  & !\ALU|ALU_ResultSig~222_combout )) # (\ALU|ALU_ResultSig~224_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~220_combout  & ( !\ALU|ALU_ResultSig~221_combout  & ( ((!\ALU|ALU_ResultSig~223_combout  & !\ALU|ALU_ResultSig~222_combout )) # (\ALU|ALU_ResultSig~224_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~223_combout ),
	.datab(!\ALU|ALU_ResultSig~224_combout ),
	.datac(!\ALU|ALU_ResultSig~222_combout ),
	.datad(!\ALU|ALU_ResultSig~219_combout ),
	.datae(!\ALU|ALU_ResultSig~220_combout ),
	.dataf(!\ALU|ALU_ResultSig~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~225 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~225 .lut_mask = 64'hB3B300B300B300B3;
defparam \ALU|ALU_ResultSig~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~110 (
// Equation(s):
// \ALU|ALU_ResultSig~110_combout  = ( \ALU|Equal68~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~110 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~110 .lut_mask = 64'h0000000003000300;
defparam \ALU|ALU_ResultSig~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~204 (
// Equation(s):
// \ALU|ALU_ResultSig~204_combout  = ( \REG|Mux2~9_combout  & ( (\ALU|ALU_ResultSig~110_combout  & (!\ALU|ALU_ResultSig~31_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux2~4_combout )))) ) ) # ( !\REG|Mux2~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout  & (\ALU|ALU_ResultSig~110_combout  & !\ALU|ALU_ResultSig~31_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux2~4_combout ),
	.datac(!\ALU|ALU_ResultSig~110_combout ),
	.datad(!\ALU|ALU_ResultSig~31_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~204 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~204 .lut_mask = 64'h010001000B000B00;
defparam \ALU|ALU_ResultSig~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~207 (
// Equation(s):
// \ALU|ALU_ResultSig~207_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( 
// (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ROM_COMP|altsyncram_component|auto_generated|q_a [10])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~207 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~207 .lut_mask = 64'h0050005001500150;
defparam \ALU|ALU_ResultSig~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~10 (
// Equation(s):
// \ALU|ALU_ResultSig~10_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~0_combout  & \ALU|Equal68~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal68~0_combout ),
	.datad(!\ALU|Equal68~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~10 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~10 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~36 (
// Equation(s):
// \ALU|ALU_ResultSig~36_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal68~0_combout  & (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal68~0_combout ),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~36 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~36 .lut_mask = 64'h0101010100000000;
defparam \ALU|ALU_ResultSig~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~206 (
// Equation(s):
// \ALU|ALU_ResultSig~206_combout  = ( !\ALU|ALU_ResultSig~36_combout  & ( (\ALU|ALU_ResultSig~10_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux0~4_combout )))) ) )

	.dataa(!\REG|Mux0~4_combout ),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ALU|ALU_ResultSig~10_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~206 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~206 .lut_mask = 64'h0305030500000000;
defparam \ALU|ALU_ResultSig~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~208 (
// Equation(s):
// \ALU|ALU_ResultSig~208_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~208 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~208 .lut_mask = 64'h000000000003FFC0;
defparam \ALU|ALU_ResultSig~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~205 (
// Equation(s):
// \ALU|ALU_ResultSig~205_combout  = ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~36_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) # ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~36_combout  & \REG|Mux1~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~36_combout ),
	.datad(!\REG|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~205 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~205 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~203 (
// Equation(s):
// \ALU|ALU_ResultSig~203_combout  = ( \REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( \ALU|ALU_ResultSig~31_combout  ) ) ) # ( !\REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~31_combout ) ) ) ) # ( \REG|Mux3~9_combout  & ( !\REG|Mux3~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~31_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~31_combout ),
	.datad(gnd),
	.datae(!\REG|Mux3~9_combout ),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~203 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~203 .lut_mask = 64'h00000A0A05050F0F;
defparam \ALU|ALU_ResultSig~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~209 (
// Equation(s):
// \ALU|ALU_ResultSig~209_combout  = ( \ALU|ALU_ResultSig~205_combout  & ( \ALU|ALU_ResultSig~203_combout  & ( (\ALU|ALU_ResultSig~207_combout  & \ALU|ALU_ResultSig~208_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~205_combout  & ( \ALU|ALU_ResultSig~203_combout  
// & ( (\ALU|ALU_ResultSig~207_combout  & ((!\ALU|ALU_ResultSig~206_combout ) # (\ALU|ALU_ResultSig~208_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~205_combout  & ( !\ALU|ALU_ResultSig~203_combout  & ( (\ALU|ALU_ResultSig~208_combout  & 
// ((!\ALU|ALU_ResultSig~204_combout ) # (\ALU|ALU_ResultSig~207_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~205_combout  & ( !\ALU|ALU_ResultSig~203_combout  & ( (!\ALU|ALU_ResultSig~204_combout  & (((!\ALU|ALU_ResultSig~206_combout ) # 
// (\ALU|ALU_ResultSig~208_combout )))) # (\ALU|ALU_ResultSig~204_combout  & (\ALU|ALU_ResultSig~207_combout  & ((!\ALU|ALU_ResultSig~206_combout ) # (\ALU|ALU_ResultSig~208_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~204_combout ),
	.datab(!\ALU|ALU_ResultSig~207_combout ),
	.datac(!\ALU|ALU_ResultSig~206_combout ),
	.datad(!\ALU|ALU_ResultSig~208_combout ),
	.datae(!\ALU|ALU_ResultSig~205_combout ),
	.dataf(!\ALU|ALU_ResultSig~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~209 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~209 .lut_mask = 64'hB0BB00BB30330033;
defparam \ALU|ALU_ResultSig~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~200 (
// Equation(s):
// \ALU|ALU_ResultSig~200_combout  = ( \REG|Mux31~10_combout  & ( \REG|Mux21~10_combout  & ( (\ALU|ALU_ResultSig~199_combout  & ((\ALU|Equal73~4_combout ) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( !\REG|Mux31~10_combout  & ( \REG|Mux21~10_combout  & ( 
// (\ALU|ALU_ResultSig~199_combout  & (\ALU|ALU_ResultSig~1_combout  & !\ALU|Equal73~4_combout )) ) ) ) # ( \REG|Mux31~10_combout  & ( !\REG|Mux21~10_combout  & ( (\ALU|ALU_ResultSig~199_combout  & \ALU|Equal73~4_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~199_combout ),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(gnd),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\REG|Mux31~10_combout ),
	.dataf(!\REG|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~200 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~200 .lut_mask = 64'h0000005511001155;
defparam \ALU|ALU_ResultSig~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~228 (
// Equation(s):
// \ALU|ALU_ResultSig~228_combout  = ( \ALU|ALU_ResultSig~209_combout  & ( \ALU|ALU_ResultSig~200_combout  & ( \ALU|ALU_ResultSig~202_combout  ) ) ) # ( !\ALU|ALU_ResultSig~209_combout  & ( \ALU|ALU_ResultSig~200_combout  & ( \ALU|ALU_ResultSig~202_combout  
// ) ) ) # ( \ALU|ALU_ResultSig~209_combout  & ( !\ALU|ALU_ResultSig~200_combout  & ( (\ALU|ALU_ResultSig~202_combout  & ((!\ALU|ALU_ResultSig~218_combout ) # ((!\ALU|ALU_ResultSig~225_combout ) # (\ALU|ALU_ResultSig~689_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~209_combout  & ( !\ALU|ALU_ResultSig~200_combout  & ( \ALU|ALU_ResultSig~202_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~202_combout ),
	.datab(!\ALU|ALU_ResultSig~218_combout ),
	.datac(!\ALU|ALU_ResultSig~689_combout ),
	.datad(!\ALU|ALU_ResultSig~225_combout ),
	.datae(!\ALU|ALU_ResultSig~209_combout ),
	.dataf(!\ALU|ALU_ResultSig~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~228 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~228 .lut_mask = 64'h5555554555555555;
defparam \ALU|ALU_ResultSig~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~241 (
// Equation(s):
// \ALU|ALU_ResultSig~241_combout  = ( \REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~62_combout ) ) ) ) # ( !\REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~62_combout )) ) ) ) # ( \REG|Mux21~4_combout  & ( !\REG|Mux21~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (!\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~62_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~53_combout ),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\REG|Mux21~4_combout ),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~241 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~241 .lut_mask = 64'h0000005000A000F0;
defparam \ALU|ALU_ResultSig~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~240 (
// Equation(s):
// \ALU|ALU_ResultSig~240_combout  = ( \REG|Mux22~9_combout  & ( (\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~53_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout )))) ) ) # ( !\REG|Mux22~9_combout  & ( 
// (\ALU|ALU_ResultSig~61_combout  & (\REG|Mux22~4_combout  & (!\ALU|ALU_ResultSig~53_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(!\REG|Mux22~4_combout ),
	.datac(!\ALU|ALU_ResultSig~53_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux22~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~240 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~240 .lut_mask = 64'h0010501000105010;
defparam \ALU|ALU_ResultSig~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~239 (
// Equation(s):
// \ALU|ALU_ResultSig~239_combout  = ( \ALU|ALU_ResultSig~73_combout  & ( \REG|Mux23~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux23~4_combout ) ) ) ) # ( \ALU|ALU_ResultSig~73_combout  & ( !\REG|Mux23~9_combout  & ( 
// (\REG|Mux23~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux23~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~73_combout ),
	.dataf(!\REG|Mux23~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~239 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~239 .lut_mask = 64'h000003030000F3F3;
defparam \ALU|ALU_ResultSig~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N27
cyclonev_lcell_comb \REG|Mux24~10 (
// Equation(s):
// \REG|Mux24~10_combout  = ( \REG|Mux24~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux24~4_combout ) ) ) # ( !\REG|Mux24~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux24~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~10 .extended_lut = "off";
defparam \REG|Mux24~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \REG|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N3
cyclonev_lcell_comb \REG|Mux27~10 (
// Equation(s):
// \REG|Mux27~10_combout  = ( \REG|Mux27~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux27~4_combout ) ) ) # ( !\REG|Mux27~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux27~4_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux27~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~10 .extended_lut = "off";
defparam \REG|Mux27~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \REG|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N39
cyclonev_lcell_comb \REG|Mux26~10 (
// Equation(s):
// \REG|Mux26~10_combout  = ( \REG|Mux26~9_combout  & ( \REG|Mux26~4_combout  ) ) # ( !\REG|Mux26~9_combout  & ( \REG|Mux26~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux26~9_combout  & ( !\REG|Mux26~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux26~9_combout ),
	.dataf(!\REG|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~10 .extended_lut = "off";
defparam \REG|Mux26~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REG|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~242 (
// Equation(s):
// \ALU|ALU_ResultSig~242_combout  = ( \REG|Mux27~10_combout  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~66_combout  & (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux25~10_combout )))) ) ) ) # ( 
// !\REG|Mux27~10_combout  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux25~10_combout ))) ) ) ) # ( \REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~66_combout  & 
// ((!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux25~10_combout ))) ) ) ) # ( !\REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux25~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux25~10_combout ),
	.datae(!\REG|Mux27~10_combout ),
	.dataf(!\REG|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~242 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~242 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \ALU|ALU_ResultSig~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~243 (
// Equation(s):
// \ALU|ALU_ResultSig~243_combout  = ( \REG|Mux24~10_combout  & ( \ALU|ALU_ResultSig~242_combout  & ( (!\ALU|ALU_ResultSig~241_combout  & (!\ALU|ALU_ResultSig~72_combout  & (!\ALU|ALU_ResultSig~240_combout  & !\ALU|ALU_ResultSig~239_combout ))) ) ) ) # ( 
// !\REG|Mux24~10_combout  & ( \ALU|ALU_ResultSig~242_combout  & ( (!\ALU|ALU_ResultSig~241_combout  & (!\ALU|ALU_ResultSig~240_combout  & !\ALU|ALU_ResultSig~239_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~241_combout ),
	.datab(!\ALU|ALU_ResultSig~72_combout ),
	.datac(!\ALU|ALU_ResultSig~240_combout ),
	.datad(!\ALU|ALU_ResultSig~239_combout ),
	.datae(!\REG|Mux24~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~243 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~243 .lut_mask = 64'h00000000A0008000;
defparam \ALU|ALU_ResultSig~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~230 (
// Equation(s):
// \ALU|ALU_ResultSig~230_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\ALU|ALU_ResultSig~139_combout  & ( (\REG|Mux18~4_combout  & \ALU|ALU_ResultSig~134_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] 
// & ( !\ALU|ALU_ResultSig~139_combout  & ( (\REG|Mux18~9_combout  & \ALU|ALU_ResultSig~134_combout ) ) ) )

	.dataa(!\REG|Mux18~9_combout ),
	.datab(gnd),
	.datac(!\REG|Mux18~4_combout ),
	.datad(!\ALU|ALU_ResultSig~134_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\ALU|ALU_ResultSig~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~230 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~230 .lut_mask = 64'h0055000F00000000;
defparam \ALU|ALU_ResultSig~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~235 (
// Equation(s):
// \ALU|ALU_ResultSig~235_combout  = ( \ALU|ALU_ResultSig~234_combout  & ( \REG|Mux14~4_combout  & ( (\REG|Mux14~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~234_combout  & ( !\REG|Mux14~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux14~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux14~9_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~234_combout ),
	.dataf(!\REG|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~235 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~235 .lut_mask = 64'h00000A0A00005F5F;
defparam \ALU|ALU_ResultSig~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~233 (
// Equation(s):
// \ALU|ALU_ResultSig~233_combout  = ( \REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( \ALU|ALU_ResultSig~232_combout  ) ) ) # ( !\REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( (\ALU|ALU_ResultSig~232_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux15~9_combout  & ( !\REG|Mux15~4_combout  & ( (\ALU|ALU_ResultSig~232_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~232_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux15~9_combout ),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~233 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~233 .lut_mask = 64'h0000303003033333;
defparam \ALU|ALU_ResultSig~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~143 (
// Equation(s):
// \ALU|ALU_ResultSig~143_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~7_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~143 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~143 .lut_mask = 64'h0000000006060606;
defparam \ALU|ALU_ResultSig~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~185 (
// Equation(s):
// \ALU|ALU_ResultSig~185_combout  = ( \REG|Mux16~9_combout  & ( (!\ALU|ALU_ResultSig~143_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout  & !\ALU|ALU_ResultSig~143_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux16~4_combout ),
	.datad(!\ALU|ALU_ResultSig~143_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~185 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~185 .lut_mask = 64'h05000500AF00AF00;
defparam \ALU|ALU_ResultSig~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~237 (
// Equation(s):
// \ALU|ALU_ResultSig~237_combout  = ( \REG|Mux20~10_combout  & ( \REG|Mux19~10_combout  & ( (((\ALU|ALU_ResultSig~142_combout  & \ALU|ALU_ResultSig~185_combout )) # (\ALU|ALU_ResultSig~236_combout )) # (\ALU|ALU_ResultSig~180_combout ) ) ) ) # ( 
// !\REG|Mux20~10_combout  & ( \REG|Mux19~10_combout  & ( (!\ALU|ALU_ResultSig~236_combout  & (((\ALU|ALU_ResultSig~142_combout  & \ALU|ALU_ResultSig~185_combout )) # (\ALU|ALU_ResultSig~180_combout ))) ) ) ) # ( \REG|Mux20~10_combout  & ( 
// !\REG|Mux19~10_combout  & ( ((!\ALU|ALU_ResultSig~180_combout  & (\ALU|ALU_ResultSig~142_combout  & \ALU|ALU_ResultSig~185_combout ))) # (\ALU|ALU_ResultSig~236_combout ) ) ) ) # ( !\REG|Mux20~10_combout  & ( !\REG|Mux19~10_combout  & ( 
// (!\ALU|ALU_ResultSig~180_combout  & (\ALU|ALU_ResultSig~142_combout  & (!\ALU|ALU_ResultSig~236_combout  & \ALU|ALU_ResultSig~185_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~180_combout ),
	.datab(!\ALU|ALU_ResultSig~142_combout ),
	.datac(!\ALU|ALU_ResultSig~236_combout ),
	.datad(!\ALU|ALU_ResultSig~185_combout ),
	.datae(!\REG|Mux20~10_combout ),
	.dataf(!\REG|Mux19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~237 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~237 .lut_mask = 64'h00200F2F50705F7F;
defparam \ALU|ALU_ResultSig~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~238 (
// Equation(s):
// \ALU|ALU_ResultSig~238_combout  = ( !\ALU|ALU_ResultSig~237_combout  & ( \REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~231_combout  & (!\ALU|ALU_ResultSig~230_combout  & (!\ALU|ALU_ResultSig~235_combout  & !\ALU|ALU_ResultSig~233_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~237_combout  & ( !\REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~230_combout  & (!\ALU|ALU_ResultSig~235_combout  & !\ALU|ALU_ResultSig~233_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~231_combout ),
	.datab(!\ALU|ALU_ResultSig~230_combout ),
	.datac(!\ALU|ALU_ResultSig~235_combout ),
	.datad(!\ALU|ALU_ResultSig~233_combout ),
	.datae(!\ALU|ALU_ResultSig~237_combout ),
	.dataf(!\REG|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~238 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~238 .lut_mask = 64'hC000000080000000;
defparam \ALU|ALU_ResultSig~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N15
cyclonev_lcell_comb \ALU|ALU_Result[4]~18 (
// Equation(s):
// \ALU|ALU_Result[4]~18_combout  = ( \REG|Mux27~4_combout  & ( (\ALU|Equal73~0_combout  & (((\REG|Mux27~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [4])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( 
// !\REG|Mux27~4_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux27~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\REG|Mux27~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[4]~18 .extended_lut = "off";
defparam \ALU|ALU_Result[4]~18 .lut_mask = 64'h0323032313331333;
defparam \ALU|ALU_Result[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \REG|registers[10][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][3] .is_wysiwyg = "true";
defparam \REG|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N44
dffeas \REG|registers[11][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][3] .is_wysiwyg = "true";
defparam \REG|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N8
dffeas \REG|registers[9][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][3] .is_wysiwyg = "true";
defparam \REG|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N26
dffeas \REG|registers[8][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][3] .is_wysiwyg = "true";
defparam \REG|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N45
cyclonev_lcell_comb \REG|Mux28~5 (
// Equation(s):
// \REG|Mux28~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][3]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][3]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][3]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][3]~q  ) ) )

	.dataa(!\REG|registers[10][3]~q ),
	.datab(!\REG|registers[11][3]~q ),
	.datac(!\REG|registers[9][3]~q ),
	.datad(!\REG|registers[8][3]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~5 .extended_lut = "off";
defparam \REG|Mux28~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N2
dffeas \REG|registers[4][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][3] .is_wysiwyg = "true";
defparam \REG|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N59
dffeas \REG|registers[5][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][3] .is_wysiwyg = "true";
defparam \REG|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N14
dffeas \REG|registers[7][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][3] .is_wysiwyg = "true";
defparam \REG|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N49
dffeas \REG|registers[6][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][3] .is_wysiwyg = "true";
defparam \REG|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N15
cyclonev_lcell_comb \REG|Mux28~7 (
// Equation(s):
// \REG|Mux28~7_combout  = ( \REG|registers[6][3]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & ((\REG|registers[7][3]~q ))) ) ) ) # ( !\REG|registers[6][3]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][3]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[7][3]~q ))) ) ) ) # ( \REG|registers[6][3]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[4][3]~q ) ) ) ) # ( !\REG|registers[6][3]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[4][3]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[4][3]~q ),
	.datab(!\REG|registers[5][3]~q ),
	.datac(!\REG|registers[7][3]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[6][3]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~7 .extended_lut = "off";
defparam \REG|Mux28~7 .lut_mask = 64'h550055FF330F330F;
defparam \REG|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N2
dffeas \REG|registers[12][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][3] .is_wysiwyg = "true";
defparam \REG|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N20
dffeas \REG|registers[15][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][3] .is_wysiwyg = "true";
defparam \REG|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N7
dffeas \REG|registers[14][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][3] .is_wysiwyg = "true";
defparam \REG|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N26
dffeas \REG|registers[13][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][3] .is_wysiwyg = "true";
defparam \REG|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N48
cyclonev_lcell_comb \REG|Mux28~6 (
// Equation(s):
// \REG|Mux28~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][3]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][3]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][3]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][3]~q  ) ) )

	.dataa(!\REG|registers[12][3]~q ),
	.datab(!\REG|registers[15][3]~q ),
	.datac(!\REG|registers[14][3]~q ),
	.datad(!\REG|registers[13][3]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~6 .extended_lut = "off";
defparam \REG|Mux28~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \REG|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N56
dffeas \REG|registers[0][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][3] .is_wysiwyg = "true";
defparam \REG|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N38
dffeas \REG|registers[3][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][3] .is_wysiwyg = "true";
defparam \REG|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N8
dffeas \REG|registers[2][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][3] .is_wysiwyg = "true";
defparam \REG|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N20
dffeas \REG|registers[1][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][3] .is_wysiwyg = "true";
defparam \REG|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N9
cyclonev_lcell_comb \REG|Mux28~8 (
// Equation(s):
// \REG|Mux28~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][3]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][3]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][3]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][3]~q  ) ) )

	.dataa(!\REG|registers[0][3]~q ),
	.datab(!\REG|registers[3][3]~q ),
	.datac(!\REG|registers[2][3]~q ),
	.datad(!\REG|registers[1][3]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~8 .extended_lut = "off";
defparam \REG|Mux28~8 .lut_mask = 64'h55550F0F00FF3333;
defparam \REG|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N6
cyclonev_lcell_comb \REG|Mux28~9 (
// Equation(s):
// \REG|Mux28~9_combout  = ( \REG|Mux28~6_combout  & ( \REG|Mux28~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux28~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux28~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( !\REG|Mux28~6_combout  & ( \REG|Mux28~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux28~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux28~7_combout )))) ) ) ) # ( \REG|Mux28~6_combout  & ( !\REG|Mux28~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux28~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux28~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( 
// !\REG|Mux28~6_combout  & ( !\REG|Mux28~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux28~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] 
// & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux28~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux28~5_combout ),
	.datad(!\REG|Mux28~7_combout ),
	.datae(!\REG|Mux28~6_combout ),
	.dataf(!\REG|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~9 .extended_lut = "off";
defparam \REG|Mux28~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \REG|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N51
cyclonev_lcell_comb \REG|Mux28~10 (
// Equation(s):
// \REG|Mux28~10_combout  = ( \REG|Mux28~4_combout  & ( \REG|Mux28~9_combout  ) ) # ( !\REG|Mux28~4_combout  & ( \REG|Mux28~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux28~4_combout  & ( !\REG|Mux28~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux28~4_combout ),
	.dataf(!\REG|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~10 .extended_lut = "off";
defparam \REG|Mux28~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REG|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~195 (
// Equation(s):
// \ALU|ALU_ResultSig~195_combout  = ( !\ALU|ALU_ResultSig~188_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|ALU_ResultSig~62_combout  & \REG|Mux22~4_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~188_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|ALU_ResultSig~62_combout  & \REG|Mux22~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\REG|Mux22~4_combout ),
	.datad(!\REG|Mux22~9_combout ),
	.datae(!\ALU|ALU_ResultSig~188_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~195 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~195 .lut_mask = 64'h0033000003030000;
defparam \ALU|ALU_ResultSig~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~194 (
// Equation(s):
// \ALU|ALU_ResultSig~194_combout  = ( !\ALU|ALU_ResultSig~188_combout  & ( \REG|Mux23~4_combout  & ( (\ALU|ALU_ResultSig~61_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux23~9_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~188_combout  & ( !\REG|Mux23~4_combout  & ( (\REG|Mux23~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~61_combout )) ) ) )

	.dataa(!\REG|Mux23~9_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\ALU|ALU_ResultSig~188_combout ),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~194 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~194 .lut_mask = 64'h00500000005F0000;
defparam \ALU|ALU_ResultSig~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~197 (
// Equation(s):
// \ALU|ALU_ResultSig~197_combout  = ( \REG|Mux27~10_combout  & ( \REG|Mux26~10_combout  & ( (((\ALU|ALU_ResultSig~158_combout  & \REG|Mux25~10_combout )) # (\ALU|ALU_ResultSig~68_combout )) # (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( !\REG|Mux27~10_combout 
//  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((\ALU|ALU_ResultSig~158_combout  & \REG|Mux25~10_combout )) # (\ALU|ALU_ResultSig~70_combout ))) ) ) ) # ( \REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( 
// ((!\ALU|ALU_ResultSig~70_combout  & (\ALU|ALU_ResultSig~158_combout  & \REG|Mux25~10_combout ))) # (\ALU|ALU_ResultSig~68_combout ) ) ) ) # ( !\REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// (\ALU|ALU_ResultSig~158_combout  & (!\ALU|ALU_ResultSig~68_combout  & \REG|Mux25~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~158_combout ),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux25~10_combout ),
	.datae(!\REG|Mux27~10_combout ),
	.dataf(!\REG|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~197 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~197 .lut_mask = 64'h00200F2F50705F7F;
defparam \ALU|ALU_ResultSig~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~196 (
// Equation(s):
// \ALU|ALU_ResultSig~196_combout  = ( !\ALU|ALU_ResultSig~188_combout  & ( (\ALU|ALU_ResultSig~63_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux21~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux21~4_combout ))))) ) )

	.dataa(!\REG|Mux21~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~63_combout ),
	.datad(!\REG|Mux21~4_combout ),
	.datae(!\ALU|ALU_ResultSig~188_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~196 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~196 .lut_mask = 64'h0407000004070000;
defparam \ALU|ALU_ResultSig~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~198 (
// Equation(s):
// \ALU|ALU_ResultSig~198_combout  = ( !\ALU|ALU_ResultSig~197_combout  & ( !\ALU|ALU_ResultSig~196_combout  & ( (!\ALU|ALU_ResultSig~195_combout  & (!\ALU|ALU_ResultSig~194_combout  & ((!\ALU|ALU_ResultSig~193_combout ) # (!\REG|Mux24~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~195_combout ),
	.datab(!\ALU|ALU_ResultSig~194_combout ),
	.datac(!\ALU|ALU_ResultSig~193_combout ),
	.datad(!\REG|Mux24~10_combout ),
	.datae(!\ALU|ALU_ResultSig~197_combout ),
	.dataf(!\ALU|ALU_ResultSig~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~198 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~198 .lut_mask = 64'h8880000000000000;
defparam \ALU|ALU_ResultSig~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~178 (
// Equation(s):
// \ALU|ALU_ResultSig~178_combout  = ( \ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~178 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~178 .lut_mask = 64'h0000000030303030;
defparam \ALU|ALU_ResultSig~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~136 (
// Equation(s):
// \ALU|ALU_ResultSig~136_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~7_combout  & ( (\ALU|Equal68~3_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( \ALU|Equal73~2_combout  & ( !\ALU|Equal68~7_combout  & ( 
// (\ALU|Equal68~3_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~3_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~136 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~136 .lut_mask = 64'h000000FC000033FF;
defparam \ALU|ALU_ResultSig~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~179 (
// Equation(s):
// \ALU|ALU_ResultSig~179_combout  = ( !\ALU|ALU_ResultSig~136_combout  & ( !\ALU|ALU_ResultSig~178_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~178_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~179 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~179 .lut_mask = 64'hF0F0F0F000000000;
defparam \ALU|ALU_ResultSig~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~168 (
// Equation(s):
// \ALU|ALU_ResultSig~168_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~168 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~168 .lut_mask = 64'h0000000150504040;
defparam \ALU|ALU_ResultSig~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~169 (
// Equation(s):
// \ALU|ALU_ResultSig~169_combout  = (!\ALU|ALU_ResultSig~167_combout  & (!\ALU|ALU_ResultSig~168_combout  & !\ALU|ALU_ResultSig~104_combout ))

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~167_combout ),
	.datac(!\ALU|ALU_ResultSig~168_combout ),
	.datad(!\ALU|ALU_ResultSig~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~169 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~169 .lut_mask = 64'hC000C000C000C000;
defparam \ALU|ALU_ResultSig~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~173 (
// Equation(s):
// \ALU|ALU_ResultSig~173_combout  = ( \ALU|Equal68~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~173 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~173 .lut_mask = 64'h0000000000440044;
defparam \ALU|ALU_ResultSig~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~170 (
// Equation(s):
// \ALU|ALU_ResultSig~170_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~3_combout  & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ALU|Equal68~4_combout ) ) ) ) # ( 
// \ALU|Equal73~2_combout  & ( !\ALU|Equal68~3_combout  & ( (\ALU|Equal68~4_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~4_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~170 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~170 .lut_mask = 64'h000000FA000005FF;
defparam \ALU|ALU_ResultSig~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~171 (
// Equation(s):
// \ALU|ALU_ResultSig~171_combout  = ( \REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~23_combout  & !\ALU|ALU_ResultSig~170_combout ) ) ) ) # ( !\REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~23_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|ALU_ResultSig~170_combout )) ) ) ) # ( \REG|Mux8~9_combout  & ( !\REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~23_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// !\ALU|ALU_ResultSig~170_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~23_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~170_combout ),
	.datae(!\REG|Mux8~9_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~171 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~171 .lut_mask = 64'h0000500005005500;
defparam \ALU|ALU_ResultSig~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~172 (
// Equation(s):
// \ALU|ALU_ResultSig~172_combout  = ( \REG|Mux9~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~170_combout  & ((\REG|Mux9~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux9~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~21_combout  & (\REG|Mux9~9_combout  & !\ALU|ALU_ResultSig~170_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~21_combout ),
	.datac(!\REG|Mux9~9_combout ),
	.datad(!\ALU|ALU_ResultSig~170_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~172 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~172 .lut_mask = 64'h0200020013001300;
defparam \ALU|ALU_ResultSig~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~175 (
// Equation(s):
// \ALU|ALU_ResultSig~175_combout  = ( \REG|Mux7~4_combout  & ( !\ALU|ALU_ResultSig~170_combout  & ( (\ALU|ALU_ResultSig~25_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux7~4_combout  & ( 
// !\ALU|ALU_ResultSig~170_combout  & ( (\ALU|ALU_ResultSig~25_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux7~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~25_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux7~9_combout ),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~175 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~175 .lut_mask = 64'h0030033300000000;
defparam \ALU|ALU_ResultSig~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~176 (
// Equation(s):
// \ALU|ALU_ResultSig~176_combout  = ( \REG|Mux5~10_combout  & ( !\ALU|ALU_ResultSig~175_combout  & ( ((!\ALU|ALU_ResultSig~167_combout  & (!\ALU|ALU_ResultSig~104_combout )) # (\ALU|ALU_ResultSig~167_combout  & ((!\REG|Mux6~10_combout )))) # 
// (\ALU|ALU_ResultSig~168_combout ) ) ) ) # ( !\REG|Mux5~10_combout  & ( !\ALU|ALU_ResultSig~175_combout  & ( ((!\REG|Mux6~10_combout ) # (!\ALU|ALU_ResultSig~167_combout )) # (\ALU|ALU_ResultSig~168_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~104_combout ),
	.datab(!\ALU|ALU_ResultSig~168_combout ),
	.datac(!\REG|Mux6~10_combout ),
	.datad(!\ALU|ALU_ResultSig~167_combout ),
	.datae(!\REG|Mux5~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~176 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~176 .lut_mask = 64'hFFF3BBF300000000;
defparam \ALU|ALU_ResultSig~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~174 (
// Equation(s):
// \ALU|ALU_ResultSig~174_combout  = ( \REG|Mux12~10_combout  & ( \REG|Mux13~10_combout  & ( (((\ALU|ALU_ResultSig~130_combout  & \REG|Mux11~10_combout )) # (\ALU|ALU_ResultSig~135_combout )) # (\ALU|ALU_ResultSig~129_combout ) ) ) ) # ( 
// !\REG|Mux12~10_combout  & ( \REG|Mux13~10_combout  & ( ((\ALU|ALU_ResultSig~130_combout  & (!\ALU|ALU_ResultSig~129_combout  & \REG|Mux11~10_combout ))) # (\ALU|ALU_ResultSig~135_combout ) ) ) ) # ( \REG|Mux12~10_combout  & ( !\REG|Mux13~10_combout  & ( 
// (!\ALU|ALU_ResultSig~135_combout  & (((\ALU|ALU_ResultSig~130_combout  & \REG|Mux11~10_combout )) # (\ALU|ALU_ResultSig~129_combout ))) ) ) ) # ( !\REG|Mux12~10_combout  & ( !\REG|Mux13~10_combout  & ( (\ALU|ALU_ResultSig~130_combout  & 
// (!\ALU|ALU_ResultSig~129_combout  & (\REG|Mux11~10_combout  & !\ALU|ALU_ResultSig~135_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~130_combout ),
	.datab(!\ALU|ALU_ResultSig~129_combout ),
	.datac(!\REG|Mux11~10_combout ),
	.datad(!\ALU|ALU_ResultSig~135_combout ),
	.datae(!\REG|Mux12~10_combout ),
	.dataf(!\REG|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~174 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~174 .lut_mask = 64'h0400370004FF37FF;
defparam \ALU|ALU_ResultSig~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~177 (
// Equation(s):
// \ALU|ALU_ResultSig~177_combout  = ( \ALU|ALU_ResultSig~176_combout  & ( !\ALU|ALU_ResultSig~174_combout  & ( (!\ALU|ALU_ResultSig~171_combout  & (!\ALU|ALU_ResultSig~172_combout  & ((!\ALU|ALU_ResultSig~173_combout ) # (!\REG|Mux10~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~173_combout ),
	.datab(!\REG|Mux10~10_combout ),
	.datac(!\ALU|ALU_ResultSig~171_combout ),
	.datad(!\ALU|ALU_ResultSig~172_combout ),
	.datae(!\ALU|ALU_ResultSig~176_combout ),
	.dataf(!\ALU|ALU_ResultSig~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~177 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~177 .lut_mask = 64'h0000E00000000000;
defparam \ALU|ALU_ResultSig~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~189 (
// Equation(s):
// \ALU|ALU_ResultSig~189_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & \ALU|Equal68~6_combout ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal73~2_combout  & \ALU|Equal68~6_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ALU|Equal68~6_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~189 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~189 .lut_mask = 64'h00030003000F000F;
defparam \ALU|ALU_ResultSig~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~190 (
// Equation(s):
// \ALU|ALU_ResultSig~190_combout  = ( !\ALU|ALU_ResultSig~189_combout  & ( !\ALU|ALU_ResultSig~188_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~188_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~190 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~190 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N24
cyclonev_lcell_comb \ALU|Equal68~1 (
// Equation(s):
// \ALU|Equal68~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal68~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal68~1 .extended_lut = "off";
defparam \ALU|Equal68~1 .lut_mask = 64'h00000000000F000F;
defparam \ALU|Equal68~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~107 (
// Equation(s):
// \ALU|ALU_ResultSig~107_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ALU|Equal68~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~0_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~107 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~107 .lut_mask = 64'h000000000000C000;
defparam \ALU|ALU_ResultSig~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~105 (
// Equation(s):
// \ALU|ALU_ResultSig~105_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal68~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~105 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~105 .lut_mask = 64'h0000000000030003;
defparam \ALU|ALU_ResultSig~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~163 (
// Equation(s):
// \ALU|ALU_ResultSig~163_combout  = ( !\ALU|Equal73~4_combout  & ( (!\ALU|Equal73~2_combout ) # ((!\ALU|Equal68~0_combout  & !\ALU|Equal68~1_combout )) ) )

	.dataa(!\ALU|Equal68~0_combout ),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ALU|Equal68~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal73~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~163 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~163 .lut_mask = 64'hECECECEC00000000;
defparam \ALU|ALU_ResultSig~163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~164 (
// Equation(s):
// \ALU|ALU_ResultSig~164_combout  = ( \ALU|Equal73~3_combout  & ( \REG|Mux22~10_combout  & ( (\ALU|ALU_ResultSig~163_combout  & ((!\REG|Mux28~10_combout  $ (\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # 
// ( !\ALU|Equal73~3_combout  & ( \REG|Mux22~10_combout  & ( (\ALU|ALU_ResultSig~163_combout  & (((\REG|Mux28~10_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [3])) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( \ALU|Equal73~3_combout  & ( 
// !\REG|Mux22~10_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & (\ALU|ALU_ResultSig~163_combout  & (!\REG|Mux28~10_combout  $ (\ROM_COMP|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\ALU|Equal73~3_combout  & ( !\REG|Mux22~10_combout  & ( 
// (\REG|Mux28~10_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & (!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~163_combout ))) ) ) )

	.dataa(!\REG|Mux28~10_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\ALU|ALU_ResultSig~163_combout ),
	.datae(!\ALU|Equal73~3_combout ),
	.dataf(!\REG|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~164 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~164 .lut_mask = 64'h00100090001F009F;
defparam \ALU|ALU_ResultSig~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~165 (
// Equation(s):
// \ALU|ALU_ResultSig~165_combout  = ( \REG|Mux3~10_combout  & ( \REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~31_combout  & (((\ALU|ALU_ResultSig~110_combout )) # (\ALU|ALU_ResultSig~36_combout ))) # (\ALU|ALU_ResultSig~31_combout  & 
// (((\REG|Mux4~10_combout )))) ) ) ) # ( !\REG|Mux3~10_combout  & ( \REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~31_combout  & (\ALU|ALU_ResultSig~36_combout  & (!\ALU|ALU_ResultSig~110_combout ))) # (\ALU|ALU_ResultSig~31_combout  & 
// (((\REG|Mux4~10_combout )))) ) ) ) # ( \REG|Mux3~10_combout  & ( !\REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~31_combout  & (\ALU|ALU_ResultSig~110_combout )) # (\ALU|ALU_ResultSig~31_combout  & ((\REG|Mux4~10_combout ))) ) ) ) # ( 
// !\REG|Mux3~10_combout  & ( !\REG|Mux2~10_combout  & ( (\ALU|ALU_ResultSig~31_combout  & \REG|Mux4~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~31_combout ),
	.datab(!\ALU|ALU_ResultSig~36_combout ),
	.datac(!\ALU|ALU_ResultSig~110_combout ),
	.datad(!\REG|Mux4~10_combout ),
	.datae(!\REG|Mux3~10_combout ),
	.dataf(!\REG|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~165 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~165 .lut_mask = 64'h00550A5F20752A7F;
defparam \ALU|ALU_ResultSig~165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~166 (
// Equation(s):
// \ALU|ALU_ResultSig~166_combout  = ( \REG|Mux0~10_combout  & ( !\ALU|ALU_ResultSig~165_combout  & ( (!\ALU|ALU_ResultSig~107_combout  & (!\ALU|ALU_ResultSig~164_combout  & ((!\ALU|ALU_ResultSig~105_combout ) # (!\REG|Mux1~10_combout )))) ) ) ) # ( 
// !\REG|Mux0~10_combout  & ( !\ALU|ALU_ResultSig~165_combout  & ( (!\ALU|ALU_ResultSig~164_combout  & ((!\ALU|ALU_ResultSig~105_combout ) # (!\REG|Mux1~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~107_combout ),
	.datab(!\ALU|ALU_ResultSig~105_combout ),
	.datac(!\REG|Mux1~10_combout ),
	.datad(!\ALU|ALU_ResultSig~164_combout ),
	.datae(!\REG|Mux0~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~166 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~166 .lut_mask = 64'hFC00A80000000000;
defparam \ALU|ALU_ResultSig~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~181 (
// Equation(s):
// \ALU|ALU_ResultSig~181_combout  = ( \ALU|ALU_ResultSig~134_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux19~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux19~9_combout ),
	.datac(!\REG|Mux19~4_combout ),
	.datad(!\ALU|ALU_ResultSig~180_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~181 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~181 .lut_mask = 64'h0000000027002700;
defparam \ALU|ALU_ResultSig~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~145 (
// Equation(s):
// \ALU|ALU_ResultSig~145_combout  = ( !\ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal68~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~145 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~145 .lut_mask = 64'h0004000400000000;
defparam \ALU|ALU_ResultSig~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~182 (
// Equation(s):
// \ALU|ALU_ResultSig~182_combout  = ( \REG|Mux15~4_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & (\ALU|ALU_ResultSig~145_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux15~9_combout )))) ) ) # ( !\REG|Mux15~4_combout  & ( 
// (\REG|Mux15~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~180_combout  & \ALU|ALU_ResultSig~145_combout ))) ) )

	.dataa(!\REG|Mux15~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~180_combout ),
	.datad(!\ALU|ALU_ResultSig~145_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~182 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~182 .lut_mask = 64'h0040004000700070;
defparam \ALU|ALU_ResultSig~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~147 (
// Equation(s):
// \ALU|ALU_ResultSig~147_combout  = ( !\ALU|Equal68~7_combout  & ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~7_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~147 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~147 .lut_mask = 64'h0000000000500000;
defparam \ALU|ALU_ResultSig~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~183 (
// Equation(s):
// \ALU|ALU_ResultSig~183_combout  = ( \ALU|ALU_ResultSig~147_combout  & ( \REG|Mux14~9_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~147_combout  & ( !\REG|Mux14~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~180_combout  & \REG|Mux14~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~180_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(!\ALU|ALU_ResultSig~147_combout ),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~183 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~183 .lut_mask = 64'h000000300000C0F0;
defparam \ALU|ALU_ResultSig~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~184 (
// Equation(s):
// \ALU|ALU_ResultSig~184_combout  = ( \REG|Mux17~4_combout  & ( (!\ALU|ALU_ResultSig~143_combout  & ((\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux17~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~9_combout  & !\ALU|ALU_ResultSig~143_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux17~9_combout ),
	.datad(!\ALU|ALU_ResultSig~143_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~184 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~184 .lut_mask = 64'h0A000A005F005F00;
defparam \ALU|ALU_ResultSig~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~186 (
// Equation(s):
// \ALU|ALU_ResultSig~186_combout  = ( \REG|Mux20~10_combout  & ( \ALU|ALU_ResultSig~185_combout  & ( ((!\ALU|ALU_ResultSig~142_combout  & (\ALU|ALU_ResultSig~48_combout )) # (\ALU|ALU_ResultSig~142_combout  & ((\ALU|ALU_ResultSig~184_combout )))) # 
// (\ALU|ALU_ResultSig~180_combout ) ) ) ) # ( !\REG|Mux20~10_combout  & ( \ALU|ALU_ResultSig~185_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & ((!\ALU|ALU_ResultSig~142_combout  & (\ALU|ALU_ResultSig~48_combout )) # (\ALU|ALU_ResultSig~142_combout  & 
// ((\ALU|ALU_ResultSig~184_combout ))))) ) ) ) # ( \REG|Mux20~10_combout  & ( !\ALU|ALU_ResultSig~185_combout  & ( ((\ALU|ALU_ResultSig~142_combout  & \ALU|ALU_ResultSig~184_combout )) # (\ALU|ALU_ResultSig~180_combout ) ) ) ) # ( !\REG|Mux20~10_combout  & 
// ( !\ALU|ALU_ResultSig~185_combout  & ( (\ALU|ALU_ResultSig~142_combout  & (!\ALU|ALU_ResultSig~180_combout  & \ALU|ALU_ResultSig~184_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~142_combout ),
	.datab(!\ALU|ALU_ResultSig~180_combout ),
	.datac(!\ALU|ALU_ResultSig~48_combout ),
	.datad(!\ALU|ALU_ResultSig~184_combout ),
	.datae(!\REG|Mux20~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~186 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~186 .lut_mask = 64'h00443377084C3B7F;
defparam \ALU|ALU_ResultSig~186 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~187 (
// Equation(s):
// \ALU|ALU_ResultSig~187_combout  = ( !\ALU|ALU_ResultSig~183_combout  & ( !\ALU|ALU_ResultSig~186_combout  & ( (!\ALU|ALU_ResultSig~181_combout  & (!\ALU|ALU_ResultSig~182_combout  & ((!\ALU|ALU_ResultSig~150_combout ) # (!\REG|Mux18~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~181_combout ),
	.datab(!\ALU|ALU_ResultSig~150_combout ),
	.datac(!\REG|Mux18~10_combout ),
	.datad(!\ALU|ALU_ResultSig~182_combout ),
	.datae(!\ALU|ALU_ResultSig~183_combout ),
	.dataf(!\ALU|ALU_ResultSig~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~187 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~187 .lut_mask = 64'hA800000000000000;
defparam \ALU|ALU_ResultSig~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~191 (
// Equation(s):
// \ALU|ALU_ResultSig~191_combout  = ( \ALU|ALU_ResultSig~166_combout  & ( \ALU|ALU_ResultSig~187_combout  & ( (\ALU|ALU_ResultSig~179_combout  & (!\ALU|ALU_ResultSig~177_combout  & \ALU|ALU_ResultSig~190_combout )) ) ) ) # ( !\ALU|ALU_ResultSig~166_combout  
// & ( \ALU|ALU_ResultSig~187_combout  & ( (\ALU|ALU_ResultSig~179_combout  & (\ALU|ALU_ResultSig~190_combout  & ((!\ALU|ALU_ResultSig~177_combout ) # (\ALU|ALU_ResultSig~169_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~166_combout  & ( 
// !\ALU|ALU_ResultSig~187_combout  & ( \ALU|ALU_ResultSig~190_combout  ) ) ) # ( !\ALU|ALU_ResultSig~166_combout  & ( !\ALU|ALU_ResultSig~187_combout  & ( \ALU|ALU_ResultSig~190_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~179_combout ),
	.datab(!\ALU|ALU_ResultSig~169_combout ),
	.datac(!\ALU|ALU_ResultSig~177_combout ),
	.datad(!\ALU|ALU_ResultSig~190_combout ),
	.datae(!\ALU|ALU_ResultSig~166_combout ),
	.dataf(!\ALU|ALU_ResultSig~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~191 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~191 .lut_mask = 64'h00FF00FF00510050;
defparam \ALU|ALU_ResultSig~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N36
cyclonev_lcell_comb \ALU|ALU_Result[3]~15 (
// Equation(s):
// \ALU|ALU_Result[3]~15_combout  = ( \REG|Mux28~4_combout  & ( \REG|Mux28~9_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux28~4_combout  & ( \REG|Mux28~9_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( \REG|Mux28~4_combout  & ( !\REG|Mux28~9_combout  & ( (\ALU|Equal73~0_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [3]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux28~4_combout  & ( !\REG|Mux28~9_combout  & ( (\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\REG|Mux28~4_combout ),
	.dataf(!\REG|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~15 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~15 .lut_mask = 64'h000F030F0C0F0F0F;
defparam \ALU|ALU_Result[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y20_N2
dffeas \REG|registers[6][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][1] .is_wysiwyg = "true";
defparam \REG|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N21
cyclonev_lcell_comb \REG|registers[4][1]~feeder (
// Equation(s):
// \REG|registers[4][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][1]~feeder .extended_lut = "off";
defparam \REG|registers[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N23
dffeas \REG|registers[4][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][1] .is_wysiwyg = "true";
defparam \REG|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \REG|registers[5][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][1] .is_wysiwyg = "true";
defparam \REG|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N39
cyclonev_lcell_comb \REG|registers[7][1]~feeder (
// Equation(s):
// \REG|registers[7][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[7][1]~feeder .extended_lut = "off";
defparam \REG|registers[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y20_N41
dffeas \REG|registers[7][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][1] .is_wysiwyg = "true";
defparam \REG|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N21
cyclonev_lcell_comb \REG|Mux30~7 (
// Equation(s):
// \REG|Mux30~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][1]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][1]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][1]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][1]~q  ) ) )

	.dataa(!\REG|registers[6][1]~q ),
	.datab(!\REG|registers[4][1]~q ),
	.datac(!\REG|registers[5][1]~q ),
	.datad(!\REG|registers[7][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~7 .extended_lut = "off";
defparam \REG|Mux30~7 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N52
dffeas \REG|registers[0][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][1] .is_wysiwyg = "true";
defparam \REG|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y20_N26
dffeas \REG|registers[2][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][1] .is_wysiwyg = "true";
defparam \REG|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N14
dffeas \REG|registers[3][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][1] .is_wysiwyg = "true";
defparam \REG|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N46
dffeas \REG|registers[1][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][1] .is_wysiwyg = "true";
defparam \REG|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N42
cyclonev_lcell_comb \REG|Mux30~8 (
// Equation(s):
// \REG|Mux30~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][1]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][1]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][1]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][1]~q  ) ) )

	.dataa(!\REG|registers[0][1]~q ),
	.datab(!\REG|registers[2][1]~q ),
	.datac(!\REG|registers[3][1]~q ),
	.datad(!\REG|registers[1][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~8 .extended_lut = "off";
defparam \REG|Mux30~8 .lut_mask = 64'h555500FF33330F0F;
defparam \REG|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y20_N41
dffeas \REG|registers[9][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][1] .is_wysiwyg = "true";
defparam \REG|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N32
dffeas \REG|registers[11][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][1] .is_wysiwyg = "true";
defparam \REG|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N2
dffeas \REG|registers[8][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][1] .is_wysiwyg = "true";
defparam \REG|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N32
dffeas \REG|registers[10][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][1] .is_wysiwyg = "true";
defparam \REG|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N27
cyclonev_lcell_comb \REG|Mux30~5 (
// Equation(s):
// \REG|Mux30~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][1]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][1]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][1]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][1]~q  ) ) )

	.dataa(!\REG|registers[9][1]~q ),
	.datab(!\REG|registers[11][1]~q ),
	.datac(!\REG|registers[8][1]~q ),
	.datad(!\REG|registers[10][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~5 .extended_lut = "off";
defparam \REG|Mux30~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y18_N38
dffeas \REG|registers[15][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][1] .is_wysiwyg = "true";
defparam \REG|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N2
dffeas \REG|registers[12][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][1] .is_wysiwyg = "true";
defparam \REG|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N37
dffeas \REG|registers[13][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][1] .is_wysiwyg = "true";
defparam \REG|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N29
dffeas \REG|registers[14][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][1] .is_wysiwyg = "true";
defparam \REG|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N39
cyclonev_lcell_comb \REG|Mux30~6 (
// Equation(s):
// \REG|Mux30~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][1]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][1]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][1]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][1]~q  ) ) )

	.dataa(!\REG|registers[15][1]~q ),
	.datab(!\REG|registers[12][1]~q ),
	.datac(!\REG|registers[13][1]~q ),
	.datad(!\REG|registers[14][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~6 .extended_lut = "off";
defparam \REG|Mux30~6 .lut_mask = 64'h33330F0F00FF5555;
defparam \REG|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N6
cyclonev_lcell_comb \REG|Mux30~9 (
// Equation(s):
// \REG|Mux30~9_combout  = ( \REG|Mux30~5_combout  & ( \REG|Mux30~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux30~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux30~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux30~5_combout  & ( \REG|Mux30~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|Mux30~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux30~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \REG|Mux30~5_combout  & ( !\REG|Mux30~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux30~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux30~7_combout ))) ) ) ) # ( !\REG|Mux30~5_combout  & ( !\REG|Mux30~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux30~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux30~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux30~7_combout ),
	.datad(!\REG|Mux30~8_combout ),
	.datae(!\REG|Mux30~5_combout ),
	.dataf(!\REG|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~9 .extended_lut = "off";
defparam \REG|Mux30~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \REG|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N33
cyclonev_lcell_comb \ALU|Add1~5 (
// Equation(s):
// \ALU|Add1~5_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux30~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux30~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [1] ) + ( \ALU|Add1~2  ))
// \ALU|Add1~6  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux30~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux30~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [1] ) 
// + ( \ALU|Add1~2  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux30~4_combout ),
	.datad(!\REG|Mux30~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\ALU|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~5_sumout ),
	.cout(\ALU|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~5 .extended_lut = "off";
defparam \ALU|Add1~5 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N36
cyclonev_lcell_comb \ALU|Add1~9 (
// Equation(s):
// \ALU|Add1~9_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [2] ) + ( \ALU|Add1~6  ))
// \ALU|Add1~10  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] 
// ) + ( \ALU|Add1~6  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux29~4_combout ),
	.datad(!\REG|Mux29~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\ALU|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~9_sumout ),
	.cout(\ALU|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~9 .extended_lut = "off";
defparam \ALU|Add1~9 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \ALU|Add1~13 (
// Equation(s):
// \ALU|Add1~13_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux28~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux28~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [3] ) + ( \ALU|Add1~10  ))
// \ALU|Add1~14  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux28~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux28~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [3] 
// ) + ( \ALU|Add1~10  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux28~4_combout ),
	.datac(!\REG|Mux28~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\ALU|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~13_sumout ),
	.cout(\ALU|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~13 .extended_lut = "off";
defparam \ALU|Add1~13 .lut_mask = 64'h0000FF0000001B1B;
defparam \ALU|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N27
cyclonev_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] ) + ( \ALU|Add0~10  ))
// \ALU|Add0~14  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] 
// ) + ( \ALU|Add0~10  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux29~4_combout ),
	.datad(!\REG|Mux29~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~13_sumout ),
	.cout(\ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~13 .extended_lut = "off";
defparam \ALU|Add0~13 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N30
cyclonev_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_sumout  = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [3] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux28~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux28~4_combout )) ) + ( \ALU|Add0~14  ))
// \ALU|Add0~18  = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [3] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux28~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux28~4_combout )) 
// ) + ( \ALU|Add0~14  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux28~4_combout ),
	.datac(!\REG|Mux28~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~17_sumout ),
	.cout(\ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~17 .extended_lut = "off";
defparam \ALU|Add0~17 .lut_mask = 64'h0000E4E40000FF00;
defparam \ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N24
cyclonev_lcell_comb \ALU|ALU_Result[3]~16 (
// Equation(s):
// \ALU|ALU_Result[3]~16_combout  = ( !\ALU|ALU_Result[3]~5_combout  & ( \ALU|Add0~17_sumout  & ( (!\ALU|ALU_Result[3]~15_combout  & ((!\ALU|Add1~13_sumout ) # (!\ALU|ALU_Result[3]~4_combout ))) ) ) ) # ( \ALU|ALU_Result[3]~5_combout  & ( 
// !\ALU|Add0~17_sumout  & ( (!\ALU|ALU_Result[3]~15_combout  & ((!\ALU|Add1~13_sumout ) # (!\ALU|ALU_Result[3]~4_combout ))) ) ) ) # ( !\ALU|ALU_Result[3]~5_combout  & ( !\ALU|Add0~17_sumout  & ( (!\ALU|ALU_Result[3]~15_combout  & ((!\ALU|Add1~13_sumout ) # 
// (!\ALU|ALU_Result[3]~4_combout ))) ) ) )

	.dataa(!\ALU|ALU_Result[3]~15_combout ),
	.datab(gnd),
	.datac(!\ALU|Add1~13_sumout ),
	.datad(!\ALU|ALU_Result[3]~4_combout ),
	.datae(!\ALU|ALU_Result[3]~5_combout ),
	.dataf(!\ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~16 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~16 .lut_mask = 64'hAAA0AAA0AAA00000;
defparam \ALU|ALU_Result[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N39
cyclonev_lcell_comb \ALU|ALU_Result[3]~17 (
// Equation(s):
// \ALU|ALU_Result[3]~17_combout  = ( \ALU|ALU_ResultSig~191_combout  & ( \ALU|ALU_Result[3]~16_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (\REG|Mux28~10_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~191_combout  & ( 
// \ALU|ALU_Result[3]~16_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~198_combout ))) # (\ALU|ALU_ResultSig~66_combout  & (\REG|Mux28~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~191_combout  & ( 
// !\ALU|ALU_Result[3]~16_combout  ) ) # ( !\ALU|ALU_ResultSig~191_combout  & ( !\ALU|ALU_Result[3]~16_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\REG|Mux28~10_combout ),
	.datac(!\ALU|ALU_ResultSig~198_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(!\ALU|ALU_ResultSig~191_combout ),
	.dataf(!\ALU|ALU_Result[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[3]~17 .extended_lut = "off";
defparam \ALU|ALU_Result[3]~17 .lut_mask = 64'hFFFFFFFF00B100BB;
defparam \ALU|ALU_Result[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N50
dffeas \REG|registers[20][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][3] .is_wysiwyg = "true";
defparam \REG|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N26
dffeas \REG|registers[24][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][3] .is_wysiwyg = "true";
defparam \REG|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N56
dffeas \REG|registers[28][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][3] .is_wysiwyg = "true";
defparam \REG|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N48
cyclonev_lcell_comb \REG|registers[16][3]~feeder (
// Equation(s):
// \REG|registers[16][3]~feeder_combout  = ( \ALU|ALU_Result[3]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][3]~feeder .extended_lut = "off";
defparam \REG|registers[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N50
dffeas \REG|registers[16][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][3] .is_wysiwyg = "true";
defparam \REG|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N57
cyclonev_lcell_comb \REG|Mux28~0 (
// Equation(s):
// \REG|Mux28~0_combout  = ( \REG|registers[16][3]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[20][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & ((\REG|registers[28][3]~q ))) ) ) ) # ( !\REG|registers[16][3]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[20][3]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[28][3]~q ))) ) ) ) # ( \REG|registers[16][3]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # 
// (\REG|registers[24][3]~q ) ) ) ) # ( !\REG|registers[16][3]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[24][3]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REG|registers[20][3]~q ),
	.datab(!\REG|registers[24][3]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[28][3]~q ),
	.datae(!\REG|registers[16][3]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~0 .extended_lut = "off";
defparam \REG|Mux28~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \REG|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \REG|registers[19][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][3] .is_wysiwyg = "true";
defparam \REG|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N14
dffeas \REG|registers[31][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][3] .is_wysiwyg = "true";
defparam \REG|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N31
dffeas \REG|registers[27][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][3] .is_wysiwyg = "true";
defparam \REG|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N33
cyclonev_lcell_comb \REG|registers[23][3]~feeder (
// Equation(s):
// \REG|registers[23][3]~feeder_combout  = ( \ALU|ALU_Result[3]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][3]~feeder .extended_lut = "off";
defparam \REG|registers[23][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N35
dffeas \REG|registers[23][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][3] .is_wysiwyg = "true";
defparam \REG|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N15
cyclonev_lcell_comb \REG|Mux28~3 (
// Equation(s):
// \REG|Mux28~3_combout  = ( \REG|registers[23][3]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[31][3]~q ) ) ) ) # ( !\REG|registers[23][3]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[31][3]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REG|registers[23][3]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[19][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[27][3]~q ))) ) ) ) # ( !\REG|registers[23][3]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[19][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[27][3]~q ))) ) ) )

	.dataa(!\REG|registers[19][3]~q ),
	.datab(!\REG|registers[31][3]~q ),
	.datac(!\REG|registers[27][3]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[23][3]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~3 .extended_lut = "off";
defparam \REG|Mux28~3 .lut_mask = 64'h550F550F0033FF33;
defparam \REG|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N38
dffeas \REG|registers[18][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][3] .is_wysiwyg = "true";
defparam \REG|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N14
dffeas \REG|registers[30][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][3] .is_wysiwyg = "true";
defparam \REG|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N20
dffeas \REG|registers[22][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][3] .is_wysiwyg = "true";
defparam \REG|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N13
dffeas \REG|registers[26][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][3] .is_wysiwyg = "true";
defparam \REG|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N15
cyclonev_lcell_comb \REG|Mux28~2 (
// Equation(s):
// \REG|Mux28~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[30][3]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[22][3]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[26][3]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][3]~q  ) ) )

	.dataa(!\REG|registers[18][3]~q ),
	.datab(!\REG|registers[30][3]~q ),
	.datac(!\REG|registers[22][3]~q ),
	.datad(!\REG|registers[26][3]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~2 .extended_lut = "off";
defparam \REG|Mux28~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \REG|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N50
dffeas \REG|registers[17][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][3] .is_wysiwyg = "true";
defparam \REG|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N19
dffeas \REG|registers[25][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][3] .is_wysiwyg = "true";
defparam \REG|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N44
dffeas \REG|registers[21][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][3] .is_wysiwyg = "true";
defparam \REG|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N2
dffeas \REG|registers[29][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[3]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][3] .is_wysiwyg = "true";
defparam \REG|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N3
cyclonev_lcell_comb \REG|Mux28~1 (
// Equation(s):
// \REG|Mux28~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][3]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][3]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][3]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][3]~q  ) ) )

	.dataa(!\REG|registers[17][3]~q ),
	.datab(!\REG|registers[25][3]~q ),
	.datac(!\REG|registers[21][3]~q ),
	.datad(!\REG|registers[29][3]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~1 .extended_lut = "off";
defparam \REG|Mux28~1 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N21
cyclonev_lcell_comb \REG|Mux28~4 (
// Equation(s):
// \REG|Mux28~4_combout  = ( \REG|Mux28~2_combout  & ( \REG|Mux28~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux28~0_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux28~3_combout )))) ) ) ) # ( !\REG|Mux28~2_combout  & ( \REG|Mux28~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux28~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux28~3_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REG|Mux28~2_combout  & ( !\REG|Mux28~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux28~0_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux28~3_combout )))) ) ) ) # ( !\REG|Mux28~2_combout  & ( 
// !\REG|Mux28~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux28~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((\REG|Mux28~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux28~0_combout ),
	.datac(!\REG|Mux28~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|Mux28~2_combout ),
	.dataf(!\REG|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux28~4 .extended_lut = "off";
defparam \REG|Mux28~4 .lut_mask = 64'h2205770522AF77AF;
defparam \REG|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N42
cyclonev_lcell_comb \ALU|Add1~17 (
// Equation(s):
// \ALU|Add1~17_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux27~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [4] ) + ( \ALU|Add1~14  ))
// \ALU|Add1~18  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux27~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [4] 
// ) + ( \ALU|Add1~14  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux27~4_combout ),
	.datad(!\REG|Mux27~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\ALU|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~17_sumout ),
	.cout(\ALU|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~17 .extended_lut = "off";
defparam \ALU|Add1~17 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N33
cyclonev_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux27~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] ) + ( \ALU|Add0~18  ))
// \ALU|Add0~22  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux27~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] 
// ) + ( \ALU|Add0~18  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux27~4_combout ),
	.datad(!\REG|Mux27~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~21_sumout ),
	.cout(\ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~21 .extended_lut = "off";
defparam \ALU|Add0~21 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N21
cyclonev_lcell_comb \ALU|ALU_Result[4]~19 (
// Equation(s):
// \ALU|ALU_Result[4]~19_combout  = ( \ALU|Add1~17_sumout  & ( \ALU|Add0~21_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & (!\ALU|ALU_Result[4]~18_combout  & !\ALU|ALU_Result[3]~4_combout )) ) ) ) # ( !\ALU|Add1~17_sumout  & ( \ALU|Add0~21_sumout  & ( 
// (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[4]~18_combout ) ) ) ) # ( \ALU|Add1~17_sumout  & ( !\ALU|Add0~21_sumout  & ( (!\ALU|ALU_Result[4]~18_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~17_sumout  & ( !\ALU|Add0~21_sumout  & 
// ( !\ALU|ALU_Result[4]~18_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(!\ALU|ALU_Result[4]~18_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(gnd),
	.datae(!\ALU|Add1~17_sumout ),
	.dataf(!\ALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[4]~19 .extended_lut = "off";
defparam \ALU|ALU_Result[4]~19 .lut_mask = 64'hCCCCC0C088888080;
defparam \ALU|ALU_Result[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N36
cyclonev_lcell_comb \ALU|ALU_Result[4]~20 (
// Equation(s):
// \ALU|ALU_Result[4]~20_combout  = ( \ALU|ALU_ResultSig~238_combout  & ( \ALU|ALU_Result[4]~19_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~243_combout ) # ((\ALU|ALU_ResultSig~229_combout  & \ALU|ALU_ResultSig~228_combout )))) ) ) ) 
// # ( !\ALU|ALU_ResultSig~238_combout  & ( \ALU|ALU_Result[4]~19_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~243_combout ) # (\ALU|ALU_ResultSig~229_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~238_combout  & ( 
// !\ALU|ALU_Result[4]~19_combout  ) ) # ( !\ALU|ALU_ResultSig~238_combout  & ( !\ALU|ALU_Result[4]~19_combout  ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~229_combout ),
	.datac(!\ALU|ALU_ResultSig~228_combout ),
	.datad(!\ALU|ALU_ResultSig~243_combout ),
	.datae(!\ALU|ALU_ResultSig~238_combout ),
	.dataf(!\ALU|ALU_Result[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[4]~20 .extended_lut = "off";
defparam \ALU|ALU_Result[4]~20 .lut_mask = 64'hFFFFFFFF55115501;
defparam \ALU|ALU_Result[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N5
dffeas \REG|registers[17][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][4] .is_wysiwyg = "true";
defparam \REG|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N11
dffeas \REG|registers[21][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][4] .is_wysiwyg = "true";
defparam \REG|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N8
dffeas \REG|registers[29][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][4] .is_wysiwyg = "true";
defparam \REG|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N7
dffeas \REG|registers[25][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][4] .is_wysiwyg = "true";
defparam \REG|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N9
cyclonev_lcell_comb \REG|Mux27~1 (
// Equation(s):
// \REG|Mux27~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[29][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[17][4]~q  ) ) )

	.dataa(!\REG|registers[17][4]~q ),
	.datab(!\REG|registers[21][4]~q ),
	.datac(!\REG|registers[29][4]~q ),
	.datad(!\REG|registers[25][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~1 .extended_lut = "off";
defparam \REG|Mux27~1 .lut_mask = 64'h555500FF33330F0F;
defparam \REG|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N56
dffeas \REG|registers[30][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][4] .is_wysiwyg = "true";
defparam \REG|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N53
dffeas \REG|registers[22][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][4] .is_wysiwyg = "true";
defparam \REG|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \REG|registers[18][4]~feeder (
// Equation(s):
// \REG|registers[18][4]~feeder_combout  = ( \ALU|ALU_Result[4]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][4]~feeder .extended_lut = "off";
defparam \REG|registers[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N14
dffeas \REG|registers[18][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][4] .is_wysiwyg = "true";
defparam \REG|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N31
dffeas \REG|registers[26][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][4] .is_wysiwyg = "true";
defparam \REG|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N57
cyclonev_lcell_comb \REG|Mux27~2 (
// Equation(s):
// \REG|Mux27~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[30][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[22][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[26][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][4]~q  ) ) )

	.dataa(!\REG|registers[30][4]~q ),
	.datab(!\REG|registers[22][4]~q ),
	.datac(!\REG|registers[18][4]~q ),
	.datad(!\REG|registers[26][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~2 .extended_lut = "off";
defparam \REG|Mux27~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N26
dffeas \REG|registers[31][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][4] .is_wysiwyg = "true";
defparam \REG|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N59
dffeas \REG|registers[19][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][4] .is_wysiwyg = "true";
defparam \REG|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N14
dffeas \REG|registers[27][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][4] .is_wysiwyg = "true";
defparam \REG|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N23
dffeas \REG|registers[23][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][4] .is_wysiwyg = "true";
defparam \REG|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N27
cyclonev_lcell_comb \REG|Mux27~3 (
// Equation(s):
// \REG|Mux27~3_combout  = ( \REG|registers[23][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[27][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (\REG|registers[31][4]~q )) ) ) ) # ( !\REG|registers[23][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[27][4]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[31][4]~q )) ) ) ) # ( \REG|registers[23][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[19][4]~q ) ) ) ) # ( !\REG|registers[23][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[19][4]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[31][4]~q ),
	.datab(!\REG|registers[19][4]~q ),
	.datac(!\REG|registers[27][4]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[23][4]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~3 .extended_lut = "off";
defparam \REG|Mux27~3 .lut_mask = 64'h330033FF0F550F55;
defparam \REG|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N23
dffeas \REG|registers[20][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][4] .is_wysiwyg = "true";
defparam \REG|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N32
dffeas \REG|registers[28][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][4] .is_wysiwyg = "true";
defparam \REG|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N38
dffeas \REG|registers[24][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][4] .is_wysiwyg = "true";
defparam \REG|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N56
dffeas \REG|registers[16][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[4]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][4] .is_wysiwyg = "true";
defparam \REG|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N45
cyclonev_lcell_comb \REG|Mux27~0 (
// Equation(s):
// \REG|Mux27~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][4]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][4]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][4]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][4]~q  ) ) )

	.dataa(!\REG|registers[20][4]~q ),
	.datab(!\REG|registers[28][4]~q ),
	.datac(!\REG|registers[24][4]~q ),
	.datad(!\REG|registers[16][4]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~0 .extended_lut = "off";
defparam \REG|Mux27~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N12
cyclonev_lcell_comb \REG|Mux27~4 (
// Equation(s):
// \REG|Mux27~4_combout  = ( \REG|Mux27~3_combout  & ( \REG|Mux27~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux27~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux27~2_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|Mux27~3_combout  & ( \REG|Mux27~0_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux27~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux27~2_combout )))) ) ) ) # ( \REG|Mux27~3_combout  & ( !\REG|Mux27~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux27~1_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux27~2_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|Mux27~3_combout  & ( 
// !\REG|Mux27~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux27~1_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux27~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux27~1_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux27~2_combout ),
	.datae(!\REG|Mux27~3_combout ),
	.dataf(!\REG|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux27~4 .extended_lut = "off";
defparam \REG|Mux27~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \REG|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N36
cyclonev_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux26~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux26~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [5] ) + ( \ALU|Add0~22  ))
// \ALU|Add0~26  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux26~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux26~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [5] 
// ) + ( \ALU|Add0~22  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux26~4_combout ),
	.datad(!\REG|Mux26~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~25_sumout ),
	.cout(\ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~25 .extended_lut = "off";
defparam \ALU|Add0~25 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N39
cyclonev_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux25~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux25~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] ) + ( \ALU|Add0~26  ))
// \ALU|Add0~30  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux25~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux25~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] 
// ) + ( \ALU|Add0~26  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux25~4_combout ),
	.datad(!\REG|Mux25~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~29_sumout ),
	.cout(\ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~29 .extended_lut = "off";
defparam \ALU|Add0~29 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N42
cyclonev_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux24~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] ) + ( \ALU|Add0~30  ))
// \ALU|Add0~34  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux24~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] 
// ) + ( \ALU|Add0~30  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux24~4_combout ),
	.datad(!\REG|Mux24~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~33_sumout ),
	.cout(\ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~33 .extended_lut = "off";
defparam \ALU|Add0~33 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N45
cyclonev_lcell_comb \ALU|Add0~37 (
// Equation(s):
// \ALU|Add0~37_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux23~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] ) + ( \ALU|Add0~34  ))
// \ALU|Add0~38  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux23~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] 
// ) + ( \ALU|Add0~34  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\REG|Mux23~4_combout ),
	.datad(!\REG|Mux23~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~37_sumout ),
	.cout(\ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~37 .extended_lut = "off";
defparam \ALU|Add0~37 .lut_mask = 64'h00003333000005AF;
defparam \ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N48
cyclonev_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] ) + ( \ALU|Add0~38  ))
// \ALU|Add0~42  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] 
// ) + ( \ALU|Add0~38  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux22~4_combout ),
	.datad(!\REG|Mux22~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~41_sumout ),
	.cout(\ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~41 .extended_lut = "off";
defparam \ALU|Add0~41 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N45
cyclonev_lcell_comb \ALU|Add1~21 (
// Equation(s):
// \ALU|Add1~21_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux26~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux26~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [5] ) + ( \ALU|Add1~18  ))
// \ALU|Add1~22  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux26~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux26~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [5] 
// ) + ( \ALU|Add1~18  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux26~4_combout ),
	.datad(!\REG|Mux26~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\ALU|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~21_sumout ),
	.cout(\ALU|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~21 .extended_lut = "off";
defparam \ALU|Add1~21 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N48
cyclonev_lcell_comb \ALU|Add1~25 (
// Equation(s):
// \ALU|Add1~25_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux25~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux25~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [6] ) + ( \ALU|Add1~22  ))
// \ALU|Add1~26  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux25~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux25~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] 
// ) + ( \ALU|Add1~22  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux25~4_combout ),
	.datad(!\REG|Mux25~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\ALU|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~25_sumout ),
	.cout(\ALU|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~25 .extended_lut = "off";
defparam \ALU|Add1~25 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N51
cyclonev_lcell_comb \ALU|Add1~29 (
// Equation(s):
// \ALU|Add1~29_sumout  = SUM(( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux24~4_combout )) ) + ( \ALU|Add1~26  ))
// \ALU|Add1~30  = CARRY(( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux24~4_combout )) 
// ) + ( \ALU|Add1~26  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\REG|Mux24~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~29_sumout ),
	.cout(\ALU|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~29 .extended_lut = "off";
defparam \ALU|Add1~29 .lut_mask = 64'h0000FA5000003333;
defparam \ALU|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N54
cyclonev_lcell_comb \ALU|Add1~33 (
// Equation(s):
// \ALU|Add1~33_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux23~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [8] ) + ( \ALU|Add1~30  ))
// \ALU|Add1~34  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux23~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] 
// ) + ( \ALU|Add1~30  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux23~4_combout ),
	.datad(!\REG|Mux23~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\ALU|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~33_sumout ),
	.cout(\ALU|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~33 .extended_lut = "off";
defparam \ALU|Add1~33 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N57
cyclonev_lcell_comb \ALU|Add1~37 (
// Equation(s):
// \ALU|Add1~37_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [9] ) + ( \ALU|Add1~34  ))
// \ALU|Add1~38  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] 
// ) + ( \ALU|Add1~34  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\REG|Mux22~4_combout ),
	.datad(!\REG|Mux22~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~37_sumout ),
	.cout(\ALU|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~37 .extended_lut = "off";
defparam \ALU|Add1~37 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N12
cyclonev_lcell_comb \ALU|ALU_Result[9]~34 (
// Equation(s):
// \ALU|ALU_Result[9]~34_combout  = ( \ALU|Add0~41_sumout  & ( \ALU|Add1~37_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & (!\ALU|ALU_Result[9]~33_combout  & !\ALU|ALU_Result[3]~4_combout )) ) ) ) # ( !\ALU|Add0~41_sumout  & ( \ALU|Add1~37_sumout  & ( 
// (!\ALU|ALU_Result[9]~33_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( \ALU|Add0~41_sumout  & ( !\ALU|Add1~37_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[9]~33_combout ) ) ) ) # ( !\ALU|Add0~41_sumout  & ( !\ALU|Add1~37_sumout  & 
// ( !\ALU|ALU_Result[9]~33_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[9]~33_combout ),
	.datad(!\ALU|ALU_Result[3]~4_combout ),
	.datae(!\ALU|Add0~41_sumout ),
	.dataf(!\ALU|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[9]~34 .extended_lut = "off";
defparam \ALU|ALU_Result[9]~34 .lut_mask = 64'hF0F0A0A0F000A000;
defparam \ALU|ALU_Result[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~252 (
// Equation(s):
// \ALU|ALU_ResultSig~252_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & (((\ALU|Equal68~4_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) # ( 
// !\ALU|Equal68~3_combout  & ( (\ALU|Equal68~4_combout  & (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~4_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~252 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~252 .lut_mask = 64'h000E000E007F007F;
defparam \ALU|ALU_ResultSig~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~41 (
// Equation(s):
// \ALU|ALU_ResultSig~41_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~41 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~41 .lut_mask = 64'h0000000000000505;
defparam \ALU|ALU_ResultSig~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~401 (
// Equation(s):
// \ALU|ALU_ResultSig~401_combout  = ( \ALU|ALU_ResultSig~41_combout  & ( \REG|Mux7~4_combout  & ( (\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~41_combout  & ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux7~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux7~9_combout ),
	.datae(!\ALU|ALU_ResultSig~41_combout ),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~401 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~401 .lut_mask = 64'h000000AA000055FF;
defparam \ALU|ALU_ResultSig~401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~402 (
// Equation(s):
// \ALU|ALU_ResultSig~402_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & (\ALU|Equal68~4_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(!\ALU|Equal68~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~402 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~402 .lut_mask = 64'h0500050000000000;
defparam \ALU|ALU_ResultSig~402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~403 (
// Equation(s):
// \ALU|ALU_ResultSig~403_combout  = ( \ALU|ALU_ResultSig~402_combout  & ( \REG|Mux6~4_combout  & ( (\REG|Mux6~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~402_combout  & ( !\REG|Mux6~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux6~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux6~9_combout ),
	.datae(!\ALU|ALU_ResultSig~402_combout ),
	.dataf(!\REG|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~403 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~403 .lut_mask = 64'h000000F000000FFF;
defparam \ALU|ALU_ResultSig~403 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~399 (
// Equation(s):
// \ALU|ALU_ResultSig~399_combout  = ( \ALU|ALU_ResultSig~49_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux9~4_combout ),
	.datad(!\REG|Mux9~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~399 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~399 .lut_mask = 64'h0000000005AF05AF;
defparam \ALU|ALU_ResultSig~399 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~400 (
// Equation(s):
// \ALU|ALU_ResultSig~400_combout  = ( \ALU|ALU_ResultSig~50_combout  & ( \REG|Mux8~4_combout  & ( (!\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ALU|ALU_ResultSig~50_combout 
//  & ( !\REG|Mux8~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~49_combout  & \REG|Mux8~9_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~49_combout ),
	.datad(!\REG|Mux8~9_combout ),
	.datae(!\ALU|ALU_ResultSig~50_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~400 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~400 .lut_mask = 64'h000000A0000050F0;
defparam \ALU|ALU_ResultSig~400 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~404 (
// Equation(s):
// \ALU|ALU_ResultSig~404_combout  = ( \ALU|ALU_ResultSig~47_combout  & ( !\ALU|ALU_ResultSig~400_combout  & ( (!\REG|Mux4~10_combout  & (!\ALU|ALU_ResultSig~401_combout  & (!\ALU|ALU_ResultSig~403_combout  & !\ALU|ALU_ResultSig~399_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~47_combout  & ( !\ALU|ALU_ResultSig~400_combout  & ( (!\ALU|ALU_ResultSig~401_combout  & (!\ALU|ALU_ResultSig~403_combout  & !\ALU|ALU_ResultSig~399_combout )) ) ) )

	.dataa(!\REG|Mux4~10_combout ),
	.datab(!\ALU|ALU_ResultSig~401_combout ),
	.datac(!\ALU|ALU_ResultSig~403_combout ),
	.datad(!\ALU|ALU_ResultSig~399_combout ),
	.datae(!\ALU|ALU_ResultSig~47_combout ),
	.dataf(!\ALU|ALU_ResultSig~400_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~404 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~404 .lut_mask = 64'hC000800000000000;
defparam \ALU|ALU_ResultSig~404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~245 (
// Equation(s):
// \ALU|ALU_ResultSig~245_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ALU|Equal68~4_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) ) # ( 
// !\ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal68~4_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~245 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~245 .lut_mask = 64'h0400040015551555;
defparam \ALU|ALU_ResultSig~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~398 (
// Equation(s):
// \ALU|ALU_ResultSig~398_combout  = ( \REG|Mux5~9_combout  & ( (!\ALU|ALU_ResultSig~245_combout  & (\ALU|ALU_ResultSig~130_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux5~4_combout )))) ) ) # ( !\REG|Mux5~9_combout  & ( 
// (!\ALU|ALU_ResultSig~245_combout  & (\ALU|ALU_ResultSig~130_combout  & (\REG|Mux5~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\ALU|ALU_ResultSig~245_combout ),
	.datab(!\ALU|ALU_ResultSig~130_combout ),
	.datac(!\REG|Mux5~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux5~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~398 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~398 .lut_mask = 64'h0002220200022202;
defparam \ALU|ALU_ResultSig~398 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~405 (
// Equation(s):
// \ALU|ALU_ResultSig~405_combout  = ( !\ALU|ALU_ResultSig~40_combout  & ( !\ALU|ALU_ResultSig~140_combout  & ( !\ALU|ALU_ResultSig~48_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~48_combout ),
	.datae(!\ALU|ALU_ResultSig~40_combout ),
	.dataf(!\ALU|ALU_ResultSig~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~405 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~405 .lut_mask = 64'hFF00000000000000;
defparam \ALU|ALU_ResultSig~405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~682 (
// Equation(s):
// \ALU|ALU_ResultSig~682_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~682 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~682 .lut_mask = 64'h00000000010F0F0F;
defparam \ALU|ALU_ResultSig~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~393 (
// Equation(s):
// \ALU|ALU_ResultSig~393_combout  = ( \REG|Mux22~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (!\REG|Mux22~4_combout  & (\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (!\ALU|Equal73~3_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout )))) ) ) # ( !\REG|Mux22~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ALU|Equal73~3_combout  & ((!\REG|Mux22~4_combout ) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\REG|Mux22~4_combout  
// & (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\REG|Mux22~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~393 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~393 .lut_mask = 64'h0C180C1830183018;
defparam \ALU|ALU_ResultSig~393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~394 (
// Equation(s):
// \ALU|ALU_ResultSig~394_combout  = ( \REG|Mux16~10_combout  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~682_combout  & (((\ALU|ALU_ResultSig~393_combout ) # (\ALU|Equal73~4_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux16~10_combout  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~682_combout  & (((!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~393_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( \REG|Mux16~10_combout  & ( !\REG|Mux26~10_combout  & ( 
// (!\ALU|ALU_ResultSig~682_combout  & (!\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~393_combout ) # (\ALU|ALU_ResultSig~1_combout )))) ) ) ) # ( !\REG|Mux16~10_combout  & ( !\REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & 
// (!\ALU|ALU_ResultSig~682_combout  & (!\ALU|Equal73~4_combout  & \ALU|ALU_ResultSig~393_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|ALU_ResultSig~682_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ALU|ALU_ResultSig~393_combout ),
	.datae(!\REG|Mux16~10_combout ),
	.dataf(!\REG|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~394 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~394 .lut_mask = 64'h008040C00C8C4CCC;
defparam \ALU|ALU_ResultSig~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~396 (
// Equation(s):
// \ALU|ALU_ResultSig~396_combout  = ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~27_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux0~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~9_combout  & \ALU|ALU_ResultSig~27_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux0~9_combout ),
	.datad(!\ALU|ALU_ResultSig~27_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~396 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~396 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~395 (
// Equation(s):
// \ALU|ALU_ResultSig~395_combout  = ( \REG|Mux2~9_combout  & ( (\ALU|ALU_ResultSig~23_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux2~4_combout ))) ) ) # ( !\REG|Mux2~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~23_combout  & \REG|Mux2~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~23_combout ),
	.datad(!\REG|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~395 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~395 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~395 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~397 (
// Equation(s):
// \ALU|ALU_ResultSig~397_combout  = ( !\ALU|ALU_ResultSig~395_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~25_combout  & (!\ALU|ALU_ResultSig~396_combout  & ((!\ALU|ALU_ResultSig~21_combout ) # (!\REG|Mux3~10_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~395_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~396_combout  & ((!\ALU|ALU_ResultSig~21_combout ) # (!\REG|Mux3~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~25_combout ),
	.datab(!\ALU|ALU_ResultSig~21_combout ),
	.datac(!\REG|Mux3~10_combout ),
	.datad(!\ALU|ALU_ResultSig~396_combout ),
	.datae(!\ALU|ALU_ResultSig~395_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~397 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~397 .lut_mask = 64'hFC000000A8000000;
defparam \ALU|ALU_ResultSig~397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~406 (
// Equation(s):
// \ALU|ALU_ResultSig~406_combout  = ( \ALU|ALU_ResultSig~394_combout  & ( \ALU|ALU_ResultSig~397_combout  & ( (\ALU|ALU_ResultSig~405_combout  & ((!\ALU|ALU_ResultSig~252_combout ) # ((!\ALU|ALU_ResultSig~404_combout ) # (\ALU|ALU_ResultSig~398_combout )))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~394_combout  & ( \ALU|ALU_ResultSig~397_combout  & ( (\ALU|ALU_ResultSig~405_combout  & ((!\ALU|ALU_ResultSig~404_combout ) # (\ALU|ALU_ResultSig~398_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~394_combout  & ( 
// !\ALU|ALU_ResultSig~397_combout  & ( (\ALU|ALU_ResultSig~405_combout  & ((!\ALU|ALU_ResultSig~252_combout ) # ((!\ALU|ALU_ResultSig~404_combout ) # (\ALU|ALU_ResultSig~398_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~394_combout  & ( 
// !\ALU|ALU_ResultSig~397_combout  & ( (\ALU|ALU_ResultSig~405_combout  & ((!\ALU|ALU_ResultSig~252_combout ) # ((!\ALU|ALU_ResultSig~404_combout ) # (\ALU|ALU_ResultSig~398_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~252_combout ),
	.datab(!\ALU|ALU_ResultSig~404_combout ),
	.datac(!\ALU|ALU_ResultSig~398_combout ),
	.datad(!\ALU|ALU_ResultSig~405_combout ),
	.datae(!\ALU|ALU_ResultSig~394_combout ),
	.dataf(!\ALU|ALU_ResultSig~397_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~406 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~406 .lut_mask = 64'h00EF00EF00CF00EF;
defparam \ALU|ALU_ResultSig~406 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~407 (
// Equation(s):
// \ALU|ALU_ResultSig~407_combout  = ( \REG|Mux17~9_combout  & ( !\ALU|ALU_ResultSig~140_combout  & ( (\ALU|ALU_ResultSig~61_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux17~4_combout ))) ) ) ) # ( !\REG|Mux17~9_combout  & 
// ( !\ALU|ALU_ResultSig~140_combout  & ( (\REG|Mux17~4_combout  & (\ALU|ALU_ResultSig~61_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux17~4_combout ),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux17~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~407 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~407 .lut_mask = 64'h00030F0300000000;
defparam \ALU|ALU_ResultSig~407 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~309 (
// Equation(s):
// \ALU|ALU_ResultSig~309_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal68~3_combout  & \ALU|Equal73~2_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\ALU|Equal68~3_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~309 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~309 .lut_mask = 64'h000A000A00000000;
defparam \ALU|ALU_ResultSig~309 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~408 (
// Equation(s):
// \ALU|ALU_ResultSig~408_combout  = ( \REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & (!\ALU|ALU_ResultSig~300_combout  & \ALU|ALU_ResultSig~309_combout )) ) ) ) # ( !\REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & 
// ( (!\ALU|ALU_ResultSig~140_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~300_combout  & \ALU|ALU_ResultSig~309_combout ))) ) ) ) # ( \REG|Mux10~9_combout  & ( !\REG|Mux10~4_combout  & ( 
// (!\ALU|ALU_ResultSig~140_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~300_combout  & \ALU|ALU_ResultSig~309_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~140_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~300_combout ),
	.datad(!\ALU|ALU_ResultSig~309_combout ),
	.datae(!\REG|Mux10~9_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~408 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~408 .lut_mask = 64'h00000080002000A0;
defparam \ALU|ALU_ResultSig~408 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~412 (
// Equation(s):
// \ALU|ALU_ResultSig~412_combout  = ( !\ALU|ALU_ResultSig~140_combout  & ( \REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~60_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~9_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~140_combout  & ( !\REG|Mux11~4_combout  & ( (\REG|Mux11~9_combout  & (\ALU|ALU_ResultSig~60_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\REG|Mux11~9_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~60_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~140_combout ),
	.dataf(!\REG|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~412 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~412 .lut_mask = 64'h05000000050F0000;
defparam \ALU|ALU_ResultSig~412 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~413 (
// Equation(s):
// \ALU|ALU_ResultSig~413_combout  = ( \REG|Mux12~4_combout  & ( \REG|Mux12~9_combout  & ( (\ALU|ALU_ResultSig~58_combout  & !\ALU|ALU_ResultSig~140_combout ) ) ) ) # ( !\REG|Mux12~4_combout  & ( \REG|Mux12~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~58_combout  & !\ALU|ALU_ResultSig~140_combout )) ) ) ) # ( \REG|Mux12~4_combout  & ( !\REG|Mux12~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~58_combout  & !\ALU|ALU_ResultSig~140_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~58_combout ),
	.datad(!\ALU|ALU_ResultSig~140_combout ),
	.datae(!\REG|Mux12~4_combout ),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~413 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~413 .lut_mask = 64'h000005000A000F00;
defparam \ALU|ALU_ResultSig~413 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~410 (
// Equation(s):
// \ALU|ALU_ResultSig~410_combout  = ( \REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & \ALU|ALU_ResultSig~63_combout ) ) ) ) # ( !\REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & 
// (\ALU|ALU_ResultSig~63_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux15~4_combout  & ( !\REG|Mux15~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & (\ALU|ALU_ResultSig~63_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~140_combout ),
	.datac(!\ALU|ALU_ResultSig~63_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux15~4_combout ),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~410 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~410 .lut_mask = 64'h0000000C0C000C0C;
defparam \ALU|ALU_ResultSig~410 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~414 (
// Equation(s):
// \ALU|ALU_ResultSig~414_combout  = ( \REG|Mux13~4_combout  & ( \REG|Mux13~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & \ALU|ALU_ResultSig~56_combout ) ) ) ) # ( !\REG|Mux13~4_combout  & ( \REG|Mux13~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & 
// (\ALU|ALU_ResultSig~56_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux13~4_combout  & ( !\REG|Mux13~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & (\ALU|ALU_ResultSig~56_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~140_combout ),
	.datac(!\ALU|ALU_ResultSig~56_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux13~4_combout ),
	.dataf(!\REG|Mux13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~414 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~414 .lut_mask = 64'h0000000C0C000C0C;
defparam \ALU|ALU_ResultSig~414 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~411 (
// Equation(s):
// \ALU|ALU_ResultSig~411_combout  = ( \ALU|ALU_ResultSig~54_combout  & ( \REG|Mux14~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~54_combout  & ( !\REG|Mux14~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~4_combout  & !\ALU|ALU_ResultSig~140_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux14~4_combout ),
	.datad(!\ALU|ALU_ResultSig~140_combout ),
	.datae(!\ALU|ALU_ResultSig~54_combout ),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~411 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~411 .lut_mask = 64'h000005000000AF00;
defparam \ALU|ALU_ResultSig~411 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~415 (
// Equation(s):
// \ALU|ALU_ResultSig~415_combout  = ( !\ALU|ALU_ResultSig~414_combout  & ( !\ALU|ALU_ResultSig~411_combout  & ( (!\ALU|ALU_ResultSig~412_combout  & (!\ALU|ALU_ResultSig~413_combout  & !\ALU|ALU_ResultSig~410_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~412_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~413_combout ),
	.datad(!\ALU|ALU_ResultSig~410_combout ),
	.datae(!\ALU|ALU_ResultSig~414_combout ),
	.dataf(!\ALU|ALU_ResultSig~411_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~415 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~415 .lut_mask = 64'hA000000000000000;
defparam \ALU|ALU_ResultSig~415 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~409 (
// Equation(s):
// \ALU|ALU_ResultSig~409_combout  = ( \REG|Mux19~10_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (((\ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~158_combout ))) # (\ALU|ALU_ResultSig~70_combout  & 
// (((\REG|Mux20~10_combout )))) ) ) ) # ( !\REG|Mux19~10_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (!\ALU|ALU_ResultSig~158_combout  & (\ALU|ALU_ResultSig~159_combout ))) # (\ALU|ALU_ResultSig~70_combout  & 
// (((\REG|Mux20~10_combout )))) ) ) ) # ( \REG|Mux19~10_combout  & ( !\REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (\ALU|ALU_ResultSig~158_combout )) # (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux20~10_combout ))) ) ) ) # ( 
// !\REG|Mux19~10_combout  & ( !\REG|Mux18~10_combout  & ( (\ALU|ALU_ResultSig~70_combout  & \REG|Mux20~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~158_combout ),
	.datab(!\ALU|ALU_ResultSig~159_combout ),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux20~10_combout ),
	.datae(!\REG|Mux19~10_combout ),
	.dataf(!\REG|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~409 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~409 .lut_mask = 64'h000F505F202F707F;
defparam \ALU|ALU_ResultSig~409 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~416 (
// Equation(s):
// \ALU|ALU_ResultSig~416_combout  = ( \ALU|ALU_ResultSig~415_combout  & ( !\ALU|ALU_ResultSig~409_combout  & ( (!\ALU|ALU_ResultSig~407_combout  & (!\ALU|ALU_ResultSig~408_combout  & ((!\ALU|ALU_ResultSig~155_combout ) # (!\REG|Mux16~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~407_combout ),
	.datab(!\ALU|ALU_ResultSig~155_combout ),
	.datac(!\ALU|ALU_ResultSig~408_combout ),
	.datad(!\REG|Mux16~10_combout ),
	.datae(!\ALU|ALU_ResultSig~415_combout ),
	.dataf(!\ALU|ALU_ResultSig~409_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~416 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~416 .lut_mask = 64'h0000A08000000000;
defparam \ALU|ALU_ResultSig~416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N21
cyclonev_lcell_comb \ALU|ALU_Result[9]~35 (
// Equation(s):
// \ALU|ALU_Result[9]~35_combout  = ( \ALU|ALU_ResultSig~406_combout  & ( \ALU|ALU_ResultSig~416_combout  & ( (!\ALU|ALU_Result[9]~34_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~103_combout ) # (\ALU|ALU_ResultSig~417_combout )))) ) ) 
// ) # ( !\ALU|ALU_ResultSig~406_combout  & ( \ALU|ALU_ResultSig~416_combout  & ( (!\ALU|ALU_Result[9]~34_combout ) # ((\ALU|ALU_Result[3]~2_combout  & \ALU|ALU_ResultSig~417_combout )) ) ) ) # ( \ALU|ALU_ResultSig~406_combout  & ( 
// !\ALU|ALU_ResultSig~416_combout  & ( (!\ALU|ALU_Result[9]~34_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~103_combout ) # (\ALU|ALU_ResultSig~417_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~406_combout  & ( 
// !\ALU|ALU_ResultSig~416_combout  & ( (!\ALU|ALU_Result[9]~34_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~103_combout ) # (\ALU|ALU_ResultSig~417_combout )))) ) ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~417_combout ),
	.datac(!\ALU|ALU_Result[9]~34_combout ),
	.datad(!\ALU|ALU_ResultSig~103_combout ),
	.datae(!\ALU|ALU_ResultSig~406_combout ),
	.dataf(!\ALU|ALU_ResultSig~416_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[9]~35 .extended_lut = "off";
defparam \ALU|ALU_Result[9]~35 .lut_mask = 64'hF1F5F1F5F1F1F1F5;
defparam \ALU|ALU_Result[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y15_N26
dffeas \REG|registers[15][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][9] .is_wysiwyg = "true";
defparam \REG|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N34
dffeas \REG|registers[13][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][9] .is_wysiwyg = "true";
defparam \REG|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N44
dffeas \REG|registers[14][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][9] .is_wysiwyg = "true";
defparam \REG|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N55
dffeas \REG|registers[12][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][9] .is_wysiwyg = "true";
defparam \REG|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N27
cyclonev_lcell_comb \REG|Mux22~6 (
// Equation(s):
// \REG|Mux22~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[15][9]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[14][9]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[12][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[15][9]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[12][9]~q  & ( (\REG|registers[14][9]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[15][9]~q ),
	.datab(!\REG|registers[13][9]~q ),
	.datac(!\REG|registers[14][9]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~6 .extended_lut = "off";
defparam \REG|Mux22~6 .lut_mask = 64'h000F3355FF0F3355;
defparam \REG|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N50
dffeas \REG|registers[6][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][9] .is_wysiwyg = "true";
defparam \REG|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N57
cyclonev_lcell_comb \REG|registers[5][9]~feeder (
// Equation(s):
// \REG|registers[5][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][9]~feeder .extended_lut = "off";
defparam \REG|registers[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N58
dffeas \REG|registers[5][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][9] .is_wysiwyg = "true";
defparam \REG|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N18
cyclonev_lcell_comb \REG|registers[4][9]~feeder (
// Equation(s):
// \REG|registers[4][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][9]~feeder .extended_lut = "off";
defparam \REG|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N20
dffeas \REG|registers[4][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][9] .is_wysiwyg = "true";
defparam \REG|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N38
dffeas \REG|registers[7][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][9] .is_wysiwyg = "true";
defparam \REG|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N39
cyclonev_lcell_comb \REG|Mux22~7 (
// Equation(s):
// \REG|Mux22~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][9]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][9]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][9]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][9]~q  ) ) )

	.dataa(!\REG|registers[6][9]~q ),
	.datab(!\REG|registers[5][9]~q ),
	.datac(!\REG|registers[4][9]~q ),
	.datad(!\REG|registers[7][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~7 .extended_lut = "off";
defparam \REG|Mux22~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N26
dffeas \REG|registers[2][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][9] .is_wysiwyg = "true";
defparam \REG|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N8
dffeas \REG|registers[3][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][9] .is_wysiwyg = "true";
defparam \REG|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N19
dffeas \REG|registers[1][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][9] .is_wysiwyg = "true";
defparam \REG|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N24
cyclonev_lcell_comb \REG|registers[0][9]~feeder (
// Equation(s):
// \REG|registers[0][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][9]~feeder .extended_lut = "off";
defparam \REG|registers[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N25
dffeas \REG|registers[0][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][9] .is_wysiwyg = "true";
defparam \REG|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N57
cyclonev_lcell_comb \REG|Mux22~8 (
// Equation(s):
// \REG|Mux22~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[1][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[3][9]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[2][9]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[0][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[1][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|registers[3][9]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[0][9]~q  & ( (\REG|registers[2][9]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[2][9]~q ),
	.datab(!\REG|registers[3][9]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[1][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~8 .extended_lut = "off";
defparam \REG|Mux22~8 .lut_mask = 64'h050503F3F5F503F3;
defparam \REG|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N32
dffeas \REG|registers[11][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][9] .is_wysiwyg = "true";
defparam \REG|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N53
dffeas \REG|registers[9][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][9] .is_wysiwyg = "true";
defparam \REG|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N59
dffeas \REG|registers[8][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[9]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][9] .is_wysiwyg = "true";
defparam \REG|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N57
cyclonev_lcell_comb \REG|registers[10][9]~feeder (
// Equation(s):
// \REG|registers[10][9]~feeder_combout  = ( \ALU|ALU_Result[9]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[9]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[10][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[10][9]~feeder .extended_lut = "off";
defparam \REG|registers[10][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[10][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N59
dffeas \REG|registers[10][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][9] .is_wysiwyg = "true";
defparam \REG|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N33
cyclonev_lcell_comb \REG|Mux22~5 (
// Equation(s):
// \REG|Mux22~5_combout  = ( \REG|registers[8][9]~q  & ( \REG|registers[10][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][9]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][9]~q ))) ) ) ) # ( !\REG|registers[8][9]~q  & ( \REG|registers[10][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][9]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][9]~q )))) ) ) ) # ( \REG|registers[8][9]~q  & ( !\REG|registers[10][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][9]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][9]~q )))) ) ) ) # ( !\REG|registers[8][9]~q  & ( !\REG|registers[10][9]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][9]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|registers[11][9]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[9][9]~q ),
	.datae(!\REG|registers[8][9]~q ),
	.dataf(!\REG|registers[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~5 .extended_lut = "off";
defparam \REG|Mux22~5 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \REG|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \REG|Mux22~9 (
// Equation(s):
// \REG|Mux22~9_combout  = ( \REG|Mux22~8_combout  & ( \REG|Mux22~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux22~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux22~6_combout ))) ) ) ) # ( !\REG|Mux22~8_combout  & ( \REG|Mux22~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux22~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux22~6_combout )))) ) ) ) # ( \REG|Mux22~8_combout  & ( !\REG|Mux22~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux22~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux22~6_combout )))) ) ) ) # ( !\REG|Mux22~8_combout  & ( !\REG|Mux22~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux22~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux22~6_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux22~6_combout ),
	.datad(!\REG|Mux22~7_combout ),
	.datae(!\REG|Mux22~8_combout ),
	.dataf(!\REG|Mux22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux22~9 .extended_lut = "off";
defparam \REG|Mux22~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \REG|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~352 (
// Equation(s):
// \ALU|ALU_ResultSig~352_combout  = ( \ALU|ALU_ResultSig~70_combout  & ( \REG|Mux22~4_combout  & ( (\REG|Mux22~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~70_combout  & ( !\REG|Mux22~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux22~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux22~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~70_combout ),
	.dataf(!\REG|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~352 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~352 .lut_mask = 64'h0000222200007777;
defparam \ALU|ALU_ResultSig~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~351 (
// Equation(s):
// \ALU|ALU_ResultSig~351_combout  = ( \REG|Mux23~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux23~4_combout ))) ) ) # ( !\REG|Mux23~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~68_combout  & \REG|Mux23~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux23~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux23~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~351 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~351 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~353 (
// Equation(s):
// \ALU|ALU_ResultSig~353_combout  = ( \REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  & ( \ALU|ALU_ResultSig~72_combout  ) ) ) # ( !\REG|Mux21~4_combout  & ( \REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux21~4_combout  & ( !\REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~72_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux21~4_combout ),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~353 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~353 .lut_mask = 64'h0000050550505555;
defparam \ALU|ALU_ResultSig~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~354 (
// Equation(s):
// \ALU|ALU_ResultSig~354_combout  = ( !\ALU|ALU_ResultSig~351_combout  & ( !\ALU|ALU_ResultSig~353_combout  & ( (!\ALU|ALU_ResultSig~350_combout  & (!\ALU|ALU_ResultSig~352_combout  & ((!\REG|Mux20~10_combout ) # (!\ALU|ALU_ResultSig~73_combout )))) ) ) )

	.dataa(!\REG|Mux20~10_combout ),
	.datab(!\ALU|ALU_ResultSig~73_combout ),
	.datac(!\ALU|ALU_ResultSig~350_combout ),
	.datad(!\ALU|ALU_ResultSig~352_combout ),
	.datae(!\ALU|ALU_ResultSig~351_combout ),
	.dataf(!\ALU|ALU_ResultSig~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~354 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~354 .lut_mask = 64'hE000000000000000;
defparam \ALU|ALU_ResultSig~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N27
cyclonev_lcell_comb \ALU|ALU_Result[7]~27 (
// Equation(s):
// \ALU|ALU_Result[7]~27_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~0_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~0_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux24~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~4_combout ))))) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux24~9_combout ),
	.datad(!\REG|Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[7]~27 .extended_lut = "off";
defparam \ALU|ALU_Result[7]~27 .lut_mask = 64'h0415041555555555;
defparam \ALU|ALU_Result[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N6
cyclonev_lcell_comb \ALU|ALU_Result[7]~28 (
// Equation(s):
// \ALU|ALU_Result[7]~28_combout  = ( \ALU|Add1~29_sumout  & ( (!\ALU|ALU_Result[7]~27_combout  & (!\ALU|ALU_Result[3]~4_combout  & ((!\ALU|ALU_Result[3]~5_combout ) # (!\ALU|Add0~33_sumout )))) ) ) # ( !\ALU|Add1~29_sumout  & ( 
// (!\ALU|ALU_Result[7]~27_combout  & ((!\ALU|ALU_Result[3]~5_combout ) # (!\ALU|Add0~33_sumout ))) ) )

	.dataa(!\ALU|ALU_Result[7]~27_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|Add0~33_sumout ),
	.datad(!\ALU|ALU_Result[3]~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[7]~28 .extended_lut = "off";
defparam \ALU|ALU_Result[7]~28 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \ALU|ALU_Result[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~687 (
// Equation(s):
// \ALU|ALU_ResultSig~687_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] ) ) # ( \ALU|Equal73~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~687 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~687 .lut_mask = 64'hFFFFFFFFFFFFF8F0;
defparam \ALU|ALU_ResultSig~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~683 (
// Equation(s):
// \ALU|ALU_ResultSig~683_combout  = ( !\ALU|ALU_ResultSig~31_combout  & ( (\ALU|Equal73~4_combout  & (\ALU|ALU_ResultSig~318_combout  & (\REG|Mux28~10_combout  & (\ALU|ALU_ResultSig~32_combout  & \ALU|ALU_ResultSig~687_combout )))) ) ) # ( 
// \ALU|ALU_ResultSig~31_combout  & ( ((\ALU|ALU_ResultSig~318_combout  & (\REG|Mux0~10_combout  & (\ALU|ALU_ResultSig~32_combout )))) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~318_combout ),
	.datac(!\REG|Mux0~10_combout ),
	.datad(!\ALU|ALU_ResultSig~32_combout ),
	.datae(!\ALU|ALU_ResultSig~31_combout ),
	.dataf(!\ALU|ALU_ResultSig~687_combout ),
	.datag(!\REG|Mux28~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~683 .extended_lut = "on";
defparam \ALU|ALU_ResultSig~683 .lut_mask = 64'h0000000300010003;
defparam \ALU|ALU_ResultSig~683 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~340 (
// Equation(s):
// \ALU|ALU_ResultSig~340_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [8])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~340 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~340 .lut_mask = 64'h0303031330303030;
defparam \ALU|ALU_ResultSig~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~341 (
// Equation(s):
// \ALU|ALU_ResultSig~341_combout  = ( \ALU|ALU_ResultSig~31_combout  & ( !\ALU|ALU_ResultSig~62_combout  ) ) # ( !\ALU|ALU_ResultSig~31_combout  & ( !\ALU|ALU_ResultSig~62_combout  & ( (!\ALU|ALU_ResultSig~1_combout ) # (((!\ALU|ALU_ResultSig~687_combout ) 
// # (\ALU|ALU_ResultSig~340_combout )) # (\ALU|Equal73~4_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~687_combout ),
	.datad(!\ALU|ALU_ResultSig~340_combout ),
	.datae(!\ALU|ALU_ResultSig~31_combout ),
	.dataf(!\ALU|ALU_ResultSig~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~341 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~341 .lut_mask = 64'hFBFFFFFF00000000;
defparam \ALU|ALU_ResultSig~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~342 (
// Equation(s):
// \ALU|ALU_ResultSig~342_combout  = ( \ALU|ALU_ResultSig~341_combout  & ( \REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & ((!\REG|Mux19~10_combout ) # (!\ALU|ALU_ResultSig~61_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~341_combout  & ( 
// \REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout  & ((!\REG|Mux18~10_combout ))) # (\ALU|ALU_ResultSig~61_combout  & (!\REG|Mux19~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~341_combout  & ( 
// !\REG|Mux17~10_combout  & ( (!\REG|Mux19~10_combout ) # (!\ALU|ALU_ResultSig~61_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~341_combout  & ( !\REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\REG|Mux18~10_combout ))) # 
// (\ALU|ALU_ResultSig~61_combout  & (!\REG|Mux19~10_combout )) ) ) )

	.dataa(!\REG|Mux19~10_combout ),
	.datab(!\REG|Mux18~10_combout ),
	.datac(!\ALU|ALU_ResultSig~63_combout ),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\ALU|ALU_ResultSig~341_combout ),
	.dataf(!\REG|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~342 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~342 .lut_mask = 64'hCCAAFFAAC0A0F0A0;
defparam \ALU|ALU_ResultSig~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~338 (
// Equation(s):
// \ALU|ALU_ResultSig~338_combout  = ( \ALU|Equal73~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux24~9_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux24~4_combout ))))) ) ) # ( !\ALU|Equal73~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux24~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux24~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux24~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\REG|Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~338 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~338 .lut_mask = 64'h02070207D080D080;
defparam \ALU|ALU_ResultSig~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~339 (
// Equation(s):
// \ALU|ALU_ResultSig~339_combout  = ( \ALU|ALU_ResultSig~318_combout  & ( \ALU|ALU_ResultSig~338_combout  & ( (\ALU|ALU_ResultSig~227_combout  & (\ALU|ALU_ResultSig~687_combout  & (!\ALU|ALU_ResultSig~31_combout  & \ALU|ALU_ResultSig~32_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~227_combout ),
	.datab(!\ALU|ALU_ResultSig~687_combout ),
	.datac(!\ALU|ALU_ResultSig~31_combout ),
	.datad(!\ALU|ALU_ResultSig~32_combout ),
	.datae(!\ALU|ALU_ResultSig~318_combout ),
	.dataf(!\ALU|ALU_ResultSig~338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~339 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~339 .lut_mask = 64'h0000000000000010;
defparam \ALU|ALU_ResultSig~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~324 (
// Equation(s):
// \ALU|ALU_ResultSig~324_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & \ALU|Equal73~2_combout ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [9]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [7])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~324 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~324 .lut_mask = 64'h004A002A004A00AA;
defparam \ALU|ALU_ResultSig~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~321 (
// Equation(s):
// \ALU|ALU_ResultSig~321_combout  = ( \REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~131_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux6~4_combout ))) ) ) # ( !\REG|Mux6~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~131_combout  & \REG|Mux6~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~131_combout ),
	.datad(!\REG|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~321 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~321 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~323 (
// Equation(s):
// \ALU|ALU_ResultSig~323_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~323 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~323 .lut_mask = 64'h0000103030303030;
defparam \ALU|ALU_ResultSig~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~320 (
// Equation(s):
// \ALU|ALU_ResultSig~320_combout  = ( \ALU|ALU_ResultSig~130_combout  & ( (!\ALU|ALU_ResultSig~129_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux7~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux7~9_combout ),
	.datac(!\ALU|ALU_ResultSig~129_combout ),
	.datad(!\REG|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~320 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~320 .lut_mask = 64'h0000000020702070;
defparam \ALU|ALU_ResultSig~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~322 (
// Equation(s):
// \ALU|ALU_ResultSig~322_combout  = ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~131_combout  & ((\REG|Mux5~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux5~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~9_combout  & (\ALU|ALU_ResultSig~21_combout  & !\ALU|ALU_ResultSig~131_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux5~9_combout ),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(!\ALU|ALU_ResultSig~131_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~322 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~322 .lut_mask = 64'h0200020007000700;
defparam \ALU|ALU_ResultSig~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~319 (
// Equation(s):
// \ALU|ALU_ResultSig~319_combout  = ( \REG|Mux8~9_combout  & ( (\ALU|ALU_ResultSig~129_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux8~4_combout ))) ) ) # ( !\REG|Mux8~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~129_combout  & \REG|Mux8~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~129_combout ),
	.datad(!\REG|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~319 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~319 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~325 (
// Equation(s):
// \ALU|ALU_ResultSig~325_combout  = ( \ALU|ALU_ResultSig~322_combout  & ( \ALU|ALU_ResultSig~319_combout  & ( (\ALU|ALU_ResultSig~324_combout  & \ALU|ALU_ResultSig~323_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~322_combout  & ( \ALU|ALU_ResultSig~319_combout  
// & ( (\ALU|ALU_ResultSig~323_combout  & ((!\ALU|ALU_ResultSig~321_combout ) # (\ALU|ALU_ResultSig~324_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~322_combout  & ( !\ALU|ALU_ResultSig~319_combout  & ( (\ALU|ALU_ResultSig~324_combout  & 
// ((!\ALU|ALU_ResultSig~320_combout ) # (\ALU|ALU_ResultSig~323_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~322_combout  & ( !\ALU|ALU_ResultSig~319_combout  & ( (!\ALU|ALU_ResultSig~324_combout  & (!\ALU|ALU_ResultSig~321_combout  & 
// ((!\ALU|ALU_ResultSig~320_combout ) # (\ALU|ALU_ResultSig~323_combout )))) # (\ALU|ALU_ResultSig~324_combout  & (((!\ALU|ALU_ResultSig~320_combout ) # (\ALU|ALU_ResultSig~323_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~324_combout ),
	.datab(!\ALU|ALU_ResultSig~321_combout ),
	.datac(!\ALU|ALU_ResultSig~323_combout ),
	.datad(!\ALU|ALU_ResultSig~320_combout ),
	.datae(!\ALU|ALU_ResultSig~322_combout ),
	.dataf(!\ALU|ALU_ResultSig~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~325 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~325 .lut_mask = 64'hDD0D55050D0D0505;
defparam \ALU|ALU_ResultSig~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~326 (
// Equation(s):
// \ALU|ALU_ResultSig~326_combout  = ( \REG|Mux16~4_combout  & ( (\ALU|ALU_ResultSig~180_combout  & ((\REG|Mux16~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux16~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~9_combout  & \ALU|ALU_ResultSig~180_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux16~9_combout ),
	.datad(!\ALU|ALU_ResultSig~180_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~326 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~326 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~328 (
// Equation(s):
// \ALU|ALU_ResultSig~328_combout  = (\ALU|ALU_ResultSig~150_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~4_combout )))))

	.dataa(!\ALU|ALU_ResultSig~150_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux14~9_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~328 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~328 .lut_mask = 64'h0415041504150415;
defparam \ALU|ALU_ResultSig~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~329 (
// Equation(s):
// \ALU|ALU_ResultSig~329_combout  = ( \REG|Mux13~9_combout  & ( (!\ALU|ALU_ResultSig~150_combout  & (\ALU|ALU_ResultSig~142_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux13~4_combout )))) ) ) # ( !\REG|Mux13~9_combout  & ( 
// (!\ALU|ALU_ResultSig~150_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~142_combout  & \REG|Mux13~4_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~150_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~142_combout ),
	.datad(!\REG|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~329 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~329 .lut_mask = 64'h00020002080A080A;
defparam \ALU|ALU_ResultSig~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~327 (
// Equation(s):
// \ALU|ALU_ResultSig~327_combout  = ( \ALU|ALU_ResultSig~134_combout  & ( \REG|Mux15~9_combout  & ( (!\ALU|ALU_ResultSig~180_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux15~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~134_combout  & ( !\REG|Mux15~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~180_combout  & \REG|Mux15~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~180_combout ),
	.datad(!\REG|Mux15~4_combout ),
	.datae(!\ALU|ALU_ResultSig~134_combout ),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~327 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~327 .lut_mask = 64'h000000300000C0F0;
defparam \ALU|ALU_ResultSig~327 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~330 (
// Equation(s):
// \ALU|ALU_ResultSig~330_combout  = ( \ALU|ALU_ResultSig~329_combout  & ( \ALU|ALU_ResultSig~327_combout  & ( (\ALU|ALU_ResultSig~189_combout  & \ALU|ALU_ResultSig~300_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~329_combout  & ( \ALU|ALU_ResultSig~327_combout  
// & ( (\ALU|ALU_ResultSig~189_combout  & ((!\ALU|ALU_ResultSig~328_combout ) # (\ALU|ALU_ResultSig~300_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~329_combout  & ( !\ALU|ALU_ResultSig~327_combout  & ( (\ALU|ALU_ResultSig~300_combout  & 
// ((!\ALU|ALU_ResultSig~326_combout ) # (\ALU|ALU_ResultSig~189_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~329_combout  & ( !\ALU|ALU_ResultSig~327_combout  & ( (!\ALU|ALU_ResultSig~189_combout  & (!\ALU|ALU_ResultSig~326_combout  & 
// ((!\ALU|ALU_ResultSig~328_combout ) # (\ALU|ALU_ResultSig~300_combout )))) # (\ALU|ALU_ResultSig~189_combout  & (((!\ALU|ALU_ResultSig~328_combout ) # (\ALU|ALU_ResultSig~300_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~189_combout ),
	.datab(!\ALU|ALU_ResultSig~326_combout ),
	.datac(!\ALU|ALU_ResultSig~300_combout ),
	.datad(!\ALU|ALU_ResultSig~328_combout ),
	.datae(!\ALU|ALU_ResultSig~329_combout ),
	.dataf(!\ALU|ALU_ResultSig~327_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~330 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~330 .lut_mask = 64'hDD0D0D0D55050505;
defparam \ALU|ALU_ResultSig~330 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~335 (
// Equation(s):
// \ALU|ALU_ResultSig~335_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( ((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [6])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~335 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~335 .lut_mask = 64'h00000F7F0000F000;
defparam \ALU|ALU_ResultSig~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~336 (
// Equation(s):
// \ALU|ALU_ResultSig~336_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ALU|Equal73~2_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ALU|Equal73~2_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~336 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~336 .lut_mask = 64'h050707070A0A0808;
defparam \ALU|ALU_ResultSig~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~331 (
// Equation(s):
// \ALU|ALU_ResultSig~331_combout  = ( \REG|Mux4~9_combout  & ( \REG|Mux4~4_combout  & ( \ALU|ALU_ResultSig~210_combout  ) ) ) # ( !\REG|Mux4~9_combout  & ( \REG|Mux4~4_combout  & ( (\ALU|ALU_ResultSig~210_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux4~9_combout  & ( !\REG|Mux4~4_combout  & ( (\ALU|ALU_ResultSig~210_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~210_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux4~9_combout ),
	.dataf(!\REG|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~331 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~331 .lut_mask = 64'h0000550000555555;
defparam \ALU|ALU_ResultSig~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~332 (
// Equation(s):
// \ALU|ALU_ResultSig~332_combout  = ( \REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~212_combout  & !\ALU|ALU_ResultSig~210_combout ) ) ) ) # ( !\REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~212_combout  & 
// (!\ALU|ALU_ResultSig~210_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux3~4_combout  & ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~212_combout  & (!\ALU|ALU_ResultSig~210_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\ALU|ALU_ResultSig~212_combout ),
	.datab(!\ALU|ALU_ResultSig~210_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux3~4_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~332 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~332 .lut_mask = 64'h0000004444004444;
defparam \ALU|ALU_ResultSig~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~334 (
// Equation(s):
// \ALU|ALU_ResultSig~334_combout  = ( \REG|Mux1~4_combout  & ( (\ALU|ALU_ResultSig~104_combout  & (!\ALU|ALU_ResultSig~167_combout  & ((\REG|Mux1~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux1~4_combout  & ( 
// (\ALU|ALU_ResultSig~104_combout  & (!\ALU|ALU_ResultSig~167_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux1~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~104_combout ),
	.datab(!\ALU|ALU_ResultSig~167_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux1~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~334 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~334 .lut_mask = 64'h0040004004440444;
defparam \ALU|ALU_ResultSig~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~333 (
// Equation(s):
// \ALU|ALU_ResultSig~333_combout  = ( \REG|Mux2~4_combout  & ( (\ALU|ALU_ResultSig~167_combout  & ((\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux2~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~167_combout  & \REG|Mux2~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~167_combout ),
	.datac(!\REG|Mux2~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~333 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~333 .lut_mask = 64'h0202020213131313;
defparam \ALU|ALU_ResultSig~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~337 (
// Equation(s):
// \ALU|ALU_ResultSig~337_combout  = ( \ALU|ALU_ResultSig~334_combout  & ( \ALU|ALU_ResultSig~333_combout  & ( (\ALU|ALU_ResultSig~336_combout  & (((!\ALU|ALU_ResultSig~331_combout  & !\ALU|ALU_ResultSig~332_combout )) # (\ALU|ALU_ResultSig~335_combout ))) ) 
// ) ) # ( !\ALU|ALU_ResultSig~334_combout  & ( \ALU|ALU_ResultSig~333_combout  & ( (\ALU|ALU_ResultSig~336_combout  & (((!\ALU|ALU_ResultSig~331_combout  & !\ALU|ALU_ResultSig~332_combout )) # (\ALU|ALU_ResultSig~335_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~334_combout  & ( !\ALU|ALU_ResultSig~333_combout  & ( (\ALU|ALU_ResultSig~336_combout  & (((!\ALU|ALU_ResultSig~331_combout  & !\ALU|ALU_ResultSig~332_combout )) # (\ALU|ALU_ResultSig~335_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~334_combout  & ( !\ALU|ALU_ResultSig~333_combout  & ( ((!\ALU|ALU_ResultSig~331_combout  & !\ALU|ALU_ResultSig~332_combout )) # (\ALU|ALU_ResultSig~335_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~335_combout ),
	.datab(!\ALU|ALU_ResultSig~336_combout ),
	.datac(!\ALU|ALU_ResultSig~331_combout ),
	.datad(!\ALU|ALU_ResultSig~332_combout ),
	.datae(!\ALU|ALU_ResultSig~334_combout ),
	.dataf(!\ALU|ALU_ResultSig~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~337 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~337 .lut_mask = 64'hF555311131113111;
defparam \ALU|ALU_ResultSig~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~345 (
// Equation(s):
// \ALU|ALU_ResultSig~345_combout  = ( \REG|Mux11~9_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (\ALU|ALU_ResultSig~49_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout )))) ) ) # ( !\REG|Mux11~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout  & (!\ALU|ALU_ResultSig~48_combout  & \ALU|ALU_ResultSig~49_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux11~4_combout ),
	.datac(!\ALU|ALU_ResultSig~48_combout ),
	.datad(!\ALU|ALU_ResultSig~49_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~345 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~345 .lut_mask = 64'h0010001000B000B0;
defparam \ALU|ALU_ResultSig~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~346 (
// Equation(s):
// \ALU|ALU_ResultSig~346_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux10~4_combout  & ( \ALU|ALU_ResultSig~50_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux10~4_combout  & ( 
// (\ALU|ALU_ResultSig~50_combout  & \REG|Mux10~9_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~50_combout  & \REG|Mux10~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~50_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~346 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~346 .lut_mask = 64'h000F0000000F0F0F;
defparam \ALU|ALU_ResultSig~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~344 (
// Equation(s):
// \ALU|ALU_ResultSig~344_combout  = ( \REG|Mux12~4_combout  & ( \REG|Mux12~9_combout  & ( \ALU|ALU_ResultSig~48_combout  ) ) ) # ( !\REG|Mux12~4_combout  & ( \REG|Mux12~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~48_combout ) ) ) ) # ( \REG|Mux12~4_combout  & ( !\REG|Mux12~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~48_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~48_combout ),
	.datad(gnd),
	.datae(!\REG|Mux12~4_combout ),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~344 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~344 .lut_mask = 64'h000003030C0C0F0F;
defparam \ALU|ALU_ResultSig~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~343 (
// Equation(s):
// \ALU|ALU_ResultSig~343_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~343 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~343 .lut_mask = 64'h000F070C00000000;
defparam \ALU|ALU_ResultSig~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~347 (
// Equation(s):
// \ALU|ALU_ResultSig~347_combout  = ( \REG|Mux9~4_combout  & ( (\ALU|ALU_ResultSig~41_combout  & ((\REG|Mux9~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux9~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~41_combout  & \REG|Mux9~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~41_combout ),
	.datac(!\REG|Mux9~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~347 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~347 .lut_mask = 64'h0202020213131313;
defparam \ALU|ALU_ResultSig~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~348 (
// Equation(s):
// \ALU|ALU_ResultSig~348_combout  = ( \ALU|ALU_ResultSig~40_combout  & ( \ALU|ALU_ResultSig~347_combout  & ( \ALU|ALU_ResultSig~343_combout  ) ) ) # ( !\ALU|ALU_ResultSig~40_combout  & ( \ALU|ALU_ResultSig~347_combout  & ( (!\ALU|ALU_ResultSig~345_combout  
// & (!\ALU|ALU_ResultSig~344_combout  & \ALU|ALU_ResultSig~343_combout )) ) ) ) # ( \ALU|ALU_ResultSig~40_combout  & ( !\ALU|ALU_ResultSig~347_combout  & ( (!\ALU|ALU_ResultSig~346_combout ) # (\ALU|ALU_ResultSig~343_combout ) ) ) ) # ( 
// !\ALU|ALU_ResultSig~40_combout  & ( !\ALU|ALU_ResultSig~347_combout  & ( (!\ALU|ALU_ResultSig~345_combout  & (!\ALU|ALU_ResultSig~344_combout  & ((!\ALU|ALU_ResultSig~346_combout ) # (\ALU|ALU_ResultSig~343_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~345_combout ),
	.datab(!\ALU|ALU_ResultSig~346_combout ),
	.datac(!\ALU|ALU_ResultSig~344_combout ),
	.datad(!\ALU|ALU_ResultSig~343_combout ),
	.datae(!\ALU|ALU_ResultSig~40_combout ),
	.dataf(!\ALU|ALU_ResultSig~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~348 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~348 .lut_mask = 64'h80A0CCFF00A000FF;
defparam \ALU|ALU_ResultSig~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~349 (
// Equation(s):
// \ALU|ALU_ResultSig~349_combout  = ( \ALU|ALU_ResultSig~337_combout  & ( \ALU|ALU_ResultSig~348_combout  & ( (\ALU|ALU_ResultSig~342_combout  & (!\ALU|ALU_ResultSig~339_combout  & (\ALU|ALU_ResultSig~325_combout  & \ALU|ALU_ResultSig~330_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~342_combout ),
	.datab(!\ALU|ALU_ResultSig~339_combout ),
	.datac(!\ALU|ALU_ResultSig~325_combout ),
	.datad(!\ALU|ALU_ResultSig~330_combout ),
	.datae(!\ALU|ALU_ResultSig~337_combout ),
	.dataf(!\ALU|ALU_ResultSig~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~349 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~349 .lut_mask = 64'h0000000000000004;
defparam \ALU|ALU_ResultSig~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N39
cyclonev_lcell_comb \ALU|ALU_Result[7]~29 (
// Equation(s):
// \ALU|ALU_Result[7]~29_combout  = ( \ALU|ALU_Result[3]~2_combout  & ( \ALU|ALU_ResultSig~349_combout  & ( (!\ALU|ALU_ResultSig~354_combout ) # ((!\ALU|ALU_Result[7]~28_combout ) # ((\ALU|ALU_ResultSig~683_combout  & !\ALU|ALU_ResultSig~53_combout ))) ) ) ) 
// # ( !\ALU|ALU_Result[3]~2_combout  & ( \ALU|ALU_ResultSig~349_combout  & ( !\ALU|ALU_Result[7]~28_combout  ) ) ) # ( \ALU|ALU_Result[3]~2_combout  & ( !\ALU|ALU_ResultSig~349_combout  & ( (!\ALU|ALU_ResultSig~354_combout ) # 
// ((!\ALU|ALU_Result[7]~28_combout ) # (!\ALU|ALU_ResultSig~53_combout )) ) ) ) # ( !\ALU|ALU_Result[3]~2_combout  & ( !\ALU|ALU_ResultSig~349_combout  & ( !\ALU|ALU_Result[7]~28_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~354_combout ),
	.datab(!\ALU|ALU_Result[7]~28_combout ),
	.datac(!\ALU|ALU_ResultSig~683_combout ),
	.datad(!\ALU|ALU_ResultSig~53_combout ),
	.datae(!\ALU|ALU_Result[3]~2_combout ),
	.dataf(!\ALU|ALU_ResultSig~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[7]~29 .extended_lut = "off";
defparam \ALU|ALU_Result[7]~29 .lut_mask = 64'hCCCCFFEECCCCEFEE;
defparam \ALU|ALU_Result[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N35
dffeas \REG|registers[18][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][7] .is_wysiwyg = "true";
defparam \REG|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N40
dffeas \REG|registers[26][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][7] .is_wysiwyg = "true";
defparam \REG|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N33
cyclonev_lcell_comb \REG|registers[22][7]~feeder (
// Equation(s):
// \REG|registers[22][7]~feeder_combout  = ( \ALU|ALU_Result[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][7]~feeder .extended_lut = "off";
defparam \REG|registers[22][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N35
dffeas \REG|registers[22][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][7] .is_wysiwyg = "true";
defparam \REG|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N56
dffeas \REG|registers[30][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][7] .is_wysiwyg = "true";
defparam \REG|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N57
cyclonev_lcell_comb \REG|Mux24~2 (
// Equation(s):
// \REG|Mux24~2_combout  = ( \REG|registers[30][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[22][7]~q ) ) ) ) # ( !\REG|registers[30][7]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[22][7]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REG|registers[30][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[18][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[26][7]~q ))) ) ) ) # ( !\REG|registers[30][7]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[18][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[26][7]~q ))) ) ) )

	.dataa(!\REG|registers[18][7]~q ),
	.datab(!\REG|registers[26][7]~q ),
	.datac(!\REG|registers[22][7]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[30][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~2 .extended_lut = "off";
defparam \REG|Mux24~2 .lut_mask = 64'h553355330F000FFF;
defparam \REG|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N20
dffeas \REG|registers[31][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][7] .is_wysiwyg = "true";
defparam \REG|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N14
dffeas \REG|registers[19][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][7] .is_wysiwyg = "true";
defparam \REG|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N44
dffeas \REG|registers[27][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][7] .is_wysiwyg = "true";
defparam \REG|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N2
dffeas \REG|registers[23][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][7] .is_wysiwyg = "true";
defparam \REG|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N21
cyclonev_lcell_comb \REG|Mux24~3 (
// Equation(s):
// \REG|Mux24~3_combout  = ( \REG|registers[23][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[31][7]~q ) ) ) ) # ( !\REG|registers[23][7]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[31][7]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REG|registers[23][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[19][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[27][7]~q ))) ) ) ) # ( !\REG|registers[23][7]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[19][7]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[27][7]~q ))) ) ) )

	.dataa(!\REG|registers[31][7]~q ),
	.datab(!\REG|registers[19][7]~q ),
	.datac(!\REG|registers[27][7]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[23][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~3 .extended_lut = "off";
defparam \REG|Mux24~3 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N56
dffeas \REG|registers[29][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][7] .is_wysiwyg = "true";
defparam \REG|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N8
dffeas \REG|registers[25][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][7] .is_wysiwyg = "true";
defparam \REG|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N17
dffeas \REG|registers[17][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][7] .is_wysiwyg = "true";
defparam \REG|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N3
cyclonev_lcell_comb \REG|registers[21][7]~feeder (
// Equation(s):
// \REG|registers[21][7]~feeder_combout  = ( \ALU|ALU_Result[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][7]~feeder .extended_lut = "off";
defparam \REG|registers[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \REG|registers[21][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][7] .is_wysiwyg = "true";
defparam \REG|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N36
cyclonev_lcell_comb \REG|Mux24~1 (
// Equation(s):
// \REG|Mux24~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][7]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][7]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][7]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][7]~q  ) ) )

	.dataa(!\REG|registers[29][7]~q ),
	.datab(!\REG|registers[25][7]~q ),
	.datac(!\REG|registers[17][7]~q ),
	.datad(!\REG|registers[21][7]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~1 .extended_lut = "off";
defparam \REG|Mux24~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N35
dffeas \REG|registers[28][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][7] .is_wysiwyg = "true";
defparam \REG|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N49
dffeas \REG|registers[24][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][7] .is_wysiwyg = "true";
defparam \REG|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N14
dffeas \REG|registers[20][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][7] .is_wysiwyg = "true";
defparam \REG|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N56
dffeas \REG|registers[16][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[7]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][7] .is_wysiwyg = "true";
defparam \REG|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N30
cyclonev_lcell_comb \REG|Mux24~0 (
// Equation(s):
// \REG|Mux24~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][7]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][7]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][7]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][7]~q  ) ) )

	.dataa(!\REG|registers[28][7]~q ),
	.datab(!\REG|registers[24][7]~q ),
	.datac(!\REG|registers[20][7]~q ),
	.datad(!\REG|registers[16][7]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~0 .extended_lut = "off";
defparam \REG|Mux24~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N3
cyclonev_lcell_comb \REG|Mux24~4 (
// Equation(s):
// \REG|Mux24~4_combout  = ( \REG|Mux24~1_combout  & ( \REG|Mux24~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux24~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux24~3_combout )))) ) ) ) # ( !\REG|Mux24~1_combout  & ( \REG|Mux24~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|Mux24~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux24~3_combout )))) ) ) ) # ( 
// \REG|Mux24~1_combout  & ( !\REG|Mux24~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux24~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|Mux24~3_combout )))) ) ) ) # ( !\REG|Mux24~1_combout  & ( !\REG|Mux24~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux24~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux24~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|Mux24~2_combout ),
	.datad(!\REG|Mux24~3_combout ),
	.datae(!\REG|Mux24~1_combout ),
	.dataf(!\REG|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux24~4 .extended_lut = "off";
defparam \REG|Mux24~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~279 (
// Equation(s):
// \ALU|ALU_ResultSig~279_combout  = ( \REG|Mux24~4_combout  & ( \REG|Mux24~9_combout  & ( \ALU|ALU_ResultSig~70_combout  ) ) ) # ( !\REG|Mux24~4_combout  & ( \REG|Mux24~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux24~4_combout  & ( !\REG|Mux24~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux24~4_combout ),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~279 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~279 .lut_mask = 64'h0000050550505555;
defparam \ALU|ALU_ResultSig~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~281 (
// Equation(s):
// \ALU|ALU_ResultSig~281_combout  = ( \REG|Mux22~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout ))) ) ) # ( !\REG|Mux22~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~73_combout  & \REG|Mux22~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~73_combout ),
	.datac(gnd),
	.datad(!\REG|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~281 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~281 .lut_mask = 64'h0011001122332233;
defparam \ALU|ALU_ResultSig~281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~277 (
// Equation(s):
// \ALU|ALU_ResultSig~277_combout  = ( \REG|Mux26~4_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((\REG|Mux26~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux26~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~66_combout  & \REG|Mux26~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\REG|Mux26~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~277 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~277 .lut_mask = 64'h000A000A050F050F;
defparam \ALU|ALU_ResultSig~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~282 (
// Equation(s):
// \ALU|ALU_ResultSig~282_combout  = ( \REG|Mux21~9_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & (\ALU|ALU_ResultSig~61_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout )))) ) ) # ( !\REG|Mux21~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~53_combout  & (\ALU|ALU_ResultSig~61_combout  & \REG|Mux21~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~53_combout ),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\REG|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~282 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~282 .lut_mask = 64'h00040004080C080C;
defparam \ALU|ALU_ResultSig~282 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~283 (
// Equation(s):
// \ALU|ALU_ResultSig~283_combout  = ( !\ALU|ALU_ResultSig~277_combout  & ( !\ALU|ALU_ResultSig~282_combout  & ( (!\ALU|ALU_ResultSig~278_combout  & (!\ALU|ALU_ResultSig~280_combout  & (!\ALU|ALU_ResultSig~279_combout  & !\ALU|ALU_ResultSig~281_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~278_combout ),
	.datab(!\ALU|ALU_ResultSig~280_combout ),
	.datac(!\ALU|ALU_ResultSig~279_combout ),
	.datad(!\ALU|ALU_ResultSig~281_combout ),
	.datae(!\ALU|ALU_ResultSig~277_combout ),
	.dataf(!\ALU|ALU_ResultSig~282_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~283 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~283 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~250 (
// Equation(s):
// \ALU|ALU_ResultSig~250_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ALU|Equal73~2_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [6])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~250 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~250 .lut_mask = 64'h000001030C0C0800;
defparam \ALU|ALU_ResultSig~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~249 (
// Equation(s):
// \ALU|ALU_ResultSig~249_combout  = ( !\ALU|ALU_ResultSig~212_combout  & ( (\ALU|ALU_ResultSig~167_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux4~4_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux4~4_combout ),
	.datac(!\ALU|ALU_ResultSig~167_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~249 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~249 .lut_mask = 64'h010B010B00000000;
defparam \ALU|ALU_ResultSig~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~248 (
// Equation(s):
// \ALU|ALU_ResultSig~248_combout  = ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~212_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux5~9_combout ))) ) ) # ( !\REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~212_combout  & 
// (\REG|Mux5~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~212_combout ),
	.datac(!\REG|Mux5~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~248 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~248 .lut_mask = 64'h0300030003330333;
defparam \ALU|ALU_ResultSig~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~246 (
// Equation(s):
// \ALU|ALU_ResultSig~246_combout  = ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~130_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ))) ) ) # ( !\REG|Mux9~9_combout  & ( (\REG|Mux9~4_combout  & 
// (\ALU|ALU_ResultSig~130_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\REG|Mux9~4_combout ),
	.datac(!\ALU|ALU_ResultSig~130_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~246 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~246 .lut_mask = 64'h000300030F030F03;
defparam \ALU|ALU_ResultSig~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~247 (
// Equation(s):
// \ALU|ALU_ResultSig~247_combout  = ( \REG|Mux8~9_combout  & ( (\ALU|ALU_ResultSig~131_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux8~4_combout ))) ) ) # ( !\REG|Mux8~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~131_combout  & \REG|Mux8~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~131_combout ),
	.datad(!\REG|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~247 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~247 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~251 (
// Equation(s):
// \ALU|ALU_ResultSig~251_combout  = ( \ALU|ALU_ResultSig~245_combout  & ( \ALU|ALU_ResultSig~247_combout  & ( ((!\ALU|ALU_ResultSig~249_combout  & !\ALU|ALU_ResultSig~248_combout )) # (\ALU|ALU_ResultSig~250_combout ) ) ) ) # ( 
// \ALU|ALU_ResultSig~245_combout  & ( !\ALU|ALU_ResultSig~247_combout  & ( ((!\ALU|ALU_ResultSig~249_combout  & !\ALU|ALU_ResultSig~248_combout )) # (\ALU|ALU_ResultSig~250_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~245_combout  & ( 
// !\ALU|ALU_ResultSig~247_combout  & ( (!\ALU|ALU_ResultSig~246_combout  & (((!\ALU|ALU_ResultSig~249_combout  & !\ALU|ALU_ResultSig~248_combout )) # (\ALU|ALU_ResultSig~250_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~250_combout ),
	.datab(!\ALU|ALU_ResultSig~249_combout ),
	.datac(!\ALU|ALU_ResultSig~248_combout ),
	.datad(!\ALU|ALU_ResultSig~246_combout ),
	.datae(!\ALU|ALU_ResultSig~245_combout ),
	.dataf(!\ALU|ALU_ResultSig~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~251 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~251 .lut_mask = 64'hD500D5D50000D5D5;
defparam \ALU|ALU_ResultSig~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~122 (
// Equation(s):
// \ALU|ALU_ResultSig~122_combout  = ( \ALU|Equal68~4_combout  & ( \ALU|Equal68~5_combout  & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ALU|Equal68~4_combout  & ( \ALU|Equal68~5_combout  & ( (\ALU|Equal73~2_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \ALU|Equal68~4_combout  & ( !\ALU|Equal68~5_combout  & ( (\ALU|Equal73~2_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~4_combout ),
	.dataf(!\ALU|Equal68~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~122 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~122 .lut_mask = 64'h0000000555505555;
defparam \ALU|ALU_ResultSig~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~253 (
// Equation(s):
// \ALU|ALU_ResultSig~253_combout  = ( \REG|Mux3~10_combout  & ( \REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~252_combout  & (!\ALU|ALU_ResultSig~122_combout  & ((\ALU|ALU_ResultSig~104_combout ) # (\ALU|ALU_ResultSig~31_combout )))) ) ) ) # ( 
// !\REG|Mux3~10_combout  & ( \REG|Mux2~10_combout  & ( (!\ALU|ALU_ResultSig~252_combout  & (\ALU|ALU_ResultSig~31_combout  & (!\ALU|ALU_ResultSig~104_combout  & !\ALU|ALU_ResultSig~122_combout ))) ) ) ) # ( \REG|Mux3~10_combout  & ( !\REG|Mux2~10_combout  & 
// ( (!\ALU|ALU_ResultSig~252_combout  & (\ALU|ALU_ResultSig~104_combout  & !\ALU|ALU_ResultSig~122_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~252_combout ),
	.datab(!\ALU|ALU_ResultSig~31_combout ),
	.datac(!\ALU|ALU_ResultSig~104_combout ),
	.datad(!\ALU|ALU_ResultSig~122_combout ),
	.datae(!\REG|Mux3~10_combout ),
	.dataf(!\REG|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~253 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~253 .lut_mask = 64'h00000A0020002A00;
defparam \ALU|ALU_ResultSig~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~254 (
// Equation(s):
// \ALU|ALU_ResultSig~254_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( 
// \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~254 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~254 .lut_mask = 64'h00000F0800000F70;
defparam \ALU|ALU_ResultSig~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~255 (
// Equation(s):
// \ALU|ALU_ResultSig~255_combout  = ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~254_combout  & (((\REG|Mux0~10_combout  & \ALU|ALU_ResultSig~36_combout )) # (\ALU|ALU_ResultSig~110_combout ))) ) ) # ( !\REG|Mux1~10_combout  & ( (\REG|Mux0~10_combout  & 
// (!\ALU|ALU_ResultSig~110_combout  & (!\ALU|ALU_ResultSig~254_combout  & \ALU|ALU_ResultSig~36_combout ))) ) )

	.dataa(!\REG|Mux0~10_combout ),
	.datab(!\ALU|ALU_ResultSig~110_combout ),
	.datac(!\ALU|ALU_ResultSig~254_combout ),
	.datad(!\ALU|ALU_ResultSig~36_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~255 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~255 .lut_mask = 64'h0040004030703070;
defparam \ALU|ALU_ResultSig~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~266 (
// Equation(s):
// \ALU|ALU_ResultSig~266_combout  = ( \REG|Mux7~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~21_combout  & \REG|Mux7~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~266 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~266 .lut_mask = 64'h000A000A050F050F;
defparam \ALU|ALU_ResultSig~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~263 (
// Equation(s):
// \ALU|ALU_ResultSig~263_combout  = ( \REG|Mux11~9_combout  & ( (\ALU|ALU_ResultSig~135_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout ))) ) ) # ( !\REG|Mux11~9_combout  & ( (\REG|Mux11~4_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~135_combout )) ) )

	.dataa(!\REG|Mux11~4_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~135_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~263 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~263 .lut_mask = 64'h0005000500F500F5;
defparam \ALU|ALU_ResultSig~263 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~267 (
// Equation(s):
// \ALU|ALU_ResultSig~267_combout  = ( \ALU|ALU_ResultSig~23_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux6~9_combout ),
	.datad(!\REG|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~267 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~267 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~267 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~265 (
// Equation(s):
// \ALU|ALU_ResultSig~265_combout  = ( \ALU|Equal68~3_combout  & ( (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] $ (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~265 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~265 .lut_mask = 64'h00000000030C030C;
defparam \ALU|ALU_ResultSig~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~264 (
// Equation(s):
// \ALU|ALU_ResultSig~264_combout  = ( !\ALU|ALU_ResultSig~135_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~129_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux10~9_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~135_combout  & ( !\REG|Mux10~4_combout  & ( (\REG|Mux10~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~129_combout )) ) ) )

	.dataa(!\REG|Mux10~9_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~129_combout ),
	.datae(!\ALU|ALU_ResultSig~135_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~264 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~264 .lut_mask = 64'h00500000005F0000;
defparam \ALU|ALU_ResultSig~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~268 (
// Equation(s):
// \ALU|ALU_ResultSig~268_combout  = ( \ALU|ALU_ResultSig~265_combout  & ( \ALU|ALU_ResultSig~264_combout  & ( ((!\ALU|ALU_ResultSig~266_combout  & !\ALU|ALU_ResultSig~267_combout )) # (\ALU|ALU_ResultSig~252_combout ) ) ) ) # ( 
// \ALU|ALU_ResultSig~265_combout  & ( !\ALU|ALU_ResultSig~264_combout  & ( ((!\ALU|ALU_ResultSig~266_combout  & !\ALU|ALU_ResultSig~267_combout )) # (\ALU|ALU_ResultSig~252_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~265_combout  & ( 
// !\ALU|ALU_ResultSig~264_combout  & ( (!\ALU|ALU_ResultSig~263_combout  & (((!\ALU|ALU_ResultSig~266_combout  & !\ALU|ALU_ResultSig~267_combout )) # (\ALU|ALU_ResultSig~252_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~266_combout ),
	.datab(!\ALU|ALU_ResultSig~263_combout ),
	.datac(!\ALU|ALU_ResultSig~252_combout ),
	.datad(!\ALU|ALU_ResultSig~267_combout ),
	.datae(!\ALU|ALU_ResultSig~265_combout ),
	.dataf(!\ALU|ALU_ResultSig~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~268 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~268 .lut_mask = 64'h8C0CAF0F0000AF0F;
defparam \ALU|ALU_ResultSig~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~259 (
// Equation(s):
// \ALU|ALU_ResultSig~259_combout  = ( \ALU|ALU_ResultSig~1_combout  & ( \REG|Mux20~4_combout  & ( (!\ALU|Equal73~4_combout  & ((\REG|Mux20~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ALU|ALU_ResultSig~1_combout  & ( 
// !\REG|Mux20~4_combout  & ( (!\ALU|Equal73~4_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux20~9_combout )) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux20~9_combout ),
	.datae(!\ALU|ALU_ResultSig~1_combout ),
	.dataf(!\REG|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~259 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~259 .lut_mask = 64'h000000A000000AAA;
defparam \ALU|ALU_ResultSig~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~688 (
// Equation(s):
// \ALU|ALU_ResultSig~688_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~688 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~688 .lut_mask = 64'h0033013300331133;
defparam \ALU|ALU_ResultSig~688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~261 (
// Equation(s):
// \ALU|ALU_ResultSig~261_combout  = ( \REG|Mux26~4_combout  & ( \REG|Mux26~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (!\ALU|Equal73~3_combout  & \ALU|ALU_ResultSig~227_combout )) ) ) ) # ( !\REG|Mux26~4_combout  & ( 
// \REG|Mux26~9_combout  & ( (\ALU|ALU_ResultSig~227_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (!\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) ) # ( \REG|Mux26~4_combout  & ( !\REG|Mux26~9_combout  & ( (\ALU|ALU_ResultSig~227_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (!\ALU|Equal73~3_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) ) # ( !\REG|Mux26~4_combout  & ( !\REG|Mux26~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [5] & (\ALU|Equal73~3_combout  & \ALU|ALU_ResultSig~227_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\ALU|Equal73~3_combout ),
	.datac(!\ALU|ALU_ResultSig~227_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux26~4_combout ),
	.dataf(!\REG|Mux26~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~261 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~261 .lut_mask = 64'h0202020404020404;
defparam \ALU|ALU_ResultSig~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~258 (
// Equation(s):
// \ALU|ALU_ResultSig~258_combout  = ( \REG|Mux30~4_combout  & ( (\ALU|Equal73~4_combout  & ((\REG|Mux30~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux30~4_combout  & ( (\ALU|Equal73~4_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux30~9_combout )) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux30~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~258 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~258 .lut_mask = 64'h0050005005550555;
defparam \ALU|ALU_ResultSig~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~256 (
// Equation(s):
// \ALU|ALU_ResultSig~256_combout  = ( \REG|Mux13~4_combout  & ( (\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux13~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux13~4_combout  & ( (\ALU|ALU_ResultSig~49_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux13~9_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~49_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux13~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~256 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~256 .lut_mask = 64'h0050005005550555;
defparam \ALU|ALU_ResultSig~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~257 (
// Equation(s):
// \ALU|ALU_ResultSig~257_combout  = ( \REG|Mux12~4_combout  & ( (\ALU|ALU_ResultSig~50_combout  & (!\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux12~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux12~4_combout  & ( 
// (\ALU|ALU_ResultSig~50_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux12~9_combout  & !\ALU|ALU_ResultSig~49_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~50_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux12~9_combout ),
	.datad(!\ALU|ALU_ResultSig~49_combout ),
	.datae(!\REG|Mux12~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~257 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~257 .lut_mask = 64'h0400150004001500;
defparam \ALU|ALU_ResultSig~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~262 (
// Equation(s):
// \ALU|ALU_ResultSig~262_combout  = ( !\ALU|ALU_ResultSig~256_combout  & ( !\ALU|ALU_ResultSig~257_combout  & ( ((!\ALU|ALU_ResultSig~259_combout  & (!\ALU|ALU_ResultSig~261_combout  & !\ALU|ALU_ResultSig~258_combout ))) # (\ALU|ALU_ResultSig~688_combout ) 
// ) ) )

	.dataa(!\ALU|ALU_ResultSig~259_combout ),
	.datab(!\ALU|ALU_ResultSig~688_combout ),
	.datac(!\ALU|ALU_ResultSig~261_combout ),
	.datad(!\ALU|ALU_ResultSig~258_combout ),
	.datae(!\ALU|ALU_ResultSig~256_combout ),
	.dataf(!\ALU|ALU_ResultSig~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~262 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~262 .lut_mask = 64'hB333000000000000;
defparam \ALU|ALU_ResultSig~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~269 (
// Equation(s):
// \ALU|ALU_ResultSig~269_combout  = ( \ALU|ALU_ResultSig~268_combout  & ( \ALU|ALU_ResultSig~262_combout  & ( (\ALU|ALU_ResultSig~244_combout  & ((!\ALU|ALU_ResultSig~251_combout ) # ((\ALU|ALU_ResultSig~255_combout ) # (\ALU|ALU_ResultSig~253_combout )))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~268_combout  & ( \ALU|ALU_ResultSig~262_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) ) # ( \ALU|ALU_ResultSig~268_combout  & ( !\ALU|ALU_ResultSig~262_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) ) # ( 
// !\ALU|ALU_ResultSig~268_combout  & ( !\ALU|ALU_ResultSig~262_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~251_combout ),
	.datab(!\ALU|ALU_ResultSig~244_combout ),
	.datac(!\ALU|ALU_ResultSig~253_combout ),
	.datad(!\ALU|ALU_ResultSig~255_combout ),
	.datae(!\ALU|ALU_ResultSig~268_combout ),
	.dataf(!\ALU|ALU_ResultSig~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~269 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~269 .lut_mask = 64'h3333333333332333;
defparam \ALU|ALU_ResultSig~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N12
cyclonev_lcell_comb \ALU|ALU_Result[5]~21 (
// Equation(s):
// \ALU|ALU_Result[5]~21_combout  = ( \REG|Mux26~4_combout  & ( (\ALU|Equal73~0_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [5]) # (\REG|Mux26~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( 
// !\REG|Mux26~4_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux26~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(!\REG|Mux26~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\REG|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[5]~21 .extended_lut = "off";
defparam \ALU|ALU_Result[5]~21 .lut_mask = 64'h0233023313331333;
defparam \ALU|ALU_Result[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N6
cyclonev_lcell_comb \ALU|ALU_Result[5]~22 (
// Equation(s):
// \ALU|ALU_Result[5]~22_combout  = ( \ALU|Add0~25_sumout  & ( (!\ALU|ALU_Result[5]~21_combout  & (!\ALU|ALU_Result[3]~5_combout  & ((!\ALU|ALU_Result[3]~4_combout ) # (!\ALU|Add1~21_sumout )))) ) ) # ( !\ALU|Add0~25_sumout  & ( 
// (!\ALU|ALU_Result[5]~21_combout  & ((!\ALU|ALU_Result[3]~4_combout ) # (!\ALU|Add1~21_sumout ))) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[5]~21_combout ),
	.datac(!\ALU|Add1~21_sumout ),
	.datad(!\ALU|ALU_Result[3]~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[5]~22 .extended_lut = "off";
defparam \ALU|ALU_Result[5]~22 .lut_mask = 64'hC8C8C8C8C800C800;
defparam \ALU|ALU_Result[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N45
cyclonev_lcell_comb \ALU|ALU_Result[5]~23 (
// Equation(s):
// \ALU|ALU_Result[5]~23_combout  = ( \ALU|ALU_ResultSig~269_combout  & ( \ALU|ALU_Result[5]~22_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~283_combout ) # (\ALU|ALU_ResultSig~270_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~269_combout  
// & ( \ALU|ALU_Result[5]~22_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~283_combout ) # ((!\ALU|ALU_ResultSig~276_combout  & \ALU|ALU_ResultSig~270_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~269_combout  & ( 
// !\ALU|ALU_Result[5]~22_combout  ) ) # ( !\ALU|ALU_ResultSig~269_combout  & ( !\ALU|ALU_Result[5]~22_combout  ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~276_combout ),
	.datac(!\ALU|ALU_ResultSig~283_combout ),
	.datad(!\ALU|ALU_ResultSig~270_combout ),
	.datae(!\ALU|ALU_ResultSig~269_combout ),
	.dataf(!\ALU|ALU_Result[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[5]~23 .extended_lut = "off";
defparam \ALU|ALU_Result[5]~23 .lut_mask = 64'hFFFFFFFF50545055;
defparam \ALU|ALU_Result[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N20
dffeas \REG|registers[11][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][5] .is_wysiwyg = "true";
defparam \REG|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N56
dffeas \REG|registers[9][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][5] .is_wysiwyg = "true";
defparam \REG|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N50
dffeas \REG|registers[10][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][5] .is_wysiwyg = "true";
defparam \REG|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \REG|registers[8][5]~feeder (
// Equation(s):
// \REG|registers[8][5]~feeder_combout  = ( \ALU|ALU_Result[5]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][5]~feeder .extended_lut = "off";
defparam \REG|registers[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N38
dffeas \REG|registers[8][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][5] .is_wysiwyg = "true";
defparam \REG|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N21
cyclonev_lcell_comb \REG|Mux26~5 (
// Equation(s):
// \REG|Mux26~5_combout  = ( \REG|registers[8][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[11][5]~q )) ) ) ) # ( !\REG|registers[8][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][5]~q )) ) ) ) # ( \REG|registers[8][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[10][5]~q ) ) ) ) # ( !\REG|registers[8][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[10][5]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[11][5]~q ),
	.datab(!\REG|registers[9][5]~q ),
	.datac(!\REG|registers[10][5]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[8][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~5 .extended_lut = "off";
defparam \REG|Mux26~5 .lut_mask = 64'h000FFF0F33553355;
defparam \REG|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N2
dffeas \REG|registers[15][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][5] .is_wysiwyg = "true";
defparam \REG|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N47
dffeas \REG|registers[13][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][5] .is_wysiwyg = "true";
defparam \REG|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N41
dffeas \REG|registers[12][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][5] .is_wysiwyg = "true";
defparam \REG|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N53
dffeas \REG|registers[14][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][5] .is_wysiwyg = "true";
defparam \REG|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N18
cyclonev_lcell_comb \REG|Mux26~6 (
// Equation(s):
// \REG|Mux26~6_combout  = ( \REG|registers[14][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[15][5]~q )) ) ) ) # ( !\REG|registers[14][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[15][5]~q )) ) ) ) # ( \REG|registers[14][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[12][5]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|registers[14][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[12][5]~q ) ) ) )

	.dataa(!\REG|registers[15][5]~q ),
	.datab(!\REG|registers[13][5]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[12][5]~q ),
	.datae(!\REG|registers[14][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~6 .extended_lut = "off";
defparam \REG|Mux26~6 .lut_mask = 64'h00F00FFF35353535;
defparam \REG|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \REG|registers[5][5]~feeder (
// Equation(s):
// \REG|registers[5][5]~feeder_combout  = ( \ALU|ALU_Result[5]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][5]~feeder .extended_lut = "off";
defparam \REG|registers[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N50
dffeas \REG|registers[5][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][5] .is_wysiwyg = "true";
defparam \REG|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N14
dffeas \REG|registers[7][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][5] .is_wysiwyg = "true";
defparam \REG|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N16
dffeas \REG|registers[6][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][5] .is_wysiwyg = "true";
defparam \REG|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N33
cyclonev_lcell_comb \REG|registers[4][5]~feeder (
// Equation(s):
// \REG|registers[4][5]~feeder_combout  = ( \ALU|ALU_Result[5]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][5]~feeder .extended_lut = "off";
defparam \REG|registers[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N35
dffeas \REG|registers[4][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][5] .is_wysiwyg = "true";
defparam \REG|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \REG|Mux26~7 (
// Equation(s):
// \REG|Mux26~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][5]~q  ) ) )

	.dataa(!\REG|registers[5][5]~q ),
	.datab(!\REG|registers[7][5]~q ),
	.datac(!\REG|registers[6][5]~q ),
	.datad(!\REG|registers[4][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~7 .extended_lut = "off";
defparam \REG|Mux26~7 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N42
cyclonev_lcell_comb \REG|registers[0][5]~feeder (
// Equation(s):
// \REG|registers[0][5]~feeder_combout  = ( \ALU|ALU_Result[5]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][5]~feeder .extended_lut = "off";
defparam \REG|registers[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N44
dffeas \REG|registers[0][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][5] .is_wysiwyg = "true";
defparam \REG|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N8
dffeas \REG|registers[1][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][5] .is_wysiwyg = "true";
defparam \REG|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N32
dffeas \REG|registers[2][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][5] .is_wysiwyg = "true";
defparam \REG|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N20
dffeas \REG|registers[3][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[5]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][5] .is_wysiwyg = "true";
defparam \REG|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N33
cyclonev_lcell_comb \REG|Mux26~8 (
// Equation(s):
// \REG|Mux26~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][5]~q  ) ) )

	.dataa(!\REG|registers[0][5]~q ),
	.datab(!\REG|registers[1][5]~q ),
	.datac(!\REG|registers[2][5]~q ),
	.datad(!\REG|registers[3][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~8 .extended_lut = "off";
defparam \REG|Mux26~8 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N36
cyclonev_lcell_comb \REG|Mux26~9 (
// Equation(s):
// \REG|Mux26~9_combout  = ( \REG|Mux26~7_combout  & ( \REG|Mux26~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux26~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux26~6_combout )))) ) ) ) # ( !\REG|Mux26~7_combout  & ( \REG|Mux26~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux26~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux26~6_combout )))) ) ) ) # ( 
// \REG|Mux26~7_combout  & ( !\REG|Mux26~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux26~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux26~6_combout )))) ) ) ) # ( !\REG|Mux26~7_combout  & ( !\REG|Mux26~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux26~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux26~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux26~5_combout ),
	.datad(!\REG|Mux26~6_combout ),
	.datae(!\REG|Mux26~7_combout ),
	.dataf(!\REG|Mux26~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux26~9 .extended_lut = "off";
defparam \REG|Mux26~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~77 (
// Equation(s):
// \ALU|ALU_ResultSig~77_combout  = ( \REG|Mux26~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux26~9_combout ))) ) ) # ( !\REG|Mux26~4_combout  & ( (\REG|Mux26~9_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~73_combout )) ) )

	.dataa(gnd),
	.datab(!\REG|Mux26~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~73_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~77 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~77 .lut_mask = 64'h00300030003F003F;
defparam \ALU|ALU_ResultSig~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~100 (
// Equation(s):
// \ALU|ALU_ResultSig~100_combout  = ( \ALU|ALU_ResultSig~66_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux30~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux30~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux30~4_combout ),
	.datad(!\REG|Mux30~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~100 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~100 .lut_mask = 64'h0000000003CF03CF;
defparam \ALU|ALU_ResultSig~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~101 (
// Equation(s):
// \ALU|ALU_ResultSig~101_combout  = ( \REG|Mux29~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux29~4_combout ))) ) ) # ( !\REG|Mux29~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~68_combout  & \REG|Mux29~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux29~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux29~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~101 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~101 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|ALU_ResultSig~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~102 (
// Equation(s):
// \ALU|ALU_ResultSig~102_combout  = ( \REG|Mux27~10_combout  & ( !\ALU|ALU_ResultSig~101_combout  & ( (!\ALU|ALU_ResultSig~72_combout  & (!\ALU|ALU_ResultSig~100_combout  & ((!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux28~10_combout )))) ) ) ) # ( 
// !\REG|Mux27~10_combout  & ( !\ALU|ALU_ResultSig~101_combout  & ( (!\ALU|ALU_ResultSig~100_combout  & ((!\ALU|ALU_ResultSig~70_combout ) # (!\REG|Mux28~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~72_combout ),
	.datac(!\ALU|ALU_ResultSig~100_combout ),
	.datad(!\REG|Mux28~10_combout ),
	.datae(!\REG|Mux27~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~102 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~102 .lut_mask = 64'hF0A0C08000000000;
defparam \ALU|ALU_ResultSig~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N0
cyclonev_lcell_comb \ALU|ALU_Result[1]~9 (
// Equation(s):
// \ALU|ALU_Result[1]~9_combout  = ( \REG|Mux30~4_combout  & ( (\ALU|Equal73~0_combout  & (((\REG|Mux30~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [1])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( 
// !\REG|Mux30~4_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux30~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\REG|Mux30~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[1]~9 .extended_lut = "off";
defparam \ALU|ALU_Result[1]~9 .lut_mask = 64'h0545054515551555;
defparam \ALU|ALU_Result[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux30~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux30~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [1] ) + ( \ALU|Add0~6  ))
// \ALU|Add0~10  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux30~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux30~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [1] 
// ) + ( \ALU|Add0~6  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\REG|Mux30~4_combout ),
	.datad(!\REG|Mux30~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~9_sumout ),
	.cout(\ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~9 .extended_lut = "off";
defparam \ALU|Add0~9 .lut_mask = 64'h00003333000005AF;
defparam \ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N48
cyclonev_lcell_comb \ALU|ALU_Result[1]~10 (
// Equation(s):
// \ALU|ALU_Result[1]~10_combout  = ( \ALU|Add0~9_sumout  & ( \ALU|Add1~5_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[1]~9_combout )) ) ) ) # ( !\ALU|Add0~9_sumout  & ( \ALU|Add1~5_sumout  & ( 
// (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[1]~9_combout ) ) ) ) # ( \ALU|Add0~9_sumout  & ( !\ALU|Add1~5_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[1]~9_combout ) ) ) ) # ( !\ALU|Add0~9_sumout  & ( !\ALU|Add1~5_sumout  & ( 
// !\ALU|ALU_Result[1]~9_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[1]~9_combout ),
	.datad(gnd),
	.datae(!\ALU|Add0~9_sumout ),
	.dataf(!\ALU|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[1]~10 .extended_lut = "off";
defparam \ALU|ALU_Result[1]~10 .lut_mask = 64'hF0F0C0C0A0A08080;
defparam \ALU|ALU_Result[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~86 (
// Equation(s):
// \ALU|ALU_ResultSig~86_combout  = ( \REG|Mux6~9_combout  & ( \REG|Mux6~4_combout  & ( (\ALU|ALU_ResultSig~32_combout  & \ALU|ALU_ResultSig~31_combout ) ) ) ) # ( !\REG|Mux6~9_combout  & ( \REG|Mux6~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~32_combout  & \ALU|ALU_ResultSig~31_combout )) ) ) ) # ( \REG|Mux6~9_combout  & ( !\REG|Mux6~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~32_combout  & \ALU|ALU_ResultSig~31_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~32_combout ),
	.datad(!\ALU|ALU_ResultSig~31_combout ),
	.datae(!\REG|Mux6~9_combout ),
	.dataf(!\REG|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~86 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~86 .lut_mask = 64'h0000000C0003000F;
defparam \ALU|ALU_ResultSig~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~85 (
// Equation(s):
// \ALU|ALU_ResultSig~85_combout  = ( \ALU|ALU_ResultSig~29_combout  & ( \REG|Mux7~4_combout  & ( (\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~29_combout  & ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux7~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux7~9_combout ),
	.datae(!\ALU|ALU_ResultSig~29_combout ),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~85 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~85 .lut_mask = 64'h000000F000000FFF;
defparam \ALU|ALU_ResultSig~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~84 (
// Equation(s):
// \ALU|ALU_ResultSig~84_combout  = ( \REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( \ALU|ALU_ResultSig~27_combout  ) ) ) # ( !\REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~27_combout ) ) ) ) # ( \REG|Mux8~9_combout  & ( !\REG|Mux8~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~27_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~27_combout ),
	.datae(!\REG|Mux8~9_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~84 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~84 .lut_mask = 64'h000000CC003300FF;
defparam \ALU|ALU_ResultSig~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~87 (
// Equation(s):
// \ALU|ALU_ResultSig~87_combout  = ( \REG|Mux11~10_combout  & ( \REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~23_combout  & ((!\ALU|ALU_ResultSig~25_combout ) # (!\REG|Mux9~10_combout )))) ) ) ) # ( 
// !\REG|Mux11~10_combout  & ( \REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~23_combout  & ((!\ALU|ALU_ResultSig~25_combout ) # (!\REG|Mux9~10_combout ))) ) ) ) # ( \REG|Mux11~10_combout  & ( !\REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~21_combout  & 
// ((!\ALU|ALU_ResultSig~25_combout ) # (!\REG|Mux9~10_combout ))) ) ) ) # ( !\REG|Mux11~10_combout  & ( !\REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~25_combout ) # (!\REG|Mux9~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~21_combout ),
	.datab(!\ALU|ALU_ResultSig~23_combout ),
	.datac(!\ALU|ALU_ResultSig~25_combout ),
	.datad(!\REG|Mux9~10_combout ),
	.datae(!\REG|Mux11~10_combout ),
	.dataf(!\REG|Mux10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~87 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~87 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \ALU|ALU_ResultSig~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~88 (
// Equation(s):
// \ALU|ALU_ResultSig~88_combout  = ( !\ALU|ALU_ResultSig~84_combout  & ( \ALU|ALU_ResultSig~87_combout  & ( (!\ALU|ALU_ResultSig~86_combout  & (!\ALU|ALU_ResultSig~85_combout  & ((!\ALU|ALU_ResultSig~35_combout ) # (!\REG|Mux5~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~35_combout ),
	.datab(!\ALU|ALU_ResultSig~86_combout ),
	.datac(!\REG|Mux5~10_combout ),
	.datad(!\ALU|ALU_ResultSig~85_combout ),
	.datae(!\ALU|ALU_ResultSig~84_combout ),
	.dataf(!\ALU|ALU_ResultSig~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~88 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~88 .lut_mask = 64'h00000000C8000000;
defparam \ALU|ALU_ResultSig~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~94 (
// Equation(s):
// \ALU|ALU_ResultSig~94_combout  = ( \ALU|ALU_ResultSig~54_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux22~4_combout  ) ) ) # ( \ALU|ALU_ResultSig~54_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( 
// \REG|Mux22~9_combout  ) ) )

	.dataa(!\REG|Mux22~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux22~4_combout ),
	.datae(!\ALU|ALU_ResultSig~54_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~94 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~94 .lut_mask = 64'h00005555000000FF;
defparam \ALU|ALU_ResultSig~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~96 (
// Equation(s):
// \ALU|ALU_ResultSig~96_combout  = ( \REG|Mux20~4_combout  & ( \REG|Mux20~9_combout  & ( \ALU|ALU_ResultSig~58_combout  ) ) ) # ( !\REG|Mux20~4_combout  & ( \REG|Mux20~9_combout  & ( (\ALU|ALU_ResultSig~58_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux20~4_combout  & ( !\REG|Mux20~9_combout  & ( (\ALU|ALU_ResultSig~58_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~58_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux20~4_combout ),
	.dataf(!\REG|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~96 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~96 .lut_mask = 64'h0000111144445555;
defparam \ALU|ALU_ResultSig~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~97 (
// Equation(s):
// \ALU|ALU_ResultSig~97_combout  = ( \ALU|ALU_ResultSig~62_combout  & ( \REG|Mux24~10_combout  & ( (\ALU|ALU_ResultSig~61_combout  & (!\REG|Mux25~10_combout  & ((!\REG|Mux23~10_combout ) # (!\ALU|ALU_ResultSig~63_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~62_combout  & ( \REG|Mux24~10_combout  & ( (!\REG|Mux23~10_combout  & (((!\ALU|ALU_ResultSig~61_combout ) # (!\REG|Mux25~10_combout )))) # (\REG|Mux23~10_combout  & (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout ) 
// # (!\REG|Mux25~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~62_combout  & ( !\REG|Mux24~10_combout  & ( (!\REG|Mux23~10_combout  & (((!\ALU|ALU_ResultSig~61_combout ) # (!\REG|Mux25~10_combout )))) # (\REG|Mux23~10_combout  & 
// (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout ) # (!\REG|Mux25~10_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~62_combout  & ( !\REG|Mux24~10_combout  & ( (!\REG|Mux23~10_combout  & (((!\ALU|ALU_ResultSig~61_combout ) # 
// (!\REG|Mux25~10_combout )))) # (\REG|Mux23~10_combout  & (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout ) # (!\REG|Mux25~10_combout )))) ) ) )

	.dataa(!\REG|Mux23~10_combout ),
	.datab(!\ALU|ALU_ResultSig~63_combout ),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\REG|Mux25~10_combout ),
	.datae(!\ALU|ALU_ResultSig~62_combout ),
	.dataf(!\REG|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~97 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~97 .lut_mask = 64'hEEE0EEE0EEE00E00;
defparam \ALU|ALU_ResultSig~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~95 (
// Equation(s):
// \ALU|ALU_ResultSig~95_combout  = ( \REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~56_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout ))) ) ) # ( !\REG|Mux21~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~56_combout  & \REG|Mux21~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~56_combout ),
	.datad(!\REG|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~95 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~95 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~98 (
// Equation(s):
// \ALU|ALU_ResultSig~98_combout  = ( \ALU|ALU_ResultSig~97_combout  & ( !\ALU|ALU_ResultSig~95_combout  & ( (!\ALU|ALU_ResultSig~94_combout  & (!\ALU|ALU_ResultSig~96_combout  & ((!\REG|Mux19~10_combout ) # (!\ALU|ALU_ResultSig~60_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~94_combout ),
	.datab(!\REG|Mux19~10_combout ),
	.datac(!\ALU|ALU_ResultSig~96_combout ),
	.datad(!\ALU|ALU_ResultSig~60_combout ),
	.datae(!\ALU|ALU_ResultSig~97_combout ),
	.dataf(!\ALU|ALU_ResultSig~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~98 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~98 .lut_mask = 64'h0000A08000000000;
defparam \ALU|ALU_ResultSig~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~91 (
// Equation(s):
// \ALU|ALU_ResultSig~91_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|ALU_ResultSig~47_combout  & ( \REG|Mux12~4_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|ALU_ResultSig~47_combout  & ( 
// \REG|Mux12~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux12~9_combout ),
	.datad(!\REG|Mux12~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\ALU|ALU_ResultSig~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~91 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~91 .lut_mask = 64'h000000000F0F00FF;
defparam \ALU|ALU_ResultSig~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~90 (
// Equation(s):
// \ALU|ALU_ResultSig~90_combout  = ( \REG|Mux14~4_combout  & ( \REG|Mux14~9_combout  & ( \ALU|ALU_ResultSig~43_combout  ) ) ) # ( !\REG|Mux14~4_combout  & ( \REG|Mux14~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~43_combout ) ) ) ) # ( \REG|Mux14~4_combout  & ( !\REG|Mux14~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~43_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~43_combout ),
	.datae(!\REG|Mux14~4_combout ),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~90 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~90 .lut_mask = 64'h0000003300CC00FF;
defparam \ALU|ALU_ResultSig~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~89 (
// Equation(s):
// \ALU|ALU_ResultSig~89_combout  = ( \REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( \ALU|ALU_ResultSig~41_combout  ) ) ) # ( !\REG|Mux15~9_combout  & ( \REG|Mux15~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~41_combout ) ) ) ) # ( \REG|Mux15~9_combout  & ( !\REG|Mux15~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~41_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~41_combout ),
	.datad(gnd),
	.datae(!\REG|Mux15~9_combout ),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~89 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~89 .lut_mask = 64'h00000C0C03030F0F;
defparam \ALU|ALU_ResultSig~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~92 (
// Equation(s):
// \ALU|ALU_ResultSig~92_combout  = ( \REG|Mux17~10_combout  & ( \REG|Mux16~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (((\ALU|ALU_ResultSig~49_combout )) # (\ALU|ALU_ResultSig~50_combout ))) # (\ALU|ALU_ResultSig~48_combout  & 
// (((\REG|Mux18~10_combout )))) ) ) ) # ( !\REG|Mux17~10_combout  & ( \REG|Mux16~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (\ALU|ALU_ResultSig~50_combout  & ((!\ALU|ALU_ResultSig~49_combout )))) # (\ALU|ALU_ResultSig~48_combout  & 
// (((\REG|Mux18~10_combout )))) ) ) ) # ( \REG|Mux17~10_combout  & ( !\REG|Mux16~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & ((\ALU|ALU_ResultSig~49_combout ))) # (\ALU|ALU_ResultSig~48_combout  & (\REG|Mux18~10_combout )) ) ) ) # ( 
// !\REG|Mux17~10_combout  & ( !\REG|Mux16~10_combout  & ( (\ALU|ALU_ResultSig~48_combout  & \REG|Mux18~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~50_combout ),
	.datab(!\ALU|ALU_ResultSig~48_combout ),
	.datac(!\REG|Mux18~10_combout ),
	.datad(!\ALU|ALU_ResultSig~49_combout ),
	.datae(!\REG|Mux17~10_combout ),
	.dataf(!\REG|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~92 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~92 .lut_mask = 64'h030303CF470347CF;
defparam \ALU|ALU_ResultSig~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~93 (
// Equation(s):
// \ALU|ALU_ResultSig~93_combout  = ( !\ALU|ALU_ResultSig~89_combout  & ( !\ALU|ALU_ResultSig~92_combout  & ( (!\ALU|ALU_ResultSig~91_combout  & (!\ALU|ALU_ResultSig~90_combout  & ((!\ALU|ALU_ResultSig~45_combout ) # (!\REG|Mux13~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~91_combout ),
	.datab(!\ALU|ALU_ResultSig~90_combout ),
	.datac(!\ALU|ALU_ResultSig~45_combout ),
	.datad(!\REG|Mux13~10_combout ),
	.datae(!\ALU|ALU_ResultSig~89_combout ),
	.dataf(!\ALU|ALU_ResultSig~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~93 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~93 .lut_mask = 64'h8880000000000000;
defparam \ALU|ALU_ResultSig~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~37 (
// Equation(s):
// \ALU|ALU_ResultSig~37_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~37 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~37 .lut_mask = 64'h0000000011132200;
defparam \ALU|ALU_ResultSig~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~80 (
// Equation(s):
// \ALU|ALU_ResultSig~80_combout  = ( \ALU|Equal68~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & (\ALU|Equal73~2_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & !\ALU|Equal68~0_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~80 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~80 .lut_mask = 64'h0000000002000200;
defparam \ALU|ALU_ResultSig~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~81 (
// Equation(s):
// \ALU|ALU_ResultSig~81_combout  = ( \ALU|ALU_ResultSig~80_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~4_combout ))) ) )

	.dataa(!\REG|Mux0~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux0~4_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~80_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~81 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~81 .lut_mask = 64'h0000474700004747;
defparam \ALU|ALU_ResultSig~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~17 (
// Equation(s):
// \ALU|ALU_ResultSig~17_combout  = ( \ALU|Equal68~1_combout  & ( \ALU|Equal73~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\ALU|Equal68~1_combout ),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~17 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~17 .lut_mask = 64'h0000000000000A0A;
defparam \ALU|ALU_ResultSig~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~78 (
// Equation(s):
// \ALU|ALU_ResultSig~78_combout  = ( !\ALU|Equal73~4_combout  & ( (!\ALU|Equal73~2_combout ) # ((!\ALU|Equal68~1_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (!\ALU|Equal68~0_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ALU|Equal68~1_combout ),
	.datad(!\ALU|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~78 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~78 .lut_mask = 64'hFCECFCEC00000000;
defparam \ALU|ALU_ResultSig~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N18
cyclonev_lcell_comb \REG|Mux30~10 (
// Equation(s):
// \REG|Mux30~10_combout  = ( \REG|Mux30~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux30~4_combout ) ) ) # ( !\REG|Mux30~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux30~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux30~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~10 .extended_lut = "off";
defparam \REG|Mux30~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \REG|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~79 (
// Equation(s):
// \ALU|ALU_ResultSig~79_combout  = ( \REG|Mux30~10_combout  & ( \REG|Mux24~10_combout  & ( (\ALU|ALU_ResultSig~78_combout  & (((!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [1])) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux30~10_combout  & ( \REG|Mux24~10_combout  & ( (\ALU|ALU_ResultSig~78_combout  & (((\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [1])) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( \REG|Mux30~10_combout  & ( 
// !\REG|Mux24~10_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & (\ALU|ALU_ResultSig~78_combout  & !\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( !\REG|Mux30~10_combout  & ( !\REG|Mux24~10_combout  & ( 
// (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & (\ALU|ALU_ResultSig~78_combout  & !\ALU|ALU_ResultSig~1_combout ))) ) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ALU|ALU_ResultSig~78_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\REG|Mux30~10_combout ),
	.dataf(!\REG|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~79 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~79 .lut_mask = 64'h04000200040F020F;
defparam \ALU|ALU_ResultSig~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~12 (
// Equation(s):
// \ALU|ALU_ResultSig~12_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal68~1_combout  & (\ALU|Equal73~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\ALU|Equal68~1_combout ),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~12 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~12 .lut_mask = 64'h1100110000000000;
defparam \ALU|ALU_ResultSig~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~82 (
// Equation(s):
// \ALU|ALU_ResultSig~82_combout  = ( \REG|Mux2~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~36_combout  & (((\ALU|ALU_ResultSig~10_combout )) # (\ALU|ALU_ResultSig~12_combout ))) # (\ALU|ALU_ResultSig~36_combout  & (((\REG|Mux4~10_combout 
// )))) ) ) ) # ( !\REG|Mux2~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~36_combout  & (\ALU|ALU_ResultSig~10_combout )) # (\ALU|ALU_ResultSig~36_combout  & ((\REG|Mux4~10_combout ))) ) ) ) # ( \REG|Mux2~10_combout  & ( 
// !\REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~36_combout  & (\ALU|ALU_ResultSig~12_combout  & (!\ALU|ALU_ResultSig~10_combout ))) # (\ALU|ALU_ResultSig~36_combout  & (((\REG|Mux4~10_combout )))) ) ) ) # ( !\REG|Mux2~10_combout  & ( !\REG|Mux3~10_combout 
//  & ( (\REG|Mux4~10_combout  & \ALU|ALU_ResultSig~36_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~12_combout ),
	.datab(!\ALU|ALU_ResultSig~10_combout ),
	.datac(!\REG|Mux4~10_combout ),
	.datad(!\ALU|ALU_ResultSig~36_combout ),
	.datae(!\REG|Mux2~10_combout ),
	.dataf(!\REG|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~82 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~82 .lut_mask = 64'h000F440F330F770F;
defparam \ALU|ALU_ResultSig~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~83 (
// Equation(s):
// \ALU|ALU_ResultSig~83_combout  = ( \ALU|ALU_ResultSig~79_combout  & ( \ALU|ALU_ResultSig~82_combout  & ( !\ALU|ALU_ResultSig~37_combout  ) ) ) # ( !\ALU|ALU_ResultSig~79_combout  & ( \ALU|ALU_ResultSig~82_combout  & ( !\ALU|ALU_ResultSig~37_combout  ) ) ) 
// # ( \ALU|ALU_ResultSig~79_combout  & ( !\ALU|ALU_ResultSig~82_combout  & ( !\ALU|ALU_ResultSig~37_combout  ) ) ) # ( !\ALU|ALU_ResultSig~79_combout  & ( !\ALU|ALU_ResultSig~82_combout  & ( (!\ALU|ALU_ResultSig~37_combout  & 
// (((\ALU|ALU_ResultSig~17_combout  & \REG|Mux1~10_combout )) # (\ALU|ALU_ResultSig~81_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~37_combout ),
	.datab(!\ALU|ALU_ResultSig~81_combout ),
	.datac(!\ALU|ALU_ResultSig~17_combout ),
	.datad(!\REG|Mux1~10_combout ),
	.datae(!\ALU|ALU_ResultSig~79_combout ),
	.dataf(!\ALU|ALU_ResultSig~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~83 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~83 .lut_mask = 64'h222AAAAAAAAAAAAA;
defparam \ALU|ALU_ResultSig~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~99 (
// Equation(s):
// \ALU|ALU_ResultSig~99_combout  = ( \ALU|ALU_ResultSig~93_combout  & ( \ALU|ALU_ResultSig~83_combout  & ( (\ALU|ALU_ResultSig~98_combout  & ((\ALU|ALU_ResultSig~40_combout ) # (\ALU|ALU_ResultSig~20_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~93_combout  & ( 
// \ALU|ALU_ResultSig~83_combout  & ( (\ALU|ALU_ResultSig~40_combout  & \ALU|ALU_ResultSig~98_combout ) ) ) ) # ( \ALU|ALU_ResultSig~93_combout  & ( !\ALU|ALU_ResultSig~83_combout  & ( (\ALU|ALU_ResultSig~98_combout  & (((\ALU|ALU_ResultSig~40_combout ) # 
// (\ALU|ALU_ResultSig~88_combout )) # (\ALU|ALU_ResultSig~20_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~93_combout  & ( !\ALU|ALU_ResultSig~83_combout  & ( (\ALU|ALU_ResultSig~40_combout  & \ALU|ALU_ResultSig~98_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~20_combout ),
	.datab(!\ALU|ALU_ResultSig~88_combout ),
	.datac(!\ALU|ALU_ResultSig~40_combout ),
	.datad(!\ALU|ALU_ResultSig~98_combout ),
	.datae(!\ALU|ALU_ResultSig~93_combout ),
	.dataf(!\ALU|ALU_ResultSig~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~99 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~99 .lut_mask = 64'h000F007F000F005F;
defparam \ALU|ALU_ResultSig~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N15
cyclonev_lcell_comb \ALU|ALU_Result[1]~11 (
// Equation(s):
// \ALU|ALU_Result[1]~11_combout  = ( \ALU|ALU_Result[1]~10_combout  & ( \ALU|ALU_ResultSig~99_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~102_combout ) # (\ALU|ALU_ResultSig~77_combout ))) ) ) ) # ( !\ALU|ALU_Result[1]~10_combout  & 
// ( \ALU|ALU_ResultSig~99_combout  ) ) # ( \ALU|ALU_Result[1]~10_combout  & ( !\ALU|ALU_ResultSig~99_combout  & ( (\ALU|ALU_Result[3]~2_combout  & (((!\ALU|ALU_ResultSig~53_combout ) # (!\ALU|ALU_ResultSig~102_combout )) # (\ALU|ALU_ResultSig~77_combout ))) 
// ) ) ) # ( !\ALU|ALU_Result[1]~10_combout  & ( !\ALU|ALU_ResultSig~99_combout  ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~77_combout ),
	.datac(!\ALU|ALU_ResultSig~53_combout ),
	.datad(!\ALU|ALU_ResultSig~102_combout ),
	.datae(!\ALU|ALU_Result[1]~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[1]~11 .extended_lut = "off";
defparam \ALU|ALU_Result[1]~11 .lut_mask = 64'hFFFF5551FFFF5511;
defparam \ALU|ALU_Result[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N20
dffeas \REG|registers[29][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][1] .is_wysiwyg = "true";
defparam \REG|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N2
dffeas \REG|registers[21][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][1] .is_wysiwyg = "true";
defparam \REG|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N22
dffeas \REG|registers[17][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][1] .is_wysiwyg = "true";
defparam \REG|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N49
dffeas \REG|registers[25][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][1] .is_wysiwyg = "true";
defparam \REG|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N21
cyclonev_lcell_comb \REG|Mux30~1 (
// Equation(s):
// \REG|Mux30~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[29][1]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|registers[21][1]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[25][1]~q  & ( (\REG|registers[29][1]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[25][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[17][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|registers[21][1]~q )) ) ) )

	.dataa(!\REG|registers[29][1]~q ),
	.datab(!\REG|registers[21][1]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[17][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~1 .extended_lut = "off";
defparam \REG|Mux30~1 .lut_mask = 64'h03F3050503F3F5F5;
defparam \REG|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N38
dffeas \REG|registers[30][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][1] .is_wysiwyg = "true";
defparam \REG|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N56
dffeas \REG|registers[26][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][1] .is_wysiwyg = "true";
defparam \REG|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N9
cyclonev_lcell_comb \REG|registers[22][1]~feeder (
// Equation(s):
// \REG|registers[22][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][1]~feeder .extended_lut = "off";
defparam \REG|registers[22][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N11
dffeas \REG|registers[22][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][1] .is_wysiwyg = "true";
defparam \REG|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N6
cyclonev_lcell_comb \REG|registers[18][1]~feeder (
// Equation(s):
// \REG|registers[18][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][1]~feeder .extended_lut = "off";
defparam \REG|registers[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N8
dffeas \REG|registers[18][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][1] .is_wysiwyg = "true";
defparam \REG|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \REG|Mux30~2 (
// Equation(s):
// \REG|Mux30~2_combout  = ( \REG|registers[22][1]~q  & ( \REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[26][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][1]~q ))) ) ) ) # ( !\REG|registers[22][1]~q  & ( \REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[26][1]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][1]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( 
// \REG|registers[22][1]~q  & ( !\REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|registers[26][1]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|registers[30][1]~q ))) ) ) ) # ( !\REG|registers[22][1]~q  & ( !\REG|registers[18][1]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[26][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][1]~q )))) ) ) )

	.dataa(!\REG|registers[30][1]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|registers[26][1]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[22][1]~q ),
	.dataf(!\REG|registers[18][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~2 .extended_lut = "off";
defparam \REG|Mux30~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REG|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N44
dffeas \REG|registers[31][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][1] .is_wysiwyg = "true";
defparam \REG|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N3
cyclonev_lcell_comb \REG|registers[19][1]~feeder (
// Equation(s):
// \REG|registers[19][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][1]~feeder .extended_lut = "off";
defparam \REG|registers[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N4
dffeas \REG|registers[19][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][1] .is_wysiwyg = "true";
defparam \REG|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N15
cyclonev_lcell_comb \REG|registers[23][1]~feeder (
// Equation(s):
// \REG|registers[23][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][1]~feeder .extended_lut = "off";
defparam \REG|registers[23][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N16
dffeas \REG|registers[23][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][1] .is_wysiwyg = "true";
defparam \REG|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N8
dffeas \REG|registers[27][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][1] .is_wysiwyg = "true";
defparam \REG|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N27
cyclonev_lcell_comb \REG|Mux30~3 (
// Equation(s):
// \REG|Mux30~3_combout  = ( \REG|registers[23][1]~q  & ( \REG|registers[27][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|registers[19][1]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|registers[31][1]~q ))) ) ) ) # ( !\REG|registers[23][1]~q  & ( \REG|registers[27][1]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|registers[19][1]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|registers[31][1]~q ))) ) ) ) # ( \REG|registers[23][1]~q  & ( !\REG|registers[27][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|registers[19][1]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[31][1]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\REG|registers[23][1]~q  & ( 
// !\REG|registers[27][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & \REG|registers[19][1]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (\REG|registers[31][1]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|registers[31][1]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[19][1]~q ),
	.datae(!\REG|registers[23][1]~q ),
	.dataf(!\REG|registers[27][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~3 .extended_lut = "off";
defparam \REG|Mux30~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \REG|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N38
dffeas \REG|registers[16][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[1]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][1] .is_wysiwyg = "true";
defparam \REG|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N57
cyclonev_lcell_comb \REG|registers[20][1]~feeder (
// Equation(s):
// \REG|registers[20][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][1]~feeder .extended_lut = "off";
defparam \REG|registers[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N59
dffeas \REG|registers[20][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][1] .is_wysiwyg = "true";
defparam \REG|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N6
cyclonev_lcell_comb \REG|registers[28][1]~feeder (
// Equation(s):
// \REG|registers[28][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[28][1]~feeder .extended_lut = "off";
defparam \REG|registers[28][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N8
dffeas \REG|registers[28][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][1] .is_wysiwyg = "true";
defparam \REG|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N42
cyclonev_lcell_comb \REG|registers[24][1]~feeder (
// Equation(s):
// \REG|registers[24][1]~feeder_combout  = ( \ALU|ALU_Result[1]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[24][1]~feeder .extended_lut = "off";
defparam \REG|registers[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N44
dffeas \REG|registers[24][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][1] .is_wysiwyg = "true";
defparam \REG|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N33
cyclonev_lcell_comb \REG|Mux30~0 (
// Equation(s):
// \REG|Mux30~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[28][1]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[16][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[20][1]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[24][1]~q  & ( (\REG|registers[28][1]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[24][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[16][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[20][1]~q ))) ) ) )

	.dataa(!\REG|registers[16][1]~q ),
	.datab(!\REG|registers[20][1]~q ),
	.datac(!\REG|registers[28][1]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[24][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~0 .extended_lut = "off";
defparam \REG|Mux30~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \REG|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \REG|Mux30~4 (
// Equation(s):
// \REG|Mux30~4_combout  = ( \REG|Mux30~3_combout  & ( \REG|Mux30~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux30~1_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux30~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REG|Mux30~3_combout  & ( \REG|Mux30~0_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux30~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux30~2_combout )))) ) ) ) # ( \REG|Mux30~3_combout  & ( !\REG|Mux30~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux30~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux30~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\REG|Mux30~3_combout  & ( !\REG|Mux30~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux30~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] 
// & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux30~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux30~1_combout ),
	.datad(!\REG|Mux30~2_combout ),
	.datae(!\REG|Mux30~3_combout ),
	.dataf(!\REG|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux30~4 .extended_lut = "off";
defparam \REG|Mux30~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \REG|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N42
cyclonev_lcell_comb \ALU|ALU_Result[2]~13 (
// Equation(s):
// \ALU|ALU_Result[2]~13_combout  = ( \ALU|Add0~13_sumout  & ( \ALU|Add1~9_sumout  & ( (!\ALU|ALU_Result[2]~12_combout  & (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( !\ALU|Add0~13_sumout  & ( \ALU|Add1~9_sumout  & ( 
// (!\ALU|ALU_Result[2]~12_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( \ALU|Add0~13_sumout  & ( !\ALU|Add1~9_sumout  & ( (!\ALU|ALU_Result[2]~12_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( !\ALU|Add0~13_sumout  & ( !\ALU|Add1~9_sumout  & ( 
// !\ALU|ALU_Result[2]~12_combout  ) ) )

	.dataa(!\ALU|ALU_Result[2]~12_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_Result[3]~5_combout ),
	.datae(!\ALU|Add0~13_sumout ),
	.dataf(!\ALU|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[2]~13 .extended_lut = "off";
defparam \ALU|ALU_Result[2]~13 .lut_mask = 64'hAAAAAA0088888800;
defparam \ALU|ALU_Result[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N18
cyclonev_lcell_comb \REG|Mux29~10 (
// Equation(s):
// \REG|Mux29~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux29~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux29~4_combout  & ( \REG|Mux29~9_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux29~4_combout  & ( \REG|Mux29~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux29~9_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~10 .extended_lut = "off";
defparam \REG|Mux29~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \REG|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~162 (
// Equation(s):
// \ALU|ALU_ResultSig~162_combout  = ( \REG|Mux28~10_combout  & ( ((\ALU|ALU_ResultSig~66_combout  & \REG|Mux29~10_combout )) # (\ALU|ALU_ResultSig~68_combout ) ) ) # ( !\REG|Mux28~10_combout  & ( (\ALU|ALU_ResultSig~66_combout  & \REG|Mux29~10_combout ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(!\REG|Mux29~10_combout ),
	.datad(gnd),
	.datae(!\REG|Mux28~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~162 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~162 .lut_mask = 64'h0505373705053737;
defparam \ALU|ALU_ResultSig~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~123 (
// Equation(s):
// \ALU|ALU_ResultSig~123_combout  = ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~4_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal68~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~123 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~123 .lut_mask = 64'h0000000033303330;
defparam \ALU|ALU_ResultSig~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~124 (
// Equation(s):
// \ALU|ALU_ResultSig~124_combout  = ( !\ALU|ALU_ResultSig~123_combout  & ( !\ALU|ALU_ResultSig~122_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~123_combout ),
	.dataf(!\ALU|ALU_ResultSig~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~124 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~124 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|ALU_ResultSig~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~137 (
// Equation(s):
// \ALU|ALU_ResultSig~137_combout  = ( !\ALU|ALU_ResultSig~135_combout  & ( !\ALU|ALU_ResultSig~134_combout  & ( !\ALU|ALU_ResultSig~136_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~136_combout ),
	.datae(!\ALU|ALU_ResultSig~135_combout ),
	.dataf(!\ALU|ALU_ResultSig~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~137 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~137 .lut_mask = 64'hFF00000000000000;
defparam \ALU|ALU_ResultSig~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~144 (
// Equation(s):
// \ALU|ALU_ResultSig~144_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux17~9_combout  & ( (!\ALU|ALU_ResultSig~143_combout  & (\ALU|ALU_ResultSig~48_combout  & (!\ALU|ALU_ResultSig~142_combout  & \REG|Mux17~4_combout ))) ) ) 
// ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux17~9_combout  & ( (!\ALU|ALU_ResultSig~143_combout  & (\ALU|ALU_ResultSig~48_combout  & !\ALU|ALU_ResultSig~142_combout )) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux17~9_combout  & ( (!\ALU|ALU_ResultSig~143_combout  & (\ALU|ALU_ResultSig~48_combout  & (!\ALU|ALU_ResultSig~142_combout  & \REG|Mux17~4_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~143_combout ),
	.datab(!\ALU|ALU_ResultSig~48_combout ),
	.datac(!\ALU|ALU_ResultSig~142_combout ),
	.datad(!\REG|Mux17~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~144 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~144 .lut_mask = 64'h0000002020200020;
defparam \ALU|ALU_ResultSig~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~149 (
// Equation(s):
// \ALU|ALU_ResultSig~149_combout  = ( !\ALU|Equal68~7_combout  & ( \ALU|Equal68~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\ALU|Equal68~7_combout ),
	.dataf(!\ALU|Equal68~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~149 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~149 .lut_mask = 64'h0000000001010000;
defparam \ALU|ALU_ResultSig~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~146 (
// Equation(s):
// \ALU|ALU_ResultSig~146_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\REG|Mux16~4_combout  & \ALU|ALU_ResultSig~145_combout ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\REG|Mux16~9_combout  & 
// \ALU|ALU_ResultSig~145_combout ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux16~9_combout ),
	.datac(!\REG|Mux16~4_combout ),
	.datad(!\ALU|ALU_ResultSig~145_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~146 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~146 .lut_mask = 64'h0033000F0033000F;
defparam \ALU|ALU_ResultSig~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~148 (
// Equation(s):
// \ALU|ALU_ResultSig~148_combout  = ( \ALU|ALU_ResultSig~147_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux15~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux15~9_combout ),
	.datad(!\REG|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~148 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~148 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~151 (
// Equation(s):
// \ALU|ALU_ResultSig~151_combout  = ( \ALU|ALU_ResultSig~150_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~134_combout  & (\REG|Mux19~10_combout )) # (\ALU|ALU_ResultSig~134_combout  & ((\REG|Mux20~10_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~150_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~134_combout  & ((\ALU|ALU_ResultSig~142_combout ))) # (\ALU|ALU_ResultSig~134_combout  & (\REG|Mux20~10_combout )) ) ) ) # ( \ALU|ALU_ResultSig~150_combout  & ( 
// !\REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~134_combout  & (\REG|Mux19~10_combout )) # (\ALU|ALU_ResultSig~134_combout  & ((\REG|Mux20~10_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~150_combout  & ( !\REG|Mux18~10_combout  & ( (\REG|Mux20~10_combout  & 
// \ALU|ALU_ResultSig~134_combout ) ) ) )

	.dataa(!\REG|Mux19~10_combout ),
	.datab(!\REG|Mux20~10_combout ),
	.datac(!\ALU|ALU_ResultSig~142_combout ),
	.datad(!\ALU|ALU_ResultSig~134_combout ),
	.datae(!\ALU|ALU_ResultSig~150_combout ),
	.dataf(!\REG|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~151 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~151 .lut_mask = 64'h003355330F335533;
defparam \ALU|ALU_ResultSig~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~152 (
// Equation(s):
// \ALU|ALU_ResultSig~152_combout  = ( !\ALU|ALU_ResultSig~148_combout  & ( !\ALU|ALU_ResultSig~151_combout  & ( (!\ALU|ALU_ResultSig~144_combout  & (!\ALU|ALU_ResultSig~146_combout  & ((!\ALU|ALU_ResultSig~149_combout ) # (!\REG|Mux14~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~144_combout ),
	.datab(!\ALU|ALU_ResultSig~149_combout ),
	.datac(!\ALU|ALU_ResultSig~146_combout ),
	.datad(!\REG|Mux14~10_combout ),
	.datae(!\ALU|ALU_ResultSig~148_combout ),
	.dataf(!\ALU|ALU_ResultSig~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~152 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~152 .lut_mask = 64'hA080000000000000;
defparam \ALU|ALU_ResultSig~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~141 (
// Equation(s):
// \ALU|ALU_ResultSig~141_combout  = ( !\ALU|ALU_ResultSig~140_combout  & ( (!\ALU|ALU_ResultSig~138_combout  & !\ALU|ALU_ResultSig~139_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~138_combout ),
	.datad(!\ALU|ALU_ResultSig~139_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~141 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~141 .lut_mask = 64'hF000F00000000000;
defparam \ALU|ALU_ResultSig~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~111 (
// Equation(s):
// \ALU|ALU_ResultSig~111_combout  = ( \REG|Mux4~10_combout  & ( \REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & (((\ALU|ALU_ResultSig~110_combout )) # (\ALU|ALU_ResultSig~31_combout ))) # (\ALU|ALU_ResultSig~104_combout  & 
// (((\REG|Mux6~10_combout )))) ) ) ) # ( !\REG|Mux4~10_combout  & ( \REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & (\ALU|ALU_ResultSig~31_combout )) # (\ALU|ALU_ResultSig~104_combout  & ((\REG|Mux6~10_combout ))) ) ) ) # ( 
// \REG|Mux4~10_combout  & ( !\REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & (!\ALU|ALU_ResultSig~31_combout  & ((\ALU|ALU_ResultSig~110_combout )))) # (\ALU|ALU_ResultSig~104_combout  & (((\REG|Mux6~10_combout )))) ) ) ) # ( 
// !\REG|Mux4~10_combout  & ( !\REG|Mux5~10_combout  & ( (\ALU|ALU_ResultSig~104_combout  & \REG|Mux6~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~104_combout ),
	.datab(!\ALU|ALU_ResultSig~31_combout ),
	.datac(!\REG|Mux6~10_combout ),
	.datad(!\ALU|ALU_ResultSig~110_combout ),
	.datae(!\REG|Mux4~10_combout ),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~111 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~111 .lut_mask = 64'h0505058D272727AF;
defparam \ALU|ALU_ResultSig~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~109 (
// Equation(s):
// \ALU|ALU_ResultSig~109_combout  = ( \ALU|Equal68~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~109 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~109 .lut_mask = 64'h0000000000300030;
defparam \ALU|ALU_ResultSig~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~106 (
// Equation(s):
// \ALU|ALU_ResultSig~106_combout  = ( \REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & \ALU|ALU_ResultSig~105_combout ) ) ) ) # ( !\REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~105_combout )) ) ) ) # ( \REG|Mux2~9_combout  & ( !\REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~105_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~104_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~105_combout ),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~106 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~106 .lut_mask = 64'h000000A0000A00AA;
defparam \ALU|ALU_ResultSig~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~108 (
// Equation(s):
// \ALU|ALU_ResultSig~108_combout  = ( \ALU|ALU_ResultSig~107_combout  & ( \REG|Mux1~9_combout  & ( (!\ALU|ALU_ResultSig~104_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~107_combout  & ( !\REG|Mux1~9_combout  & ( (\REG|Mux1~4_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|ALU_ResultSig~104_combout )) ) ) )

	.dataa(!\REG|Mux1~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~104_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~107_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~108 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~108 .lut_mask = 64'h000010100000D0D0;
defparam \ALU|ALU_ResultSig~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~114 (
// Equation(s):
// \ALU|ALU_ResultSig~114_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~114 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~114 .lut_mask = 64'h0000F0003000C000;
defparam \ALU|ALU_ResultSig~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~118 (
// Equation(s):
// \ALU|ALU_ResultSig~118_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~118 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~118 .lut_mask = 64'h0000000011111115;
defparam \ALU|ALU_ResultSig~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~115 (
// Equation(s):
// \ALU|ALU_ResultSig~115_combout  = ( \ALU|ALU_ResultSig~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\ALU|ALU_ResultSig~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & \ALU|ALU_ResultSig~3_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\ALU|ALU_ResultSig~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~115 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~115 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \ALU|ALU_ResultSig~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~117 (
// Equation(s):
// \ALU|ALU_ResultSig~117_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [4] & ( (\ALU|ALU_ResultSig~5_combout ) # (\ALU|ALU_ResultSig~116_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~116_combout ),
	.datad(!\ALU|ALU_ResultSig~5_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~117 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~117 .lut_mask = 64'h0FFF0FFF00000000;
defparam \ALU|ALU_ResultSig~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~119 (
// Equation(s):
// \ALU|ALU_ResultSig~119_combout  = ( \ALU|ALU_ResultSig~117_combout  & ( (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~118_combout ) ) ) # ( !\ALU|ALU_ResultSig~117_combout  & ( (!\ALU|ALU_ResultSig~118_combout  & ((!\ALU|Equal73~4_combout ) # 
// ((!\ALU|ALU_ResultSig~114_combout  & !\ALU|ALU_ResultSig~115_combout )))) ) )

	.dataa(!\ALU|ALU_ResultSig~114_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~118_combout ),
	.datad(!\ALU|ALU_ResultSig~115_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~119 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~119 .lut_mask = 64'hE0C0E0C0C0C0C0C0;
defparam \ALU|ALU_ResultSig~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~112 (
// Equation(s):
// \ALU|ALU_ResultSig~112_combout  = ( \ALU|Equal73~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux29~9_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux29~4_combout )))) ) ) # ( !\ALU|Equal73~3_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout )))) ) )

	.dataa(!\REG|Mux29~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux29~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\ALU|Equal73~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~112 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~112 .lut_mask = 64'h001D001DE200E200;
defparam \ALU|ALU_ResultSig~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~113 (
// Equation(s):
// \ALU|ALU_ResultSig~113_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal73~2_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~113 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~113 .lut_mask = 64'h0000000000000010;
defparam \ALU|ALU_ResultSig~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~120 (
// Equation(s):
// \ALU|ALU_ResultSig~120_combout  = ( \ALU|ALU_ResultSig~113_combout  & ( \REG|Mux0~10_combout  ) ) # ( !\ALU|ALU_ResultSig~113_combout  & ( \REG|Mux0~10_combout  & ( (\ALU|ALU_ResultSig~119_combout  & ((!\ALU|ALU_ResultSig~1_combout  & 
// ((\ALU|ALU_ResultSig~112_combout ))) # (\ALU|ALU_ResultSig~1_combout  & (\REG|Mux23~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~113_combout  & ( !\REG|Mux0~10_combout  & ( (\ALU|ALU_ResultSig~119_combout  & ((!\ALU|ALU_ResultSig~1_combout  & 
// ((\ALU|ALU_ResultSig~112_combout ))) # (\ALU|ALU_ResultSig~1_combout  & (\REG|Mux23~10_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~113_combout  & ( !\REG|Mux0~10_combout  & ( (\ALU|ALU_ResultSig~119_combout  & ((!\ALU|ALU_ResultSig~1_combout  & 
// ((\ALU|ALU_ResultSig~112_combout ))) # (\ALU|ALU_ResultSig~1_combout  & (\REG|Mux23~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|ALU_ResultSig~119_combout ),
	.datac(!\REG|Mux23~10_combout ),
	.datad(!\ALU|ALU_ResultSig~112_combout ),
	.datae(!\ALU|ALU_ResultSig~113_combout ),
	.dataf(!\REG|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~120 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~120 .lut_mask = 64'h012301230123FFFF;
defparam \ALU|ALU_ResultSig~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~121 (
// Equation(s):
// \ALU|ALU_ResultSig~121_combout  = ( !\ALU|ALU_ResultSig~108_combout  & ( !\ALU|ALU_ResultSig~120_combout  & ( (!\ALU|ALU_ResultSig~111_combout  & (!\ALU|ALU_ResultSig~106_combout  & ((!\ALU|ALU_ResultSig~109_combout ) # (!\REG|Mux3~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~111_combout ),
	.datab(!\ALU|ALU_ResultSig~109_combout ),
	.datac(!\ALU|ALU_ResultSig~106_combout ),
	.datad(!\REG|Mux3~10_combout ),
	.datae(!\ALU|ALU_ResultSig~108_combout ),
	.dataf(!\ALU|ALU_ResultSig~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~121 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~121 .lut_mask = 64'hA080000000000000;
defparam \ALU|ALU_ResultSig~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~125 (
// Equation(s):
// \ALU|ALU_ResultSig~125_combout  = ( \REG|Mux7~4_combout  & ( (!\ALU|ALU_ResultSig~123_combout  & (\ALU|ALU_ResultSig~27_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ALU|ALU_ResultSig~123_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~27_combout  & \REG|Mux7~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~123_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~27_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~125 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~125 .lut_mask = 64'h00080008020A020A;
defparam \ALU|ALU_ResultSig~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~126 (
// Equation(s):
// \ALU|ALU_ResultSig~126_combout  = ( \ALU|ALU_ResultSig~25_combout  & ( (!\ALU|ALU_ResultSig~123_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux8~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux8~4_combout )))) ) )

	.dataa(!\ALU|ALU_ResultSig~123_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux8~4_combout ),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~126 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~126 .lut_mask = 64'h00000000028A028A;
defparam \ALU|ALU_ResultSig~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~132 (
// Equation(s):
// \ALU|ALU_ResultSig~132_combout  = ( \REG|Mux12~10_combout  & ( \REG|Mux13~10_combout  & ( (((\REG|Mux11~10_combout  & \ALU|ALU_ResultSig~131_combout )) # (\ALU|ALU_ResultSig~130_combout )) # (\ALU|ALU_ResultSig~129_combout ) ) ) ) # ( 
// !\REG|Mux12~10_combout  & ( \REG|Mux13~10_combout  & ( ((\REG|Mux11~10_combout  & (\ALU|ALU_ResultSig~131_combout  & !\ALU|ALU_ResultSig~130_combout ))) # (\ALU|ALU_ResultSig~129_combout ) ) ) ) # ( \REG|Mux12~10_combout  & ( !\REG|Mux13~10_combout  & ( 
// (!\ALU|ALU_ResultSig~129_combout  & (((\REG|Mux11~10_combout  & \ALU|ALU_ResultSig~131_combout )) # (\ALU|ALU_ResultSig~130_combout ))) ) ) ) # ( !\REG|Mux12~10_combout  & ( !\REG|Mux13~10_combout  & ( (\REG|Mux11~10_combout  & 
// (!\ALU|ALU_ResultSig~129_combout  & (\ALU|ALU_ResultSig~131_combout  & !\ALU|ALU_ResultSig~130_combout ))) ) ) )

	.dataa(!\REG|Mux11~10_combout ),
	.datab(!\ALU|ALU_ResultSig~129_combout ),
	.datac(!\ALU|ALU_ResultSig~131_combout ),
	.datad(!\ALU|ALU_ResultSig~130_combout ),
	.datae(!\REG|Mux12~10_combout ),
	.dataf(!\REG|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~132 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~132 .lut_mask = 64'h040004CC373337FF;
defparam \ALU|ALU_ResultSig~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~127 (
// Equation(s):
// \ALU|ALU_ResultSig~127_combout  = ( \REG|Mux9~9_combout  & ( (!\ALU|ALU_ResultSig~123_combout  & (\ALU|ALU_ResultSig~23_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout )))) ) ) # ( !\REG|Mux9~9_combout  & ( 
// (!\ALU|ALU_ResultSig~123_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~23_combout  & \REG|Mux9~4_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~123_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~23_combout ),
	.datad(!\REG|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~127 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~127 .lut_mask = 64'h00020002080A080A;
defparam \ALU|ALU_ResultSig~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~128 (
// Equation(s):
// \ALU|ALU_ResultSig~128_combout  = ( \REG|Mux10~4_combout  & ( (!\ALU|ALU_ResultSig~123_combout  & (\ALU|ALU_ResultSig~21_combout  & ((\REG|Mux10~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux10~4_combout  & ( 
// (!\ALU|ALU_ResultSig~123_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~21_combout  & \REG|Mux10~9_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~123_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~128 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~128 .lut_mask = 64'h00080008020A020A;
defparam \ALU|ALU_ResultSig~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~133 (
// Equation(s):
// \ALU|ALU_ResultSig~133_combout  = ( !\ALU|ALU_ResultSig~128_combout  & ( (!\ALU|ALU_ResultSig~125_combout  & (!\ALU|ALU_ResultSig~126_combout  & (!\ALU|ALU_ResultSig~132_combout  & !\ALU|ALU_ResultSig~127_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~125_combout ),
	.datab(!\ALU|ALU_ResultSig~126_combout ),
	.datac(!\ALU|ALU_ResultSig~132_combout ),
	.datad(!\ALU|ALU_ResultSig~127_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~133 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~133 .lut_mask = 64'h8000800000000000;
defparam \ALU|ALU_ResultSig~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~153 (
// Equation(s):
// \ALU|ALU_ResultSig~153_combout  = ( \ALU|ALU_ResultSig~121_combout  & ( \ALU|ALU_ResultSig~133_combout  & ( (!\ALU|ALU_ResultSig~152_combout  & \ALU|ALU_ResultSig~141_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~121_combout  & ( \ALU|ALU_ResultSig~133_combout  
// & ( (\ALU|ALU_ResultSig~141_combout  & ((!\ALU|ALU_ResultSig~152_combout ) # ((\ALU|ALU_ResultSig~124_combout  & \ALU|ALU_ResultSig~137_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~121_combout  & ( !\ALU|ALU_ResultSig~133_combout  & ( 
// (\ALU|ALU_ResultSig~141_combout  & ((!\ALU|ALU_ResultSig~152_combout ) # (\ALU|ALU_ResultSig~137_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~121_combout  & ( !\ALU|ALU_ResultSig~133_combout  & ( (\ALU|ALU_ResultSig~141_combout  & 
// ((!\ALU|ALU_ResultSig~152_combout ) # (\ALU|ALU_ResultSig~137_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~124_combout ),
	.datab(!\ALU|ALU_ResultSig~137_combout ),
	.datac(!\ALU|ALU_ResultSig~152_combout ),
	.datad(!\ALU|ALU_ResultSig~141_combout ),
	.datae(!\ALU|ALU_ResultSig~121_combout ),
	.dataf(!\ALU|ALU_ResultSig~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~153 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~153 .lut_mask = 64'h00F300F300F100F0;
defparam \ALU|ALU_ResultSig~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~157 (
// Equation(s):
// \ALU|ALU_ResultSig~157_combout  = ( \ALU|ALU_ResultSig~54_combout  & ( !\ALU|ALU_ResultSig~140_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux21~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux21~4_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux21~4_combout ),
	.datad(!\REG|Mux21~9_combout ),
	.datae(!\ALU|ALU_ResultSig~54_combout ),
	.dataf(!\ALU|ALU_ResultSig~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~157 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~157 .lut_mask = 64'h000005AF00000000;
defparam \ALU|ALU_ResultSig~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~156 (
// Equation(s):
// \ALU|ALU_ResultSig~156_combout  = ( !\ALU|ALU_ResultSig~140_combout  & ( \REG|Mux22~9_combout  & ( (\ALU|ALU_ResultSig~63_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~140_combout  & ( !\REG|Mux22~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~4_combout  & \ALU|ALU_ResultSig~63_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux22~4_combout ),
	.datad(!\ALU|ALU_ResultSig~63_combout ),
	.datae(!\ALU|ALU_ResultSig~140_combout ),
	.dataf(!\REG|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~156 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~156 .lut_mask = 64'h0005000000AF0000;
defparam \ALU|ALU_ResultSig~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~154 (
// Equation(s):
// \ALU|ALU_ResultSig~154_combout  = ( \ALU|ALU_ResultSig~61_combout  & ( \REG|Mux24~9_combout  & ( (!\ALU|ALU_ResultSig~140_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux24~4_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~61_combout  & ( !\REG|Mux24~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~140_combout  & \REG|Mux24~4_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~140_combout ),
	.datad(!\REG|Mux24~4_combout ),
	.datae(!\ALU|ALU_ResultSig~61_combout ),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~154 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~154 .lut_mask = 64'h000000500000A0F0;
defparam \ALU|ALU_ResultSig~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~160 (
// Equation(s):
// \ALU|ALU_ResultSig~160_combout  = ( \REG|Mux27~10_combout  & ( \REG|Mux26~10_combout  & ( (((\REG|Mux25~10_combout  & \ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~158_combout )) # (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( 
// !\REG|Mux27~10_combout  & ( \REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (((\REG|Mux25~10_combout  & \ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~158_combout ))) ) ) ) # ( \REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( 
// ((!\ALU|ALU_ResultSig~158_combout  & (\REG|Mux25~10_combout  & \ALU|ALU_ResultSig~159_combout ))) # (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( !\REG|Mux27~10_combout  & ( !\REG|Mux26~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// (!\ALU|ALU_ResultSig~158_combout  & (\REG|Mux25~10_combout  & \ALU|ALU_ResultSig~159_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ALU|ALU_ResultSig~158_combout ),
	.datac(!\REG|Mux25~10_combout ),
	.datad(!\ALU|ALU_ResultSig~159_combout ),
	.datae(!\REG|Mux27~10_combout ),
	.dataf(!\REG|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~160 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~160 .lut_mask = 64'h0008555D222A777F;
defparam \ALU|ALU_ResultSig~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~161 (
// Equation(s):
// \ALU|ALU_ResultSig~161_combout  = ( !\ALU|ALU_ResultSig~154_combout  & ( !\ALU|ALU_ResultSig~160_combout  & ( (!\ALU|ALU_ResultSig~157_combout  & (!\ALU|ALU_ResultSig~156_combout  & ((!\REG|Mux23~10_combout ) # (!\ALU|ALU_ResultSig~155_combout )))) ) ) )

	.dataa(!\REG|Mux23~10_combout ),
	.datab(!\ALU|ALU_ResultSig~157_combout ),
	.datac(!\ALU|ALU_ResultSig~155_combout ),
	.datad(!\ALU|ALU_ResultSig~156_combout ),
	.datae(!\ALU|ALU_ResultSig~154_combout ),
	.dataf(!\ALU|ALU_ResultSig~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~161 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~161 .lut_mask = 64'hC800000000000000;
defparam \ALU|ALU_ResultSig~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N9
cyclonev_lcell_comb \ALU|ALU_Result[2]~14 (
// Equation(s):
// \ALU|ALU_Result[2]~14_combout  = ( \ALU|ALU_ResultSig~153_combout  & ( \ALU|ALU_ResultSig~161_combout  & ( (!\ALU|ALU_Result[2]~13_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~162_combout ) # (\ALU|ALU_ResultSig~103_combout )))) ) ) 
// ) # ( !\ALU|ALU_ResultSig~153_combout  & ( \ALU|ALU_ResultSig~161_combout  & ( (!\ALU|ALU_Result[2]~13_combout ) # ((\ALU|ALU_Result[3]~2_combout  & \ALU|ALU_ResultSig~162_combout )) ) ) ) # ( \ALU|ALU_ResultSig~153_combout  & ( 
// !\ALU|ALU_ResultSig~161_combout  & ( (!\ALU|ALU_Result[2]~13_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~162_combout ) # (\ALU|ALU_ResultSig~103_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~153_combout  & ( 
// !\ALU|ALU_ResultSig~161_combout  & ( (!\ALU|ALU_Result[2]~13_combout ) # ((\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~162_combout ) # (\ALU|ALU_ResultSig~103_combout )))) ) ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~103_combout ),
	.datac(!\ALU|ALU_Result[2]~13_combout ),
	.datad(!\ALU|ALU_ResultSig~162_combout ),
	.datae(!\ALU|ALU_ResultSig~153_combout ),
	.dataf(!\ALU|ALU_ResultSig~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[2]~14 .extended_lut = "off";
defparam \ALU|ALU_Result[2]~14 .lut_mask = 64'hF1F5F1F5F0F5F1F5;
defparam \ALU|ALU_Result[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N38
dffeas \REG|registers[18][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][2] .is_wysiwyg = "true";
defparam \REG|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N25
dffeas \REG|registers[26][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][2] .is_wysiwyg = "true";
defparam \REG|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N44
dffeas \REG|registers[30][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][2] .is_wysiwyg = "true";
defparam \REG|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N33
cyclonev_lcell_comb \REG|registers[22][2]~feeder (
// Equation(s):
// \REG|registers[22][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][2]~feeder .extended_lut = "off";
defparam \REG|registers[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y20_N35
dffeas \REG|registers[22][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][2] .is_wysiwyg = "true";
defparam \REG|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N30
cyclonev_lcell_comb \REG|Mux29~2 (
// Equation(s):
// \REG|Mux29~2_combout  = ( \REG|registers[22][2]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[30][2]~q ) ) ) ) # ( !\REG|registers[22][2]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|registers[30][2]~q ) ) ) ) # ( \REG|registers[22][2]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[18][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[26][2]~q ))) ) ) ) # ( !\REG|registers[22][2]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[18][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[26][2]~q ))) ) ) )

	.dataa(!\REG|registers[18][2]~q ),
	.datab(!\REG|registers[26][2]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[30][2]~q ),
	.datae(!\REG|registers[22][2]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~2 .extended_lut = "off";
defparam \REG|Mux29~2 .lut_mask = 64'h53535353000FF0FF;
defparam \REG|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N12
cyclonev_lcell_comb \REG|registers[16][2]~feeder (
// Equation(s):
// \REG|registers[16][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][2]~feeder .extended_lut = "off";
defparam \REG|registers[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N14
dffeas \REG|registers[16][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][2] .is_wysiwyg = "true";
defparam \REG|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N14
dffeas \REG|registers[28][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][2] .is_wysiwyg = "true";
defparam \REG|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N19
dffeas \REG|registers[24][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][2] .is_wysiwyg = "true";
defparam \REG|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N30
cyclonev_lcell_comb \REG|registers[20][2]~feeder (
// Equation(s):
// \REG|registers[20][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[20][2]~feeder .extended_lut = "off";
defparam \REG|registers[20][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N32
dffeas \REG|registers[20][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][2] .is_wysiwyg = "true";
defparam \REG|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N57
cyclonev_lcell_comb \REG|Mux29~0 (
// Equation(s):
// \REG|Mux29~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[28][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[20][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[24][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[16][2]~q  ) ) )

	.dataa(!\REG|registers[16][2]~q ),
	.datab(!\REG|registers[28][2]~q ),
	.datac(!\REG|registers[24][2]~q ),
	.datad(!\REG|registers[20][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~0 .extended_lut = "off";
defparam \REG|Mux29~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \REG|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N35
dffeas \REG|registers[31][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][2] .is_wysiwyg = "true";
defparam \REG|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \REG|registers[27][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][2] .is_wysiwyg = "true";
defparam \REG|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N36
cyclonev_lcell_comb \REG|registers[23][2]~feeder (
// Equation(s):
// \REG|registers[23][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][2]~feeder .extended_lut = "off";
defparam \REG|registers[23][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N38
dffeas \REG|registers[23][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][2] .is_wysiwyg = "true";
defparam \REG|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N12
cyclonev_lcell_comb \REG|registers[19][2]~feeder (
// Equation(s):
// \REG|registers[19][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][2]~feeder .extended_lut = "off";
defparam \REG|registers[19][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N14
dffeas \REG|registers[19][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][2] .is_wysiwyg = "true";
defparam \REG|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N45
cyclonev_lcell_comb \REG|Mux29~3 (
// Equation(s):
// \REG|Mux29~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][2]~q  ) ) )

	.dataa(!\REG|registers[31][2]~q ),
	.datab(!\REG|registers[27][2]~q ),
	.datac(!\REG|registers[23][2]~q ),
	.datad(!\REG|registers[19][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~3 .extended_lut = "off";
defparam \REG|Mux29~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N53
dffeas \REG|registers[29][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][2] .is_wysiwyg = "true";
defparam \REG|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \REG|registers[21][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][2] .is_wysiwyg = "true";
defparam \REG|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N9
cyclonev_lcell_comb \REG|registers[17][2]~feeder (
// Equation(s):
// \REG|registers[17][2]~feeder_combout  = ( \ALU|ALU_Result[2]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][2]~feeder .extended_lut = "off";
defparam \REG|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N11
dffeas \REG|registers[17][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][2] .is_wysiwyg = "true";
defparam \REG|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N44
dffeas \REG|registers[25][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[2]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][2] .is_wysiwyg = "true";
defparam \REG|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N45
cyclonev_lcell_comb \REG|Mux29~1 (
// Equation(s):
// \REG|Mux29~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[29][2]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[21][2]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[25][2]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[17][2]~q  ) ) )

	.dataa(!\REG|registers[29][2]~q ),
	.datab(!\REG|registers[21][2]~q ),
	.datac(!\REG|registers[17][2]~q ),
	.datad(!\REG|registers[25][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~1 .extended_lut = "off";
defparam \REG|Mux29~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N48
cyclonev_lcell_comb \REG|Mux29~4 (
// Equation(s):
// \REG|Mux29~4_combout  = ( \REG|Mux29~3_combout  & ( \REG|Mux29~1_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux29~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux29~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|Mux29~3_combout  & ( \REG|Mux29~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|Mux29~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux29~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( 
// \REG|Mux29~3_combout  & ( !\REG|Mux29~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux29~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|Mux29~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( !\REG|Mux29~3_combout  & ( !\REG|Mux29~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux29~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux29~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|Mux29~2_combout ),
	.datad(!\REG|Mux29~0_combout ),
	.datae(!\REG|Mux29~3_combout ),
	.dataf(!\REG|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux29~4 .extended_lut = "off";
defparam \REG|Mux29~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \REG|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~285 (
// Equation(s):
// \ALU|ALU_ResultSig~285_combout  = (\ALU|Equal73~4_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux29~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux29~4_combout ))))

	.dataa(!\REG|Mux29~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\REG|Mux29~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~285 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~285 .lut_mask = 64'h010D010D010D010D;
defparam \ALU|ALU_ResultSig~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~288 (
// Equation(s):
// \ALU|ALU_ResultSig~288_combout  = ( \ALU|ALU_ResultSig~286_combout  & ( \ALU|ALU_ResultSig~285_combout  & ( !\ALU|ALU_ResultSig~287_combout  ) ) ) # ( !\ALU|ALU_ResultSig~286_combout  & ( \ALU|ALU_ResultSig~285_combout  & ( !\ALU|ALU_ResultSig~287_combout 
//  ) ) ) # ( \ALU|ALU_ResultSig~286_combout  & ( !\ALU|ALU_ResultSig~285_combout  & ( (!\ALU|ALU_ResultSig~287_combout  & (!\ALU|Equal73~4_combout  & ((!\ALU|ALU_ResultSig~1_combout ) # (\REG|Mux19~10_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~286_combout  
// & ( !\ALU|ALU_ResultSig~285_combout  & ( (!\ALU|ALU_ResultSig~287_combout  & (\ALU|ALU_ResultSig~1_combout  & (\REG|Mux19~10_combout  & !\ALU|Equal73~4_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~287_combout ),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(!\REG|Mux19~10_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\ALU|ALU_ResultSig~286_combout ),
	.dataf(!\ALU|ALU_ResultSig~285_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~288 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~288 .lut_mask = 64'h02008A00AAAAAAAA;
defparam \ALU|ALU_ResultSig~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~293 (
// Equation(s):
// \ALU|ALU_ResultSig~293_combout  = ( \ALU|ALU_ResultSig~21_combout  & ( (!\ALU|ALU_ResultSig~289_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux6~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux6~9_combout ),
	.datac(!\REG|Mux6~4_combout ),
	.datad(!\ALU|ALU_ResultSig~289_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~293 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~293 .lut_mask = 64'h0000000027002700;
defparam \ALU|ALU_ResultSig~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~292 (
// Equation(s):
// \ALU|ALU_ResultSig~292_combout  = ( \REG|Mux5~4_combout  & ( \ALU|ALU_ResultSig~23_combout  & ( (!\ALU|ALU_ResultSig~289_combout  & ((\REG|Mux5~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux5~4_combout  & ( 
// \ALU|ALU_ResultSig~23_combout  & ( (!\ALU|ALU_ResultSig~289_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux5~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~289_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux5~9_combout ),
	.datae(!\REG|Mux5~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~292 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~292 .lut_mask = 64'h0000000000C00CCC;
defparam \ALU|ALU_ResultSig~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N57
cyclonev_lcell_comb \REG|Mux7~10 (
// Equation(s):
// \REG|Mux7~10_combout  = ( \REG|Mux7~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux7~9_combout ) ) ) # ( !\REG|Mux7~4_combout  & ( (\REG|Mux7~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux7~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~10 .extended_lut = "off";
defparam \REG|Mux7~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \REG|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~294 (
// Equation(s):
// \ALU|ALU_ResultSig~294_combout  = ( \REG|Mux8~10_combout  & ( \REG|Mux7~10_combout  & ( (!\ALU|ALU_ResultSig~293_combout  & (!\ALU|ALU_ResultSig~130_combout  & (!\ALU|ALU_ResultSig~292_combout  & !\ALU|ALU_ResultSig~131_combout ))) ) ) ) # ( 
// !\REG|Mux8~10_combout  & ( \REG|Mux7~10_combout  & ( (!\ALU|ALU_ResultSig~293_combout  & (!\ALU|ALU_ResultSig~292_combout  & ((!\ALU|ALU_ResultSig~131_combout ) # (\ALU|ALU_ResultSig~130_combout )))) ) ) ) # ( \REG|Mux8~10_combout  & ( 
// !\REG|Mux7~10_combout  & ( (!\ALU|ALU_ResultSig~293_combout  & (!\ALU|ALU_ResultSig~130_combout  & !\ALU|ALU_ResultSig~292_combout )) ) ) ) # ( !\REG|Mux8~10_combout  & ( !\REG|Mux7~10_combout  & ( (!\ALU|ALU_ResultSig~293_combout  & 
// !\ALU|ALU_ResultSig~292_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~293_combout ),
	.datab(!\ALU|ALU_ResultSig~130_combout ),
	.datac(!\ALU|ALU_ResultSig~292_combout ),
	.datad(!\ALU|ALU_ResultSig~131_combout ),
	.datae(!\REG|Mux8~10_combout ),
	.dataf(!\REG|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~294 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~294 .lut_mask = 64'hA0A08080A0208000;
defparam \ALU|ALU_ResultSig~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~297 (
// Equation(s):
// \ALU|ALU_ResultSig~297_combout  = ( \ALU|ALU_ResultSig~288_combout  & ( \ALU|ALU_ResultSig~294_combout  & ( !\ALU|ALU_ResultSig~284_combout  ) ) ) # ( !\ALU|ALU_ResultSig~288_combout  & ( \ALU|ALU_ResultSig~294_combout  & ( 
// (!\ALU|ALU_ResultSig~284_combout  & ((!\ALU|ALU_ResultSig~296_combout ) # ((\ALU|ALU_ResultSig~290_combout ) # (\ALU|ALU_ResultSig~291_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~288_combout  & ( !\ALU|ALU_ResultSig~294_combout  & ( 
// !\ALU|ALU_ResultSig~284_combout  ) ) ) # ( !\ALU|ALU_ResultSig~288_combout  & ( !\ALU|ALU_ResultSig~294_combout  & ( !\ALU|ALU_ResultSig~284_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~296_combout ),
	.datab(!\ALU|ALU_ResultSig~291_combout ),
	.datac(!\ALU|ALU_ResultSig~284_combout ),
	.datad(!\ALU|ALU_ResultSig~290_combout ),
	.datae(!\ALU|ALU_ResultSig~288_combout ),
	.dataf(!\ALU|ALU_ResultSig~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~297 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~297 .lut_mask = 64'hF0F0F0F0B0F0F0F0;
defparam \ALU|ALU_ResultSig~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~313 (
// Equation(s):
// \ALU|ALU_ResultSig~313_combout  = ( \REG|Mux24~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux24~4_combout ))) ) ) # ( !\REG|Mux24~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux24~4_combout  & \ALU|ALU_ResultSig~68_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux24~4_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~313 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~313 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~315 (
// Equation(s):
// \ALU|ALU_ResultSig~315_combout  = ( \ALU|ALU_ResultSig~72_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux22~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux22~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux22~9_combout ),
	.datad(!\REG|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~315 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~315 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~316 (
// Equation(s):
// \ALU|ALU_ResultSig~316_combout  = ( \REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout ))) ) ) # ( !\REG|Mux21~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~73_combout  & \REG|Mux21~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~73_combout ),
	.datad(!\REG|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~316 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~316 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~314 (
// Equation(s):
// \ALU|ALU_ResultSig~314_combout  = ( \REG|Mux23~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux23~4_combout ))) ) ) # ( !\REG|Mux23~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~70_combout  & \REG|Mux23~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux23~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux23~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~314 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~314 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~317 (
// Equation(s):
// \ALU|ALU_ResultSig~317_combout  = ( !\ALU|ALU_ResultSig~316_combout  & ( !\ALU|ALU_ResultSig~314_combout  & ( (!\ALU|ALU_ResultSig~313_combout  & (!\ALU|ALU_ResultSig~315_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux25~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\REG|Mux25~10_combout ),
	.datac(!\ALU|ALU_ResultSig~313_combout ),
	.datad(!\ALU|ALU_ResultSig~315_combout ),
	.datae(!\ALU|ALU_ResultSig~316_combout ),
	.dataf(!\ALU|ALU_ResultSig~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~317 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~317 .lut_mask = 64'hE000000000000000;
defparam \ALU|ALU_ResultSig~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N24
cyclonev_lcell_comb \ALU|ALU_Result[6]~24 (
// Equation(s):
// \ALU|ALU_Result[6]~24_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ALU|Equal73~0_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (\ALU|Equal73~0_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux25~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux25~4_combout )))) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux25~4_combout ),
	.datad(!\REG|Mux25~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[6]~24 .extended_lut = "off";
defparam \ALU|ALU_Result[6]~24 .lut_mask = 64'h0145014555555555;
defparam \ALU|ALU_Result[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N15
cyclonev_lcell_comb \ALU|ALU_Result[6]~25 (
// Equation(s):
// \ALU|ALU_Result[6]~25_combout  = ( \ALU|Add1~25_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[6]~24_combout  & ((!\ALU|Add0~29_sumout ) # (!\ALU|ALU_Result[3]~5_combout )))) ) ) # ( !\ALU|Add1~25_sumout  & ( 
// (!\ALU|ALU_Result[6]~24_combout  & ((!\ALU|Add0~29_sumout ) # (!\ALU|ALU_Result[3]~5_combout ))) ) )

	.dataa(!\ALU|Add0~29_sumout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[6]~24_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[6]~25 .extended_lut = "off";
defparam \ALU|ALU_Result[6]~25 .lut_mask = 64'hFA00FA00C800C800;
defparam \ALU|ALU_Result[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~299 (
// Equation(s):
// \ALU|ALU_ResultSig~299_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~56_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( (\REG|Mux16~4_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~56_combout )) ) )

	.dataa(!\REG|Mux16~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~56_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~299 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~299 .lut_mask = 64'h0011001100DD00DD;
defparam \ALU|ALU_ResultSig~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~303 (
// Equation(s):
// \ALU|ALU_ResultSig~303_combout  = ( \REG|Mux12~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ALU|ALU_ResultSig~40_combout  & (\ALU|ALU_ResultSig~49_combout  & !\ALU|ALU_ResultSig~48_combout )) ) ) ) # ( \REG|Mux12~4_combout  
// & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ALU|ALU_ResultSig~40_combout  & (\REG|Mux12~9_combout  & (\ALU|ALU_ResultSig~49_combout  & !\ALU|ALU_ResultSig~48_combout ))) ) ) ) # ( !\REG|Mux12~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (!\ALU|ALU_ResultSig~40_combout  & (\REG|Mux12~9_combout  & (\ALU|ALU_ResultSig~49_combout  & !\ALU|ALU_ResultSig~48_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~40_combout ),
	.datab(!\REG|Mux12~9_combout ),
	.datac(!\ALU|ALU_ResultSig~49_combout ),
	.datad(!\ALU|ALU_ResultSig~48_combout ),
	.datae(!\REG|Mux12~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~303 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~303 .lut_mask = 64'h0200020000000A00;
defparam \ALU|ALU_ResultSig~303 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~302 (
// Equation(s):
// \ALU|ALU_ResultSig~302_combout  = ( \REG|Mux19~10_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~62_combout )) # (\ALU|ALU_ResultSig~61_combout  & 
// ((!\REG|Mux20~10_combout ))))) ) ) ) # ( !\REG|Mux19~10_combout  & ( \REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & ((!\ALU|ALU_ResultSig~61_combout ) # (!\REG|Mux20~10_combout ))) ) ) ) # ( \REG|Mux19~10_combout  & ( !\REG|Mux18~10_combout 
//  & ( (!\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~62_combout )) # (\ALU|ALU_ResultSig~61_combout  & ((!\REG|Mux20~10_combout ))) ) ) ) # ( !\REG|Mux19~10_combout  & ( !\REG|Mux18~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout ) # 
// (!\REG|Mux20~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\ALU|ALU_ResultSig~61_combout ),
	.datac(!\ALU|ALU_ResultSig~63_combout ),
	.datad(!\REG|Mux20~10_combout ),
	.datae(!\REG|Mux19~10_combout ),
	.dataf(!\REG|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~302 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~302 .lut_mask = 64'hFFCCBB88F0C0B080;
defparam \ALU|ALU_ResultSig~302 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~298 (
// Equation(s):
// \ALU|ALU_ResultSig~298_combout  = ( \REG|Mux17~9_combout  & ( (\ALU|ALU_ResultSig~54_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux17~4_combout ))) ) ) # ( !\REG|Mux17~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~54_combout  & \REG|Mux17~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~54_combout ),
	.datad(!\REG|Mux17~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~298 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~298 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~304 (
// Equation(s):
// \ALU|ALU_ResultSig~304_combout  = ( \ALU|ALU_ResultSig~58_combout  & ( \REG|Mux15~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux15~9_combout ) ) ) ) # ( \ALU|ALU_ResultSig~58_combout  & ( !\REG|Mux15~4_combout  & ( 
// (\REG|Mux15~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux15~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~58_combout ),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~304 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~304 .lut_mask = 64'h0000303000003F3F;
defparam \ALU|ALU_ResultSig~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~310 (
// Equation(s):
// \ALU|ALU_ResultSig~310_combout  = ( !\ALU|ALU_ResultSig~300_combout  & ( (\ALU|ALU_ResultSig~309_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux13~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux13~4_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux13~4_combout ),
	.datac(!\REG|Mux13~9_combout ),
	.datad(!\ALU|ALU_ResultSig~309_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~310 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~310 .lut_mask = 64'h001B001B00000000;
defparam \ALU|ALU_ResultSig~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~305 (
// Equation(s):
// \ALU|ALU_ResultSig~305_combout  = ( \ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~305 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~305 .lut_mask = 64'h00000000000F000F;
defparam \ALU|ALU_ResultSig~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~306 (
// Equation(s):
// \ALU|ALU_ResultSig~306_combout  = ( !\ALU|ALU_ResultSig~305_combout  & ( \ALU|ALU_ResultSig~43_combout  & ( (!\ALU|ALU_ResultSig~300_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )))) ) ) )

	.dataa(!\REG|Mux9~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~300_combout ),
	.datad(!\REG|Mux9~9_combout ),
	.datae(!\ALU|ALU_ResultSig~305_combout ),
	.dataf(!\ALU|ALU_ResultSig~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~306 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~306 .lut_mask = 64'h0000000010D00000;
defparam \ALU|ALU_ResultSig~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~308 (
// Equation(s):
// \ALU|ALU_ResultSig~308_combout  = ( !\ALU|ALU_ResultSig~307_combout  & ( \REG|Mux11~4_combout  & ( (!\ALU|ALU_ResultSig~300_combout  & (\ALU|ALU_ResultSig~50_combout  & ((\REG|Mux11~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~307_combout  & ( !\REG|Mux11~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~300_combout  & (\REG|Mux11~9_combout  & \ALU|ALU_ResultSig~50_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~300_combout ),
	.datac(!\REG|Mux11~9_combout ),
	.datad(!\ALU|ALU_ResultSig~50_combout ),
	.datae(!\ALU|ALU_ResultSig~307_combout ),
	.dataf(!\REG|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~308 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~308 .lut_mask = 64'h00080000004C0000;
defparam \ALU|ALU_ResultSig~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~311 (
// Equation(s):
// \ALU|ALU_ResultSig~311_combout  = ( !\ALU|ALU_ResultSig~308_combout  & ( \REG|Mux14~10_combout  & ( (!\ALU|ALU_ResultSig~304_combout  & (!\ALU|ALU_ResultSig~60_combout  & (!\ALU|ALU_ResultSig~310_combout  & !\ALU|ALU_ResultSig~306_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~308_combout  & ( !\REG|Mux14~10_combout  & ( (!\ALU|ALU_ResultSig~304_combout  & (!\ALU|ALU_ResultSig~310_combout  & !\ALU|ALU_ResultSig~306_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~304_combout ),
	.datab(!\ALU|ALU_ResultSig~60_combout ),
	.datac(!\ALU|ALU_ResultSig~310_combout ),
	.datad(!\ALU|ALU_ResultSig~306_combout ),
	.datae(!\ALU|ALU_ResultSig~308_combout ),
	.dataf(!\REG|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~311 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~311 .lut_mask = 64'hA000000080000000;
defparam \ALU|ALU_ResultSig~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~301 (
// Equation(s):
// \ALU|ALU_ResultSig~301_combout  = ( \REG|Mux10~9_combout  & ( (!\ALU|ALU_ResultSig~300_combout  & (\ALU|ALU_ResultSig~149_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux10~4_combout )))) ) ) # ( !\REG|Mux10~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~300_combout  & (\REG|Mux10~4_combout  & \ALU|ALU_ResultSig~149_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~300_combout ),
	.datac(!\REG|Mux10~4_combout ),
	.datad(!\ALU|ALU_ResultSig~149_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~301 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~301 .lut_mask = 64'h00040004008C008C;
defparam \ALU|ALU_ResultSig~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~312 (
// Equation(s):
// \ALU|ALU_ResultSig~312_combout  = ( \ALU|ALU_ResultSig~311_combout  & ( !\ALU|ALU_ResultSig~301_combout  & ( (!\ALU|ALU_ResultSig~299_combout  & (!\ALU|ALU_ResultSig~303_combout  & (\ALU|ALU_ResultSig~302_combout  & !\ALU|ALU_ResultSig~298_combout ))) ) ) 
// )

	.dataa(!\ALU|ALU_ResultSig~299_combout ),
	.datab(!\ALU|ALU_ResultSig~303_combout ),
	.datac(!\ALU|ALU_ResultSig~302_combout ),
	.datad(!\ALU|ALU_ResultSig~298_combout ),
	.datae(!\ALU|ALU_ResultSig~311_combout ),
	.dataf(!\ALU|ALU_ResultSig~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~312 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~312 .lut_mask = 64'h0000080000000000;
defparam \ALU|ALU_ResultSig~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N21
cyclonev_lcell_comb \ALU|ALU_Result[6]~26 (
// Equation(s):
// \ALU|ALU_Result[6]~26_combout  = ( \ALU|ALU_Result[6]~25_combout  & ( \ALU|ALU_ResultSig~312_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~317_combout ) # ((!\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~297_combout )))) ) ) ) 
// # ( !\ALU|ALU_Result[6]~25_combout  & ( \ALU|ALU_ResultSig~312_combout  ) ) # ( \ALU|ALU_Result[6]~25_combout  & ( !\ALU|ALU_ResultSig~312_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~53_combout ) # (!\ALU|ALU_ResultSig~317_combout 
// ))) ) ) ) # ( !\ALU|ALU_Result[6]~25_combout  & ( !\ALU|ALU_ResultSig~312_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~297_combout ),
	.datad(!\ALU|ALU_ResultSig~317_combout ),
	.datae(!\ALU|ALU_Result[6]~25_combout ),
	.dataf(!\ALU|ALU_ResultSig~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[6]~26 .extended_lut = "off";
defparam \ALU|ALU_Result[6]~26 .lut_mask = 64'hFFFF3322FFFF3302;
defparam \ALU|ALU_Result[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y21_N1
dffeas \REG|registers[14][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][6] .is_wysiwyg = "true";
defparam \REG|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N11
dffeas \REG|registers[12][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][6] .is_wysiwyg = "true";
defparam \REG|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N53
dffeas \REG|registers[15][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][6] .is_wysiwyg = "true";
defparam \REG|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N32
dffeas \REG|registers[13][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][6] .is_wysiwyg = "true";
defparam \REG|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N48
cyclonev_lcell_comb \REG|Mux25~6 (
// Equation(s):
// \REG|Mux25~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][6]~q  ) ) )

	.dataa(!\REG|registers[14][6]~q ),
	.datab(!\REG|registers[12][6]~q ),
	.datac(!\REG|registers[15][6]~q ),
	.datad(!\REG|registers[13][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~6 .extended_lut = "off";
defparam \REG|Mux25~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \REG|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N50
dffeas \REG|registers[2][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][6] .is_wysiwyg = "true";
defparam \REG|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N28
dffeas \REG|registers[0][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][6] .is_wysiwyg = "true";
defparam \REG|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N4
dffeas \REG|registers[1][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][6] .is_wysiwyg = "true";
defparam \REG|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N20
dffeas \REG|registers[3][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][6] .is_wysiwyg = "true";
defparam \REG|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N51
cyclonev_lcell_comb \REG|Mux25~8 (
// Equation(s):
// \REG|Mux25~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][6]~q  ) ) )

	.dataa(!\REG|registers[2][6]~q ),
	.datab(!\REG|registers[0][6]~q ),
	.datac(!\REG|registers[1][6]~q ),
	.datad(!\REG|registers[3][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~8 .extended_lut = "off";
defparam \REG|Mux25~8 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N50
dffeas \REG|registers[7][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][6] .is_wysiwyg = "true";
defparam \REG|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N47
dffeas \REG|registers[5][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][6] .is_wysiwyg = "true";
defparam \REG|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N29
dffeas \REG|registers[4][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][6] .is_wysiwyg = "true";
defparam \REG|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N7
dffeas \REG|registers[6][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][6] .is_wysiwyg = "true";
defparam \REG|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N51
cyclonev_lcell_comb \REG|Mux25~7 (
// Equation(s):
// \REG|Mux25~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][6]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][6]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][6]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][6]~q  ) ) )

	.dataa(!\REG|registers[7][6]~q ),
	.datab(!\REG|registers[5][6]~q ),
	.datac(!\REG|registers[4][6]~q ),
	.datad(!\REG|registers[6][6]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~7 .extended_lut = "off";
defparam \REG|Mux25~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N54
cyclonev_lcell_comb \REG|registers[8][6]~feeder (
// Equation(s):
// \REG|registers[8][6]~feeder_combout  = ( \ALU|ALU_Result[6]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][6]~feeder .extended_lut = "off";
defparam \REG|registers[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N55
dffeas \REG|registers[8][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][6] .is_wysiwyg = "true";
defparam \REG|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \REG|registers[11][6]~feeder (
// Equation(s):
// \REG|registers[11][6]~feeder_combout  = ( \ALU|ALU_Result[6]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[11][6]~feeder .extended_lut = "off";
defparam \REG|registers[11][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N2
dffeas \REG|registers[11][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][6] .is_wysiwyg = "true";
defparam \REG|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N12
cyclonev_lcell_comb \REG|registers[9][6]~feeder (
// Equation(s):
// \REG|registers[9][6]~feeder_combout  = ( \ALU|ALU_Result[6]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][6]~feeder .extended_lut = "off";
defparam \REG|registers[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N13
dffeas \REG|registers[9][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][6] .is_wysiwyg = "true";
defparam \REG|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N55
dffeas \REG|registers[10][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[6]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][6] .is_wysiwyg = "true";
defparam \REG|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \REG|Mux25~5 (
// Equation(s):
// \REG|Mux25~5_combout  = ( \REG|registers[9][6]~q  & ( \REG|registers[10][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[8][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|registers[11][6]~q )))) ) ) ) # ( !\REG|registers[9][6]~q  & ( \REG|registers[10][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|registers[8][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[11][6]~q )))) ) ) ) # ( \REG|registers[9][6]~q  & ( !\REG|registers[10][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][6]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # ((\REG|registers[11][6]~q )))) ) ) ) # ( 
// !\REG|registers[9][6]~q  & ( !\REG|registers[10][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][6]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[11][6]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|registers[8][6]~q ),
	.datad(!\REG|registers[11][6]~q ),
	.datae(!\REG|registers[9][6]~q ),
	.dataf(!\REG|registers[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~5 .extended_lut = "off";
defparam \REG|Mux25~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N9
cyclonev_lcell_comb \REG|Mux25~9 (
// Equation(s):
// \REG|Mux25~9_combout  = ( \REG|Mux25~7_combout  & ( \REG|Mux25~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux25~8_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux25~6_combout ))) ) ) ) # ( !\REG|Mux25~7_combout  & ( \REG|Mux25~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux25~8_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux25~6_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \REG|Mux25~7_combout  & ( !\REG|Mux25~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// \REG|Mux25~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux25~6_combout ))) ) ) ) # ( !\REG|Mux25~7_combout  & ( !\REG|Mux25~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|Mux25~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux25~6_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\REG|Mux25~6_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux25~8_combout ),
	.datae(!\REG|Mux25~7_combout ),
	.dataf(!\REG|Mux25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~9 .extended_lut = "off";
defparam \REG|Mux25~9 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N18
cyclonev_lcell_comb \REG|Mux25~10 (
// Equation(s):
// \REG|Mux25~10_combout  = ( \REG|Mux25~9_combout  & ( \REG|Mux25~4_combout  ) ) # ( !\REG|Mux25~9_combout  & ( \REG|Mux25~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux25~9_combout  & ( !\REG|Mux25~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux25~9_combout ),
	.dataf(!\REG|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux25~10 .extended_lut = "off";
defparam \REG|Mux25~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REG|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~421 (
// Equation(s):
// \ALU|ALU_ResultSig~421_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \REG|Mux21~9_combout  & ( (!\ALU|Equal73~3_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout ))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \REG|Mux21~9_combout  & ( (!\REG|Mux21~4_combout  & (\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10] & ( !\REG|Mux21~9_combout  & ( (\REG|Mux21~4_combout  & (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\REG|Mux21~9_combout  & ( 
// (\ALU|Equal73~3_combout  & ((!\REG|Mux21~4_combout ) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux21~4_combout ),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~421 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~421 .lut_mask = 64'h0F0C0030000CF030;
defparam \ALU|ALU_ResultSig~421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~422 (
// Equation(s):
// \ALU|ALU_ResultSig~422_combout  = ( \REG|Mux15~10_combout  & ( \ALU|ALU_ResultSig~421_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~420_combout )) # (\ALU|Equal73~4_combout  & ((\REG|Mux25~10_combout ))) ) ) ) # ( !\REG|Mux15~10_combout  & 
// ( \ALU|ALU_ResultSig~421_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~1_combout  & (!\ALU|ALU_ResultSig~420_combout ))) # (\ALU|Equal73~4_combout  & (((\REG|Mux25~10_combout )))) ) ) ) # ( \REG|Mux15~10_combout  & ( 
// !\ALU|ALU_ResultSig~421_combout  & ( (!\ALU|Equal73~4_combout  & (\ALU|ALU_ResultSig~1_combout  & (!\ALU|ALU_ResultSig~420_combout ))) # (\ALU|Equal73~4_combout  & (((\REG|Mux25~10_combout )))) ) ) ) # ( !\REG|Mux15~10_combout  & ( 
// !\ALU|ALU_ResultSig~421_combout  & ( (\ALU|Equal73~4_combout  & \REG|Mux25~10_combout ) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(!\ALU|ALU_ResultSig~420_combout ),
	.datad(!\REG|Mux25~10_combout ),
	.datae(!\REG|Mux15~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~421_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~422 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~422 .lut_mask = 64'h0055207580D5A0F5;
defparam \ALU|ALU_ResultSig~422 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~427 (
// Equation(s):
// \ALU|ALU_ResultSig~427_combout  = ( \ALU|ALU_ResultSig~41_combout  & ( \REG|Mux6~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux6~4_combout ) ) ) ) # ( \ALU|ALU_ResultSig~41_combout  & ( !\REG|Mux6~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux6~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux6~4_combout ),
	.datae(!\ALU|ALU_ResultSig~41_combout ),
	.dataf(!\REG|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~427 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~427 .lut_mask = 64'h000000330000CCFF;
defparam \ALU|ALU_ResultSig~427 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~425 (
// Equation(s):
// \ALU|ALU_ResultSig~425_combout  = ( \REG|Mux8~4_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~48_combout  & (\ALU|ALU_ResultSig~49_combout  & \REG|Mux8~9_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~48_combout ),
	.datac(!\ALU|ALU_ResultSig~49_combout ),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~425 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~425 .lut_mask = 64'h00080008040C040C;
defparam \ALU|ALU_ResultSig~425 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~426 (
// Equation(s):
// \ALU|ALU_ResultSig~426_combout  = ( \REG|Mux7~9_combout  & ( \REG|Mux7~4_combout  & ( \ALU|ALU_ResultSig~50_combout  ) ) ) # ( !\REG|Mux7~9_combout  & ( \REG|Mux7~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~50_combout ) ) ) ) # ( \REG|Mux7~9_combout  & ( !\REG|Mux7~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~50_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~50_combout ),
	.datae(!\REG|Mux7~9_combout ),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~426 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~426 .lut_mask = 64'h000000F0000F00FF;
defparam \ALU|ALU_ResultSig~426 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~424 (
// Equation(s):
// \ALU|ALU_ResultSig~424_combout  = ( \REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~48_combout  ) ) ) # ( !\REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~48_combout ) ) ) ) # ( \REG|Mux9~4_combout  & ( !\REG|Mux9~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~48_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~48_combout ),
	.datad(gnd),
	.datae(!\REG|Mux9~4_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~424 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~424 .lut_mask = 64'h000005050A0A0F0F;
defparam \ALU|ALU_ResultSig~424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~428 (
// Equation(s):
// \ALU|ALU_ResultSig~428_combout  = ( !\ALU|ALU_ResultSig~426_combout  & ( !\ALU|ALU_ResultSig~424_combout  & ( (!\ALU|ALU_ResultSig~427_combout  & (!\ALU|ALU_ResultSig~425_combout  & ((!\ALU|ALU_ResultSig~47_combout ) # (!\REG|Mux3~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~47_combout ),
	.datab(!\ALU|ALU_ResultSig~427_combout ),
	.datac(!\ALU|ALU_ResultSig~425_combout ),
	.datad(!\REG|Mux3~10_combout ),
	.datae(!\ALU|ALU_ResultSig~426_combout ),
	.dataf(!\ALU|ALU_ResultSig~424_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~428 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~428 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~433 (
// Equation(s):
// \ALU|ALU_ResultSig~433_combout  = ( \ALU|ALU_ResultSig~422_combout  & ( \ALU|ALU_ResultSig~428_combout  & ( (\ALU|ALU_ResultSig~432_combout  & ((!\ALU|ALU_ResultSig~423_combout ) # ((!\ALU|ALU_ResultSig~431_combout ) # (\ALU|ALU_ResultSig~419_combout )))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~422_combout  & ( \ALU|ALU_ResultSig~428_combout  & ( (\ALU|ALU_ResultSig~432_combout  & ((!\ALU|ALU_ResultSig~431_combout ) # (\ALU|ALU_ResultSig~419_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~422_combout  & ( 
// !\ALU|ALU_ResultSig~428_combout  & ( \ALU|ALU_ResultSig~432_combout  ) ) ) # ( !\ALU|ALU_ResultSig~422_combout  & ( !\ALU|ALU_ResultSig~428_combout  & ( \ALU|ALU_ResultSig~432_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~432_combout ),
	.datab(!\ALU|ALU_ResultSig~423_combout ),
	.datac(!\ALU|ALU_ResultSig~431_combout ),
	.datad(!\ALU|ALU_ResultSig~419_combout ),
	.datae(!\ALU|ALU_ResultSig~422_combout ),
	.dataf(!\ALU|ALU_ResultSig~428_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~433 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~433 .lut_mask = 64'h5555555550555455;
defparam \ALU|ALU_ResultSig~433 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N39
cyclonev_lcell_comb \ALU|ALU_Result[10]~36 (
// Equation(s):
// \ALU|ALU_Result[10]~36_combout  = ( \REG|Mux21~9_combout  & ( (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # ((\REG|Mux21~4_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( 
// !\REG|Mux21~9_combout  & ( (\ALU|Equal73~0_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux21~4_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\REG|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[10]~36 .extended_lut = "off";
defparam \ALU|ALU_Result[10]~36 .lut_mask = 64'h0515051545554555;
defparam \ALU|ALU_Result[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N51
cyclonev_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_sumout  = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux21~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux21~4_combout )) ) + ( \ALU|Add0~42  ))
// \ALU|Add0~46  = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux21~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux21~4_combout 
// )) ) + ( \ALU|Add0~42  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux21~4_combout ),
	.datac(!\REG|Mux21~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~45_sumout ),
	.cout(\ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~45 .extended_lut = "off";
defparam \ALU|Add0~45 .lut_mask = 64'h0000E4E40000FF00;
defparam \ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N30
cyclonev_lcell_comb \ALU|Add1~41 (
// Equation(s):
// \ALU|Add1~41_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux21~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux21~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10] ) + ( \ALU|Add1~38  ))
// \ALU|Add1~42  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux21~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux21~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] 
// ) + ( \ALU|Add1~38  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux21~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\REG|Mux21~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~41_sumout ),
	.cout(\ALU|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~41 .extended_lut = "off";
defparam \ALU|Add1~41 .lut_mask = 64'h0000F0F0000011BB;
defparam \ALU|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N18
cyclonev_lcell_comb \ALU|ALU_Result[10]~37 (
// Equation(s):
// \ALU|ALU_Result[10]~37_combout  = ( \ALU|Add0~45_sumout  & ( \ALU|Add1~41_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[10]~36_combout  & !\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( !\ALU|Add0~45_sumout  & ( \ALU|Add1~41_sumout  & ( 
// (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[10]~36_combout ) ) ) ) # ( \ALU|Add0~45_sumout  & ( !\ALU|Add1~41_sumout  & ( (!\ALU|ALU_Result[10]~36_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( !\ALU|Add0~45_sumout  & ( !\ALU|Add1~41_sumout  
// & ( !\ALU|ALU_Result[10]~36_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[10]~36_combout ),
	.datad(!\ALU|ALU_Result[3]~5_combout ),
	.datae(!\ALU|Add0~45_sumout ),
	.dataf(!\ALU|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[10]~37 .extended_lut = "off";
defparam \ALU|ALU_Result[10]~37 .lut_mask = 64'hF0F0F000A0A0A000;
defparam \ALU|ALU_Result[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N15
cyclonev_lcell_comb \ALU|ALU_Result[10]~38 (
// Equation(s):
// \ALU|ALU_Result[10]~38_combout  = ( \ALU|ALU_ResultSig~433_combout  & ( \ALU|ALU_Result[10]~37_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (\REG|Mux21~10_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~433_combout  & ( 
// \ALU|ALU_Result[10]~37_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~443_combout ))) # (\ALU|ALU_ResultSig~66_combout  & (\REG|Mux21~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~433_combout  & ( 
// !\ALU|ALU_Result[10]~37_combout  ) ) # ( !\ALU|ALU_ResultSig~433_combout  & ( !\ALU|ALU_Result[10]~37_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\REG|Mux21~10_combout ),
	.datac(!\ALU|ALU_Result[3]~2_combout ),
	.datad(!\ALU|ALU_ResultSig~443_combout ),
	.datae(!\ALU|ALU_ResultSig~433_combout ),
	.dataf(!\ALU|ALU_Result[10]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[10]~38 .extended_lut = "off";
defparam \ALU|ALU_Result[10]~38 .lut_mask = 64'hFFFFFFFF0B010B0B;
defparam \ALU|ALU_Result[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N23
dffeas \REG|registers[27][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][10] .is_wysiwyg = "true";
defparam \REG|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N44
dffeas \REG|registers[31][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][10] .is_wysiwyg = "true";
defparam \REG|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N52
dffeas \REG|registers[19][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][10] .is_wysiwyg = "true";
defparam \REG|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N51
cyclonev_lcell_comb \REG|registers[23][10]~feeder (
// Equation(s):
// \REG|registers[23][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][10]~feeder .extended_lut = "off";
defparam \REG|registers[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N53
dffeas \REG|registers[23][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][10] .is_wysiwyg = "true";
defparam \REG|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N45
cyclonev_lcell_comb \REG|Mux21~3 (
// Equation(s):
// \REG|Mux21~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][10]~q  ) ) )

	.dataa(!\REG|registers[27][10]~q ),
	.datab(!\REG|registers[31][10]~q ),
	.datac(!\REG|registers[19][10]~q ),
	.datad(!\REG|registers[23][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~3 .extended_lut = "off";
defparam \REG|Mux21~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \REG|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N28
dffeas \REG|registers[25][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][10] .is_wysiwyg = "true";
defparam \REG|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N8
dffeas \REG|registers[29][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][10] .is_wysiwyg = "true";
defparam \REG|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N33
cyclonev_lcell_comb \REG|registers[21][10]~feeder (
// Equation(s):
// \REG|registers[21][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][10]~feeder .extended_lut = "off";
defparam \REG|registers[21][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N35
dffeas \REG|registers[21][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][10] .is_wysiwyg = "true";
defparam \REG|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N24
cyclonev_lcell_comb \REG|registers[17][10]~feeder (
// Equation(s):
// \REG|registers[17][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][10]~feeder .extended_lut = "off";
defparam \REG|registers[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N25
dffeas \REG|registers[17][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][10] .is_wysiwyg = "true";
defparam \REG|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N9
cyclonev_lcell_comb \REG|Mux21~1 (
// Equation(s):
// \REG|Mux21~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][10]~q  ) ) )

	.dataa(!\REG|registers[25][10]~q ),
	.datab(!\REG|registers[29][10]~q ),
	.datac(!\REG|registers[21][10]~q ),
	.datad(!\REG|registers[17][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~1 .extended_lut = "off";
defparam \REG|Mux21~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N58
dffeas \REG|registers[26][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][10] .is_wysiwyg = "true";
defparam \REG|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N41
dffeas \REG|registers[30][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][10] .is_wysiwyg = "true";
defparam \REG|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N50
dffeas \REG|registers[18][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][10] .is_wysiwyg = "true";
defparam \REG|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N21
cyclonev_lcell_comb \REG|registers[22][10]~feeder (
// Equation(s):
// \REG|registers[22][10]~feeder_combout  = ( \ALU|ALU_Result[10]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][10]~feeder .extended_lut = "off";
defparam \REG|registers[22][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N23
dffeas \REG|registers[22][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][10] .is_wysiwyg = "true";
defparam \REG|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N27
cyclonev_lcell_comb \REG|Mux21~2 (
// Equation(s):
// \REG|Mux21~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][10]~q  ) ) )

	.dataa(!\REG|registers[26][10]~q ),
	.datab(!\REG|registers[30][10]~q ),
	.datac(!\REG|registers[18][10]~q ),
	.datad(!\REG|registers[22][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~2 .extended_lut = "off";
defparam \REG|Mux21~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \REG|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N2
dffeas \REG|registers[24][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][10] .is_wysiwyg = "true";
defparam \REG|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N14
dffeas \REG|registers[28][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][10] .is_wysiwyg = "true";
defparam \REG|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N56
dffeas \REG|registers[20][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][10] .is_wysiwyg = "true";
defparam \REG|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N11
dffeas \REG|registers[16][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[10]~38_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][10] .is_wysiwyg = "true";
defparam \REG|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N15
cyclonev_lcell_comb \REG|Mux21~0 (
// Equation(s):
// \REG|Mux21~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][10]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][10]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][10]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][10]~q  ) ) )

	.dataa(!\REG|registers[24][10]~q ),
	.datab(!\REG|registers[28][10]~q ),
	.datac(!\REG|registers[20][10]~q ),
	.datad(!\REG|registers[16][10]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~0 .extended_lut = "off";
defparam \REG|Mux21~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N48
cyclonev_lcell_comb \REG|Mux21~4 (
// Equation(s):
// \REG|Mux21~4_combout  = ( \REG|Mux21~2_combout  & ( \REG|Mux21~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux21~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux21~3_combout ))) ) ) ) # ( !\REG|Mux21~2_combout  & ( \REG|Mux21~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux21~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux21~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// \REG|Mux21~2_combout  & ( !\REG|Mux21~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux21~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux21~3_combout ))) ) ) ) # ( !\REG|Mux21~2_combout  & ( !\REG|Mux21~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux21~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux21~3_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux21~3_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux21~1_combout ),
	.datae(!\REG|Mux21~2_combout ),
	.dataf(!\REG|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux21~4 .extended_lut = "off";
defparam \REG|Mux21~4 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \REG|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N33
cyclonev_lcell_comb \ALU|Add1~45 (
// Equation(s):
// \ALU|Add1~45_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux20~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux20~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [11] ) + ( \ALU|Add1~42  ))
// \ALU|Add1~46  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux20~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux20~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [11] 
// ) + ( \ALU|Add1~42  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux20~4_combout ),
	.datad(!\REG|Mux20~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\ALU|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~45_sumout ),
	.cout(\ALU|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~45 .extended_lut = "off";
defparam \ALU|Add1~45 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N54
cyclonev_lcell_comb \ALU|Add0~49 (
// Equation(s):
// \ALU|Add0~49_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux20~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux20~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [11] ) + ( \ALU|Add0~46  ))
// \ALU|Add0~50  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux20~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux20~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [11] ) + ( \ALU|Add0~46  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux20~4_combout ),
	.datad(!\REG|Mux20~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~49_sumout ),
	.cout(\ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~49 .extended_lut = "off";
defparam \ALU|Add0~49 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N6
cyclonev_lcell_comb \ALU|ALU_Result[11]~40 (
// Equation(s):
// \ALU|ALU_Result[11]~40_combout  = ( \ALU|Add1~45_sumout  & ( \ALU|Add0~49_sumout  & ( (!\ALU|ALU_Result[11]~39_combout  & (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( !\ALU|Add1~45_sumout  & ( \ALU|Add0~49_sumout  & ( 
// (!\ALU|ALU_Result[11]~39_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~45_sumout  & ( !\ALU|Add0~49_sumout  & ( (!\ALU|ALU_Result[11]~39_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~45_sumout  & ( !\ALU|Add0~49_sumout  
// & ( !\ALU|ALU_Result[11]~39_combout  ) ) )

	.dataa(!\ALU|ALU_Result[11]~39_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[3]~5_combout ),
	.datae(!\ALU|Add1~45_sumout ),
	.dataf(!\ALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[11]~40 .extended_lut = "off";
defparam \ALU|ALU_Result[11]~40 .lut_mask = 64'hAAAAA0A0AA00A000;
defparam \ALU|ALU_Result[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~444 (
// Equation(s):
// \ALU|ALU_ResultSig~444_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux1~9_combout  & ( (!\ALU|ALU_ResultSig~260_combout  & (\REG|Mux1~4_combout  & \ALU|ALU_ResultSig~21_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux1~9_combout  & ( (!\ALU|ALU_ResultSig~260_combout  & \ALU|ALU_ResultSig~21_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux1~9_combout  & ( 
// (!\ALU|ALU_ResultSig~260_combout  & (\REG|Mux1~4_combout  & \ALU|ALU_ResultSig~21_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~260_combout ),
	.datab(!\REG|Mux1~4_combout ),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~444 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~444 .lut_mask = 64'h000002020A0A0202;
defparam \ALU|ALU_ResultSig~444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~445 (
// Equation(s):
// \ALU|ALU_ResultSig~445_combout  = ( \ALU|Equal68~4_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ((\ALU|Equal68~3_combout ))))) ) ) # ( !\ALU|Equal68~4_combout  & ( (\ALU|Equal73~2_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ALU|Equal68~3_combout )) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~445_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~445 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~445 .lut_mask = 64'h0011001140514051;
defparam \ALU|ALU_ResultSig~445 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~446 (
// Equation(s):
// \ALU|ALU_ResultSig~446_combout  = ( \ALU|ALU_ResultSig~130_combout  & ( (!\ALU|ALU_ResultSig~445_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux3~4_combout ))))) ) )

	.dataa(!\ALU|ALU_ResultSig~445_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux3~9_combout ),
	.datad(!\REG|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~446 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~446 .lut_mask = 64'h00000000082A082A;
defparam \ALU|ALU_ResultSig~446 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~450 (
// Equation(s):
// \ALU|ALU_ResultSig~450_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux0~9_combout  & ( (!\ALU|ALU_ResultSig~260_combout  & (\ALU|ALU_ResultSig~23_combout  & \REG|Mux0~4_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux0~9_combout  & ( (!\ALU|ALU_ResultSig~260_combout  & \ALU|ALU_ResultSig~23_combout ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux0~9_combout  & ( 
// (!\ALU|ALU_ResultSig~260_combout  & (\ALU|ALU_ResultSig~23_combout  & \REG|Mux0~4_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~260_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~23_combout ),
	.datad(!\REG|Mux0~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~450 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~450 .lut_mask = 64'h0000000A0A0A000A;
defparam \ALU|ALU_ResultSig~450 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~448 (
// Equation(s):
// \ALU|ALU_ResultSig~448_combout  = ( \REG|Mux4~9_combout  & ( !\ALU|ALU_ResultSig~135_combout  & ( (\ALU|ALU_ResultSig~129_combout  & (!\ALU|ALU_ResultSig~50_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~4_combout )))) 
// ) ) ) # ( !\REG|Mux4~9_combout  & ( !\ALU|ALU_ResultSig~135_combout  & ( (\ALU|ALU_ResultSig~129_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~50_combout  & \REG|Mux4~4_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~129_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~50_combout ),
	.datad(!\REG|Mux4~4_combout ),
	.datae(!\REG|Mux4~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~448 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~448 .lut_mask = 64'h0010405000000000;
defparam \ALU|ALU_ResultSig~448 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~447 (
// Equation(s):
// \ALU|ALU_ResultSig~447_combout  = ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~445_combout  & (\ALU|ALU_ResultSig~131_combout  & ((\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux2~4_combout  & ( 
// (!\ALU|ALU_ResultSig~445_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~9_combout  & \ALU|ALU_ResultSig~131_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~445_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux2~9_combout ),
	.datad(!\ALU|ALU_ResultSig~131_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~447 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~447 .lut_mask = 64'h00080008002A002A;
defparam \ALU|ALU_ResultSig~447 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~449 (
// Equation(s):
// \ALU|ALU_ResultSig~449_combout  = ( \REG|Mux5~10_combout  & ( \REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~50_combout  & (!\ALU|ALU_ResultSig~135_combout  & (!\ALU|ALU_ResultSig~448_combout  & !\ALU|ALU_ResultSig~447_combout ))) ) ) ) # ( 
// !\REG|Mux5~10_combout  & ( \REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~50_combout  & (!\ALU|ALU_ResultSig~448_combout  & !\ALU|ALU_ResultSig~447_combout )) ) ) ) # ( \REG|Mux5~10_combout  & ( !\REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~448_combout  
// & (!\ALU|ALU_ResultSig~447_combout  & ((!\ALU|ALU_ResultSig~135_combout ) # (\ALU|ALU_ResultSig~50_combout )))) ) ) ) # ( !\REG|Mux5~10_combout  & ( !\REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~448_combout  & !\ALU|ALU_ResultSig~447_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~50_combout ),
	.datab(!\ALU|ALU_ResultSig~135_combout ),
	.datac(!\ALU|ALU_ResultSig~448_combout ),
	.datad(!\ALU|ALU_ResultSig~447_combout ),
	.datae(!\REG|Mux5~10_combout ),
	.dataf(!\REG|Mux6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~449_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~449 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~449 .lut_mask = 64'hF000D000A0008000;
defparam \ALU|ALU_ResultSig~449 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~451 (
// Equation(s):
// \ALU|ALU_ResultSig~451_combout  = ( \REG|Mux20~4_combout  & ( \REG|Mux20~9_combout  & ( (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\REG|Mux20~4_combout  & ( \REG|Mux20~9_combout  & ( 
// (!\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ROM_COMP|altsyncram_component|auto_generated|q_a [11])) # (\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( \REG|Mux20~4_combout  & ( !\REG|Mux20~9_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [11])) # (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( !\REG|Mux20~4_combout  & ( 
// !\REG|Mux20~9_combout  & ( (\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [11]) ) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\REG|Mux20~4_combout ),
	.dataf(!\REG|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~451 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~451 .lut_mask = 64'h55004422118800AA;
defparam \ALU|ALU_ResultSig~451 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~681 (
// Equation(s):
// \ALU|ALU_ResultSig~681_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9])) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~681 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~681 .lut_mask = 64'h0303030303130313;
defparam \ALU|ALU_ResultSig~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~453 (
// Equation(s):
// \ALU|ALU_ResultSig~453_combout  = ( \REG|Mux14~10_combout  & ( \REG|Mux24~10_combout  & ( (!\ALU|ALU_ResultSig~681_combout  & (((\ALU|ALU_ResultSig~451_combout ) # (\ALU|Equal73~4_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux14~10_combout  & ( \REG|Mux24~10_combout  & ( (!\ALU|ALU_ResultSig~681_combout  & (((!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~451_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( \REG|Mux14~10_combout  & ( !\REG|Mux24~10_combout  & ( 
// (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~681_combout  & ((\ALU|ALU_ResultSig~451_combout ) # (\ALU|ALU_ResultSig~1_combout )))) ) ) ) # ( !\REG|Mux14~10_combout  & ( !\REG|Mux24~10_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & 
// (!\ALU|Equal73~4_combout  & (\ALU|ALU_ResultSig~451_combout  & !\ALU|ALU_ResultSig~681_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~451_combout ),
	.datad(!\ALU|ALU_ResultSig~681_combout ),
	.datae(!\REG|Mux14~10_combout ),
	.dataf(!\REG|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~453 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~453 .lut_mask = 64'h08004C003B007F00;
defparam \ALU|ALU_ResultSig~453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~454 (
// Equation(s):
// \ALU|ALU_ResultSig~454_combout  = ( \ALU|ALU_ResultSig~449_combout  & ( \ALU|ALU_ResultSig~453_combout  & ( \ALU|ALU_ResultSig~202_combout  ) ) ) # ( !\ALU|ALU_ResultSig~449_combout  & ( \ALU|ALU_ResultSig~453_combout  & ( \ALU|ALU_ResultSig~202_combout  
// ) ) ) # ( \ALU|ALU_ResultSig~449_combout  & ( !\ALU|ALU_ResultSig~453_combout  & ( (\ALU|ALU_ResultSig~202_combout  & (((\ALU|ALU_ResultSig~450_combout ) # (\ALU|ALU_ResultSig~446_combout )) # (\ALU|ALU_ResultSig~444_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~449_combout  & ( !\ALU|ALU_ResultSig~453_combout  & ( \ALU|ALU_ResultSig~202_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~202_combout ),
	.datab(!\ALU|ALU_ResultSig~444_combout ),
	.datac(!\ALU|ALU_ResultSig~446_combout ),
	.datad(!\ALU|ALU_ResultSig~450_combout ),
	.datae(!\ALU|ALU_ResultSig~449_combout ),
	.dataf(!\ALU|ALU_ResultSig~453_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~454 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~454 .lut_mask = 64'h5555155555555555;
defparam \ALU|ALU_ResultSig~454 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N6
cyclonev_lcell_comb \ALU|ALU_Result[11]~41 (
// Equation(s):
// \ALU|ALU_Result[11]~41_combout  = ( \ALU|ALU_Result[11]~40_combout  & ( \ALU|ALU_ResultSig~454_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~464_combout ) # (\ALU|ALU_ResultSig~229_combout ))) ) ) ) # ( 
// !\ALU|ALU_Result[11]~40_combout  & ( \ALU|ALU_ResultSig~454_combout  ) ) # ( \ALU|ALU_Result[11]~40_combout  & ( !\ALU|ALU_ResultSig~454_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~464_combout ) # ((\ALU|ALU_ResultSig~229_combout  
// & !\ALU|ALU_ResultSig~459_combout )))) ) ) ) # ( !\ALU|ALU_Result[11]~40_combout  & ( !\ALU|ALU_ResultSig~454_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~229_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~464_combout ),
	.datad(!\ALU|ALU_ResultSig~459_combout ),
	.datae(!\ALU|ALU_Result[11]~40_combout ),
	.dataf(!\ALU|ALU_ResultSig~454_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[11]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[11]~41 .extended_lut = "off";
defparam \ALU|ALU_Result[11]~41 .lut_mask = 64'hFFFF3130FFFF3131;
defparam \ALU|ALU_Result[11]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N14
dffeas \REG|registers[24][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][11] .is_wysiwyg = "true";
defparam \REG|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N44
dffeas \REG|registers[20][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][11] .is_wysiwyg = "true";
defparam \REG|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N14
dffeas \REG|registers[28][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][11] .is_wysiwyg = "true";
defparam \REG|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N4
dffeas \REG|registers[16][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][11] .is_wysiwyg = "true";
defparam \REG|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N15
cyclonev_lcell_comb \REG|Mux20~0 (
// Equation(s):
// \REG|Mux20~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][11]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][11]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][11]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][11]~q  ) ) )

	.dataa(!\REG|registers[24][11]~q ),
	.datab(!\REG|registers[20][11]~q ),
	.datac(!\REG|registers[28][11]~q ),
	.datad(!\REG|registers[16][11]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~0 .extended_lut = "off";
defparam \REG|Mux20~0 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N50
dffeas \REG|registers[29][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][11] .is_wysiwyg = "true";
defparam \REG|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N16
dffeas \REG|registers[25][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][11] .is_wysiwyg = "true";
defparam \REG|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N44
dffeas \REG|registers[21][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][11] .is_wysiwyg = "true";
defparam \REG|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N37
dffeas \REG|registers[17][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][11] .is_wysiwyg = "true";
defparam \REG|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N51
cyclonev_lcell_comb \REG|Mux20~1 (
// Equation(s):
// \REG|Mux20~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][11]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][11]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][11]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][11]~q  ) ) )

	.dataa(!\REG|registers[29][11]~q ),
	.datab(!\REG|registers[25][11]~q ),
	.datac(!\REG|registers[21][11]~q ),
	.datad(!\REG|registers[17][11]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~1 .extended_lut = "off";
defparam \REG|Mux20~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \REG|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N56
dffeas \REG|registers[22][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][11] .is_wysiwyg = "true";
defparam \REG|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N14
dffeas \REG|registers[26][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][11] .is_wysiwyg = "true";
defparam \REG|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N2
dffeas \REG|registers[30][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][11] .is_wysiwyg = "true";
defparam \REG|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N36
cyclonev_lcell_comb \REG|registers[18][11]~feeder (
// Equation(s):
// \REG|registers[18][11]~feeder_combout  = ( \ALU|ALU_Result[11]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[11]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][11]~feeder .extended_lut = "off";
defparam \REG|registers[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N38
dffeas \REG|registers[18][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][11] .is_wysiwyg = "true";
defparam \REG|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N3
cyclonev_lcell_comb \REG|Mux20~2 (
// Equation(s):
// \REG|Mux20~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][11]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][11]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][11]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][11]~q  ) ) )

	.dataa(!\REG|registers[22][11]~q ),
	.datab(!\REG|registers[26][11]~q ),
	.datac(!\REG|registers[30][11]~q ),
	.datad(!\REG|registers[18][11]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~2 .extended_lut = "off";
defparam \REG|Mux20~2 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N2
dffeas \REG|registers[19][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][11] .is_wysiwyg = "true";
defparam \REG|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N44
dffeas \REG|registers[23][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][11] .is_wysiwyg = "true";
defparam \REG|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N26
dffeas \REG|registers[27][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][11] .is_wysiwyg = "true";
defparam \REG|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N38
dffeas \REG|registers[31][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[11]~41_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][11] .is_wysiwyg = "true";
defparam \REG|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N39
cyclonev_lcell_comb \REG|Mux20~3 (
// Equation(s):
// \REG|Mux20~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][11]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][11]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][11]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][11]~q  ) ) )

	.dataa(!\REG|registers[19][11]~q ),
	.datab(!\REG|registers[23][11]~q ),
	.datac(!\REG|registers[27][11]~q ),
	.datad(!\REG|registers[31][11]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~3 .extended_lut = "off";
defparam \REG|Mux20~3 .lut_mask = 64'h555533330F0F00FF;
defparam \REG|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N21
cyclonev_lcell_comb \REG|Mux20~4 (
// Equation(s):
// \REG|Mux20~4_combout  = ( \REG|Mux20~2_combout  & ( \REG|Mux20~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux20~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux20~1_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|Mux20~2_combout  & ( \REG|Mux20~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\REG|Mux20~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux20~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( \REG|Mux20~2_combout  & ( !\REG|Mux20~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux20~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux20~1_combout )))) ) ) ) # ( !\REG|Mux20~2_combout  & ( !\REG|Mux20~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux20~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux20~1_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|Mux20~0_combout ),
	.datad(!\REG|Mux20~1_combout ),
	.datae(!\REG|Mux20~2_combout ),
	.dataf(!\REG|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux20~4 .extended_lut = "off";
defparam \REG|Mux20~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REG|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~391 (
// Equation(s):
// \ALU|ALU_ResultSig~391_combout  = ( \REG|Mux20~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux20~4_combout ))) ) ) # ( !\REG|Mux20~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~72_combout  & \REG|Mux20~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~72_combout ),
	.datad(!\REG|Mux20~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~391 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~391 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~391 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~389 (
// Equation(s):
// \ALU|ALU_ResultSig~389_combout  = ( \REG|Mux22~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout ))) ) ) # ( !\REG|Mux22~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~68_combout  & \REG|Mux22~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~389 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~389 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~389 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~390 (
// Equation(s):
// \ALU|ALU_ResultSig~390_combout  = ( \REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout ))) ) ) # ( !\REG|Mux21~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~70_combout  & \REG|Mux21~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~390 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~390 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~390 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~392 (
// Equation(s):
// \ALU|ALU_ResultSig~392_combout  = ( !\ALU|ALU_ResultSig~389_combout  & ( !\ALU|ALU_ResultSig~390_combout  & ( (!\ALU|ALU_ResultSig~388_combout  & (!\ALU|ALU_ResultSig~391_combout  & ((!\REG|Mux19~10_combout ) # (!\ALU|ALU_ResultSig~73_combout )))) ) ) )

	.dataa(!\REG|Mux19~10_combout ),
	.datab(!\ALU|ALU_ResultSig~388_combout ),
	.datac(!\ALU|ALU_ResultSig~391_combout ),
	.datad(!\ALU|ALU_ResultSig~73_combout ),
	.datae(!\ALU|ALU_ResultSig~389_combout ),
	.dataf(!\ALU|ALU_ResultSig~390_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~392 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~392 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~392 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~362 (
// Equation(s):
// \ALU|ALU_ResultSig~362_combout  = ( \ALU|Equal68~1_combout  & ( \ALU|Equal73~2_combout  ) ) # ( !\ALU|Equal68~1_combout  & ( (\ALU|Equal68~0_combout  & \ALU|Equal73~2_combout ) ) )

	.dataa(!\ALU|Equal68~0_combout ),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~362 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~362 .lut_mask = 64'h1111111133333333;
defparam \ALU|ALU_ResultSig~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~363 (
// Equation(s):
// \ALU|ALU_ResultSig~363_combout  = ( \REG|Mux27~9_combout  & ( !\ALU|ALU_ResultSig~104_combout  & ( (\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~362_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux27~4_combout )))) ) ) ) 
// # ( !\REG|Mux27~9_combout  & ( !\ALU|ALU_ResultSig~104_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout  & (\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~362_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux27~4_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ALU|ALU_ResultSig~362_combout ),
	.datae(!\REG|Mux27~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~363 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~363 .lut_mask = 64'h01000B0000000000;
defparam \ALU|ALU_ResultSig~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~364 (
// Equation(s):
// \ALU|ALU_ResultSig~364_combout  = ( \REG|Mux0~10_combout  & ( \ALU|ALU_ResultSig~363_combout  & ( (\ALU|ALU_ResultSig~318_combout  & !\ALU|ALU_ResultSig~122_combout ) ) ) ) # ( !\REG|Mux0~10_combout  & ( \ALU|ALU_ResultSig~363_combout  & ( 
// (\ALU|ALU_ResultSig~318_combout  & !\ALU|ALU_ResultSig~122_combout ) ) ) ) # ( \REG|Mux0~10_combout  & ( !\ALU|ALU_ResultSig~363_combout  & ( (\ALU|ALU_ResultSig~318_combout  & (\ALU|ALU_ResultSig~104_combout  & !\ALU|ALU_ResultSig~122_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~318_combout ),
	.datac(!\ALU|ALU_ResultSig~104_combout ),
	.datad(!\ALU|ALU_ResultSig~122_combout ),
	.datae(!\REG|Mux0~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~363_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~364 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~364 .lut_mask = 64'h0000030033003300;
defparam \ALU|ALU_ResultSig~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~365 (
// Equation(s):
// \ALU|ALU_ResultSig~365_combout  = ( \ALU|ALU_ResultSig~130_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux6~9_combout ),
	.datad(!\REG|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~365 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~365 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~366 (
// Equation(s):
// \ALU|ALU_ResultSig~366_combout  = ( \REG|Mux5~9_combout  & ( \REG|Mux5~4_combout  & ( \ALU|ALU_ResultSig~131_combout  ) ) ) # ( !\REG|Mux5~9_combout  & ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~131_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux5~9_combout  & ( !\REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~131_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~131_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux5~9_combout ),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~366 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~366 .lut_mask = 64'h0000303003033333;
defparam \ALU|ALU_ResultSig~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~368 (
// Equation(s):
// \ALU|ALU_ResultSig~368_combout  = ( \REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( \ALU|ALU_ResultSig~23_combout  ) ) ) # ( !\REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~23_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux3~4_combout  & ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~23_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~23_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux3~4_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~368 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~368 .lut_mask = 64'h0000003333003333;
defparam \ALU|ALU_ResultSig~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~367 (
// Equation(s):
// \ALU|ALU_ResultSig~367_combout  = ( \REG|Mux4~9_combout  & ( \REG|Mux4~4_combout  & ( \ALU|ALU_ResultSig~21_combout  ) ) ) # ( !\REG|Mux4~9_combout  & ( \REG|Mux4~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux4~9_combout  & ( !\REG|Mux4~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~21_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux4~9_combout ),
	.dataf(!\REG|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~367 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~367 .lut_mask = 64'h00000F00000F0F0F;
defparam \ALU|ALU_ResultSig~367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~369 (
// Equation(s):
// \ALU|ALU_ResultSig~369_combout  = ( \ALU|ALU_ResultSig~368_combout  & ( \ALU|ALU_ResultSig~367_combout  & ( (!\ALU|ALU_ResultSig~318_combout  & (((!\ALU|ALU_ResultSig~365_combout  & !\ALU|ALU_ResultSig~366_combout )) # (\ALU|ALU_ResultSig~284_combout ))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~368_combout  & ( \ALU|ALU_ResultSig~367_combout  & ( (!\ALU|ALU_ResultSig~318_combout  & (((!\ALU|ALU_ResultSig~365_combout  & !\ALU|ALU_ResultSig~366_combout )) # (\ALU|ALU_ResultSig~284_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~368_combout  & ( !\ALU|ALU_ResultSig~367_combout  & ( (!\ALU|ALU_ResultSig~318_combout  & (((!\ALU|ALU_ResultSig~365_combout  & !\ALU|ALU_ResultSig~366_combout )) # (\ALU|ALU_ResultSig~284_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~368_combout  & ( !\ALU|ALU_ResultSig~367_combout  & ( ((!\ALU|ALU_ResultSig~365_combout  & !\ALU|ALU_ResultSig~366_combout )) # (\ALU|ALU_ResultSig~284_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~365_combout ),
	.datab(!\ALU|ALU_ResultSig~366_combout ),
	.datac(!\ALU|ALU_ResultSig~318_combout ),
	.datad(!\ALU|ALU_ResultSig~284_combout ),
	.datae(!\ALU|ALU_ResultSig~368_combout ),
	.dataf(!\ALU|ALU_ResultSig~367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~369 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~369 .lut_mask = 64'h88FF80F080F080F0;
defparam \ALU|ALU_ResultSig~369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~378 (
// Equation(s):
// \ALU|ALU_ResultSig~378_combout  = ( \ALU|ALU_ResultSig~377_combout  & ( \ALU|ALU_ResultSig~32_combout  & ( (\ALU|ALU_ResultSig~318_combout  & (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~362_combout )) ) ) ) # ( !\ALU|ALU_ResultSig~377_combout  & ( 
// \ALU|ALU_ResultSig~32_combout  & ( (\ALU|ALU_ResultSig~318_combout  & !\ALU|ALU_ResultSig~362_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~318_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ALU|ALU_ResultSig~362_combout ),
	.datae(!\ALU|ALU_ResultSig~377_combout ),
	.dataf(!\ALU|ALU_ResultSig~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~378 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~378 .lut_mask = 64'h0000000033003000;
defparam \ALU|ALU_ResultSig~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~379 (
// Equation(s):
// \ALU|ALU_ResultSig~379_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \REG|Mux23~10_combout  & ( (!\ALU|Equal73~3_combout  & (\ALU|ALU_ResultSig~227_combout  & \ALU|ALU_ResultSig~378_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\REG|Mux23~10_combout  & ( (\ALU|Equal73~3_combout  & (\ALU|ALU_ResultSig~227_combout  & \ALU|ALU_ResultSig~378_combout )) ) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~227_combout ),
	.datad(!\ALU|ALU_ResultSig~378_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\REG|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~379 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~379 .lut_mask = 64'h000500000000000A;
defparam \ALU|ALU_ResultSig~379 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~380 (
// Equation(s):
// \ALU|ALU_ResultSig~380_combout  = ( \ALU|ALU_ResultSig~1_combout  & ( (!\ALU|ALU_ResultSig~340_combout  & (!\ALU|ALU_ResultSig~362_combout  & !\ALU|Equal73~4_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~340_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~362_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~380 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~380 .lut_mask = 64'h00000000A000A000;
defparam \ALU|ALU_ResultSig~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~381 (
// Equation(s):
// \ALU|ALU_ResultSig~381_combout  = ( \REG|Mux18~10_combout  & ( \REG|Mux17~10_combout  & ( ((\ALU|ALU_ResultSig~61_combout ) # (\ALU|ALU_ResultSig~62_combout )) # (\ALU|ALU_ResultSig~380_combout ) ) ) ) # ( !\REG|Mux18~10_combout  & ( \REG|Mux17~10_combout 
//  & ( (!\ALU|ALU_ResultSig~61_combout  & ((\ALU|ALU_ResultSig~62_combout ) # (\ALU|ALU_ResultSig~380_combout ))) ) ) ) # ( \REG|Mux18~10_combout  & ( !\REG|Mux17~10_combout  & ( \ALU|ALU_ResultSig~61_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~380_combout ),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\REG|Mux18~10_combout ),
	.dataf(!\REG|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~381 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~381 .lut_mask = 64'h000000FF770077FF;
defparam \ALU|ALU_ResultSig~381 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~370 (
// Equation(s):
// \ALU|ALU_ResultSig~370_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( 
// \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~370 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~370 .lut_mask = 64'h000004CC000044C8;
defparam \ALU|ALU_ResultSig~370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~372 (
// Equation(s):
// \ALU|ALU_ResultSig~372_combout  = ( \REG|Mux11~4_combout  & ( \ALU|ALU_ResultSig~48_combout  & ( (!\ALU|ALU_ResultSig~142_combout  & ((\REG|Mux11~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux11~4_combout  & ( 
// \ALU|ALU_ResultSig~48_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~9_combout  & !\ALU|ALU_ResultSig~142_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux11~9_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~142_combout ),
	.datae(!\REG|Mux11~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~372 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~372 .lut_mask = 64'h0000000022007700;
defparam \ALU|ALU_ResultSig~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~373 (
// Equation(s):
// \ALU|ALU_ResultSig~373_combout  = ( \ALU|Equal68~7_combout  & ( (\ALU|Equal73~2_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ALU|Equal68~6_combout )))) ) ) # ( 
// !\ALU|Equal68~7_combout  & ( (\ALU|Equal68~6_combout  & (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~373 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~373 .lut_mask = 64'h0007000700EF00EF;
defparam \ALU|ALU_ResultSig~373 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~375 (
// Equation(s):
// \ALU|ALU_ResultSig~375_combout  = ( \REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~129_combout  & (!\ALU|ALU_ResultSig~135_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux7~4_combout )))) ) ) # ( !\REG|Mux7~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~129_combout  & (\REG|Mux7~4_combout  & !\ALU|ALU_ResultSig~135_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~129_combout ),
	.datac(!\REG|Mux7~4_combout ),
	.datad(!\ALU|ALU_ResultSig~135_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~375 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~375 .lut_mask = 64'h0100010023002300;
defparam \ALU|ALU_ResultSig~375 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~371 (
// Equation(s):
// \ALU|ALU_ResultSig~371_combout  = ( \REG|Mux12~9_combout  & ( \REG|Mux12~4_combout  & ( \ALU|ALU_ResultSig~142_combout  ) ) ) # ( !\REG|Mux12~9_combout  & ( \REG|Mux12~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~142_combout ) ) ) ) # ( \REG|Mux12~9_combout  & ( !\REG|Mux12~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~142_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~142_combout ),
	.datad(gnd),
	.datae(!\REG|Mux12~9_combout ),
	.dataf(!\REG|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~371 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~371 .lut_mask = 64'h00000A0A05050F0F;
defparam \ALU|ALU_ResultSig~371 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~374 (
// Equation(s):
// \ALU|ALU_ResultSig~374_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~135_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~9_combout  & \ALU|ALU_ResultSig~135_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~135_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~374 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~374 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~374 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~376 (
// Equation(s):
// \ALU|ALU_ResultSig~376_combout  = ( \ALU|ALU_ResultSig~371_combout  & ( \ALU|ALU_ResultSig~374_combout  & ( (\ALU|ALU_ResultSig~370_combout  & \ALU|ALU_ResultSig~373_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~371_combout  & ( \ALU|ALU_ResultSig~374_combout  
// & ( (\ALU|ALU_ResultSig~370_combout  & ((!\ALU|ALU_ResultSig~372_combout ) # (\ALU|ALU_ResultSig~373_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~371_combout  & ( !\ALU|ALU_ResultSig~374_combout  & ( (\ALU|ALU_ResultSig~373_combout  & 
// ((!\ALU|ALU_ResultSig~375_combout ) # (\ALU|ALU_ResultSig~370_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~371_combout  & ( !\ALU|ALU_ResultSig~374_combout  & ( (!\ALU|ALU_ResultSig~370_combout  & (!\ALU|ALU_ResultSig~375_combout  & 
// ((!\ALU|ALU_ResultSig~372_combout ) # (\ALU|ALU_ResultSig~373_combout )))) # (\ALU|ALU_ResultSig~370_combout  & ((!\ALU|ALU_ResultSig~372_combout ) # ((\ALU|ALU_ResultSig~373_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~370_combout ),
	.datab(!\ALU|ALU_ResultSig~372_combout ),
	.datac(!\ALU|ALU_ResultSig~373_combout ),
	.datad(!\ALU|ALU_ResultSig~375_combout ),
	.datae(!\ALU|ALU_ResultSig~371_combout ),
	.dataf(!\ALU|ALU_ResultSig~374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~376 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~376 .lut_mask = 64'hCF450F0545450505;
defparam \ALU|ALU_ResultSig~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~385 (
// Equation(s):
// \ALU|ALU_ResultSig~385_combout  = ( \REG|Mux13~4_combout  & ( (!\ALU|ALU_ResultSig~134_combout  & (\ALU|ALU_ResultSig~150_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux13~9_combout )))) ) ) # ( !\REG|Mux13~4_combout  & ( 
// (!\ALU|ALU_ResultSig~134_combout  & (\REG|Mux13~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~150_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~134_combout ),
	.datab(!\REG|Mux13~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~150_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~385 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~385 .lut_mask = 64'h00200020002A002A;
defparam \ALU|ALU_ResultSig~385 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~383 (
// Equation(s):
// \ALU|ALU_ResultSig~383_combout  = ( \REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout ) ) ) ) # ( !\REG|Mux15~4_combout  & ( \REG|Mux15~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout )) ) ) ) # ( \REG|Mux15~4_combout  & ( !\REG|Mux15~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~180_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~236_combout ),
	.datae(!\REG|Mux15~4_combout ),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~383 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~383 .lut_mask = 64'h0000110022003300;
defparam \ALU|ALU_ResultSig~383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~382 (
// Equation(s):
// \ALU|ALU_ResultSig~382_combout  = ( \ALU|ALU_ResultSig~236_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout )) ) )

	.dataa(!\REG|Mux16~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux16~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~382 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~382 .lut_mask = 64'h000000001D1D1D1D;
defparam \ALU|ALU_ResultSig~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~384 (
// Equation(s):
// \ALU|ALU_ResultSig~384_combout  = ( \ALU|ALU_ResultSig~134_combout  & ( \REG|Mux14~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux14~4_combout ) ) ) ) # ( \ALU|ALU_ResultSig~134_combout  & ( !\REG|Mux14~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux14~4_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux14~4_combout ),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~134_combout ),
	.dataf(!\REG|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~384 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~384 .lut_mask = 64'h000005050000AFAF;
defparam \ALU|ALU_ResultSig~384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~386 (
// Equation(s):
// \ALU|ALU_ResultSig~386_combout  = ( \ALU|ALU_ResultSig~382_combout  & ( \ALU|ALU_ResultSig~384_combout  & ( !\ALU|ALU_ResultSig~138_combout  ) ) ) # ( !\ALU|ALU_ResultSig~382_combout  & ( \ALU|ALU_ResultSig~384_combout  & ( 
// (!\ALU|ALU_ResultSig~138_combout  & ((!\ALU|ALU_ResultSig~139_combout ) # (\ALU|ALU_ResultSig~383_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~382_combout  & ( !\ALU|ALU_ResultSig~384_combout  & ( !\ALU|ALU_ResultSig~138_combout  ) ) ) # ( 
// !\ALU|ALU_ResultSig~382_combout  & ( !\ALU|ALU_ResultSig~384_combout  & ( (!\ALU|ALU_ResultSig~138_combout  & (((!\ALU|ALU_ResultSig~139_combout  & \ALU|ALU_ResultSig~385_combout )) # (\ALU|ALU_ResultSig~383_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~138_combout ),
	.datab(!\ALU|ALU_ResultSig~139_combout ),
	.datac(!\ALU|ALU_ResultSig~385_combout ),
	.datad(!\ALU|ALU_ResultSig~383_combout ),
	.datae(!\ALU|ALU_ResultSig~382_combout ),
	.dataf(!\ALU|ALU_ResultSig~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~386 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~386 .lut_mask = 64'h08AAAAAA88AAAAAA;
defparam \ALU|ALU_ResultSig~386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~387 (
// Equation(s):
// \ALU|ALU_ResultSig~387_combout  = ( \ALU|ALU_ResultSig~376_combout  & ( !\ALU|ALU_ResultSig~386_combout  & ( (!\ALU|ALU_ResultSig~364_combout  & (\ALU|ALU_ResultSig~369_combout  & (!\ALU|ALU_ResultSig~379_combout  & !\ALU|ALU_ResultSig~381_combout ))) ) ) 
// )

	.dataa(!\ALU|ALU_ResultSig~364_combout ),
	.datab(!\ALU|ALU_ResultSig~369_combout ),
	.datac(!\ALU|ALU_ResultSig~379_combout ),
	.datad(!\ALU|ALU_ResultSig~381_combout ),
	.datae(!\ALU|ALU_ResultSig~376_combout ),
	.dataf(!\ALU|ALU_ResultSig~386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~387 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~387 .lut_mask = 64'h0000200000000000;
defparam \ALU|ALU_ResultSig~387 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N27
cyclonev_lcell_comb \ALU|ALU_Result[8]~30 (
// Equation(s):
// \ALU|ALU_Result[8]~30_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \REG|Mux23~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \REG|Mux23~4_combout  & ( 
// (\ALU|Equal73~0_combout  & ((\REG|Mux23~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\REG|Mux23~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( !\REG|Mux23~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~9_combout  & \ALU|Equal73~0_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux23~9_combout ),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[8]~30 .extended_lut = "off";
defparam \ALU|ALU_Result[8]~30 .lut_mask = 64'h000A00FF005F00FF;
defparam \ALU|ALU_Result[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N30
cyclonev_lcell_comb \ALU|ALU_Result[8]~31 (
// Equation(s):
// \ALU|ALU_Result[8]~31_combout  = ( \ALU|Add1~33_sumout  & ( \ALU|Add0~37_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[8]~30_combout  & !\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( !\ALU|Add1~33_sumout  & ( \ALU|Add0~37_sumout  & ( 
// (!\ALU|ALU_Result[8]~30_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~33_sumout  & ( !\ALU|Add0~37_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[8]~30_combout ) ) ) ) # ( !\ALU|Add1~33_sumout  & ( !\ALU|Add0~37_sumout  & 
// ( !\ALU|ALU_Result[8]~30_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[8]~30_combout ),
	.datad(!\ALU|ALU_Result[3]~5_combout ),
	.datae(!\ALU|Add1~33_sumout ),
	.dataf(!\ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[8]~31 .extended_lut = "off";
defparam \ALU|ALU_Result[8]~31 .lut_mask = 64'hF0F0C0C0F000C000;
defparam \ALU|ALU_Result[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N15
cyclonev_lcell_comb \ALU|ALU_Result[8]~32 (
// Equation(s):
// \ALU|ALU_Result[8]~32_combout  = ( \ALU|ALU_ResultSig~387_combout  & ( \ALU|ALU_Result[8]~31_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~392_combout ) # ((!\ALU|ALU_ResultSig~361_combout  & !\ALU|ALU_ResultSig~53_combout )))) ) ) ) 
// # ( !\ALU|ALU_ResultSig~387_combout  & ( \ALU|ALU_Result[8]~31_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~53_combout ) # (!\ALU|ALU_ResultSig~392_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~387_combout  & ( 
// !\ALU|ALU_Result[8]~31_combout  ) ) # ( !\ALU|ALU_ResultSig~387_combout  & ( !\ALU|ALU_Result[8]~31_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~361_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~53_combout ),
	.datad(!\ALU|ALU_ResultSig~392_combout ),
	.datae(!\ALU|ALU_ResultSig~387_combout ),
	.dataf(!\ALU|ALU_Result[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[8]~32 .extended_lut = "off";
defparam \ALU|ALU_Result[8]~32 .lut_mask = 64'hFFFFFFFF33303320;
defparam \ALU|ALU_Result[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N21
cyclonev_lcell_comb \REG|registers[4][8]~feeder (
// Equation(s):
// \REG|registers[4][8]~feeder_combout  = \ALU|ALU_Result[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][8]~feeder .extended_lut = "off";
defparam \REG|registers[4][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \REG|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N23
dffeas \REG|registers[4][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][8] .is_wysiwyg = "true";
defparam \REG|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N44
dffeas \REG|registers[5][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][8] .is_wysiwyg = "true";
defparam \REG|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N8
dffeas \REG|registers[7][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][8] .is_wysiwyg = "true";
defparam \REG|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N55
dffeas \REG|registers[6][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][8] .is_wysiwyg = "true";
defparam \REG|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N9
cyclonev_lcell_comb \REG|Mux23~7 (
// Equation(s):
// \REG|Mux23~7_combout  = ( \REG|registers[6][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & ((\REG|registers[7][8]~q ))) ) ) ) # ( !\REG|registers[6][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[5][8]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[7][8]~q ))) ) ) ) # ( \REG|registers[6][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[4][8]~q ) ) ) ) # ( !\REG|registers[6][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[4][8]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[4][8]~q ),
	.datab(!\REG|registers[5][8]~q ),
	.datac(!\REG|registers[7][8]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[6][8]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~7 .extended_lut = "off";
defparam \REG|Mux23~7 .lut_mask = 64'h550055FF330F330F;
defparam \REG|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N3
cyclonev_lcell_comb \REG|registers[12][8]~feeder (
// Equation(s):
// \REG|registers[12][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][8]~feeder .extended_lut = "off";
defparam \REG|registers[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N5
dffeas \REG|registers[12][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][8] .is_wysiwyg = "true";
defparam \REG|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N34
dffeas \REG|registers[14][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][8] .is_wysiwyg = "true";
defparam \REG|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N14
dffeas \REG|registers[15][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][8] .is_wysiwyg = "true";
defparam \REG|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N27
cyclonev_lcell_comb \REG|registers[13][8]~feeder (
// Equation(s):
// \REG|registers[13][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][8]~feeder .extended_lut = "off";
defparam \REG|registers[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N29
dffeas \REG|registers[13][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][8] .is_wysiwyg = "true";
defparam \REG|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N15
cyclonev_lcell_comb \REG|Mux23~6 (
// Equation(s):
// \REG|Mux23~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][8]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][8]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][8]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][8]~q  ) ) )

	.dataa(!\REG|registers[12][8]~q ),
	.datab(!\REG|registers[14][8]~q ),
	.datac(!\REG|registers[15][8]~q ),
	.datad(!\REG|registers[13][8]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~6 .extended_lut = "off";
defparam \REG|Mux23~6 .lut_mask = 64'h5555333300FF0F0F;
defparam \REG|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N20
dffeas \REG|registers[11][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][8] .is_wysiwyg = "true";
defparam \REG|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N57
cyclonev_lcell_comb \REG|registers[8][8]~feeder (
// Equation(s):
// \REG|registers[8][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][8]~feeder .extended_lut = "off";
defparam \REG|registers[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N58
dffeas \REG|registers[8][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][8] .is_wysiwyg = "true";
defparam \REG|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N15
cyclonev_lcell_comb \REG|registers[9][8]~feeder (
// Equation(s):
// \REG|registers[9][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][8]~feeder .extended_lut = "off";
defparam \REG|registers[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N16
dffeas \REG|registers[9][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][8] .is_wysiwyg = "true";
defparam \REG|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N26
dffeas \REG|registers[10][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][8] .is_wysiwyg = "true";
defparam \REG|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N33
cyclonev_lcell_comb \REG|Mux23~5 (
// Equation(s):
// \REG|Mux23~5_combout  = ( \REG|registers[10][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[11][8]~q ) ) ) ) # ( !\REG|registers[10][8]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[11][8]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[10][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][8]~q ))) ) ) ) # ( !\REG|registers[10][8]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[8][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[9][8]~q ))) ) ) )

	.dataa(!\REG|registers[11][8]~q ),
	.datab(!\REG|registers[8][8]~q ),
	.datac(!\REG|registers[9][8]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[10][8]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~5 .extended_lut = "off";
defparam \REG|Mux23~5 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N35
dffeas \REG|registers[1][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][8] .is_wysiwyg = "true";
defparam \REG|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N57
cyclonev_lcell_comb \REG|registers[0][8]~feeder (
// Equation(s):
// \REG|registers[0][8]~feeder_combout  = ( \ALU|ALU_Result[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][8]~feeder .extended_lut = "off";
defparam \REG|registers[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N59
dffeas \REG|registers[0][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][8] .is_wysiwyg = "true";
defparam \REG|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N14
dffeas \REG|registers[2][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][8] .is_wysiwyg = "true";
defparam \REG|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N14
dffeas \REG|registers[3][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[8]~32_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][8] .is_wysiwyg = "true";
defparam \REG|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N15
cyclonev_lcell_comb \REG|Mux23~8 (
// Equation(s):
// \REG|Mux23~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][8]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][8]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][8]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][8]~q  ) ) )

	.dataa(!\REG|registers[1][8]~q ),
	.datab(!\REG|registers[0][8]~q ),
	.datac(!\REG|registers[2][8]~q ),
	.datad(!\REG|registers[3][8]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~8 .extended_lut = "off";
defparam \REG|Mux23~8 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N30
cyclonev_lcell_comb \REG|Mux23~9 (
// Equation(s):
// \REG|Mux23~9_combout  = ( \REG|Mux23~5_combout  & ( \REG|Mux23~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux23~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux23~6_combout )))) ) ) ) # ( !\REG|Mux23~5_combout  & ( \REG|Mux23~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux23~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux23~6_combout ))))) ) ) ) # ( \REG|Mux23~5_combout  & ( !\REG|Mux23~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux23~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux23~6_combout ))))) ) ) ) # ( !\REG|Mux23~5_combout  & ( !\REG|Mux23~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux23~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux23~6_combout ))))) ) ) )

	.dataa(!\REG|Mux23~7_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux23~6_combout ),
	.datae(!\REG|Mux23~5_combout ),
	.dataf(!\REG|Mux23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~9 .extended_lut = "off";
defparam \REG|Mux23~9 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REG|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N24
cyclonev_lcell_comb \REG|Mux23~10 (
// Equation(s):
// \REG|Mux23~10_combout  = ( \REG|Mux23~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux23~9_combout ) ) ) # ( !\REG|Mux23~4_combout  & ( (\REG|Mux23~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) 
// )

	.dataa(gnd),
	.datab(!\REG|Mux23~9_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux23~10 .extended_lut = "off";
defparam \REG|Mux23~10 .lut_mask = 64'h3300330033FF33FF;
defparam \REG|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~473 (
// Equation(s):
// \ALU|ALU_ResultSig~473_combout  = ( \REG|Mux13~10_combout  & ( \REG|Mux23~10_combout  & ( (!\ALU|ALU_ResultSig~472_combout  & (((\ALU|ALU_ResultSig~471_combout ) # (\ALU|ALU_ResultSig~1_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( 
// !\REG|Mux13~10_combout  & ( \REG|Mux23~10_combout  & ( (!\ALU|ALU_ResultSig~472_combout  & (((!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~471_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( \REG|Mux13~10_combout  & ( !\REG|Mux23~10_combout  & ( 
// (!\ALU|ALU_ResultSig~472_combout  & (!\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~471_combout ) # (\ALU|ALU_ResultSig~1_combout )))) ) ) ) # ( !\REG|Mux13~10_combout  & ( !\REG|Mux23~10_combout  & ( (!\ALU|ALU_ResultSig~472_combout  & 
// (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~471_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~472_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\ALU|ALU_ResultSig~471_combout ),
	.datae(!\REG|Mux13~10_combout ),
	.dataf(!\REG|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~473 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~473 .lut_mask = 64'h0080088822A22AAA;
defparam \ALU|ALU_ResultSig~473 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~465 (
// Equation(s):
// \ALU|ALU_ResultSig~465_combout  = ( \REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( \ALU|ALU_ResultSig~402_combout  ) ) ) # ( !\REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~402_combout ) ) ) ) # ( \REG|Mux3~9_combout  & ( !\REG|Mux3~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~402_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~402_combout ),
	.datae(!\REG|Mux3~9_combout ),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~465 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~465 .lut_mask = 64'h000000CC003300FF;
defparam \ALU|ALU_ResultSig~465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~470 (
// Equation(s):
// \ALU|ALU_ResultSig~470_combout  = ( !\ALU|ALU_ResultSig~49_combout  & ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & (!\ALU|ALU_ResultSig~260_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux0~9_combout )))) ) 
// ) ) # ( !\ALU|ALU_ResultSig~49_combout  & ( !\REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~21_combout  & (\REG|Mux0~9_combout  & (!\ALU|ALU_ResultSig~260_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~21_combout ),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ALU|ALU_ResultSig~260_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~49_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~470 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~470 .lut_mask = 64'h1000000010500000;
defparam \ALU|ALU_ResultSig~470 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~466 (
// Equation(s):
// \ALU|ALU_ResultSig~466_combout  = ( \ALU|ALU_ResultSig~47_combout  & ( \REG|Mux1~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ) ) ) ) # ( \ALU|ALU_ResultSig~47_combout  & ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux1~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux1~4_combout ),
	.datae(!\ALU|ALU_ResultSig~47_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~466 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~466 .lut_mask = 64'h000000330000CCFF;
defparam \ALU|ALU_ResultSig~466 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~467 (
// Equation(s):
// \ALU|ALU_ResultSig~467_combout  = ( \REG|Mux4~4_combout  & ( \REG|Mux4~9_combout  & ( \ALU|ALU_ResultSig~41_combout  ) ) ) # ( !\REG|Mux4~4_combout  & ( \REG|Mux4~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~41_combout ) ) ) ) # ( \REG|Mux4~4_combout  & ( !\REG|Mux4~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~41_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~41_combout ),
	.datad(gnd),
	.datae(!\REG|Mux4~4_combout ),
	.dataf(!\REG|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~467 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~467 .lut_mask = 64'h000003030C0C0F0F;
defparam \ALU|ALU_ResultSig~467 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~468 (
// Equation(s):
// \ALU|ALU_ResultSig~468_combout  = ( \REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~445_combout  & (!\ALU|ALU_ResultSig~49_combout  & \ALU|ALU_ResultSig~130_combout )) ) ) ) # ( !\REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( 
// (!\ALU|ALU_ResultSig~445_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~49_combout  & \ALU|ALU_ResultSig~130_combout ))) ) ) ) # ( \REG|Mux2~9_combout  & ( !\REG|Mux2~4_combout  & ( 
// (!\ALU|ALU_ResultSig~445_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~49_combout  & \ALU|ALU_ResultSig~130_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~445_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~49_combout ),
	.datad(!\ALU|ALU_ResultSig~130_combout ),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~468 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~468 .lut_mask = 64'h00000080002000A0;
defparam \ALU|ALU_ResultSig~468 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~469 (
// Equation(s):
// \ALU|ALU_ResultSig~469_combout  = ( \REG|Mux5~10_combout  & ( \REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~467_combout  & (!\ALU|ALU_ResultSig~49_combout  & (!\ALU|ALU_ResultSig~468_combout  & !\ALU|ALU_ResultSig~50_combout ))) ) ) ) # ( 
// !\REG|Mux5~10_combout  & ( \REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~467_combout  & (!\ALU|ALU_ResultSig~49_combout  & !\ALU|ALU_ResultSig~468_combout )) ) ) ) # ( \REG|Mux5~10_combout  & ( !\REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~467_combout  
// & (!\ALU|ALU_ResultSig~468_combout  & ((!\ALU|ALU_ResultSig~50_combout ) # (\ALU|ALU_ResultSig~49_combout )))) ) ) ) # ( !\REG|Mux5~10_combout  & ( !\REG|Mux6~10_combout  & ( (!\ALU|ALU_ResultSig~467_combout  & !\ALU|ALU_ResultSig~468_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~467_combout ),
	.datab(!\ALU|ALU_ResultSig~49_combout ),
	.datac(!\ALU|ALU_ResultSig~468_combout ),
	.datad(!\ALU|ALU_ResultSig~50_combout ),
	.datae(!\REG|Mux5~10_combout ),
	.dataf(!\REG|Mux6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~469 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~469 .lut_mask = 64'hA0A0A02080808000;
defparam \ALU|ALU_ResultSig~469 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~474 (
// Equation(s):
// \ALU|ALU_ResultSig~474_combout  = ( \ALU|ALU_ResultSig~466_combout  & ( \ALU|ALU_ResultSig~469_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) ) # ( !\ALU|ALU_ResultSig~466_combout  & ( \ALU|ALU_ResultSig~469_combout  & ( (\ALU|ALU_ResultSig~244_combout  
// & (((\ALU|ALU_ResultSig~470_combout ) # (\ALU|ALU_ResultSig~465_combout )) # (\ALU|ALU_ResultSig~473_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~466_combout  & ( !\ALU|ALU_ResultSig~469_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) ) # ( 
// !\ALU|ALU_ResultSig~466_combout  & ( !\ALU|ALU_ResultSig~469_combout  & ( \ALU|ALU_ResultSig~244_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~244_combout ),
	.datab(!\ALU|ALU_ResultSig~473_combout ),
	.datac(!\ALU|ALU_ResultSig~465_combout ),
	.datad(!\ALU|ALU_ResultSig~470_combout ),
	.datae(!\ALU|ALU_ResultSig~466_combout ),
	.dataf(!\ALU|ALU_ResultSig~469_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~474 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~474 .lut_mask = 64'h5555555515555555;
defparam \ALU|ALU_ResultSig~474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N3
cyclonev_lcell_comb \ALU|ALU_Result[12]~42 (
// Equation(s):
// \ALU|ALU_Result[12]~42_combout  = ( \REG|Mux19~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux19~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( 
// (\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \REG|Mux19~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|Equal73~0_combout  & ((\REG|Mux19~9_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\REG|Mux19~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|Equal73~0_combout  & ((\REG|Mux19~9_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [12]))) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal73~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\REG|Mux19~9_combout ),
	.datae(!\REG|Mux19~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[12]~42 .extended_lut = "off";
defparam \ALU|ALU_Result[12]~42 .lut_mask = 64'h0333033303033333;
defparam \ALU|ALU_Result[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N57
cyclonev_lcell_comb \ALU|Add0~53 (
// Equation(s):
// \ALU|Add0~53_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux19~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [12] ) + ( \ALU|Add0~50  ))
// \ALU|Add0~54  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux19~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [12] ) + ( \ALU|Add0~50  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux19~4_combout ),
	.datad(!\REG|Mux19~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~53_sumout ),
	.cout(\ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~53 .extended_lut = "off";
defparam \ALU|Add0~53 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N36
cyclonev_lcell_comb \ALU|Add1~49 (
// Equation(s):
// \ALU|Add1~49_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux19~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [12] ) + ( \ALU|Add1~46  ))
// \ALU|Add1~50  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux19~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux19~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [12] 
// ) + ( \ALU|Add1~46  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux19~4_combout ),
	.datad(!\REG|Mux19~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\ALU|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~49_sumout ),
	.cout(\ALU|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~49 .extended_lut = "off";
defparam \ALU|Add1~49 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N6
cyclonev_lcell_comb \ALU|ALU_Result[12]~43 (
// Equation(s):
// \ALU|ALU_Result[12]~43_combout  = ( \ALU|Add0~53_sumout  & ( \ALU|Add1~49_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[12]~42_combout )) ) ) ) # ( !\ALU|Add0~53_sumout  & ( \ALU|Add1~49_sumout  & ( 
// (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[12]~42_combout ) ) ) ) # ( \ALU|Add0~53_sumout  & ( !\ALU|Add1~49_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[12]~42_combout ) ) ) ) # ( !\ALU|Add0~53_sumout  & ( !\ALU|Add1~49_sumout  
// & ( !\ALU|ALU_Result[12]~42_combout  ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[12]~42_combout ),
	.datae(!\ALU|Add0~53_sumout ),
	.dataf(!\ALU|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[12]~43 .extended_lut = "off";
defparam \ALU|ALU_Result[12]~43 .lut_mask = 64'hFF00AA00F000A000;
defparam \ALU|ALU_Result[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N51
cyclonev_lcell_comb \ALU|ALU_Result[12]~44 (
// Equation(s):
// \ALU|ALU_Result[12]~44_combout  = ( \ALU|ALU_ResultSig~474_combout  & ( \ALU|ALU_Result[12]~43_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~486_combout ) # (\ALU|ALU_ResultSig~270_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~474_combout  & ( \ALU|ALU_Result[12]~43_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~486_combout ) # ((\ALU|ALU_ResultSig~270_combout  & !\ALU|ALU_ResultSig~479_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~474_combout  & ( !\ALU|ALU_Result[12]~43_combout  ) ) # ( !\ALU|ALU_ResultSig~474_combout  & ( !\ALU|ALU_Result[12]~43_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~486_combout ),
	.datab(!\ALU|ALU_ResultSig~270_combout ),
	.datac(!\ALU|ALU_Result[3]~2_combout ),
	.datad(!\ALU|ALU_ResultSig~479_combout ),
	.datae(!\ALU|ALU_ResultSig~474_combout ),
	.dataf(!\ALU|ALU_Result[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[12]~44 .extended_lut = "off";
defparam \ALU|ALU_Result[12]~44 .lut_mask = 64'hFFFFFFFF0B0A0B0B;
defparam \ALU|ALU_Result[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N37
dffeas \REG|registers[1][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][12] .is_wysiwyg = "true";
defparam \REG|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N14
dffeas \REG|registers[0][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][12] .is_wysiwyg = "true";
defparam \REG|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y16_N50
dffeas \REG|registers[3][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][12] .is_wysiwyg = "true";
defparam \REG|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N26
dffeas \REG|registers[2][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][12] .is_wysiwyg = "true";
defparam \REG|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N27
cyclonev_lcell_comb \REG|Mux19~8 (
// Equation(s):
// \REG|Mux19~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][12]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][12]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][12]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][12]~q  ) ) )

	.dataa(!\REG|registers[1][12]~q ),
	.datab(!\REG|registers[0][12]~q ),
	.datac(!\REG|registers[3][12]~q ),
	.datad(!\REG|registers[2][12]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~8 .extended_lut = "off";
defparam \REG|Mux19~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \REG|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N37
dffeas \REG|registers[8][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][12] .is_wysiwyg = "true";
defparam \REG|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N8
dffeas \REG|registers[11][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][12] .is_wysiwyg = "true";
defparam \REG|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N54
cyclonev_lcell_comb \REG|registers[10][12]~feeder (
// Equation(s):
// \REG|registers[10][12]~feeder_combout  = ( \ALU|ALU_Result[12]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[10][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[10][12]~feeder .extended_lut = "off";
defparam \REG|registers[10][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[10][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N56
dffeas \REG|registers[10][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][12] .is_wysiwyg = "true";
defparam \REG|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y16_N41
dffeas \REG|registers[9][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][12] .is_wysiwyg = "true";
defparam \REG|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N9
cyclonev_lcell_comb \REG|Mux19~5 (
// Equation(s):
// \REG|Mux19~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[11][12]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[10][12]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[9][12]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[11][12]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[9][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[8][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[10][12]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|registers[8][12]~q ),
	.datac(!\REG|registers[11][12]~q ),
	.datad(!\REG|registers[10][12]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~5 .extended_lut = "off";
defparam \REG|Mux19~5 .lut_mask = 64'h227705052277AFAF;
defparam \REG|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N51
cyclonev_lcell_comb \REG|registers[4][12]~feeder (
// Equation(s):
// \REG|registers[4][12]~feeder_combout  = ( \ALU|ALU_Result[12]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][12]~feeder .extended_lut = "off";
defparam \REG|registers[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y19_N53
dffeas \REG|registers[4][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][12] .is_wysiwyg = "true";
defparam \REG|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N25
dffeas \REG|registers[6][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][12] .is_wysiwyg = "true";
defparam \REG|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N32
dffeas \REG|registers[7][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][12] .is_wysiwyg = "true";
defparam \REG|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N53
dffeas \REG|registers[5][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][12] .is_wysiwyg = "true";
defparam \REG|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N0
cyclonev_lcell_comb \REG|Mux19~7 (
// Equation(s):
// \REG|Mux19~7_combout  = ( \REG|registers[5][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[7][12]~q ) ) ) ) # ( !\REG|registers[5][12]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[7][12]~q ) ) ) ) # ( \REG|registers[5][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[4][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[6][12]~q ))) ) ) ) # ( !\REG|registers[5][12]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[4][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[6][12]~q ))) ) ) )

	.dataa(!\REG|registers[4][12]~q ),
	.datab(!\REG|registers[6][12]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|registers[7][12]~q ),
	.datae(!\REG|registers[5][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~7 .extended_lut = "off";
defparam \REG|Mux19~7 .lut_mask = 64'h53535353000FF0FF;
defparam \REG|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N20
dffeas \REG|registers[14][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][12] .is_wysiwyg = "true";
defparam \REG|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N47
dffeas \REG|registers[15][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][12] .is_wysiwyg = "true";
defparam \REG|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y17_N11
dffeas \REG|registers[12][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][12] .is_wysiwyg = "true";
defparam \REG|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N26
dffeas \REG|registers[13][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[12]~44_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][12] .is_wysiwyg = "true";
defparam \REG|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N21
cyclonev_lcell_comb \REG|Mux19~6 (
// Equation(s):
// \REG|Mux19~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][12]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][12]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][12]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][12]~q  ) ) )

	.dataa(!\REG|registers[14][12]~q ),
	.datab(!\REG|registers[15][12]~q ),
	.datac(!\REG|registers[12][12]~q ),
	.datad(!\REG|registers[13][12]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~6 .extended_lut = "off";
defparam \REG|Mux19~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \REG|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N6
cyclonev_lcell_comb \REG|Mux19~9 (
// Equation(s):
// \REG|Mux19~9_combout  = ( \REG|Mux19~7_combout  & ( \REG|Mux19~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux19~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux19~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|Mux19~7_combout  & ( \REG|Mux19~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\REG|Mux19~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux19~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( \REG|Mux19~7_combout  & ( !\REG|Mux19~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux19~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux19~5_combout )))) ) ) ) # ( !\REG|Mux19~7_combout  & ( !\REG|Mux19~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux19~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux19~5_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux19~8_combout ),
	.datad(!\REG|Mux19~5_combout ),
	.datae(!\REG|Mux19~7_combout ),
	.dataf(!\REG|Mux19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~9 .extended_lut = "off";
defparam \REG|Mux19~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REG|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N18
cyclonev_lcell_comb \REG|Mux19~10 (
// Equation(s):
// \REG|Mux19~10_combout  = ( \REG|Mux19~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux19~9_combout ) ) ) # ( !\REG|Mux19~4_combout  & ( (\REG|Mux19~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) 
// )

	.dataa(gnd),
	.datab(!\REG|Mux19~9_combout ),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux19~10 .extended_lut = "off";
defparam \REG|Mux19~10 .lut_mask = 64'h3300330033FF33FF;
defparam \REG|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~549 (
// Equation(s):
// \ALU|ALU_ResultSig~549_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \REG|Mux15~4_combout  & ( (!\ALU|Equal73~3_combout  & ((\REG|Mux15~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \REG|Mux15~4_combout  & ( (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\REG|Mux15~9_combout )) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( !\REG|Mux15~4_combout  & ( (!\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux15~9_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( !\REG|Mux15~4_combout  & ( (\ALU|Equal73~3_combout  & ((!\REG|Mux15~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux15~9_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~549 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~549 .lut_mask = 64'h550500A050000AAA;
defparam \ALU|ALU_ResultSig~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~551 (
// Equation(s):
// \ALU|ALU_ResultSig~551_combout  = ( \ALU|ALU_ResultSig~1_combout  & ( \ALU|ALU_ResultSig~549_combout  & ( (!\ALU|ALU_ResultSig~550_combout  & ((!\ALU|Equal73~4_combout  & (\REG|Mux9~10_combout )) # (\ALU|Equal73~4_combout  & ((\REG|Mux19~10_combout ))))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~1_combout  & ( \ALU|ALU_ResultSig~549_combout  & ( (!\ALU|ALU_ResultSig~550_combout  & ((!\ALU|Equal73~4_combout ) # (\REG|Mux19~10_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~1_combout  & ( !\ALU|ALU_ResultSig~549_combout  & ( 
// (!\ALU|ALU_ResultSig~550_combout  & ((!\ALU|Equal73~4_combout  & (\REG|Mux9~10_combout )) # (\ALU|Equal73~4_combout  & ((\REG|Mux19~10_combout ))))) ) ) ) # ( !\ALU|ALU_ResultSig~1_combout  & ( !\ALU|ALU_ResultSig~549_combout  & ( (\ALU|Equal73~4_combout  
// & (!\ALU|ALU_ResultSig~550_combout  & \REG|Mux19~10_combout )) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~550_combout ),
	.datac(!\REG|Mux9~10_combout ),
	.datad(!\REG|Mux19~10_combout ),
	.datae(!\ALU|ALU_ResultSig~1_combout ),
	.dataf(!\ALU|ALU_ResultSig~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~551 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~551 .lut_mask = 64'h0044084C88CC084C;
defparam \ALU|ALU_ResultSig~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~545 (
// Equation(s):
// \ALU|ALU_ResultSig~545_combout  = ( \ALU|ALU_ResultSig~149_combout  & ( \REG|Mux0~4_combout  & ( (\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~149_combout  & ( !\REG|Mux0~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux0~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux0~9_combout ),
	.datae(!\ALU|ALU_ResultSig~149_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~545 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~545 .lut_mask = 64'h000000AA000055FF;
defparam \ALU|ALU_ResultSig~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~546 (
// Equation(s):
// \ALU|ALU_ResultSig~546_combout  = ( !\ALU|ALU_ResultSig~134_combout  & ( !\ALU|ALU_ResultSig~150_combout  & ( (\ALU|ALU_ResultSig~142_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )))) ) ) )

	.dataa(!\REG|Mux4~4_combout ),
	.datab(!\REG|Mux4~9_combout ),
	.datac(!\ALU|ALU_ResultSig~142_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~134_combout ),
	.dataf(!\ALU|ALU_ResultSig~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~546 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~546 .lut_mask = 64'h0305000000000000;
defparam \ALU|ALU_ResultSig~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~547 (
// Equation(s):
// \ALU|ALU_ResultSig~547_combout  = ( !\ALU|ALU_ResultSig~134_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~309_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~134_combout  & ( !\REG|Mux3~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout  & \ALU|ALU_ResultSig~309_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\ALU|ALU_ResultSig~309_combout ),
	.datae(!\ALU|ALU_ResultSig~134_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~547 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~547 .lut_mask = 64'h0005000000AF0000;
defparam \ALU|ALU_ResultSig~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~548 (
// Equation(s):
// \ALU|ALU_ResultSig~548_combout  = ( \ALU|ALU_ResultSig~134_combout  & ( !\ALU|ALU_ResultSig~547_combout  & ( (!\REG|Mux6~10_combout  & !\ALU|ALU_ResultSig~546_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~134_combout  & ( !\ALU|ALU_ResultSig~547_combout  & ( 
// (!\ALU|ALU_ResultSig~546_combout  & ((!\REG|Mux5~10_combout ) # (!\ALU|ALU_ResultSig~150_combout ))) ) ) )

	.dataa(!\REG|Mux6~10_combout ),
	.datab(!\ALU|ALU_ResultSig~546_combout ),
	.datac(!\REG|Mux5~10_combout ),
	.datad(!\ALU|ALU_ResultSig~150_combout ),
	.datae(!\ALU|ALU_ResultSig~134_combout ),
	.dataf(!\ALU|ALU_ResultSig~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~548 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~548 .lut_mask = 64'hCCC0888800000000;
defparam \ALU|ALU_ResultSig~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~543 (
// Equation(s):
// \ALU|ALU_ResultSig~543_combout  = ( \ALU|ALU_ResultSig~145_combout  & ( \REG|Mux2~4_combout  & ( (\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~145_combout  & ( !\REG|Mux2~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux2~9_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux2~9_combout ),
	.datae(!\ALU|ALU_ResultSig~145_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~543 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~543 .lut_mask = 64'h000000AA000055FF;
defparam \ALU|ALU_ResultSig~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~544 (
// Equation(s):
// \ALU|ALU_ResultSig~544_combout  = ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~147_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) # ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~4_combout  & \ALU|ALU_ResultSig~147_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux1~4_combout ),
	.datad(!\ALU|ALU_ResultSig~147_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~544 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~544 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~552 (
// Equation(s):
// \ALU|ALU_ResultSig~552_combout  = ( \ALU|ALU_ResultSig~543_combout  & ( \ALU|ALU_ResultSig~544_combout  & ( \ALU|ALU_ResultSig~141_combout  ) ) ) # ( !\ALU|ALU_ResultSig~543_combout  & ( \ALU|ALU_ResultSig~544_combout  & ( \ALU|ALU_ResultSig~141_combout  
// ) ) ) # ( \ALU|ALU_ResultSig~543_combout  & ( !\ALU|ALU_ResultSig~544_combout  & ( \ALU|ALU_ResultSig~141_combout  ) ) ) # ( !\ALU|ALU_ResultSig~543_combout  & ( !\ALU|ALU_ResultSig~544_combout  & ( (\ALU|ALU_ResultSig~141_combout  & 
// (((!\ALU|ALU_ResultSig~548_combout ) # (\ALU|ALU_ResultSig~545_combout )) # (\ALU|ALU_ResultSig~551_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~551_combout ),
	.datab(!\ALU|ALU_ResultSig~141_combout ),
	.datac(!\ALU|ALU_ResultSig~545_combout ),
	.datad(!\ALU|ALU_ResultSig~548_combout ),
	.datae(!\ALU|ALU_ResultSig~543_combout ),
	.dataf(!\ALU|ALU_ResultSig~544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~552 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~552 .lut_mask = 64'h3313333333333333;
defparam \ALU|ALU_ResultSig~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N0
cyclonev_lcell_comb \ALU|ALU_Result[16]~54 (
// Equation(s):
// \ALU|ALU_Result[16]~54_combout  = ( \REG|Mux15~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|Equal73~0_combout  ) ) ) # ( !\REG|Mux15~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( 
// (\ALU|Equal73~0_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REG|Mux15~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|Equal73~0_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [15]) # (\REG|Mux15~9_combout ))) ) ) ) # ( !\REG|Mux15~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|Equal73~0_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [15]) # (\REG|Mux15~9_combout ))) ) ) )

	.dataa(!\REG|Mux15~9_combout ),
	.datab(gnd),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\REG|Mux15~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[16]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[16]~54 .extended_lut = "off";
defparam \ALU|ALU_Result[16]~54 .lut_mask = 64'h050F050F000F0F0F;
defparam \ALU|ALU_Result[16]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N0
cyclonev_lcell_comb \ALU|Add0~57 (
// Equation(s):
// \ALU|Add0~57_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux18~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [13] ) + ( \ALU|Add0~54  ))
// \ALU|Add0~58  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux18~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [13] ) + ( \ALU|Add0~54  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\REG|Mux18~4_combout ),
	.datad(!\REG|Mux18~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~57_sumout ),
	.cout(\ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~57 .extended_lut = "off";
defparam \ALU|Add0~57 .lut_mask = 64'h00003333000005AF;
defparam \ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N3
cyclonev_lcell_comb \ALU|Add0~61 (
// Equation(s):
// \ALU|Add0~61_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux17~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [14] ) + ( \ALU|Add0~58  ))
// \ALU|Add0~62  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux17~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [14] ) + ( \ALU|Add0~58  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux17~4_combout ),
	.datad(!\REG|Mux17~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~61_sumout ),
	.cout(\ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~61 .extended_lut = "off";
defparam \ALU|Add0~61 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N6
cyclonev_lcell_comb \ALU|Add0~65 (
// Equation(s):
// \ALU|Add0~65_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~62  ))
// \ALU|Add0~66  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~62  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux16~4_combout ),
	.datad(!\REG|Mux16~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~65_sumout ),
	.cout(\ALU|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~65 .extended_lut = "off";
defparam \ALU|Add0~65 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N9
cyclonev_lcell_comb \ALU|Add0~69 (
// Equation(s):
// \ALU|Add0~69_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux15~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~66  ))
// \ALU|Add0~70  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux15~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~66  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux15~4_combout ),
	.datad(!\REG|Mux15~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~69_sumout ),
	.cout(\ALU|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~69 .extended_lut = "off";
defparam \ALU|Add0~69 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N39
cyclonev_lcell_comb \ALU|Add1~53 (
// Equation(s):
// \ALU|Add1~53_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux18~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [13] ) + ( \ALU|Add1~50  ))
// \ALU|Add1~54  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux18~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [13] 
// ) + ( \ALU|Add1~50  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux18~4_combout ),
	.datad(!\REG|Mux18~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\ALU|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~53_sumout ),
	.cout(\ALU|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~53 .extended_lut = "off";
defparam \ALU|Add1~53 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N42
cyclonev_lcell_comb \ALU|Add1~57 (
// Equation(s):
// \ALU|Add1~57_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux17~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [14] ) + ( \ALU|Add1~54  ))
// \ALU|Add1~58  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux17~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [14] 
// ) + ( \ALU|Add1~54  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux17~4_combout ),
	.datad(!\REG|Mux17~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\ALU|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~57_sumout ),
	.cout(\ALU|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~57 .extended_lut = "off";
defparam \ALU|Add1~57 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N45
cyclonev_lcell_comb \ALU|Add1~61 (
// Equation(s):
// \ALU|Add1~61_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~58  ))
// \ALU|Add1~62  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux16~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~58  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux16~4_combout ),
	.datac(!\REG|Mux16~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~61_sumout ),
	.cout(\ALU|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~61 .extended_lut = "off";
defparam \ALU|Add1~61 .lut_mask = 64'h0000FF0000001B1B;
defparam \ALU|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N48
cyclonev_lcell_comb \ALU|Add1~65 (
// Equation(s):
// \ALU|Add1~65_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux15~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~62  ))
// \ALU|Add1~66  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux15~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~62  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux15~4_combout ),
	.datad(!\REG|Mux15~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~65_sumout ),
	.cout(\ALU|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~65 .extended_lut = "off";
defparam \ALU|Add1~65 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N45
cyclonev_lcell_comb \ALU|ALU_Result[16]~55 (
// Equation(s):
// \ALU|ALU_Result[16]~55_combout  = ( \ALU|Add0~69_sumout  & ( \ALU|Add1~65_sumout  & ( (!\ALU|ALU_Result[16]~54_combout  & (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( !\ALU|Add0~69_sumout  & ( \ALU|Add1~65_sumout  & ( 
// (!\ALU|ALU_Result[16]~54_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( \ALU|Add0~69_sumout  & ( !\ALU|Add1~65_sumout  & ( (!\ALU|ALU_Result[16]~54_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( !\ALU|Add0~69_sumout  & ( !\ALU|Add1~65_sumout  
// & ( !\ALU|ALU_Result[16]~54_combout  ) ) )

	.dataa(!\ALU|ALU_Result[16]~54_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(gnd),
	.datae(!\ALU|Add0~69_sumout ),
	.dataf(!\ALU|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[16]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[16]~55 .extended_lut = "off";
defparam \ALU|ALU_Result[16]~55 .lut_mask = 64'hAAAAA0A088888080;
defparam \ALU|ALU_Result[16]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N54
cyclonev_lcell_comb \ALU|ALU_Result[16]~56 (
// Equation(s):
// \ALU|ALU_Result[16]~56_combout  = ( \ALU|ALU_ResultSig~552_combout  & ( \ALU|ALU_Result[16]~55_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~103_combout ) # (\ALU|ALU_ResultSig~558_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~552_combout 
//  & ( \ALU|ALU_Result[16]~55_combout  & ( (\ALU|ALU_Result[3]~2_combout  & (((\ALU|ALU_ResultSig~103_combout  & !\ALU|ALU_ResultSig~557_combout )) # (\ALU|ALU_ResultSig~558_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~552_combout  & ( 
// !\ALU|ALU_Result[16]~55_combout  ) ) # ( !\ALU|ALU_ResultSig~552_combout  & ( !\ALU|ALU_Result[16]~55_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~558_combout ),
	.datab(!\ALU|ALU_ResultSig~103_combout ),
	.datac(!\ALU|ALU_ResultSig~557_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(!\ALU|ALU_ResultSig~552_combout ),
	.dataf(!\ALU|ALU_Result[16]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[16]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[16]~56 .extended_lut = "off";
defparam \ALU|ALU_Result[16]~56 .lut_mask = 64'hFFFFFFFF00750077;
defparam \ALU|ALU_Result[16]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N2
dffeas \REG|registers[14][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][16] .is_wysiwyg = "true";
defparam \REG|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N8
dffeas \REG|registers[13][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][16] .is_wysiwyg = "true";
defparam \REG|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N26
dffeas \REG|registers[15][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][16] .is_wysiwyg = "true";
defparam \REG|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N56
dffeas \REG|registers[12][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][16] .is_wysiwyg = "true";
defparam \REG|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N18
cyclonev_lcell_comb \REG|Mux15~6 (
// Equation(s):
// \REG|Mux15~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][16]~q  ) ) )

	.dataa(!\REG|registers[14][16]~q ),
	.datab(!\REG|registers[13][16]~q ),
	.datac(!\REG|registers[15][16]~q ),
	.datad(!\REG|registers[12][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~6 .extended_lut = "off";
defparam \REG|Mux15~6 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N38
dffeas \REG|registers[7][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][16] .is_wysiwyg = "true";
defparam \REG|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N32
dffeas \REG|registers[6][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][16] .is_wysiwyg = "true";
defparam \REG|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N17
dffeas \REG|registers[5][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][16] .is_wysiwyg = "true";
defparam \REG|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N56
dffeas \REG|registers[4][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][16] .is_wysiwyg = "true";
defparam \REG|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N39
cyclonev_lcell_comb \REG|Mux15~7 (
// Equation(s):
// \REG|Mux15~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][16]~q  ) ) )

	.dataa(!\REG|registers[7][16]~q ),
	.datab(!\REG|registers[6][16]~q ),
	.datac(!\REG|registers[5][16]~q ),
	.datad(!\REG|registers[4][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~7 .extended_lut = "off";
defparam \REG|Mux15~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N20
dffeas \REG|registers[10][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][16] .is_wysiwyg = "true";
defparam \REG|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N14
dffeas \REG|registers[11][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][16] .is_wysiwyg = "true";
defparam \REG|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N26
dffeas \REG|registers[8][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][16] .is_wysiwyg = "true";
defparam \REG|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N59
dffeas \REG|registers[9][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][16] .is_wysiwyg = "true";
defparam \REG|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N15
cyclonev_lcell_comb \REG|Mux15~5 (
// Equation(s):
// \REG|Mux15~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[11][16]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][16]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[10][16]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[8][16]~q  ) ) )

	.dataa(!\REG|registers[10][16]~q ),
	.datab(!\REG|registers[11][16]~q ),
	.datac(!\REG|registers[8][16]~q ),
	.datad(!\REG|registers[9][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~5 .extended_lut = "off";
defparam \REG|Mux15~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N59
dffeas \REG|registers[0][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][16] .is_wysiwyg = "true";
defparam \REG|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N8
dffeas \REG|registers[2][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][16] .is_wysiwyg = "true";
defparam \REG|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N38
dffeas \REG|registers[1][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][16] .is_wysiwyg = "true";
defparam \REG|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N11
dffeas \REG|registers[3][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[16]~56_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][16] .is_wysiwyg = "true";
defparam \REG|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N21
cyclonev_lcell_comb \REG|Mux15~8 (
// Equation(s):
// \REG|Mux15~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][16]~q  & ( (\REG|registers[1][16]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[0][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[2][16]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[3][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[1][16]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[3][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[0][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[2][16]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|registers[0][16]~q ),
	.datac(!\REG|registers[2][16]~q ),
	.datad(!\REG|registers[1][16]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~8 .extended_lut = "off";
defparam \REG|Mux15~8 .lut_mask = 64'h272700AA272755FF;
defparam \REG|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N6
cyclonev_lcell_comb \REG|Mux15~9 (
// Equation(s):
// \REG|Mux15~9_combout  = ( \REG|Mux15~5_combout  & ( \REG|Mux15~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux15~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux15~6_combout ))) ) ) ) # ( !\REG|Mux15~5_combout  & ( \REG|Mux15~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux15~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux15~6_combout )))) ) ) ) # ( \REG|Mux15~5_combout  & ( !\REG|Mux15~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux15~7_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux15~6_combout )))) ) ) ) # ( !\REG|Mux15~5_combout  & ( !\REG|Mux15~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux15~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux15~6_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|Mux15~6_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux15~7_combout ),
	.datae(!\REG|Mux15~5_combout ),
	.dataf(!\REG|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~9 .extended_lut = "off";
defparam \REG|Mux15~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \REG|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N27
cyclonev_lcell_comb \REG|Mux15~10 (
// Equation(s):
// \REG|Mux15~10_combout  = ( \REG|Mux15~4_combout  & ( (\REG|Mux15~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux15~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux15~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux15~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux15~10 .extended_lut = "off";
defparam \REG|Mux15~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \REG|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~542 (
// Equation(s):
// \ALU|ALU_ResultSig~542_combout  = ( \REG|Mux14~10_combout  & ( \REG|Mux15~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (!\ALU|ALU_ResultSig~70_combout  & ((!\REG|Mux16~10_combout ) # (!\ALU|ALU_ResultSig~66_combout )))) ) ) ) # ( 
// !\REG|Mux14~10_combout  & ( \REG|Mux15~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & ((!\REG|Mux16~10_combout ) # (!\ALU|ALU_ResultSig~66_combout ))) ) ) ) # ( \REG|Mux14~10_combout  & ( !\REG|Mux15~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// ((!\REG|Mux16~10_combout ) # (!\ALU|ALU_ResultSig~66_combout ))) ) ) ) # ( !\REG|Mux14~10_combout  & ( !\REG|Mux15~10_combout  & ( (!\REG|Mux16~10_combout ) # (!\ALU|ALU_ResultSig~66_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(!\REG|Mux16~10_combout ),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\REG|Mux14~10_combout ),
	.dataf(!\REG|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~542 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~542 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \ALU|ALU_ResultSig~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~524 (
// Equation(s):
// \ALU|ALU_ResultSig~524_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal68~6_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \ALU|Equal73~2_combout  & ( !\ALU|Equal68~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal68~6_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~524 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~524 .lut_mask = 64'h0000080800001919;
defparam \ALU|ALU_ResultSig~524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~538 (
// Equation(s):
// \ALU|ALU_ResultSig~538_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~54_combout  & (!\ALU|ALU_ResultSig~524_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~54_combout  & (\REG|Mux8~9_combout  & !\ALU|ALU_ResultSig~524_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~54_combout ),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~524_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~538 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~538 .lut_mask = 64'h0200020013001300;
defparam \ALU|ALU_ResultSig~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~537 (
// Equation(s):
// \ALU|ALU_ResultSig~537_combout  = ( \REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~63_combout  & !\ALU|ALU_ResultSig~524_combout ) ) ) ) # ( !\REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~63_combout  & 
// (!\ALU|ALU_ResultSig~524_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux9~4_combout  & ( !\REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~63_combout  & (!\ALU|ALU_ResultSig~524_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\ALU|ALU_ResultSig~63_combout ),
	.datab(!\ALU|ALU_ResultSig~524_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux9~4_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~537 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~537 .lut_mask = 64'h0000040440404444;
defparam \ALU|ALU_ResultSig~537 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~539 (
// Equation(s):
// \ALU|ALU_ResultSig~539_combout  = ( \ALU|ALU_ResultSig~56_combout  & ( (!\ALU|ALU_ResultSig~524_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux7~4_combout ))))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux7~9_combout ),
	.datac(!\ALU|ALU_ResultSig~524_combout ),
	.datad(!\REG|Mux7~4_combout ),
	.datae(!\ALU|ALU_ResultSig~56_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~539 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~539 .lut_mask = 64'h0000207000002070;
defparam \ALU|ALU_ResultSig~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~540 (
// Equation(s):
// \ALU|ALU_ResultSig~540_combout  = ( \REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  & ( ((!\ALU|ALU_ResultSig~159_combout  & (\ALU|ALU_ResultSig~61_combout )) # (\ALU|ALU_ResultSig~159_combout  & ((\REG|Mux12~10_combout )))) # 
// (\ALU|ALU_ResultSig~158_combout ) ) ) ) # ( !\REG|Mux11~10_combout  & ( \REG|Mux13~10_combout  & ( ((\ALU|ALU_ResultSig~159_combout  & \REG|Mux12~10_combout )) # (\ALU|ALU_ResultSig~158_combout ) ) ) ) # ( \REG|Mux11~10_combout  & ( !\REG|Mux13~10_combout 
//  & ( (!\ALU|ALU_ResultSig~158_combout  & ((!\ALU|ALU_ResultSig~159_combout  & (\ALU|ALU_ResultSig~61_combout )) # (\ALU|ALU_ResultSig~159_combout  & ((\REG|Mux12~10_combout ))))) ) ) ) # ( !\REG|Mux11~10_combout  & ( !\REG|Mux13~10_combout  & ( 
// (\ALU|ALU_ResultSig~159_combout  & (!\ALU|ALU_ResultSig~158_combout  & \REG|Mux12~10_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(!\ALU|ALU_ResultSig~159_combout ),
	.datac(!\ALU|ALU_ResultSig~158_combout ),
	.datad(!\REG|Mux12~10_combout ),
	.datae(!\REG|Mux11~10_combout ),
	.dataf(!\REG|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~540 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~540 .lut_mask = 64'h003040700F3F4F7F;
defparam \ALU|ALU_ResultSig~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~536 (
// Equation(s):
// \ALU|ALU_ResultSig~536_combout  = ( \REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~62_combout  & !\ALU|ALU_ResultSig~524_combout ) ) ) ) # ( !\REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~62_combout  & 
// (!\ALU|ALU_ResultSig~524_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux10~9_combout  & ( !\REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~62_combout  & (!\ALU|ALU_ResultSig~524_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\ALU|ALU_ResultSig~524_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux10~9_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~536 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~536 .lut_mask = 64'h0000404004044444;
defparam \ALU|ALU_ResultSig~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~541 (
// Equation(s):
// \ALU|ALU_ResultSig~541_combout  = ( !\ALU|ALU_ResultSig~540_combout  & ( !\ALU|ALU_ResultSig~536_combout  & ( (!\ALU|ALU_ResultSig~538_combout  & (!\ALU|ALU_ResultSig~537_combout  & !\ALU|ALU_ResultSig~539_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~538_combout ),
	.datac(!\ALU|ALU_ResultSig~537_combout ),
	.datad(!\ALU|ALU_ResultSig~539_combout ),
	.datae(!\ALU|ALU_ResultSig~540_combout ),
	.dataf(!\ALU|ALU_ResultSig~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~541 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~541 .lut_mask = 64'hC000000000000000;
defparam \ALU|ALU_ResultSig~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~526 (
// Equation(s):
// \ALU|ALU_ResultSig~526_combout  = ( \ALU|ALU_ResultSig~149_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux1~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux1~9_combout ),
	.datad(!\REG|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~526 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~526 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~526 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~679 (
// Equation(s):
// \ALU|ALU_ResultSig~679_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & \ROM_COMP|altsyncram_component|auto_generated|q_a [9])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [10]))) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~679 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~679 .lut_mask = 64'h0515051505550555;
defparam \ALU|ALU_ResultSig~679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~533 (
// Equation(s):
// \ALU|ALU_ResultSig~533_combout  = ( \REG|Mux16~4_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~9_combout )))) # 
// (\ALU|Equal73~3_combout  & (!\REG|Mux16~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux16~4_combout  & ( (!\ALU|Equal73~3_combout  & (\REG|Mux16~9_combout 
//  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) # (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((!\REG|Mux16~9_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(!\REG|Mux16~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux16~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~533 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~533 .lut_mask = 64'h4250420A4250420A;
defparam \ALU|ALU_ResultSig~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~534 (
// Equation(s):
// \ALU|ALU_ResultSig~534_combout  = ( \REG|Mux10~10_combout  & ( \ALU|ALU_ResultSig~533_combout  & ( (!\ALU|ALU_ResultSig~679_combout  & ((!\ALU|Equal73~4_combout ) # (\REG|Mux20~10_combout ))) ) ) ) # ( !\REG|Mux10~10_combout  & ( 
// \ALU|ALU_ResultSig~533_combout  & ( (!\ALU|ALU_ResultSig~679_combout  & ((!\ALU|Equal73~4_combout  & ((!\ALU|ALU_ResultSig~1_combout ))) # (\ALU|Equal73~4_combout  & (\REG|Mux20~10_combout )))) ) ) ) # ( \REG|Mux10~10_combout  & ( 
// !\ALU|ALU_ResultSig~533_combout  & ( (!\ALU|ALU_ResultSig~679_combout  & ((!\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~1_combout ))) # (\ALU|Equal73~4_combout  & (\REG|Mux20~10_combout )))) ) ) ) # ( !\REG|Mux10~10_combout  & ( 
// !\ALU|ALU_ResultSig~533_combout  & ( (\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~679_combout  & \REG|Mux20~10_combout )) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~679_combout ),
	.datac(!\REG|Mux20~10_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\REG|Mux10~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~534 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~534 .lut_mask = 64'h0404048C8C048C8C;
defparam \ALU|ALU_ResultSig~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~525 (
// Equation(s):
// \ALU|ALU_ResultSig~525_combout  = ( !\ALU|ALU_ResultSig~307_combout  & ( \REG|Mux2~4_combout  & ( (\ALU|ALU_ResultSig~50_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux2~9_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~307_combout  & ( !\REG|Mux2~4_combout  & ( (\REG|Mux2~9_combout  & (\ALU|ALU_ResultSig~50_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux2~9_combout ),
	.datac(!\ALU|ALU_ResultSig~50_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~307_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~525 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~525 .lut_mask = 64'h03000000030F0000;
defparam \ALU|ALU_ResultSig~525 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~529 (
// Equation(s):
// \ALU|ALU_ResultSig~529_combout  = ( !\ALU|ALU_ResultSig~150_combout  & ( (\ALU|ALU_ResultSig~142_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux5~4_combout )))) ) )

	.dataa(!\REG|Mux5~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux5~9_combout ),
	.datad(!\ALU|ALU_ResultSig~142_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~529 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~529 .lut_mask = 64'h001D001D00000000;
defparam \ALU|ALU_ResultSig~529 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~530 (
// Equation(s):
// \ALU|ALU_ResultSig~530_combout  = ( \ALU|ALU_ResultSig~309_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) )

	.dataa(!\REG|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~530 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~530 .lut_mask = 64'h0000000005F505F5;
defparam \ALU|ALU_ResultSig~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~528 (
// Equation(s):
// \ALU|ALU_ResultSig~528_combout  = ( \REG|Mux6~9_combout  & ( \ALU|ALU_ResultSig~150_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux6~4_combout ) ) ) ) # ( !\REG|Mux6~9_combout  & ( \ALU|ALU_ResultSig~150_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux6~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux6~4_combout ),
	.datae(!\REG|Mux6~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~528 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~528 .lut_mask = 64'h000000000033CCFF;
defparam \ALU|ALU_ResultSig~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~531 (
// Equation(s):
// \ALU|ALU_ResultSig~531_combout  = ( \REG|Mux0~4_combout  & ( \REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & !\ALU|ALU_ResultSig~305_combout ) ) ) ) # ( !\REG|Mux0~4_combout  & ( \REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|ALU_ResultSig~305_combout )) ) ) ) # ( \REG|Mux0~4_combout  & ( !\REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// !\ALU|ALU_ResultSig~305_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~43_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~305_combout ),
	.datae(!\REG|Mux0~4_combout ),
	.dataf(!\REG|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~531 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~531 .lut_mask = 64'h0000030030003300;
defparam \ALU|ALU_ResultSig~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~532 (
// Equation(s):
// \ALU|ALU_ResultSig~532_combout  = ( !\ALU|ALU_ResultSig~528_combout  & ( !\ALU|ALU_ResultSig~531_combout  & ( (!\ALU|ALU_ResultSig~529_combout  & (!\ALU|ALU_ResultSig~530_combout  & ((!\REG|Mux3~10_combout ) # (!\ALU|ALU_ResultSig~527_combout )))) ) ) )

	.dataa(!\REG|Mux3~10_combout ),
	.datab(!\ALU|ALU_ResultSig~529_combout ),
	.datac(!\ALU|ALU_ResultSig~530_combout ),
	.datad(!\ALU|ALU_ResultSig~527_combout ),
	.datae(!\ALU|ALU_ResultSig~528_combout ),
	.dataf(!\ALU|ALU_ResultSig~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~532 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~532 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~535 (
// Equation(s):
// \ALU|ALU_ResultSig~535_combout  = ( \ALU|ALU_ResultSig~525_combout  & ( \ALU|ALU_ResultSig~532_combout  & ( (!\ALU|ALU_ResultSig~524_combout  & !\ALU|ALU_ResultSig~300_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~525_combout  & ( \ALU|ALU_ResultSig~532_combout 
//  & ( (!\ALU|ALU_ResultSig~524_combout  & (!\ALU|ALU_ResultSig~300_combout  & ((\ALU|ALU_ResultSig~534_combout ) # (\ALU|ALU_ResultSig~526_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~525_combout  & ( !\ALU|ALU_ResultSig~532_combout  & ( 
// (!\ALU|ALU_ResultSig~524_combout  & !\ALU|ALU_ResultSig~300_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~525_combout  & ( !\ALU|ALU_ResultSig~532_combout  & ( (!\ALU|ALU_ResultSig~524_combout  & !\ALU|ALU_ResultSig~300_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~524_combout ),
	.datab(!\ALU|ALU_ResultSig~526_combout ),
	.datac(!\ALU|ALU_ResultSig~534_combout ),
	.datad(!\ALU|ALU_ResultSig~300_combout ),
	.datae(!\ALU|ALU_ResultSig~525_combout ),
	.dataf(!\ALU|ALU_ResultSig~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~535 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~535 .lut_mask = 64'hAA00AA002A00AA00;
defparam \ALU|ALU_ResultSig~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N21
cyclonev_lcell_comb \ALU|ALU_Result[15]~51 (
// Equation(s):
// \ALU|ALU_Result[15]~51_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15])) # (\REG|Mux16~4_combout ))) ) ) # ( 
// !\REG|Mux16~9_combout  & ( (\ALU|Equal73~0_combout  & (((\REG|Mux16~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\REG|Mux16~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[15]~51 .extended_lut = "off";
defparam \ALU|ALU_Result[15]~51 .lut_mask = 64'h010F010F0D0F0D0F;
defparam \ALU|ALU_Result[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N15
cyclonev_lcell_comb \ALU|ALU_Result[15]~52 (
// Equation(s):
// \ALU|ALU_Result[15]~52_combout  = ( \ALU|Add1~61_sumout  & ( \ALU|Add0~65_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & (!\ALU|ALU_Result[15]~51_combout  & !\ALU|ALU_Result[3]~4_combout )) ) ) ) # ( !\ALU|Add1~61_sumout  & ( \ALU|Add0~65_sumout  & ( 
// (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[15]~51_combout ) ) ) ) # ( \ALU|Add1~61_sumout  & ( !\ALU|Add0~65_sumout  & ( (!\ALU|ALU_Result[15]~51_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~61_sumout  & ( !\ALU|Add0~65_sumout  
// & ( !\ALU|ALU_Result[15]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[15]~51_combout ),
	.datad(!\ALU|ALU_Result[3]~4_combout ),
	.datae(!\ALU|Add1~61_sumout ),
	.dataf(!\ALU|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[15]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[15]~52 .extended_lut = "off";
defparam \ALU|ALU_Result[15]~52 .lut_mask = 64'hF0F0F000C0C0C000;
defparam \ALU|ALU_Result[15]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \ALU|ALU_Result[15]~53 (
// Equation(s):
// \ALU|ALU_Result[15]~53_combout  = ( \ALU|ALU_ResultSig~535_combout  & ( \ALU|ALU_Result[15]~52_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~523_combout ) # (!\ALU|ALU_ResultSig~542_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~535_combout  & ( \ALU|ALU_Result[15]~52_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~542_combout ) # ((!\ALU|ALU_ResultSig~523_combout  & !\ALU|ALU_ResultSig~541_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~535_combout  & ( !\ALU|ALU_Result[15]~52_combout  ) ) # ( !\ALU|ALU_ResultSig~535_combout  & ( !\ALU|ALU_Result[15]~52_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~523_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~542_combout ),
	.datad(!\ALU|ALU_ResultSig~541_combout ),
	.datae(!\ALU|ALU_ResultSig~535_combout ),
	.dataf(!\ALU|ALU_Result[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[15]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[15]~53 .extended_lut = "off";
defparam \ALU|ALU_Result[15]~53 .lut_mask = 64'hFFFFFFFF32303232;
defparam \ALU|ALU_Result[15]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N21
cyclonev_lcell_comb \REG|registers[19][15]~feeder (
// Equation(s):
// \REG|registers[19][15]~feeder_combout  = \ALU|ALU_Result[15]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[15]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][15]~feeder .extended_lut = "off";
defparam \REG|registers[19][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \REG|registers[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N22
dffeas \REG|registers[19][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][15] .is_wysiwyg = "true";
defparam \REG|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N32
dffeas \REG|registers[31][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][15] .is_wysiwyg = "true";
defparam \REG|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \REG|registers[23][15]~feeder (
// Equation(s):
// \REG|registers[23][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][15]~feeder .extended_lut = "off";
defparam \REG|registers[23][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N38
dffeas \REG|registers[23][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][15] .is_wysiwyg = "true";
defparam \REG|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N55
dffeas \REG|registers[27][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][15] .is_wysiwyg = "true";
defparam \REG|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N27
cyclonev_lcell_comb \REG|Mux16~3 (
// Equation(s):
// \REG|Mux16~3_combout  = ( \REG|registers[27][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[23][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[31][15]~q )) ) ) ) # ( !\REG|registers[27][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[23][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[31][15]~q )) ) ) ) # ( \REG|registers[27][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[19][15]~q ) ) ) ) # ( !\REG|registers[27][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[19][15]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REG|registers[19][15]~q ),
	.datab(!\REG|registers[31][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[23][15]~q ),
	.datae(!\REG|registers[27][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~3 .extended_lut = "off";
defparam \REG|Mux16~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N56
dffeas \REG|registers[29][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][15] .is_wysiwyg = "true";
defparam \REG|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N54
cyclonev_lcell_comb \REG|registers[21][15]~feeder (
// Equation(s):
// \REG|registers[21][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][15]~feeder .extended_lut = "off";
defparam \REG|registers[21][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N56
dffeas \REG|registers[21][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][15] .is_wysiwyg = "true";
defparam \REG|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y19_N43
dffeas \REG|registers[25][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][15] .is_wysiwyg = "true";
defparam \REG|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N36
cyclonev_lcell_comb \REG|registers[17][15]~feeder (
// Equation(s):
// \REG|registers[17][15]~feeder_combout  = ( \ALU|ALU_Result[15]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[15]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][15]~feeder .extended_lut = "off";
defparam \REG|registers[17][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N38
dffeas \REG|registers[17][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][15] .is_wysiwyg = "true";
defparam \REG|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N57
cyclonev_lcell_comb \REG|Mux16~1 (
// Equation(s):
// \REG|Mux16~1_combout  = ( \REG|registers[17][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[21][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[29][15]~q )) ) ) ) # ( !\REG|registers[17][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[21][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[29][15]~q )) ) ) ) # ( \REG|registers[17][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[25][15]~q ) ) ) ) # ( !\REG|registers[17][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// \REG|registers[25][15]~q ) ) ) )

	.dataa(!\REG|registers[29][15]~q ),
	.datab(!\REG|registers[21][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|registers[25][15]~q ),
	.datae(!\REG|registers[17][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~1 .extended_lut = "off";
defparam \REG|Mux16~1 .lut_mask = 64'h000FF0FF35353535;
defparam \REG|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N8
dffeas \REG|registers[28][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][15] .is_wysiwyg = "true";
defparam \REG|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N49
dffeas \REG|registers[24][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][15] .is_wysiwyg = "true";
defparam \REG|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N49
dffeas \REG|registers[16][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][15] .is_wysiwyg = "true";
defparam \REG|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N11
dffeas \REG|registers[20][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][15] .is_wysiwyg = "true";
defparam \REG|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N57
cyclonev_lcell_comb \REG|Mux16~0 (
// Equation(s):
// \REG|Mux16~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][15]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][15]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][15]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][15]~q  ) ) )

	.dataa(!\REG|registers[28][15]~q ),
	.datab(!\REG|registers[24][15]~q ),
	.datac(!\REG|registers[16][15]~q ),
	.datad(!\REG|registers[20][15]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~0 .extended_lut = "off";
defparam \REG|Mux16~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N38
dffeas \REG|registers[30][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][15] .is_wysiwyg = "true";
defparam \REG|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N47
dffeas \REG|registers[18][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][15] .is_wysiwyg = "true";
defparam \REG|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N26
dffeas \REG|registers[22][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][15] .is_wysiwyg = "true";
defparam \REG|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y19_N1
dffeas \REG|registers[26][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[15]~53_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][15] .is_wysiwyg = "true";
defparam \REG|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N39
cyclonev_lcell_comb \REG|Mux16~2 (
// Equation(s):
// \REG|Mux16~2_combout  = ( \REG|registers[26][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[22][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[30][15]~q )) ) ) ) # ( !\REG|registers[26][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[22][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[30][15]~q )) ) ) ) # ( \REG|registers[26][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[18][15]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|registers[26][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|registers[18][15]~q ) ) ) )

	.dataa(!\REG|registers[30][15]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|registers[18][15]~q ),
	.datad(!\REG|registers[22][15]~q ),
	.datae(!\REG|registers[26][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~2 .extended_lut = "off";
defparam \REG|Mux16~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \REG|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N18
cyclonev_lcell_comb \REG|Mux16~4 (
// Equation(s):
// \REG|Mux16~4_combout  = ( \REG|Mux16~0_combout  & ( \REG|Mux16~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux16~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux16~3_combout ))) ) ) ) # ( !\REG|Mux16~0_combout  & ( \REG|Mux16~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux16~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux16~3_combout ))) ) ) ) # ( 
// \REG|Mux16~0_combout  & ( !\REG|Mux16~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux16~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|Mux16~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REG|Mux16~0_combout  & ( !\REG|Mux16~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux16~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux16~3_combout )))) ) ) )

	.dataa(!\REG|Mux16~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux16~1_combout ),
	.datae(!\REG|Mux16~0_combout ),
	.dataf(!\REG|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux16~4 .extended_lut = "off";
defparam \REG|Mux16~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \REG|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~519 (
// Equation(s):
// \ALU|ALU_ResultSig~519_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux16~4_combout  & \ALU|ALU_ResultSig~68_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux16~4_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~519 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~519 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~519 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~518 (
// Equation(s):
// \ALU|ALU_ResultSig~518_combout  = ( \REG|Mux17~4_combout  & ( (\ALU|ALU_ResultSig~66_combout  & ((\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux17~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~9_combout  & \ALU|ALU_ResultSig~66_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux17~9_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~518 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~518 .lut_mask = 64'h000C000C003F003F;
defparam \ALU|ALU_ResultSig~518 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~520 (
// Equation(s):
// \ALU|ALU_ResultSig~520_combout  = ( \REG|Mux15~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux15~4_combout ))) ) ) # ( !\REG|Mux15~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux15~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~70_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~520 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~520 .lut_mask = 64'h0003000330333033;
defparam \ALU|ALU_ResultSig~520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~522 (
// Equation(s):
// \ALU|ALU_ResultSig~522_combout  = ( \REG|Mux13~10_combout  & ( !\ALU|ALU_ResultSig~520_combout  & ( (!\ALU|ALU_ResultSig~73_combout  & (!\ALU|ALU_ResultSig~521_combout  & (!\ALU|ALU_ResultSig~519_combout  & !\ALU|ALU_ResultSig~518_combout ))) ) ) ) # ( 
// !\REG|Mux13~10_combout  & ( !\ALU|ALU_ResultSig~520_combout  & ( (!\ALU|ALU_ResultSig~521_combout  & (!\ALU|ALU_ResultSig~519_combout  & !\ALU|ALU_ResultSig~518_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~73_combout ),
	.datab(!\ALU|ALU_ResultSig~521_combout ),
	.datac(!\ALU|ALU_ResultSig~519_combout ),
	.datad(!\ALU|ALU_ResultSig~518_combout ),
	.datae(!\REG|Mux13~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~520_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~522 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~522 .lut_mask = 64'hC000800000000000;
defparam \ALU|ALU_ResultSig~522 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~513 (
// Equation(s):
// \ALU|ALU_ResultSig~513_combout  = ( \REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~54_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ) ) ) ) # ( !\REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~54_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux9~4_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux9~4_combout ),
	.datae(!\REG|Mux9~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~513 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~513 .lut_mask = 64'h000000000055AAFF;
defparam \ALU|ALU_ResultSig~513 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~515 (
// Equation(s):
// \ALU|ALU_ResultSig~515_combout  = ( \REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~58_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux7~4_combout ))) ) ) # ( !\REG|Mux7~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~58_combout  & \REG|Mux7~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~58_combout ),
	.datad(!\REG|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~515 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~515 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|ALU_ResultSig~515 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~516 (
// Equation(s):
// \ALU|ALU_ResultSig~516_combout  = ( \REG|Mux12~10_combout  & ( \REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & (!\ALU|ALU_ResultSig~61_combout  & ((!\REG|Mux11~10_combout ) # (!\ALU|ALU_ResultSig~62_combout )))) ) ) ) # ( 
// !\REG|Mux12~10_combout  & ( \REG|Mux10~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & ((!\REG|Mux11~10_combout ) # ((!\ALU|ALU_ResultSig~62_combout ) # (\ALU|ALU_ResultSig~61_combout )))) ) ) ) # ( \REG|Mux12~10_combout  & ( !\REG|Mux10~10_combout  & 
// ( (!\ALU|ALU_ResultSig~61_combout  & ((!\REG|Mux11~10_combout ) # (!\ALU|ALU_ResultSig~62_combout ))) ) ) ) # ( !\REG|Mux12~10_combout  & ( !\REG|Mux10~10_combout  & ( (!\REG|Mux11~10_combout ) # ((!\ALU|ALU_ResultSig~62_combout ) # 
// (\ALU|ALU_ResultSig~61_combout )) ) ) )

	.dataa(!\REG|Mux11~10_combout ),
	.datab(!\ALU|ALU_ResultSig~63_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\REG|Mux12~10_combout ),
	.dataf(!\REG|Mux10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~516 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~516 .lut_mask = 64'hFAFFFA00C8CCC800;
defparam \ALU|ALU_ResultSig~516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~514 (
// Equation(s):
// \ALU|ALU_ResultSig~514_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~56_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~9_combout  & \ALU|ALU_ResultSig~56_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~56_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~514 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~514 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~514 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~517 (
// Equation(s):
// \ALU|ALU_ResultSig~517_combout  = ( \ALU|ALU_ResultSig~516_combout  & ( !\ALU|ALU_ResultSig~514_combout  & ( (!\ALU|ALU_ResultSig~513_combout  & (!\ALU|ALU_ResultSig~515_combout  & ((!\REG|Mux6~10_combout ) # (!\ALU|ALU_ResultSig~60_combout )))) ) ) )

	.dataa(!\REG|Mux6~10_combout ),
	.datab(!\ALU|ALU_ResultSig~60_combout ),
	.datac(!\ALU|ALU_ResultSig~513_combout ),
	.datad(!\ALU|ALU_ResultSig~515_combout ),
	.datae(!\ALU|ALU_ResultSig~516_combout ),
	.dataf(!\ALU|ALU_ResultSig~514_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~517 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~517 .lut_mask = 64'h0000E00000000000;
defparam \ALU|ALU_ResultSig~517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~511 (
// Equation(s):
// \ALU|ALU_ResultSig~511_combout  = ( \REG|Mux2~10_combout  & ( \REG|Mux5~10_combout  & ( ((!\ALU|ALU_ResultSig~49_combout  & (\ALU|ALU_ResultSig~41_combout )) # (\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux4~10_combout )))) # (\ALU|ALU_ResultSig~48_combout 
// ) ) ) ) # ( !\REG|Mux2~10_combout  & ( \REG|Mux5~10_combout  & ( ((\ALU|ALU_ResultSig~49_combout  & \REG|Mux4~10_combout )) # (\ALU|ALU_ResultSig~48_combout ) ) ) ) # ( \REG|Mux2~10_combout  & ( !\REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  
// & ((!\ALU|ALU_ResultSig~49_combout  & (\ALU|ALU_ResultSig~41_combout )) # (\ALU|ALU_ResultSig~49_combout  & ((\REG|Mux4~10_combout ))))) ) ) ) # ( !\REG|Mux2~10_combout  & ( !\REG|Mux5~10_combout  & ( (\ALU|ALU_ResultSig~49_combout  & 
// (\REG|Mux4~10_combout  & !\ALU|ALU_ResultSig~48_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~49_combout ),
	.datab(!\ALU|ALU_ResultSig~41_combout ),
	.datac(!\REG|Mux4~10_combout ),
	.datad(!\ALU|ALU_ResultSig~48_combout ),
	.datae(!\REG|Mux2~10_combout ),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~511 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~511 .lut_mask = 64'h0500270005FF27FF;
defparam \ALU|ALU_ResultSig~511 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~508 (
// Equation(s):
// \ALU|ALU_ResultSig~508_combout  = ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~45_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux0~9_combout ))) ) ) # ( !\REG|Mux0~4_combout  & ( (\REG|Mux0~9_combout  & 
// (\ALU|ALU_ResultSig~45_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\REG|Mux0~9_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~45_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~508 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~508 .lut_mask = 64'h05000500050F050F;
defparam \ALU|ALU_ResultSig~508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~506 (
// Equation(s):
// \ALU|ALU_ResultSig~506_combout  = ( \REG|Mux3~4_combout  & ( \ALU|ALU_ResultSig~50_combout  & ( (\REG|Mux3~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REG|Mux3~4_combout  & ( \ALU|ALU_ResultSig~50_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux3~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux3~9_combout ),
	.datad(gnd),
	.datae(!\REG|Mux3~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~506 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~506 .lut_mask = 64'h000000000C0C3F3F;
defparam \ALU|ALU_ResultSig~506 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~507 (
// Equation(s):
// \ALU|ALU_ResultSig~507_combout  = ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) # ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~43_combout  & \REG|Mux1~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~43_combout ),
	.datad(!\REG|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~507 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~507 .lut_mask = 64'h000500050A0F0A0F;
defparam \ALU|ALU_ResultSig~507 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~509 (
// Equation(s):
// \ALU|ALU_ResultSig~509_combout  = ( \REG|Mux17~4_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ((\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) # 
// (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux17~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [14]))) ) ) # ( !\REG|Mux17~4_combout  & ( (!\ALU|Equal73~3_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~9_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [14]))) # (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ((!\REG|Mux17~9_combout ) 
// # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|Equal73~3_combout ),
	.datac(!\REG|Mux17~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~509 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~509 .lut_mask = 64'h31083108204C204C;
defparam \ALU|ALU_ResultSig~509 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~510 (
// Equation(s):
// \ALU|ALU_ResultSig~510_combout  = ( \REG|Mux21~10_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~423_combout  & (((\ALU|Equal73~4_combout ) # (\ALU|ALU_ResultSig~509_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux21~10_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~423_combout  & (!\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~509_combout ) # (\ALU|ALU_ResultSig~1_combout )))) ) ) ) # ( \REG|Mux21~10_combout  & ( !\REG|Mux11~10_combout  & ( 
// (!\ALU|ALU_ResultSig~423_combout  & (((!\ALU|ALU_ResultSig~1_combout  & \ALU|ALU_ResultSig~509_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( !\REG|Mux21~10_combout  & ( !\REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & 
// (!\ALU|ALU_ResultSig~423_combout  & (\ALU|ALU_ResultSig~509_combout  & !\ALU|Equal73~4_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|ALU_ResultSig~423_combout ),
	.datac(!\ALU|ALU_ResultSig~509_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\REG|Mux21~10_combout ),
	.dataf(!\REG|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~510 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~510 .lut_mask = 64'h080008CC4C004CCC;
defparam \ALU|ALU_ResultSig~510 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~512 (
// Equation(s):
// \ALU|ALU_ResultSig~512_combout  = ( \ALU|ALU_ResultSig~507_combout  & ( \ALU|ALU_ResultSig~510_combout  & ( !\ALU|ALU_ResultSig~40_combout  ) ) ) # ( !\ALU|ALU_ResultSig~507_combout  & ( \ALU|ALU_ResultSig~510_combout  & ( !\ALU|ALU_ResultSig~40_combout  
// ) ) ) # ( \ALU|ALU_ResultSig~507_combout  & ( !\ALU|ALU_ResultSig~510_combout  & ( !\ALU|ALU_ResultSig~40_combout  ) ) ) # ( !\ALU|ALU_ResultSig~507_combout  & ( !\ALU|ALU_ResultSig~510_combout  & ( (!\ALU|ALU_ResultSig~40_combout  & 
// (((\ALU|ALU_ResultSig~506_combout ) # (\ALU|ALU_ResultSig~508_combout )) # (\ALU|ALU_ResultSig~511_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~511_combout ),
	.datab(!\ALU|ALU_ResultSig~40_combout ),
	.datac(!\ALU|ALU_ResultSig~508_combout ),
	.datad(!\ALU|ALU_ResultSig~506_combout ),
	.datae(!\ALU|ALU_ResultSig~507_combout ),
	.dataf(!\ALU|ALU_ResultSig~510_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~512 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~512 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \ALU|ALU_ResultSig~512 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N48
cyclonev_lcell_comb \ALU|ALU_Result[14]~48 (
// Equation(s):
// \ALU|ALU_Result[14]~48_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ( \REG|Mux17~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ( \REG|Mux17~4_combout  & ( 
// (\ALU|Equal73~0_combout  & ((\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ( !\REG|Mux17~4_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [14] & ( !\REG|Mux17~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~9_combout  & \ALU|Equal73~0_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux17~9_combout ),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[14]~48 .extended_lut = "off";
defparam \ALU|ALU_Result[14]~48 .lut_mask = 64'h000A00FF005F00FF;
defparam \ALU|ALU_Result[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \ALU|ALU_Result[14]~49 (
// Equation(s):
// \ALU|ALU_Result[14]~49_combout  = ( \ALU|Add1~57_sumout  & ( \ALU|Add0~61_sumout  & ( (!\ALU|ALU_Result[3]~5_combout  & (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[14]~48_combout )) ) ) ) # ( !\ALU|Add1~57_sumout  & ( \ALU|Add0~61_sumout  & ( 
// (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[14]~48_combout ) ) ) ) # ( \ALU|Add1~57_sumout  & ( !\ALU|Add0~61_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[14]~48_combout ) ) ) ) # ( !\ALU|Add1~57_sumout  & ( !\ALU|Add0~61_sumout  
// & ( !\ALU|ALU_Result[14]~48_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[14]~48_combout ),
	.datae(!\ALU|Add1~57_sumout ),
	.dataf(!\ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[14]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[14]~49 .extended_lut = "off";
defparam \ALU|ALU_Result[14]~49 .lut_mask = 64'hFF00F000CC00C000;
defparam \ALU|ALU_Result[14]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N39
cyclonev_lcell_comb \ALU|ALU_Result[14]~50 (
// Equation(s):
// \ALU|ALU_Result[14]~50_combout  = ( \ALU|ALU_ResultSig~512_combout  & ( \ALU|ALU_Result[14]~49_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~522_combout ) # (!\ALU|ALU_ResultSig~53_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~512_combout  & ( \ALU|ALU_Result[14]~49_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~522_combout ) # ((!\ALU|ALU_ResultSig~517_combout  & !\ALU|ALU_ResultSig~53_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~512_combout  & ( !\ALU|ALU_Result[14]~49_combout  ) ) # ( !\ALU|ALU_ResultSig~512_combout  & ( !\ALU|ALU_Result[14]~49_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~522_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~517_combout ),
	.datad(!\ALU|ALU_ResultSig~53_combout ),
	.datae(!\ALU|ALU_ResultSig~512_combout ),
	.dataf(!\ALU|ALU_Result[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[14]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[14]~50 .extended_lut = "off";
defparam \ALU|ALU_Result[14]~50 .lut_mask = 64'hFFFFFFFF32223322;
defparam \ALU|ALU_Result[14]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N56
dffeas \REG|registers[7][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][14] .is_wysiwyg = "true";
defparam \REG|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N49
dffeas \REG|registers[6][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][14] .is_wysiwyg = "true";
defparam \REG|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \REG|registers[4][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][14] .is_wysiwyg = "true";
defparam \REG|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N22
dffeas \REG|registers[5][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][14] .is_wysiwyg = "true";
defparam \REG|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N24
cyclonev_lcell_comb \REG|Mux17~7 (
// Equation(s):
// \REG|Mux17~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][14]~q  ) ) )

	.dataa(!\REG|registers[7][14]~q ),
	.datab(!\REG|registers[6][14]~q ),
	.datac(!\REG|registers[4][14]~q ),
	.datad(!\REG|registers[5][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~7 .extended_lut = "off";
defparam \REG|Mux17~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N8
dffeas \REG|registers[15][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][14] .is_wysiwyg = "true";
defparam \REG|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N59
dffeas \REG|registers[12][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][14] .is_wysiwyg = "true";
defparam \REG|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N55
dffeas \REG|registers[14][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][14] .is_wysiwyg = "true";
defparam \REG|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N18
cyclonev_lcell_comb \REG|registers[13][14]~feeder (
// Equation(s):
// \REG|registers[13][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][14]~feeder .extended_lut = "off";
defparam \REG|registers[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N20
dffeas \REG|registers[13][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][14] .is_wysiwyg = "true";
defparam \REG|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N9
cyclonev_lcell_comb \REG|Mux17~6 (
// Equation(s):
// \REG|Mux17~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[15][14]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[12][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[14][14]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[13][14]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & \REG|registers[15][14]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[13][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[12][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[14][14]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|registers[15][14]~q ),
	.datac(!\REG|registers[12][14]~q ),
	.datad(!\REG|registers[14][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~6 .extended_lut = "off";
defparam \REG|Mux17~6 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \REG|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N2
dffeas \REG|registers[10][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][14] .is_wysiwyg = "true";
defparam \REG|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N11
dffeas \REG|registers[9][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][14] .is_wysiwyg = "true";
defparam \REG|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N18
cyclonev_lcell_comb \REG|registers[8][14]~feeder (
// Equation(s):
// \REG|registers[8][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][14]~feeder .extended_lut = "off";
defparam \REG|registers[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N19
dffeas \REG|registers[8][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][14] .is_wysiwyg = "true";
defparam \REG|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N26
dffeas \REG|registers[11][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][14] .is_wysiwyg = "true";
defparam \REG|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N15
cyclonev_lcell_comb \REG|Mux17~5 (
// Equation(s):
// \REG|Mux17~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][14]~q  ) ) )

	.dataa(!\REG|registers[10][14]~q ),
	.datab(!\REG|registers[9][14]~q ),
	.datac(!\REG|registers[8][14]~q ),
	.datad(!\REG|registers[11][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~5 .extended_lut = "off";
defparam \REG|Mux17~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N24
cyclonev_lcell_comb \REG|registers[2][14]~feeder (
// Equation(s):
// \REG|registers[2][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[2][14]~feeder .extended_lut = "off";
defparam \REG|registers[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N26
dffeas \REG|registers[2][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][14] .is_wysiwyg = "true";
defparam \REG|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \REG|registers[0][14]~feeder (
// Equation(s):
// \REG|registers[0][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][14]~feeder .extended_lut = "off";
defparam \REG|registers[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N49
dffeas \REG|registers[0][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][14] .is_wysiwyg = "true";
defparam \REG|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N14
dffeas \REG|registers[1][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[14]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][14] .is_wysiwyg = "true";
defparam \REG|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \REG|registers[3][14]~feeder (
// Equation(s):
// \REG|registers[3][14]~feeder_combout  = ( \ALU|ALU_Result[14]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[14]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[3][14]~feeder .extended_lut = "off";
defparam \REG|registers[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N56
dffeas \REG|registers[3][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][14] .is_wysiwyg = "true";
defparam \REG|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N9
cyclonev_lcell_comb \REG|Mux17~8 (
// Equation(s):
// \REG|Mux17~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][14]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][14]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][14]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][14]~q  ) ) )

	.dataa(!\REG|registers[2][14]~q ),
	.datab(!\REG|registers[0][14]~q ),
	.datac(!\REG|registers[1][14]~q ),
	.datad(!\REG|registers[3][14]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~8 .extended_lut = "off";
defparam \REG|Mux17~8 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N24
cyclonev_lcell_comb \REG|Mux17~9 (
// Equation(s):
// \REG|Mux17~9_combout  = ( \REG|Mux17~5_combout  & ( \REG|Mux17~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux17~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux17~6_combout )))) ) ) ) # ( !\REG|Mux17~5_combout  & ( \REG|Mux17~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux17~7_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux17~6_combout )))) ) ) ) # ( 
// \REG|Mux17~5_combout  & ( !\REG|Mux17~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux17~7_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((\REG|Mux17~6_combout )))) ) ) ) # ( !\REG|Mux17~5_combout  & ( !\REG|Mux17~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux17~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux17~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux17~7_combout ),
	.datad(!\REG|Mux17~6_combout ),
	.datae(!\REG|Mux17~5_combout ),
	.dataf(!\REG|Mux17~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux17~9 .extended_lut = "off";
defparam \REG|Mux17~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~501 (
// Equation(s):
// \ALU|ALU_ResultSig~501_combout  = ( \REG|Mux17~4_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((\REG|Mux17~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux17~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux17~9_combout  & \ALU|ALU_ResultSig~68_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux17~9_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~501 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~501 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~501 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~502 (
// Equation(s):
// \ALU|ALU_ResultSig~502_combout  = ( \REG|Mux16~4_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux16~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux16~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~70_combout  & \REG|Mux16~9_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~70_combout ),
	.datac(!\REG|Mux16~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~502 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~502 .lut_mask = 64'h0202020213131313;
defparam \ALU|ALU_ResultSig~502 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~503 (
// Equation(s):
// \ALU|ALU_ResultSig~503_combout  = ( \REG|Mux15~4_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((\REG|Mux15~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux15~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux15~9_combout  & \ALU|ALU_ResultSig~72_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux15~9_combout ),
	.datad(!\ALU|ALU_ResultSig~72_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~503 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~503 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~503 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~504 (
// Equation(s):
// \ALU|ALU_ResultSig~504_combout  = ( \REG|Mux14~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((\REG|Mux14~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux14~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~9_combout  & \ALU|ALU_ResultSig~73_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux14~9_combout ),
	.datac(!\ALU|ALU_ResultSig~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~504 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~504 .lut_mask = 64'h0202020207070707;
defparam \ALU|ALU_ResultSig~504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~505 (
// Equation(s):
// \ALU|ALU_ResultSig~505_combout  = ( !\ALU|ALU_ResultSig~503_combout  & ( !\ALU|ALU_ResultSig~504_combout  & ( (!\ALU|ALU_ResultSig~501_combout  & (!\ALU|ALU_ResultSig~502_combout  & ((!\REG|Mux18~10_combout ) # (!\ALU|ALU_ResultSig~66_combout )))) ) ) )

	.dataa(!\REG|Mux18~10_combout ),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\ALU|ALU_ResultSig~501_combout ),
	.datad(!\ALU|ALU_ResultSig~502_combout ),
	.datae(!\ALU|ALU_ResultSig~503_combout ),
	.dataf(!\ALU|ALU_ResultSig~504_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~505 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~505 .lut_mask = 64'hE000000000000000;
defparam \ALU|ALU_ResultSig~505 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~499 (
// Equation(s):
// \ALU|ALU_ResultSig~499_combout  = ( !\ALU|ALU_ResultSig~63_combout  & ( \REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\ALU|ALU_ResultSig~62_combout ) # ((!\REG|Mux12~10_combout )))) # (\ALU|ALU_ResultSig~61_combout  & 
// (((!\REG|Mux13~10_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~63_combout  & ( !\REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\ALU|ALU_ResultSig~62_combout ) # ((!\REG|Mux12~10_combout )))) # (\ALU|ALU_ResultSig~61_combout  & 
// (((!\REG|Mux13~10_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout  & ( !\REG|Mux11~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\ALU|ALU_ResultSig~62_combout ) # ((!\REG|Mux12~10_combout )))) # (\ALU|ALU_ResultSig~61_combout  & 
// (((!\REG|Mux13~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\REG|Mux13~10_combout ),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\REG|Mux12~10_combout ),
	.datae(!\ALU|ALU_ResultSig~63_combout ),
	.dataf(!\REG|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~499 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~499 .lut_mask = 64'hFCACFCACFCAC0000;
defparam \ALU|ALU_ResultSig~499 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~496 (
// Equation(s):
// \ALU|ALU_ResultSig~496_combout  = ( \ALU|ALU_ResultSig~56_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux9~9_combout ),
	.datad(!\REG|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~496 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~496 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~496 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~497 (
// Equation(s):
// \ALU|ALU_ResultSig~497_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~58_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~9_combout  & \ALU|ALU_ResultSig~58_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~58_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~497 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~497 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~497 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~498 (
// Equation(s):
// \ALU|ALU_ResultSig~498_combout  = ( \REG|Mux7~4_combout  & ( (\ALU|ALU_ResultSig~60_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout  & \ALU|ALU_ResultSig~60_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux7~9_combout ),
	.datad(!\ALU|ALU_ResultSig~60_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~498 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~498 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~498 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~500 (
// Equation(s):
// \ALU|ALU_ResultSig~500_combout  = ( !\ALU|ALU_ResultSig~497_combout  & ( !\ALU|ALU_ResultSig~498_combout  & ( (\ALU|ALU_ResultSig~499_combout  & (!\ALU|ALU_ResultSig~496_combout  & ((!\ALU|ALU_ResultSig~54_combout ) # (!\REG|Mux10~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~499_combout ),
	.datab(!\ALU|ALU_ResultSig~54_combout ),
	.datac(!\ALU|ALU_ResultSig~496_combout ),
	.datad(!\REG|Mux10~10_combout ),
	.datae(!\ALU|ALU_ResultSig~497_combout ),
	.dataf(!\ALU|ALU_ResultSig~498_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~500 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~500 .lut_mask = 64'h5040000000000000;
defparam \ALU|ALU_ResultSig~500 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~487 (
// Equation(s):
// \ALU|ALU_ResultSig~487_combout  = ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~41_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout ))) ) ) # ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~41_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux3~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~41_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~487 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~487 .lut_mask = 64'h0003000330333033;
defparam \ALU|ALU_ResultSig~487 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~491 (
// Equation(s):
// \ALU|ALU_ResultSig~491_combout  = ( \REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~47_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux0~4_combout ))) ) ) # ( !\REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~47_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux0~4_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~47_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~491 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~491 .lut_mask = 64'h0011001144554455;
defparam \ALU|ALU_ResultSig~491 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~490 (
// Equation(s):
// \ALU|ALU_ResultSig~490_combout  = ( \REG|Mux4~9_combout  & ( (\ALU|ALU_ResultSig~50_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~4_combout ))) ) ) # ( !\REG|Mux4~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout  & \ALU|ALU_ResultSig~50_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux4~4_combout ),
	.datad(!\ALU|ALU_ResultSig~50_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~490 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~490 .lut_mask = 64'h0003000300CF00CF;
defparam \ALU|ALU_ResultSig~490 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~492 (
// Equation(s):
// \ALU|ALU_ResultSig~492_combout  = ( !\ALU|ALU_ResultSig~490_combout  & ( \ALU|ALU_ResultSig~48_combout  & ( (!\REG|Mux6~10_combout  & !\ALU|ALU_ResultSig~491_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~490_combout  & ( !\ALU|ALU_ResultSig~48_combout  & ( 
// (!\ALU|ALU_ResultSig~491_combout  & ((!\ALU|ALU_ResultSig~49_combout ) # (!\REG|Mux5~10_combout ))) ) ) )

	.dataa(!\REG|Mux6~10_combout ),
	.datab(!\ALU|ALU_ResultSig~491_combout ),
	.datac(!\ALU|ALU_ResultSig~49_combout ),
	.datad(!\REG|Mux5~10_combout ),
	.datae(!\ALU|ALU_ResultSig~490_combout ),
	.dataf(!\ALU|ALU_ResultSig~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~492 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~492 .lut_mask = 64'hCCC0000088880000;
defparam \ALU|ALU_ResultSig~492 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~488 (
// Equation(s):
// \ALU|ALU_ResultSig~488_combout  = ( \REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( \ALU|ALU_ResultSig~43_combout  ) ) ) # ( !\REG|Mux2~4_combout  & ( \REG|Mux2~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux2~4_combout  & ( !\REG|Mux2~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~43_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux2~4_combout ),
	.dataf(!\REG|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~488 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~488 .lut_mask = 64'h0000030330303333;
defparam \ALU|ALU_ResultSig~488 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~489 (
// Equation(s):
// \ALU|ALU_ResultSig~489_combout  = ( \REG|Mux1~9_combout  & ( \ALU|ALU_ResultSig~45_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ) ) ) ) # ( !\REG|Mux1~9_combout  & ( \ALU|ALU_ResultSig~45_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux1~4_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux1~4_combout ),
	.datad(gnd),
	.datae(!\REG|Mux1~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~489 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~489 .lut_mask = 64'h000000000505AFAF;
defparam \ALU|ALU_ResultSig~489 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~493 (
// Equation(s):
// \ALU|ALU_ResultSig~493_combout  = ( \REG|Mux18~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|Equal73~3_combout  & !\REG|Mux18~4_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & (!\ALU|Equal73~3_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux18~4_combout )))) ) ) # ( !\REG|Mux18~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & (\ALU|Equal73~3_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (!\REG|Mux18~4_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|Equal73~3_combout  & \REG|Mux18~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\REG|Mux18~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~493 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~493 .lut_mask = 64'h0C180C1824302430;
defparam \ALU|ALU_ResultSig~493 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~680 (
// Equation(s):
// \ALU|ALU_ResultSig~680_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( 
// \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~680 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~680 .lut_mask = 64'h00000F0F00003F3F;
defparam \ALU|ALU_ResultSig~680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~494 (
// Equation(s):
// \ALU|ALU_ResultSig~494_combout  = ( \REG|Mux12~10_combout  & ( \REG|Mux22~10_combout  & ( (!\ALU|ALU_ResultSig~680_combout  & (((\ALU|ALU_ResultSig~1_combout ) # (\ALU|ALU_ResultSig~493_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( 
// !\REG|Mux12~10_combout  & ( \REG|Mux22~10_combout  & ( (!\ALU|ALU_ResultSig~680_combout  & (((\ALU|ALU_ResultSig~493_combout  & !\ALU|ALU_ResultSig~1_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( \REG|Mux12~10_combout  & ( !\REG|Mux22~10_combout  & ( 
// (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~680_combout  & ((\ALU|ALU_ResultSig~1_combout ) # (\ALU|ALU_ResultSig~493_combout )))) ) ) ) # ( !\REG|Mux12~10_combout  & ( !\REG|Mux22~10_combout  & ( (!\ALU|Equal73~4_combout  & 
// (\ALU|ALU_ResultSig~493_combout  & (!\ALU|ALU_ResultSig~680_combout  & !\ALU|ALU_ResultSig~1_combout ))) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~493_combout ),
	.datac(!\ALU|ALU_ResultSig~680_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\REG|Mux12~10_combout ),
	.dataf(!\REG|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~494 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~494 .lut_mask = 64'h200020A0705070F0;
defparam \ALU|ALU_ResultSig~494 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~495 (
// Equation(s):
// \ALU|ALU_ResultSig~495_combout  = ( \ALU|ALU_ResultSig~489_combout  & ( \ALU|ALU_ResultSig~494_combout  & ( !\ALU|ALU_ResultSig~40_combout  ) ) ) # ( !\ALU|ALU_ResultSig~489_combout  & ( \ALU|ALU_ResultSig~494_combout  & ( !\ALU|ALU_ResultSig~40_combout  
// ) ) ) # ( \ALU|ALU_ResultSig~489_combout  & ( !\ALU|ALU_ResultSig~494_combout  & ( !\ALU|ALU_ResultSig~40_combout  ) ) ) # ( !\ALU|ALU_ResultSig~489_combout  & ( !\ALU|ALU_ResultSig~494_combout  & ( (!\ALU|ALU_ResultSig~40_combout  & 
// (((!\ALU|ALU_ResultSig~492_combout ) # (\ALU|ALU_ResultSig~488_combout )) # (\ALU|ALU_ResultSig~487_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~487_combout ),
	.datab(!\ALU|ALU_ResultSig~40_combout ),
	.datac(!\ALU|ALU_ResultSig~492_combout ),
	.datad(!\ALU|ALU_ResultSig~488_combout ),
	.datae(!\ALU|ALU_ResultSig~489_combout ),
	.dataf(!\ALU|ALU_ResultSig~494_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~495 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~495 .lut_mask = 64'hC4CCCCCCCCCCCCCC;
defparam \ALU|ALU_ResultSig~495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N51
cyclonev_lcell_comb \ALU|ALU_Result[13]~45 (
// Equation(s):
// \ALU|ALU_Result[13]~45_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [13] & ( \REG|Mux18~9_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & ( \REG|Mux18~9_combout  & ( 
// (\ALU|Equal73~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux18~4_combout ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [13] & ( !\REG|Mux18~9_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [13] & ( !\REG|Mux18~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux18~4_combout  & \ALU|Equal73~0_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux18~4_combout ),
	.datac(gnd),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\REG|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[13]~45 .extended_lut = "off";
defparam \ALU|ALU_Result[13]~45 .lut_mask = 64'h001100FF00BB00FF;
defparam \ALU|ALU_Result[13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N3
cyclonev_lcell_comb \ALU|ALU_Result[13]~46 (
// Equation(s):
// \ALU|ALU_Result[13]~46_combout  = ( \ALU|Add1~53_sumout  & ( \ALU|Add0~57_sumout  & ( (!\ALU|ALU_Result[13]~45_combout  & (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[3]~4_combout )) ) ) ) # ( !\ALU|Add1~53_sumout  & ( \ALU|Add0~57_sumout  & ( 
// (!\ALU|ALU_Result[13]~45_combout  & !\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~53_sumout  & ( !\ALU|Add0~57_sumout  & ( (!\ALU|ALU_Result[13]~45_combout  & !\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~53_sumout  & ( !\ALU|Add0~57_sumout  
// & ( !\ALU|ALU_Result[13]~45_combout  ) ) )

	.dataa(!\ALU|ALU_Result[13]~45_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[3]~4_combout ),
	.datae(!\ALU|Add1~53_sumout ),
	.dataf(!\ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[13]~46 .extended_lut = "off";
defparam \ALU|ALU_Result[13]~46 .lut_mask = 64'hAAAAAA00A0A0A000;
defparam \ALU|ALU_Result[13]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N39
cyclonev_lcell_comb \ALU|ALU_Result[13]~47 (
// Equation(s):
// \ALU|ALU_Result[13]~47_combout  = ( \ALU|ALU_ResultSig~495_combout  & ( \ALU|ALU_Result[13]~46_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~53_combout ) # (!\ALU|ALU_ResultSig~505_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~495_combout  & ( \ALU|ALU_Result[13]~46_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~505_combout ) # ((!\ALU|ALU_ResultSig~53_combout  & !\ALU|ALU_ResultSig~500_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~495_combout  & ( !\ALU|ALU_Result[13]~46_combout  ) ) # ( !\ALU|ALU_ResultSig~495_combout  & ( !\ALU|ALU_Result[13]~46_combout  ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~505_combout ),
	.datad(!\ALU|ALU_ResultSig~500_combout ),
	.datae(!\ALU|ALU_ResultSig~495_combout ),
	.dataf(!\ALU|ALU_Result[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[13]~47 .extended_lut = "off";
defparam \ALU|ALU_Result[13]~47 .lut_mask = 64'hFFFFFFFF32303232;
defparam \ALU|ALU_Result[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N23
dffeas \REG|registers[9][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][13] .is_wysiwyg = "true";
defparam \REG|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N8
dffeas \REG|registers[11][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][13] .is_wysiwyg = "true";
defparam \REG|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N29
dffeas \REG|registers[8][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][13] .is_wysiwyg = "true";
defparam \REG|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N26
dffeas \REG|registers[10][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][13] .is_wysiwyg = "true";
defparam \REG|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N12
cyclonev_lcell_comb \REG|Mux18~5 (
// Equation(s):
// \REG|Mux18~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[11][13]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[8][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|registers[9][13]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[10][13]~q  & ( (\REG|registers[11][13]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[10][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[8][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|registers[9][13]~q )) ) ) )

	.dataa(!\REG|registers[9][13]~q ),
	.datab(!\REG|registers[11][13]~q ),
	.datac(!\REG|registers[8][13]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REG|registers[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~5 .extended_lut = "off";
defparam \REG|Mux18~5 .lut_mask = 64'h0F5500330F55FF33;
defparam \REG|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N26
dffeas \REG|registers[0][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][13] .is_wysiwyg = "true";
defparam \REG|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N38
dffeas \REG|registers[3][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][13] .is_wysiwyg = "true";
defparam \REG|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N20
dffeas \REG|registers[1][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][13] .is_wysiwyg = "true";
defparam \REG|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N2
dffeas \REG|registers[2][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][13] .is_wysiwyg = "true";
defparam \REG|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N3
cyclonev_lcell_comb \REG|Mux18~8 (
// Equation(s):
// \REG|Mux18~8_combout  = ( \REG|registers[2][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[3][13]~q ) ) ) ) # ( !\REG|registers[2][13]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[3][13]~q ) ) ) ) # ( \REG|registers[2][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[0][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[1][13]~q ))) ) ) ) # ( !\REG|registers[2][13]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[0][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[1][13]~q ))) ) ) )

	.dataa(!\REG|registers[0][13]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|registers[3][13]~q ),
	.datad(!\REG|registers[1][13]~q ),
	.datae(!\REG|registers[2][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~8 .extended_lut = "off";
defparam \REG|Mux18~8 .lut_mask = 64'h447744770303CFCF;
defparam \REG|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N2
dffeas \REG|registers[7][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][13] .is_wysiwyg = "true";
defparam \REG|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N32
dffeas \REG|registers[4][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][13] .is_wysiwyg = "true";
defparam \REG|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \REG|registers[6][13]~feeder (
// Equation(s):
// \REG|registers[6][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[6][13]~feeder .extended_lut = "off";
defparam \REG|registers[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N41
dffeas \REG|registers[6][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][13] .is_wysiwyg = "true";
defparam \REG|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \REG|registers[5][13]~feeder (
// Equation(s):
// \REG|registers[5][13]~feeder_combout  = ( \ALU|ALU_Result[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][13]~feeder .extended_lut = "off";
defparam \REG|registers[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N11
dffeas \REG|registers[5][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][13] .is_wysiwyg = "true";
defparam \REG|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \REG|Mux18~7 (
// Equation(s):
// \REG|Mux18~7_combout  = ( \REG|registers[5][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[7][13]~q ) ) ) ) # ( !\REG|registers[5][13]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[7][13]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REG|registers[5][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[4][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[6][13]~q ))) ) ) ) # ( !\REG|registers[5][13]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[4][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[6][13]~q ))) ) ) )

	.dataa(!\REG|registers[7][13]~q ),
	.datab(!\REG|registers[4][13]~q ),
	.datac(!\REG|registers[6][13]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[5][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~7 .extended_lut = "off";
defparam \REG|Mux18~7 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N38
dffeas \REG|registers[14][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][13] .is_wysiwyg = "true";
defparam \REG|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N59
dffeas \REG|registers[15][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][13] .is_wysiwyg = "true";
defparam \REG|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N49
dffeas \REG|registers[13][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][13] .is_wysiwyg = "true";
defparam \REG|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N4
dffeas \REG|registers[12][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[13]~47_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][13] .is_wysiwyg = "true";
defparam \REG|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \REG|Mux18~6 (
// Equation(s):
// \REG|Mux18~6_combout  = ( \REG|registers[12][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[15][13]~q ))) ) ) ) # ( !\REG|registers[12][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[15][13]~q ))) ) ) ) # ( \REG|registers[12][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[13][13]~q ) ) ) ) # ( !\REG|registers[12][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[13][13]~q ) ) ) )

	.dataa(!\REG|registers[14][13]~q ),
	.datab(!\REG|registers[15][13]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[13][13]~q ),
	.datae(!\REG|registers[12][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~6 .extended_lut = "off";
defparam \REG|Mux18~6 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N18
cyclonev_lcell_comb \REG|Mux18~9 (
// Equation(s):
// \REG|Mux18~9_combout  = ( \REG|Mux18~7_combout  & ( \REG|Mux18~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux18~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux18~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|Mux18~7_combout  & ( \REG|Mux18~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux18~8_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux18~5_combout ))) ) ) ) # ( \REG|Mux18~7_combout  & ( 
// !\REG|Mux18~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|Mux18~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux18~5_combout 
//  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\REG|Mux18~7_combout  & ( !\REG|Mux18~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|Mux18~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux18~5_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux18~5_combout ),
	.datac(!\REG|Mux18~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|Mux18~7_combout ),
	.dataf(!\REG|Mux18~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~9 .extended_lut = "off";
defparam \REG|Mux18~9 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \REG|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N27
cyclonev_lcell_comb \REG|Mux18~10 (
// Equation(s):
// \REG|Mux18~10_combout  = ( \REG|Mux18~4_combout  & ( (\REG|Mux18~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux18~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux18~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux18~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux18~10 .extended_lut = "off";
defparam \REG|Mux18~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \REG|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N24
cyclonev_lcell_comb \ALU|ALU_Result[17]~59 (
// Equation(s):
// \ALU|ALU_Result[17]~59_combout  = ( \REG|Mux18~10_combout  & ( \REG|Mux8~10_combout  & ( (!\ALU|ALU_Result[17]~141_combout  & (((\ALU|ALU_Result[17]~58_combout ) # (\ALU|Equal73~4_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux18~10_combout  & ( \REG|Mux8~10_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_Result[17]~141_combout  & ((\ALU|ALU_Result[17]~58_combout ) # (\ALU|ALU_ResultSig~1_combout )))) ) ) ) # ( \REG|Mux18~10_combout  & ( !\REG|Mux8~10_combout  & ( 
// (!\ALU|ALU_Result[17]~141_combout  & ((\ALU|ALU_Result[17]~58_combout ) # (\ALU|Equal73~4_combout ))) ) ) ) # ( !\REG|Mux18~10_combout  & ( !\REG|Mux8~10_combout  & ( (!\ALU|Equal73~4_combout  & (\ALU|ALU_Result[17]~58_combout  & 
// !\ALU|ALU_Result[17]~141_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_Result[17]~58_combout ),
	.datad(!\ALU|ALU_Result[17]~141_combout ),
	.datae(!\REG|Mux18~10_combout ),
	.dataf(!\REG|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~59 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~59 .lut_mask = 64'h0C003F004C007F00;
defparam \ALU|ALU_Result[17]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N36
cyclonev_lcell_comb \ALU|ALU_Result[17]~61 (
// Equation(s):
// \ALU|ALU_Result[17]~61_combout  = ( \REG|Mux1~10_combout  & ( \ALU|ALU_Result[17]~59_combout  & ( !\ALU|ALU_ResultSig~300_combout  ) ) ) # ( !\REG|Mux1~10_combout  & ( \ALU|ALU_Result[17]~59_combout  & ( !\ALU|ALU_ResultSig~300_combout  ) ) ) # ( 
// \REG|Mux1~10_combout  & ( !\ALU|ALU_Result[17]~59_combout  & ( (!\ALU|ALU_ResultSig~300_combout  & (((\ALU|ALU_Result[17]~60_combout ) # (\ALU|ALU_ResultSig~527_combout )) # (\ALU|ALU_Result[17]~57_combout ))) ) ) ) # ( !\REG|Mux1~10_combout  & ( 
// !\ALU|ALU_Result[17]~59_combout  & ( (!\ALU|ALU_ResultSig~300_combout  & ((\ALU|ALU_Result[17]~60_combout ) # (\ALU|ALU_Result[17]~57_combout ))) ) ) )

	.dataa(!\ALU|ALU_Result[17]~57_combout ),
	.datab(!\ALU|ALU_ResultSig~527_combout ),
	.datac(!\ALU|ALU_ResultSig~300_combout ),
	.datad(!\ALU|ALU_Result[17]~60_combout ),
	.datae(!\REG|Mux1~10_combout ),
	.dataf(!\ALU|ALU_Result[17]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~61 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~61 .lut_mask = 64'h50F070F0F0F0F0F0;
defparam \ALU|ALU_Result[17]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N18
cyclonev_lcell_comb \ALU|ALU_Result[17]~72 (
// Equation(s):
// \ALU|ALU_Result[17]~72_combout  = ( \REG|Mux14~4_combout  & ( (\ALU|Equal73~0_combout  & (((\REG|Mux14~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) # ( 
// !\REG|Mux14~4_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux14~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\REG|Mux14~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~72 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~72 .lut_mask = 64'h050D050D070F070F;
defparam \ALU|ALU_Result[17]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N51
cyclonev_lcell_comb \ALU|Add1~69 (
// Equation(s):
// \ALU|Add1~69_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~66  ))
// \ALU|Add1~70  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~66  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux14~4_combout ),
	.datac(!\REG|Mux14~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~69_sumout ),
	.cout(\ALU|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~69 .extended_lut = "off";
defparam \ALU|Add1~69 .lut_mask = 64'h0000FF0000001B1B;
defparam \ALU|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N12
cyclonev_lcell_comb \ALU|Add0~73 (
// Equation(s):
// \ALU|Add0~73_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~70  ))
// \ALU|Add0~74  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~70  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux14~4_combout ),
	.datad(!\REG|Mux14~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~73_sumout ),
	.cout(\ALU|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~73 .extended_lut = "off";
defparam \ALU|Add0~73 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N33
cyclonev_lcell_comb \ALU|ALU_Result[17]~73 (
// Equation(s):
// \ALU|ALU_Result[17]~73_combout  = ( \ALU|Add1~69_sumout  & ( \ALU|Add0~73_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[17]~72_combout )) ) ) ) # ( !\ALU|Add1~69_sumout  & ( \ALU|Add0~73_sumout  & ( 
// (!\ALU|ALU_Result[3]~5_combout  & !\ALU|ALU_Result[17]~72_combout ) ) ) ) # ( \ALU|Add1~69_sumout  & ( !\ALU|Add0~73_sumout  & ( (!\ALU|ALU_Result[3]~4_combout  & !\ALU|ALU_Result[17]~72_combout ) ) ) ) # ( !\ALU|Add1~69_sumout  & ( !\ALU|Add0~73_sumout  
// & ( !\ALU|ALU_Result[17]~72_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[17]~72_combout ),
	.datae(!\ALU|Add1~69_sumout ),
	.dataf(!\ALU|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~73 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~73 .lut_mask = 64'hFF00CC00F000C000;
defparam \ALU|ALU_Result[17]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N15
cyclonev_lcell_comb \ALU|ALU_Result[17]~74 (
// Equation(s):
// \ALU|ALU_Result[17]~74_combout  = ( \ALU|ALU_Result[17]~61_combout  & ( \ALU|ALU_Result[17]~73_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_Result[17]~71_combout ) # (!\ALU|ALU_ResultSig~53_combout ))) ) ) ) # ( 
// !\ALU|ALU_Result[17]~61_combout  & ( \ALU|ALU_Result[17]~73_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_Result[17]~71_combout ) # ((!\ALU|ALU_Result[17]~66_combout  & !\ALU|ALU_ResultSig~53_combout )))) ) ) ) # ( 
// \ALU|ALU_Result[17]~61_combout  & ( !\ALU|ALU_Result[17]~73_combout  ) ) # ( !\ALU|ALU_Result[17]~61_combout  & ( !\ALU|ALU_Result[17]~73_combout  ) )

	.dataa(!\ALU|ALU_Result[17]~66_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_Result[17]~71_combout ),
	.datad(!\ALU|ALU_ResultSig~53_combout ),
	.datae(!\ALU|ALU_Result[17]~61_combout ),
	.dataf(!\ALU|ALU_Result[17]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[17]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[17]~74 .extended_lut = "off";
defparam \ALU|ALU_Result[17]~74 .lut_mask = 64'hFFFFFFFF32303330;
defparam \ALU|ALU_Result[17]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N38
dffeas \REG|registers[17][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][17] .is_wysiwyg = "true";
defparam \REG|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N41
dffeas \REG|registers[25][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][17] .is_wysiwyg = "true";
defparam \REG|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N39
cyclonev_lcell_comb \REG|registers[21][17]~feeder (
// Equation(s):
// \REG|registers[21][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][17]~feeder .extended_lut = "off";
defparam \REG|registers[21][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N41
dffeas \REG|registers[21][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][17] .is_wysiwyg = "true";
defparam \REG|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N56
dffeas \REG|registers[29][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][17] .is_wysiwyg = "true";
defparam \REG|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N57
cyclonev_lcell_comb \REG|Mux14~1 (
// Equation(s):
// \REG|Mux14~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][17]~q  ) ) )

	.dataa(!\REG|registers[17][17]~q ),
	.datab(!\REG|registers[25][17]~q ),
	.datac(!\REG|registers[21][17]~q ),
	.datad(!\REG|registers[29][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~1 .extended_lut = "off";
defparam \REG|Mux14~1 .lut_mask = 64'h55550F0F333300FF;
defparam \REG|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N50
dffeas \REG|registers[31][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][17] .is_wysiwyg = "true";
defparam \REG|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N14
dffeas \REG|registers[23][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][17] .is_wysiwyg = "true";
defparam \REG|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N42
cyclonev_lcell_comb \REG|registers[19][17]~feeder (
// Equation(s):
// \REG|registers[19][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][17]~feeder .extended_lut = "off";
defparam \REG|registers[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N44
dffeas \REG|registers[19][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][17] .is_wysiwyg = "true";
defparam \REG|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N44
dffeas \REG|registers[27][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][17] .is_wysiwyg = "true";
defparam \REG|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \REG|Mux14~3 (
// Equation(s):
// \REG|Mux14~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][17]~q  ) ) )

	.dataa(!\REG|registers[31][17]~q ),
	.datab(!\REG|registers[23][17]~q ),
	.datac(!\REG|registers[19][17]~q ),
	.datad(!\REG|registers[27][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~3 .extended_lut = "off";
defparam \REG|Mux14~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N29
dffeas \REG|registers[20][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][17] .is_wysiwyg = "true";
defparam \REG|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N20
dffeas \REG|registers[24][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][17] .is_wysiwyg = "true";
defparam \REG|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N35
dffeas \REG|registers[28][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][17] .is_wysiwyg = "true";
defparam \REG|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y18_N14
dffeas \REG|registers[16][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][17] .is_wysiwyg = "true";
defparam \REG|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N3
cyclonev_lcell_comb \REG|Mux14~0 (
// Equation(s):
// \REG|Mux14~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][17]~q  ) ) )

	.dataa(!\REG|registers[20][17]~q ),
	.datab(!\REG|registers[24][17]~q ),
	.datac(!\REG|registers[28][17]~q ),
	.datad(!\REG|registers[16][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~0 .extended_lut = "off";
defparam \REG|Mux14~0 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N5
dffeas \REG|registers[18][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][17] .is_wysiwyg = "true";
defparam \REG|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N3
cyclonev_lcell_comb \REG|registers[22][17]~feeder (
// Equation(s):
// \REG|registers[22][17]~feeder_combout  = ( \ALU|ALU_Result[17]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][17]~feeder .extended_lut = "off";
defparam \REG|registers[22][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N5
dffeas \REG|registers[22][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][17] .is_wysiwyg = "true";
defparam \REG|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N17
dffeas \REG|registers[30][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][17] .is_wysiwyg = "true";
defparam \REG|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N56
dffeas \REG|registers[26][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[17]~74_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][17] .is_wysiwyg = "true";
defparam \REG|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N33
cyclonev_lcell_comb \REG|Mux14~2 (
// Equation(s):
// \REG|Mux14~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][17]~q  ) ) )

	.dataa(!\REG|registers[18][17]~q ),
	.datab(!\REG|registers[22][17]~q ),
	.datac(!\REG|registers[30][17]~q ),
	.datad(!\REG|registers[26][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~2 .extended_lut = "off";
defparam \REG|Mux14~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \REG|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N51
cyclonev_lcell_comb \REG|Mux14~4 (
// Equation(s):
// \REG|Mux14~4_combout  = ( \REG|Mux14~0_combout  & ( \REG|Mux14~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux14~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux14~3_combout )))) ) ) ) # ( !\REG|Mux14~0_combout  & ( \REG|Mux14~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux14~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux14~3_combout )))) ) ) ) # ( 
// \REG|Mux14~0_combout  & ( !\REG|Mux14~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux14~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux14~3_combout )))) ) ) ) # ( !\REG|Mux14~0_combout  & ( !\REG|Mux14~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux14~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux14~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux14~1_combout ),
	.datad(!\REG|Mux14~3_combout ),
	.datae(!\REG|Mux14~0_combout ),
	.dataf(!\REG|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux14~4 .extended_lut = "off";
defparam \REG|Mux14~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \REG|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N15
cyclonev_lcell_comb \ALU|Add0~77 (
// Equation(s):
// \ALU|Add0~77_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux13~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux13~4_combout ))) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~74  ))
// \ALU|Add0~78  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux13~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux13~4_combout ))) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~74  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux13~9_combout ),
	.datac(!\REG|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~77_sumout ),
	.cout(\ALU|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~77 .extended_lut = "off";
defparam \ALU|Add0~77 .lut_mask = 64'h000000FF00002727;
defparam \ALU|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N18
cyclonev_lcell_comb \ALU|Add0~81 (
// Equation(s):
// \ALU|Add0~81_sumout  = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux12~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux12~4_combout )) ) + ( \ALU|Add0~78  ))
// \ALU|Add0~82  = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux12~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux12~4_combout 
// )) ) + ( \ALU|Add0~78  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux12~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~81_sumout ),
	.cout(\ALU|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~81 .extended_lut = "off";
defparam \ALU|Add0~81 .lut_mask = 64'h0000FA500000FF00;
defparam \ALU|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N21
cyclonev_lcell_comb \ALU|Add0~85 (
// Equation(s):
// \ALU|Add0~85_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux11~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~82  ))
// \ALU|Add0~86  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux11~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~82  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux11~4_combout ),
	.datad(!\REG|Mux11~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~85_sumout ),
	.cout(\ALU|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~85 .extended_lut = "off";
defparam \ALU|Add0~85 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N24
cyclonev_lcell_comb \ALU|Add0~89 (
// Equation(s):
// \ALU|Add0~89_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux10~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~4_combout )) ) + ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( \ALU|Add0~86  ))
// \ALU|Add0~90  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux10~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux10~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~86  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux10~4_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~89_sumout ),
	.cout(\ALU|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~89 .extended_lut = "off";
defparam \ALU|Add0~89 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N27
cyclonev_lcell_comb \ALU|Add0~93 (
// Equation(s):
// \ALU|Add0~93_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~90  ))
// \ALU|Add0~94  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux9~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~90  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux9~4_combout ),
	.datad(!\REG|Mux9~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~93_sumout ),
	.cout(\ALU|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~93 .extended_lut = "off";
defparam \ALU|Add0~93 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N30
cyclonev_lcell_comb \ALU|Add0~97 (
// Equation(s):
// \ALU|Add0~97_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux8~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~94  ))
// \ALU|Add0~98  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux8~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~94  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux8~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~97_sumout ),
	.cout(\ALU|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~97 .extended_lut = "off";
defparam \ALU|Add0~97 .lut_mask = 64'h00000F0F000011BB;
defparam \ALU|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N33
cyclonev_lcell_comb \ALU|Add0~101 (
// Equation(s):
// \ALU|Add0~101_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux7~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~98  ))
// \ALU|Add0~102  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux7~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~98  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux7~4_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~101_sumout ),
	.cout(\ALU|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~101 .extended_lut = "off";
defparam \ALU|Add0~101 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N36
cyclonev_lcell_comb \ALU|Add0~105 (
// Equation(s):
// \ALU|Add0~105_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~102  ))
// \ALU|Add0~106  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~102  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux6~4_combout ),
	.datad(!\REG|Mux6~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~105_sumout ),
	.cout(\ALU|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~105 .extended_lut = "off";
defparam \ALU|Add0~105 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N39
cyclonev_lcell_comb \ALU|Add0~109 (
// Equation(s):
// \ALU|Add0~109_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~106  ))
// \ALU|Add0~110  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~106  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux5~4_combout ),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~109_sumout ),
	.cout(\ALU|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~109 .extended_lut = "off";
defparam \ALU|Add0~109 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N45
cyclonev_lcell_comb \ALU|ALU_Result[26]~124 (
// Equation(s):
// \ALU|ALU_Result[26]~124_combout  = ( \ALU|ALU_Result[26]~122_combout  & ( \ALU|Add0~109_sumout  ) ) # ( !\ALU|ALU_Result[26]~122_combout  & ( \ALU|Add0~109_sumout  & ( (((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~105_sumout )) # 
// (\ALU|ALU_Result[26]~123_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|ALU_Result[26]~122_combout  & ( !\ALU|Add0~109_sumout  ) ) # ( !\ALU|ALU_Result[26]~122_combout  & ( !\ALU|Add0~109_sumout  & ( ((\ALU|ALU_Result[3]~4_combout  & 
// \ALU|Add1~105_sumout )) # (\ALU|ALU_Result[26]~123_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[26]~123_combout ),
	.datad(!\ALU|Add1~105_sumout ),
	.datae(!\ALU|ALU_Result[26]~122_combout ),
	.dataf(!\ALU|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[26]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[26]~124 .extended_lut = "off";
defparam \ALU|ALU_Result[26]~124 .lut_mask = 64'h0F5FFFFF3F7FFFFF;
defparam \ALU|ALU_Result[26]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N20
dffeas \REG|registers[29][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][26] .is_wysiwyg = "true";
defparam \REG|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N5
dffeas \REG|registers[21][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][26] .is_wysiwyg = "true";
defparam \REG|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N53
dffeas \REG|registers[25][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][26] .is_wysiwyg = "true";
defparam \REG|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N8
dffeas \REG|registers[17][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][26] .is_wysiwyg = "true";
defparam \REG|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N21
cyclonev_lcell_comb \REG|Mux5~1 (
// Equation(s):
// \REG|Mux5~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][26]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[21][26]~q ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[17][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][26]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[17][26]~q  & ( (\REG|registers[21][26]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[29][26]~q ),
	.datab(!\REG|registers[21][26]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[25][26]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[17][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~1 .extended_lut = "off";
defparam \REG|Mux5~1 .lut_mask = 64'h030305F5F3F305F5;
defparam \REG|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N54
cyclonev_lcell_comb \REG|registers[26][26]~feeder (
// Equation(s):
// \REG|registers[26][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[26][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[26][26]~feeder .extended_lut = "off";
defparam \REG|registers[26][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[26][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N56
dffeas \REG|registers[26][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][26] .is_wysiwyg = "true";
defparam \REG|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N28
dffeas \REG|registers[22][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][26] .is_wysiwyg = "true";
defparam \REG|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N53
dffeas \REG|registers[30][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][26] .is_wysiwyg = "true";
defparam \REG|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N34
dffeas \REG|registers[18][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][26] .is_wysiwyg = "true";
defparam \REG|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N24
cyclonev_lcell_comb \REG|Mux5~2 (
// Equation(s):
// \REG|Mux5~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][26]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][26]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][26]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][26]~q  ) ) )

	.dataa(!\REG|registers[26][26]~q ),
	.datab(!\REG|registers[22][26]~q ),
	.datac(!\REG|registers[30][26]~q ),
	.datad(!\REG|registers[18][26]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~2 .extended_lut = "off";
defparam \REG|Mux5~2 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N56
dffeas \REG|registers[28][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][26] .is_wysiwyg = "true";
defparam \REG|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N41
dffeas \REG|registers[20][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][26] .is_wysiwyg = "true";
defparam \REG|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N44
dffeas \REG|registers[24][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][26] .is_wysiwyg = "true";
defparam \REG|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \REG|registers[16][26]~feeder (
// Equation(s):
// \REG|registers[16][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][26]~feeder .extended_lut = "off";
defparam \REG|registers[16][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N7
dffeas \REG|registers[16][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][26] .is_wysiwyg = "true";
defparam \REG|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N57
cyclonev_lcell_comb \REG|Mux5~0 (
// Equation(s):
// \REG|Mux5~0_combout  = ( \REG|registers[16][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[20][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][26]~q )) ) ) ) # ( !\REG|registers[16][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|registers[20][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[28][26]~q )) ) ) ) # ( \REG|registers[16][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|registers[24][26]~q ) ) ) ) # ( !\REG|registers[16][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|registers[24][26]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REG|registers[28][26]~q ),
	.datab(!\REG|registers[20][26]~q ),
	.datac(!\REG|registers[24][26]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|registers[16][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~0 .extended_lut = "off";
defparam \REG|Mux5~0 .lut_mask = 64'h000FFF0F33553355;
defparam \REG|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N36
cyclonev_lcell_comb \REG|registers[31][26]~feeder (
// Equation(s):
// \REG|registers[31][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[31][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[31][26]~feeder .extended_lut = "off";
defparam \REG|registers[31][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[31][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y19_N38
dffeas \REG|registers[31][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[31][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][26] .is_wysiwyg = "true";
defparam \REG|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N8
dffeas \REG|registers[27][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][26] .is_wysiwyg = "true";
defparam \REG|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N30
cyclonev_lcell_comb \REG|registers[23][26]~feeder (
// Equation(s):
// \REG|registers[23][26]~feeder_combout  = ( \ALU|ALU_Result[26]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[26]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][26]~feeder .extended_lut = "off";
defparam \REG|registers[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N31
dffeas \REG|registers[23][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][26] .is_wysiwyg = "true";
defparam \REG|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N16
dffeas \REG|registers[19][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[26]~124_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][26] .is_wysiwyg = "true";
defparam \REG|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N54
cyclonev_lcell_comb \REG|Mux5~3 (
// Equation(s):
// \REG|Mux5~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][26]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][26]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][26]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][26]~q  ) ) )

	.dataa(!\REG|registers[31][26]~q ),
	.datab(!\REG|registers[27][26]~q ),
	.datac(!\REG|registers[23][26]~q ),
	.datad(!\REG|registers[19][26]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~3 .extended_lut = "off";
defparam \REG|Mux5~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N48
cyclonev_lcell_comb \REG|Mux5~4 (
// Equation(s):
// \REG|Mux5~4_combout  = ( \REG|Mux5~0_combout  & ( \REG|Mux5~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|Mux5~2_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|Mux5~1_combout ))) ) ) ) # ( !\REG|Mux5~0_combout  & ( \REG|Mux5~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux5~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])) # (\REG|Mux5~1_combout ))) ) ) ) # ( \REG|Mux5~0_combout  & ( !\REG|Mux5~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|Mux5~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux5~1_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( 
// !\REG|Mux5~0_combout  & ( !\REG|Mux5~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\REG|Mux5~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|Mux5~1_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|Mux5~1_combout ),
	.datac(!\REG|Mux5~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|Mux5~0_combout ),
	.dataf(!\REG|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux5~4 .extended_lut = "off";
defparam \REG|Mux5~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \REG|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~649 (
// Equation(s):
// \ALU|ALU_ResultSig~649_combout  = ( \ALU|ALU_ResultSig~158_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux5~4_combout )))) ) )

	.dataa(!\REG|Mux5~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~649 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~649 .lut_mask = 64'h0000000010D010D0;
defparam \ALU|ALU_ResultSig~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~651 (
// Equation(s):
// \ALU|ALU_ResultSig~651_combout  = ( \ALU|ALU_ResultSig~155_combout  & ( \REG|Mux2~4_combout  & ( (\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~155_combout  & ( !\REG|Mux2~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux2~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux2~9_combout ),
	.datae(!\ALU|ALU_ResultSig~155_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~651 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~651 .lut_mask = 64'h000000CC000033FF;
defparam \ALU|ALU_ResultSig~651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~652 (
// Equation(s):
// \ALU|ALU_ResultSig~652_combout  = ( \REG|Mux4~10_combout  & ( !\ALU|ALU_ResultSig~651_combout  & ( (!\ALU|ALU_ResultSig~648_combout  & (!\ALU|ALU_ResultSig~650_combout  & (!\ALU|ALU_ResultSig~192_combout  & !\ALU|ALU_ResultSig~649_combout ))) ) ) ) # ( 
// !\REG|Mux4~10_combout  & ( !\ALU|ALU_ResultSig~651_combout  & ( (!\ALU|ALU_ResultSig~648_combout  & (!\ALU|ALU_ResultSig~650_combout  & !\ALU|ALU_ResultSig~649_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~648_combout ),
	.datab(!\ALU|ALU_ResultSig~650_combout ),
	.datac(!\ALU|ALU_ResultSig~192_combout ),
	.datad(!\ALU|ALU_ResultSig~649_combout ),
	.datae(!\REG|Mux4~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~651_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~652 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~652 .lut_mask = 64'h8800800000000000;
defparam \ALU|ALU_ResultSig~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~653 (
// Equation(s):
// \ALU|ALU_ResultSig~653_combout  = ( \REG|Mux8~10_combout  & ( \REG|Mux7~10_combout  & ( (\ALU|ALU_ResultSig~66_combout ) # (\ALU|ALU_ResultSig~68_combout ) ) ) ) # ( !\REG|Mux8~10_combout  & ( \REG|Mux7~10_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) 
// # ( \REG|Mux8~10_combout  & ( !\REG|Mux7~10_combout  & ( \ALU|ALU_ResultSig~66_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\REG|Mux8~10_combout ),
	.dataf(!\REG|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~653 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~653 .lut_mask = 64'h000000FF555555FF;
defparam \ALU|ALU_ResultSig~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \ALU|ALU_Result[23]~90 (
// Equation(s):
// \ALU|ALU_Result[23]~90_combout  = ( \ALU|ALU_ResultSig~652_combout  & ( \ALU|ALU_ResultSig~653_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) ) # ( !\ALU|ALU_ResultSig~652_combout  & ( \ALU|ALU_ResultSig~653_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) 
// ) # ( \ALU|ALU_ResultSig~652_combout  & ( !\ALU|ALU_ResultSig~653_combout  & ( (\ALU|ALU_ResultSig~103_combout  & (\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~646_combout ) # (\ALU|ALU_ResultSig~647_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~652_combout  & ( !\ALU|ALU_ResultSig~653_combout  & ( (\ALU|ALU_ResultSig~103_combout  & \ALU|ALU_Result[3]~2_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~103_combout ),
	.datab(!\ALU|ALU_ResultSig~647_combout ),
	.datac(!\ALU|ALU_Result[3]~2_combout ),
	.datad(!\ALU|ALU_ResultSig~646_combout ),
	.datae(!\ALU|ALU_ResultSig~652_combout ),
	.dataf(!\ALU|ALU_ResultSig~653_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[23]~90 .extended_lut = "off";
defparam \ALU|ALU_Result[23]~90 .lut_mask = 64'h050501050F0F0F0F;
defparam \ALU|ALU_Result[23]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N27
cyclonev_lcell_comb \ALU|ALU_Result[23]~92 (
// Equation(s):
// \ALU|ALU_Result[23]~92_combout  = ( \ALU|Add1~93_sumout  & ( \ALU|Add0~97_sumout  & ( (((\ALU|ALU_Result[23]~90_combout ) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[23]~91_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( 
// !\ALU|Add1~93_sumout  & ( \ALU|Add0~97_sumout  & ( ((\ALU|ALU_Result[23]~90_combout ) # (\ALU|ALU_Result[23]~91_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~93_sumout  & ( !\ALU|Add0~97_sumout  & ( ((\ALU|ALU_Result[23]~90_combout ) # 
// (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[23]~91_combout ) ) ) ) # ( !\ALU|Add1~93_sumout  & ( !\ALU|Add0~97_sumout  & ( (\ALU|ALU_Result[23]~90_combout ) # (\ALU|ALU_Result[23]~91_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(!\ALU|ALU_Result[23]~91_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[23]~90_combout ),
	.datae(!\ALU|Add1~93_sumout ),
	.dataf(!\ALU|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[23]~92 .extended_lut = "off";
defparam \ALU|ALU_Result[23]~92 .lut_mask = 64'h33FF3FFF77FF7FFF;
defparam \ALU|ALU_Result[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N50
dffeas \REG|registers[11][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][23] .is_wysiwyg = "true";
defparam \REG|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N44
dffeas \REG|registers[9][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][23] .is_wysiwyg = "true";
defparam \REG|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N26
dffeas \REG|registers[10][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][23] .is_wysiwyg = "true";
defparam \REG|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \REG|registers[8][23]~feeder (
// Equation(s):
// \REG|registers[8][23]~feeder_combout  = ( \ALU|ALU_Result[23]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][23]~feeder .extended_lut = "off";
defparam \REG|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N52
dffeas \REG|registers[8][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][23] .is_wysiwyg = "true";
defparam \REG|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N51
cyclonev_lcell_comb \REG|Mux8~5 (
// Equation(s):
// \REG|Mux8~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[11][23]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][23]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[10][23]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[8][23]~q  ) ) )

	.dataa(!\REG|registers[11][23]~q ),
	.datab(!\REG|registers[9][23]~q ),
	.datac(!\REG|registers[10][23]~q ),
	.datad(!\REG|registers[8][23]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~5 .extended_lut = "off";
defparam \REG|Mux8~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \REG|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N26
dffeas \REG|registers[3][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][23] .is_wysiwyg = "true";
defparam \REG|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N58
dffeas \REG|registers[0][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][23] .is_wysiwyg = "true";
defparam \REG|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N44
dffeas \REG|registers[1][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][23] .is_wysiwyg = "true";
defparam \REG|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N59
dffeas \REG|registers[2][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][23] .is_wysiwyg = "true";
defparam \REG|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N54
cyclonev_lcell_comb \REG|Mux8~8 (
// Equation(s):
// \REG|Mux8~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][23]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][23]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][23]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][23]~q  ) ) )

	.dataa(!\REG|registers[3][23]~q ),
	.datab(!\REG|registers[0][23]~q ),
	.datac(!\REG|registers[1][23]~q ),
	.datad(!\REG|registers[2][23]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~8 .extended_lut = "off";
defparam \REG|Mux8~8 .lut_mask = 64'h333300FF0F0F5555;
defparam \REG|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y15_N2
dffeas \REG|registers[15][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][23] .is_wysiwyg = "true";
defparam \REG|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N11
dffeas \REG|registers[13][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][23] .is_wysiwyg = "true";
defparam \REG|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N58
dffeas \REG|registers[12][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][23] .is_wysiwyg = "true";
defparam \REG|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N50
dffeas \REG|registers[14][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][23] .is_wysiwyg = "true";
defparam \REG|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N3
cyclonev_lcell_comb \REG|Mux8~6 (
// Equation(s):
// \REG|Mux8~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][23]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][23]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][23]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][23]~q  ) ) )

	.dataa(!\REG|registers[15][23]~q ),
	.datab(!\REG|registers[13][23]~q ),
	.datac(!\REG|registers[12][23]~q ),
	.datad(!\REG|registers[14][23]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~6 .extended_lut = "off";
defparam \REG|Mux8~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N56
dffeas \REG|registers[7][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][23] .is_wysiwyg = "true";
defparam \REG|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N42
cyclonev_lcell_comb \REG|registers[5][23]~feeder (
// Equation(s):
// \REG|registers[5][23]~feeder_combout  = \ALU|ALU_Result[23]~92_combout 

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[23]~92_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][23]~feeder .extended_lut = "off";
defparam \REG|registers[5][23]~feeder .lut_mask = 64'h3333333333333333;
defparam \REG|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N43
dffeas \REG|registers[5][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][23] .is_wysiwyg = "true";
defparam \REG|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N49
dffeas \REG|registers[6][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][23] .is_wysiwyg = "true";
defparam \REG|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N22
dffeas \REG|registers[4][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[23]~92_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][23] .is_wysiwyg = "true";
defparam \REG|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N57
cyclonev_lcell_comb \REG|Mux8~7 (
// Equation(s):
// \REG|Mux8~7_combout  = ( \REG|registers[6][23]~q  & ( \REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[7][23]~q ))) ) ) ) # ( !\REG|registers[6][23]~q  & ( \REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[5][23]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[7][23]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \REG|registers[6][23]~q  & ( !\REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|registers[5][23]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|registers[7][23]~q ))) ) ) ) # ( !\REG|registers[6][23]~q  & ( !\REG|registers[4][23]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[5][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[7][23]~q )))) ) ) )

	.dataa(!\REG|registers[7][23]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|registers[5][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[6][23]~q ),
	.dataf(!\REG|registers[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~7 .extended_lut = "off";
defparam \REG|Mux8~7 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REG|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N24
cyclonev_lcell_comb \REG|Mux8~9 (
// Equation(s):
// \REG|Mux8~9_combout  = ( \REG|Mux8~6_combout  & ( \REG|Mux8~7_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux8~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux8~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|Mux8~6_combout  & ( \REG|Mux8~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|Mux8~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux8~5_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \REG|Mux8~6_combout  & ( !\REG|Mux8~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (((\REG|Mux8~8_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])) # (\REG|Mux8~5_combout ))) ) ) ) # ( !\REG|Mux8~6_combout  & ( !\REG|Mux8~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux8~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux8~5_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux8~5_combout ),
	.datac(!\REG|Mux8~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|Mux8~6_combout ),
	.dataf(!\REG|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux8~9 .extended_lut = "off";
defparam \REG|Mux8~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \REG|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~658 (
// Equation(s):
// \ALU|ALU_ResultSig~658_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~66_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|Equal73~4_combout  & (\REG|Mux8~9_combout  & !\ALU|ALU_ResultSig~66_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~658 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~658 .lut_mask = 64'h0200020013001300;
defparam \ALU|ALU_ResultSig~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~663 (
// Equation(s):
// \ALU|ALU_ResultSig~663_combout  = ( \ALU|ALU_ResultSig~659_combout  & ( \ALU|ALU_ResultSig~658_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & (!\ALU|ALU_ResultSig~676_combout  & !\ALU|ALU_ResultSig~662_combout )) ) ) ) # ( 
// !\ALU|ALU_ResultSig~659_combout  & ( \ALU|ALU_ResultSig~658_combout  & ( (!\ALU|ALU_ResultSig~188_combout  & (!\ALU|ALU_ResultSig~676_combout  & !\ALU|ALU_ResultSig~662_combout )) ) ) ) # ( \ALU|ALU_ResultSig~659_combout  & ( 
// !\ALU|ALU_ResultSig~658_combout  & ( (\ALU|ALU_ResultSig~661_combout  & (!\ALU|ALU_ResultSig~188_combout  & (!\ALU|ALU_ResultSig~676_combout  & !\ALU|ALU_ResultSig~662_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~661_combout ),
	.datab(!\ALU|ALU_ResultSig~188_combout ),
	.datac(!\ALU|ALU_ResultSig~676_combout ),
	.datad(!\ALU|ALU_ResultSig~662_combout ),
	.datae(!\ALU|ALU_ResultSig~659_combout ),
	.dataf(!\ALU|ALU_ResultSig~658_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~663 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~663 .lut_mask = 64'h00004000C000C000;
defparam \ALU|ALU_ResultSig~663 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \ALU|ALU_Result[27]~125 (
// Equation(s):
// \ALU|ALU_Result[27]~125_combout  = ( \ALU|ALU_ResultSig~663_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) # ( !\ALU|ALU_ResultSig~663_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~66_combout  & ((!\ALU|ALU_ResultSig~657_combout ))) 
// # (\ALU|ALU_ResultSig~66_combout  & (\REG|Mux4~10_combout )))) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\REG|Mux4~10_combout ),
	.datac(!\ALU|ALU_ResultSig~657_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[27]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[27]~125 .extended_lut = "off";
defparam \ALU|ALU_Result[27]~125 .lut_mask = 64'h00B100B100FF00FF;
defparam \ALU|ALU_Result[27]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N51
cyclonev_lcell_comb \ALU|ALU_Result[27]~126 (
// Equation(s):
// \ALU|ALU_Result[27]~126_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( \ALU|Equal73~0_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ( (\REG|Mux4~10_combout  & \ALU|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux4~10_combout ),
	.datad(!\ALU|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[27]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[27]~126 .extended_lut = "off";
defparam \ALU|ALU_Result[27]~126 .lut_mask = 64'h000F000F00FF00FF;
defparam \ALU|ALU_Result[27]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N21
cyclonev_lcell_comb \ALU|Add1~109 (
// Equation(s):
// \ALU|Add1~109_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~106  ))
// \ALU|Add1~110  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~106  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux4~4_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~109_sumout ),
	.cout(\ALU|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~109 .extended_lut = "off";
defparam \ALU|Add1~109 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N42
cyclonev_lcell_comb \ALU|Add0~113 (
// Equation(s):
// \ALU|Add0~113_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~110  ))
// \ALU|Add0~114  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~110  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux4~4_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~113_sumout ),
	.cout(\ALU|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~113 .extended_lut = "off";
defparam \ALU|Add0~113 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \ALU|ALU_Result[27]~127 (
// Equation(s):
// \ALU|ALU_Result[27]~127_combout  = ( \ALU|Add1~109_sumout  & ( \ALU|Add0~113_sumout  & ( (((\ALU|ALU_Result[27]~126_combout ) # (\ALU|ALU_Result[27]~125_combout )) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( 
// !\ALU|Add1~109_sumout  & ( \ALU|Add0~113_sumout  & ( ((\ALU|ALU_Result[27]~126_combout ) # (\ALU|ALU_Result[27]~125_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~109_sumout  & ( !\ALU|Add0~113_sumout  & ( 
// ((\ALU|ALU_Result[27]~126_combout ) # (\ALU|ALU_Result[27]~125_combout )) # (\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~109_sumout  & ( !\ALU|Add0~113_sumout  & ( (\ALU|ALU_Result[27]~126_combout ) # (\ALU|ALU_Result[27]~125_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[27]~125_combout ),
	.datad(!\ALU|ALU_Result[27]~126_combout ),
	.datae(!\ALU|Add1~109_sumout ),
	.dataf(!\ALU|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[27]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[27]~127 .extended_lut = "off";
defparam \ALU|ALU_Result[27]~127 .lut_mask = 64'h0FFF5FFF3FFF7FFF;
defparam \ALU|ALU_Result[27]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N26
dffeas \REG|registers[30][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][27] .is_wysiwyg = "true";
defparam \REG|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N38
dffeas \REG|registers[22][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][27] .is_wysiwyg = "true";
defparam \REG|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N59
dffeas \REG|registers[18][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][27] .is_wysiwyg = "true";
defparam \REG|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N54
cyclonev_lcell_comb \REG|registers[26][27]~feeder (
// Equation(s):
// \REG|registers[26][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[26][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[26][27]~feeder .extended_lut = "off";
defparam \REG|registers[26][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[26][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N56
dffeas \REG|registers[26][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[26][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][27] .is_wysiwyg = "true";
defparam \REG|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \REG|Mux4~2 (
// Equation(s):
// \REG|Mux4~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[30][27]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[26][27]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[22][27]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[18][27]~q  ) ) )

	.dataa(!\REG|registers[30][27]~q ),
	.datab(!\REG|registers[22][27]~q ),
	.datac(!\REG|registers[18][27]~q ),
	.datad(!\REG|registers[26][27]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~2 .extended_lut = "off";
defparam \REG|Mux4~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N50
dffeas \REG|registers[28][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][27] .is_wysiwyg = "true";
defparam \REG|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N31
dffeas \REG|registers[24][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][27] .is_wysiwyg = "true";
defparam \REG|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N11
dffeas \REG|registers[16][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][27] .is_wysiwyg = "true";
defparam \REG|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N44
dffeas \REG|registers[20][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][27] .is_wysiwyg = "true";
defparam \REG|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \REG|Mux4~0 (
// Equation(s):
// \REG|Mux4~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][27]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][27]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][27]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][27]~q  ) ) )

	.dataa(!\REG|registers[28][27]~q ),
	.datab(!\REG|registers[24][27]~q ),
	.datac(!\REG|registers[16][27]~q ),
	.datad(!\REG|registers[20][27]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~0 .extended_lut = "off";
defparam \REG|Mux4~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \REG|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N20
dffeas \REG|registers[29][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][27] .is_wysiwyg = "true";
defparam \REG|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N37
dffeas \REG|registers[25][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][27] .is_wysiwyg = "true";
defparam \REG|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N49
dffeas \REG|registers[17][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][27] .is_wysiwyg = "true";
defparam \REG|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N21
cyclonev_lcell_comb \REG|registers[21][27]~feeder (
// Equation(s):
// \REG|registers[21][27]~feeder_combout  = ( \ALU|ALU_Result[27]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[27]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[21][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[21][27]~feeder .extended_lut = "off";
defparam \REG|registers[21][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[21][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N23
dffeas \REG|registers[21][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][27] .is_wysiwyg = "true";
defparam \REG|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N21
cyclonev_lcell_comb \REG|Mux4~1 (
// Equation(s):
// \REG|Mux4~1_combout  = ( \REG|registers[21][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][27]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][27]~q )) ) ) ) # ( !\REG|registers[21][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[25][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][27]~q )) ) ) ) # ( \REG|registers[21][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[17][27]~q ) ) ) ) # ( !\REG|registers[21][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[17][27]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[29][27]~q ),
	.datab(!\REG|registers[25][27]~q ),
	.datac(!\REG|registers[17][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[21][27]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~1 .extended_lut = "off";
defparam \REG|Mux4~1 .lut_mask = 64'h0F000FFF33553355;
defparam \REG|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N2
dffeas \REG|registers[27][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][27] .is_wysiwyg = "true";
defparam \REG|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N19
dffeas \REG|registers[19][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][27] .is_wysiwyg = "true";
defparam \REG|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N35
dffeas \REG|registers[31][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][27] .is_wysiwyg = "true";
defparam \REG|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N4
dffeas \REG|registers[23][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[27]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][27] .is_wysiwyg = "true";
defparam \REG|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \REG|Mux4~3 (
// Equation(s):
// \REG|Mux4~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[31][27]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[27][27]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[23][27]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[19][27]~q  ) ) )

	.dataa(!\REG|registers[27][27]~q ),
	.datab(!\REG|registers[19][27]~q ),
	.datac(!\REG|registers[31][27]~q ),
	.datad(!\REG|registers[23][27]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~3 .extended_lut = "off";
defparam \REG|Mux4~3 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \REG|Mux4~4 (
// Equation(s):
// \REG|Mux4~4_combout  = ( \REG|Mux4~1_combout  & ( \REG|Mux4~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux4~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux4~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|Mux4~1_combout  & ( \REG|Mux4~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux4~0_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux4~2_combout ))) ) ) ) # ( \REG|Mux4~1_combout  & ( !\REG|Mux4~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux4~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux4~2_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|Mux4~1_combout  & ( !\REG|Mux4~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|Mux4~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux4~2_combout )))) ) ) )

	.dataa(!\REG|Mux4~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REG|Mux4~0_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|Mux4~1_combout ),
	.dataf(!\REG|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux4~4 .extended_lut = "off";
defparam \REG|Mux4~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \REG|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N24
cyclonev_lcell_comb \ALU|Add1~113 (
// Equation(s):
// \ALU|Add1~113_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux3~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~110  ))
// \ALU|Add1~114  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux3~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~110  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\REG|Mux3~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~113_sumout ),
	.cout(\ALU|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~113 .extended_lut = "off";
defparam \ALU|Add1~113 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N27
cyclonev_lcell_comb \ALU|Add1~117 (
// Equation(s):
// \ALU|Add1~117_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux2~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~114  ))
// \ALU|Add1~118  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux2~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~114  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux2~4_combout ),
	.datad(!\REG|Mux2~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~117_sumout ),
	.cout(\ALU|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~117 .extended_lut = "off";
defparam \ALU|Add1~117 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \ALU|Add1~121 (
// Equation(s):
// \ALU|Add1~121_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux1~4_combout ))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~118  ))
// \ALU|Add1~122  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux1~4_combout ))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~118  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux1~9_combout ),
	.datac(!\REG|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~121_sumout ),
	.cout(\ALU|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~121 .extended_lut = "off";
defparam \ALU|Add1~121 .lut_mask = 64'h0000FF0000002727;
defparam \ALU|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N36
cyclonev_lcell_comb \ALU|ALU_Result[30]~134 (
// Equation(s):
// \ALU|ALU_Result[30]~134_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux1~9_combout  & ( (\ALU|Equal73~0_combout  & ((\REG|Mux1~4_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux1~9_combout  & ( \ALU|Equal73~0_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux1~9_combout  & ( (\ALU|Equal73~0_combout  & ((\REG|Mux1~4_combout ) 
// # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux1~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\REG|Mux1~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[30]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[30]~134 .extended_lut = "off";
defparam \ALU|ALU_Result[30]~134 .lut_mask = 64'h0505050F0F0F050F;
defparam \ALU|ALU_Result[30]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~670 (
// Equation(s):
// \ALU|ALU_ResultSig~670_combout  = ( \ALU|Equal73~3_combout  & ( \REG|Mux1~10_combout  & ( (\ALU|Equal73~4_combout  & \REG|Mux5~10_combout ) ) ) ) # ( !\ALU|Equal73~3_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|Equal73~4_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|ALU_ResultSig~1_combout ))) # (\ALU|Equal73~4_combout  & (((\REG|Mux5~10_combout )))) ) ) ) # ( \ALU|Equal73~3_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|Equal73~4_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|ALU_ResultSig~1_combout ))) # (\ALU|Equal73~4_combout  & (((\REG|Mux5~10_combout )))) ) ) ) # ( !\ALU|Equal73~3_combout  & ( !\REG|Mux1~10_combout  & ( (\ALU|Equal73~4_combout  & 
// \REG|Mux5~10_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\REG|Mux5~10_combout ),
	.datae(!\ALU|Equal73~3_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~670 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~670 .lut_mask = 64'h003380B340730033;
defparam \ALU|ALU_ResultSig~670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~671 (
// Equation(s):
// \ALU|ALU_ResultSig~671_combout  = ( \REG|Mux1~10_combout  & ( \REG|Mux0~10_combout  & ( (\ALU|ALU_ResultSig~68_combout ) # (\ALU|ALU_ResultSig~66_combout ) ) ) ) # ( !\REG|Mux1~10_combout  & ( \REG|Mux0~10_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) 
// # ( \REG|Mux1~10_combout  & ( !\REG|Mux0~10_combout  & ( \ALU|ALU_ResultSig~66_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux1~10_combout ),
	.dataf(!\REG|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~671 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~671 .lut_mask = 64'h0000555533337777;
defparam \ALU|ALU_ResultSig~671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N54
cyclonev_lcell_comb \ALU|ALU_Result[30]~135 (
// Equation(s):
// \ALU|ALU_Result[30]~135_combout  = ( \ALU|ALU_ResultSig~670_combout  & ( \ALU|ALU_ResultSig~671_combout  & ( (!\ALU|ALU_Result[30]~134_combout  & !\ALU|ALU_Result[3]~2_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~670_combout  & ( \ALU|ALU_ResultSig~671_combout 
//  & ( (!\ALU|ALU_Result[30]~134_combout  & !\ALU|ALU_Result[3]~2_combout ) ) ) ) # ( \ALU|ALU_ResultSig~670_combout  & ( !\ALU|ALU_ResultSig~671_combout  & ( (!\ALU|ALU_Result[30]~134_combout  & ((!\ALU|ALU_Result[3]~2_combout ) # (\ALU|Equal73~2_combout 
// ))) ) ) ) # ( !\ALU|ALU_ResultSig~670_combout  & ( !\ALU|ALU_ResultSig~671_combout  & ( !\ALU|ALU_Result[30]~134_combout  ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_Result[30]~134_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(!\ALU|ALU_ResultSig~670_combout ),
	.dataf(!\ALU|ALU_ResultSig~671_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[30]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[30]~135 .extended_lut = "off";
defparam \ALU|ALU_Result[30]~135 .lut_mask = 64'hF0F0F050F000F000;
defparam \ALU|ALU_Result[30]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N45
cyclonev_lcell_comb \ALU|Add0~117 (
// Equation(s):
// \ALU|Add0~117_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux3~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~114  ))
// \ALU|Add0~118  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux3~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~114  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\REG|Mux3~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~117_sumout ),
	.cout(\ALU|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~117 .extended_lut = "off";
defparam \ALU|Add0~117 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N48
cyclonev_lcell_comb \ALU|Add0~121 (
// Equation(s):
// \ALU|Add0~121_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux2~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~118  ))
// \ALU|Add0~122  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux2~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add0~118  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux2~4_combout ),
	.datad(!\REG|Mux2~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~121_sumout ),
	.cout(\ALU|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~121 .extended_lut = "off";
defparam \ALU|Add0~121 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N51
cyclonev_lcell_comb \ALU|Add0~125 (
// Equation(s):
// \ALU|Add0~125_sumout  = SUM(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux1~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux1~4_combout )) ) + ( \ALU|Add0~122  ))
// \ALU|Add0~126  = CARRY(( !\ROM_COMP|altsyncram_component|auto_generated|q_a [15] ) + ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux1~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~4_combout )) 
// ) + ( \ALU|Add0~122  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux1~4_combout ),
	.datac(!\REG|Mux1~9_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~125_sumout ),
	.cout(\ALU|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~125 .extended_lut = "off";
defparam \ALU|Add0~125 .lut_mask = 64'h0000E4E40000FF00;
defparam \ALU|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \ALU|ALU_Result[30]~136 (
// Equation(s):
// \ALU|ALU_Result[30]~136_combout  = ( \ALU|Add0~125_sumout  & ( ((!\ALU|ALU_Result[30]~135_combout ) # ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~121_sumout ))) # (\ALU|ALU_Result[3]~5_combout ) ) ) # ( !\ALU|Add0~125_sumout  & ( 
// (!\ALU|ALU_Result[30]~135_combout ) # ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~121_sumout )) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|Add1~121_sumout ),
	.datad(!\ALU|ALU_Result[30]~135_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[30]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[30]~136 .extended_lut = "off";
defparam \ALU|ALU_Result[30]~136 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \ALU|ALU_Result[30]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N50
dffeas \REG|registers[20][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][30] .is_wysiwyg = "true";
defparam \REG|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N55
dffeas \REG|registers[28][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][30] .is_wysiwyg = "true";
defparam \REG|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \REG|registers[24][30]~feeder (
// Equation(s):
// \REG|registers[24][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[24][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[24][30]~feeder .extended_lut = "off";
defparam \REG|registers[24][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[24][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N53
dffeas \REG|registers[24][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][30] .is_wysiwyg = "true";
defparam \REG|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N14
dffeas \REG|registers[16][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][30] .is_wysiwyg = "true";
defparam \REG|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N51
cyclonev_lcell_comb \REG|Mux1~0 (
// Equation(s):
// \REG|Mux1~0_combout  = ( \REG|registers[16][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][30]~q )) ) ) ) # ( !\REG|registers[16][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[24][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][30]~q )) ) ) ) # ( \REG|registers[16][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[20][30]~q ) ) ) ) # ( !\REG|registers[16][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[20][30]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[20][30]~q ),
	.datab(!\REG|registers[28][30]~q ),
	.datac(!\REG|registers[24][30]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[16][30]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~0 .extended_lut = "off";
defparam \REG|Mux1~0 .lut_mask = 64'h0055FF550F330F33;
defparam \REG|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N56
dffeas \REG|registers[29][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][30] .is_wysiwyg = "true";
defparam \REG|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N9
cyclonev_lcell_comb \REG|registers[17][30]~feeder (
// Equation(s):
// \REG|registers[17][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[17][30]~feeder .extended_lut = "off";
defparam \REG|registers[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N11
dffeas \REG|registers[17][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][30] .is_wysiwyg = "true";
defparam \REG|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N38
dffeas \REG|registers[25][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][30] .is_wysiwyg = "true";
defparam \REG|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N32
dffeas \REG|registers[21][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][30] .is_wysiwyg = "true";
defparam \REG|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \REG|Mux1~1 (
// Equation(s):
// \REG|Mux1~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][30]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][30]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[17][30]~q ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[21][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][30]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\REG|registers[21][30]~q  & ( (\REG|registers[17][30]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[29][30]~q ),
	.datab(!\REG|registers[17][30]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[25][30]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REG|registers[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~1 .extended_lut = "off";
defparam \REG|Mux1~1 .lut_mask = 64'h303005F53F3F05F5;
defparam \REG|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N56
dffeas \REG|registers[26][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][30] .is_wysiwyg = "true";
defparam \REG|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \REG|registers[22][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][30] .is_wysiwyg = "true";
defparam \REG|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N51
cyclonev_lcell_comb \REG|registers[18][30]~feeder (
// Equation(s):
// \REG|registers[18][30]~feeder_combout  = ( \ALU|ALU_Result[30]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][30]~feeder .extended_lut = "off";
defparam \REG|registers[18][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N52
dffeas \REG|registers[18][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][30] .is_wysiwyg = "true";
defparam \REG|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N29
dffeas \REG|registers[30][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][30] .is_wysiwyg = "true";
defparam \REG|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \REG|Mux1~2 (
// Equation(s):
// \REG|Mux1~2_combout  = ( \REG|registers[30][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[26][30]~q ) ) ) ) # ( !\REG|registers[30][30]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[26][30]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REG|registers[30][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[18][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[22][30]~q )) ) ) ) # ( !\REG|registers[30][30]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[18][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[22][30]~q )) ) ) )

	.dataa(!\REG|registers[26][30]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|registers[22][30]~q ),
	.datad(!\REG|registers[18][30]~q ),
	.datae(!\REG|registers[30][30]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~2 .extended_lut = "off";
defparam \REG|Mux1~2 .lut_mask = 64'h03CF03CF44447777;
defparam \REG|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N35
dffeas \REG|registers[23][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][30] .is_wysiwyg = "true";
defparam \REG|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N8
dffeas \REG|registers[27][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][30] .is_wysiwyg = "true";
defparam \REG|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N20
dffeas \REG|registers[19][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][30] .is_wysiwyg = "true";
defparam \REG|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N2
dffeas \REG|registers[31][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[30]~136_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][30] .is_wysiwyg = "true";
defparam \REG|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N3
cyclonev_lcell_comb \REG|Mux1~3 (
// Equation(s):
// \REG|Mux1~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][30]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][30]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][30]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][30]~q  ) ) )

	.dataa(!\REG|registers[23][30]~q ),
	.datab(!\REG|registers[27][30]~q ),
	.datac(!\REG|registers[19][30]~q ),
	.datad(!\REG|registers[31][30]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~3 .extended_lut = "off";
defparam \REG|Mux1~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \REG|Mux1~4 (
// Equation(s):
// \REG|Mux1~4_combout  = ( \REG|Mux1~2_combout  & ( \REG|Mux1~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux1~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux1~1_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REG|Mux1~2_combout  & ( \REG|Mux1~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// (\REG|Mux1~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux1~1_combout ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \REG|Mux1~2_combout  & ( !\REG|Mux1~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux1~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|Mux1~1_combout ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REG|Mux1~2_combout  & ( !\REG|Mux1~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux1~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux1~1_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REG|Mux1~0_combout ),
	.datac(!\REG|Mux1~1_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|Mux1~2_combout ),
	.dataf(!\REG|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux1~4 .extended_lut = "off";
defparam \REG|Mux1~4 .lut_mask = 64'h220A770A225F775F;
defparam \REG|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N54
cyclonev_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~4_combout )) ) + ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add0~126  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux0~4_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~1 .extended_lut = "off";
defparam \ALU|Add0~1 .lut_mask = 64'h000000FF000005AF;
defparam \ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~673 (
// Equation(s):
// \ALU|ALU_ResultSig~673_combout  = ( \ALU|Equal73~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux4~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~4_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux4~4_combout ),
	.datad(!\REG|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal73~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~673 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~673 .lut_mask = 64'h0000000005AF05AF;
defparam \ALU|ALU_ResultSig~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~672 (
// Equation(s):
// \ALU|ALU_ResultSig~672_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\ALU|ALU_ResultSig~66_combout  & \REG|Mux0~4_combout ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( (\REG|Mux0~9_combout  & 
// \ALU|ALU_ResultSig~66_combout ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\REG|Mux0~4_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~672 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~672 .lut_mask = 64'h0303000F0303000F;
defparam \ALU|ALU_ResultSig~672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~2 (
// Equation(s):
// \ALU|ALU_ResultSig~2_combout  = ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [4])) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [2] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [3] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [4])) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~2 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~2 .lut_mask = 64'h0C00C000CC000000;
defparam \ALU|ALU_ResultSig~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~674 (
// Equation(s):
// \ALU|ALU_ResultSig~674_combout  = ( \ALU|ALU_ResultSig~2_combout  & ( (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~1_combout ) ) ) # ( !\ALU|ALU_ResultSig~2_combout  & ( (!\ALU|Equal73~4_combout  & ((!\ALU|ALU_ResultSig~1_combout ) # 
// ((!\ALU|ALU_ResultSig~377_combout  & \ALU|ALU_ResultSig~660_combout )))) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(!\ALU|ALU_ResultSig~377_combout ),
	.datad(!\ALU|ALU_ResultSig~660_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~674 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~674 .lut_mask = 64'h88A888A888888888;
defparam \ALU|ALU_ResultSig~674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~675 (
// Equation(s):
// \ALU|ALU_ResultSig~675_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|ALU_ResultSig~674_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \REG|Mux0~4_combout )) # 
// (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\REG|Mux0~4_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \ALU|ALU_ResultSig~674_combout  & ( (!\ALU|Equal73~3_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \REG|Mux0~9_combout )) # (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\REG|Mux0~9_combout )) ) ) )

	.dataa(!\ALU|Equal73~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux0~4_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\ALU|ALU_ResultSig~674_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~675 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~675 .lut_mask = 64'h0000000044224242;
defparam \ALU|ALU_ResultSig~675 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N6
cyclonev_lcell_comb \ALU|ALU_Result[31]~137 (
// Equation(s):
// \ALU|ALU_Result[31]~137_combout  = ( \REG|Mux0~4_combout  & ( (\ALU|Equal73~0_combout  & (((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( 
// !\REG|Mux0~4_combout  & ( (\ALU|Equal73~0_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux0~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ALU|Equal73~0_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[31]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[31]~137 .extended_lut = "off";
defparam \ALU|ALU_Result[31]~137 .lut_mask = 64'h030B030B070F070F;
defparam \ALU|ALU_Result[31]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N36
cyclonev_lcell_comb \ALU|ALU_Result[31]~138 (
// Equation(s):
// \ALU|ALU_Result[31]~138_combout  = ( \ALU|Equal73~2_combout  & ( !\ALU|ALU_Result[31]~137_combout  & ( (!\ALU|ALU_Result[3]~2_combout ) # (!\ALU|ALU_ResultSig~672_combout ) ) ) ) # ( !\ALU|Equal73~2_combout  & ( !\ALU|ALU_Result[31]~137_combout  & ( 
// (!\ALU|ALU_Result[3]~2_combout ) # ((!\ALU|ALU_ResultSig~673_combout  & (!\ALU|ALU_ResultSig~672_combout  & !\ALU|ALU_ResultSig~675_combout ))) ) ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~673_combout ),
	.datac(!\ALU|ALU_ResultSig~672_combout ),
	.datad(!\ALU|ALU_ResultSig~675_combout ),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|ALU_Result[31]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[31]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[31]~138 .extended_lut = "off";
defparam \ALU|ALU_Result[31]~138 .lut_mask = 64'hEAAAFAFA00000000;
defparam \ALU|ALU_Result[31]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N33
cyclonev_lcell_comb \ALU|Add1~125 (
// Equation(s):
// \ALU|Add1~125_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~122  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux0~4_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~125 .extended_lut = "off";
defparam \ALU|Add1~125 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N45
cyclonev_lcell_comb \ALU|ALU_Result[31]~139 (
// Equation(s):
// \ALU|ALU_Result[31]~139_combout  = ( \ALU|ALU_Result[31]~138_combout  & ( \ALU|Add1~125_sumout  & ( (!\ALU|Equal73~0_combout  & ((!\ALU|Equal73~1_combout ) # ((\ALU|Equal73~5_combout  & \ALU|Add0~1_sumout )))) ) ) ) # ( !\ALU|ALU_Result[31]~138_combout  & 
// ( \ALU|Add1~125_sumout  ) ) # ( \ALU|ALU_Result[31]~138_combout  & ( !\ALU|Add1~125_sumout  & ( (!\ALU|Equal73~0_combout  & (\ALU|Equal73~5_combout  & (\ALU|Equal73~1_combout  & \ALU|Add0~1_sumout ))) ) ) ) # ( !\ALU|ALU_Result[31]~138_combout  & ( 
// !\ALU|Add1~125_sumout  ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ALU|Equal73~5_combout ),
	.datac(!\ALU|Equal73~1_combout ),
	.datad(!\ALU|Add0~1_sumout ),
	.datae(!\ALU|ALU_Result[31]~138_combout ),
	.dataf(!\ALU|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[31]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[31]~139 .extended_lut = "off";
defparam \ALU|ALU_Result[31]~139 .lut_mask = 64'hFFFF0002FFFFA0A2;
defparam \ALU|ALU_Result[31]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N40
dffeas \REG|registers[1][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][31] .is_wysiwyg = "true";
defparam \REG|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N14
dffeas \REG|registers[2][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][31] .is_wysiwyg = "true";
defparam \REG|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N26
dffeas \REG|registers[3][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][31] .is_wysiwyg = "true";
defparam \REG|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N56
dffeas \REG|registers[0][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][31] .is_wysiwyg = "true";
defparam \REG|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N45
cyclonev_lcell_comb \REG|Mux0~8 (
// Equation(s):
// \REG|Mux0~8_combout  = ( \REG|registers[0][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[3][31]~q ))) ) ) ) # ( !\REG|registers[0][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][31]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[3][31]~q ))) ) ) ) # ( \REG|registers[0][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[1][31]~q ) ) ) ) # ( !\REG|registers[0][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[1][31]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[1][31]~q ),
	.datab(!\REG|registers[2][31]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[3][31]~q ),
	.datae(!\REG|registers[0][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~8 .extended_lut = "off";
defparam \REG|Mux0~8 .lut_mask = 64'h0505F5F5303F303F;
defparam \REG|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N38
dffeas \REG|registers[11][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][31] .is_wysiwyg = "true";
defparam \REG|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N44
dffeas \REG|registers[10][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][31] .is_wysiwyg = "true";
defparam \REG|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N11
dffeas \REG|registers[9][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][31] .is_wysiwyg = "true";
defparam \REG|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N17
dffeas \REG|registers[8][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][31] .is_wysiwyg = "true";
defparam \REG|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N27
cyclonev_lcell_comb \REG|Mux0~5 (
// Equation(s):
// \REG|Mux0~5_combout  = ( \REG|registers[8][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[11][31]~q )) ) ) ) # ( !\REG|registers[8][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][31]~q )) ) ) ) # ( \REG|registers[8][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[10][31]~q ) ) ) ) # ( !\REG|registers[8][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[10][31]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[11][31]~q ),
	.datab(!\REG|registers[10][31]~q ),
	.datac(!\REG|registers[9][31]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[8][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~5 .extended_lut = "off";
defparam \REG|Mux0~5 .lut_mask = 64'h0033FF330F550F55;
defparam \REG|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N52
dffeas \REG|registers[5][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][31] .is_wysiwyg = "true";
defparam \REG|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N44
dffeas \REG|registers[7][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][31] .is_wysiwyg = "true";
defparam \REG|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N11
dffeas \REG|registers[6][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][31] .is_wysiwyg = "true";
defparam \REG|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N24
cyclonev_lcell_comb \REG|registers[4][31]~feeder (
// Equation(s):
// \REG|registers[4][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][31]~feeder .extended_lut = "off";
defparam \REG|registers[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N25
dffeas \REG|registers[4][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][31] .is_wysiwyg = "true";
defparam \REG|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N45
cyclonev_lcell_comb \REG|Mux0~7 (
// Equation(s):
// \REG|Mux0~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][31]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][31]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][31]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][31]~q  ) ) )

	.dataa(!\REG|registers[5][31]~q ),
	.datab(!\REG|registers[7][31]~q ),
	.datac(!\REG|registers[6][31]~q ),
	.datad(!\REG|registers[4][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~7 .extended_lut = "off";
defparam \REG|Mux0~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y15_N38
dffeas \REG|registers[14][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][31] .is_wysiwyg = "true";
defparam \REG|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N32
dffeas \REG|registers[13][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][31] .is_wysiwyg = "true";
defparam \REG|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N20
dffeas \REG|registers[15][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[31]~139_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][31] .is_wysiwyg = "true";
defparam \REG|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N30
cyclonev_lcell_comb \REG|registers[12][31]~feeder (
// Equation(s):
// \REG|registers[12][31]~feeder_combout  = ( \ALU|ALU_Result[31]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[31]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][31]~feeder .extended_lut = "off";
defparam \REG|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N31
dffeas \REG|registers[12][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][31] .is_wysiwyg = "true";
defparam \REG|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N51
cyclonev_lcell_comb \REG|Mux0~6 (
// Equation(s):
// \REG|Mux0~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[15][31]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[13][31]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[12][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[14][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((\REG|registers[15][31]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[12][31]~q  & ( (\REG|registers[13][31]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[14][31]~q ),
	.datab(!\REG|registers[13][31]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[15][31]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REG|registers[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~6 .extended_lut = "off";
defparam \REG|Mux0~6 .lut_mask = 64'h0303505FF3F3505F;
defparam \REG|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \REG|Mux0~9 (
// Equation(s):
// \REG|Mux0~9_combout  = ( \REG|Mux0~6_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (\REG|Mux0~7_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REG|Mux0~6_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & \REG|Mux0~7_combout ) ) ) ) # ( \REG|Mux0~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux0~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux0~5_combout ))) ) ) ) # ( !\REG|Mux0~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux0~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux0~5_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REG|Mux0~8_combout ),
	.datac(!\REG|Mux0~5_combout ),
	.datad(!\REG|Mux0~7_combout ),
	.datae(!\REG|Mux0~6_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~9 .extended_lut = "off";
defparam \REG|Mux0~9 .lut_mask = 64'h2727272700AA55FF;
defparam \REG|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N3
cyclonev_lcell_comb \REG|Mux0~10 (
// Equation(s):
// \REG|Mux0~10_combout  = ( \REG|Mux0~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) # ( \REG|Mux0~4_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux0~9_combout  ) ) ) # ( !\REG|Mux0~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux0~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux0~9_combout ),
	.datae(!\REG|Mux0~4_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux0~10 .extended_lut = "off";
defparam \REG|Mux0~10 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \REG|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~669 (
// Equation(s):
// \ALU|ALU_ResultSig~669_combout  = ( \REG|Mux0~10_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux2~10_combout )))) ) ) ) # ( !\REG|Mux0~10_combout  
// & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux2~10_combout ))) ) ) ) # ( \REG|Mux0~10_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux2~10_combout ))) ) ) ) # ( !\REG|Mux0~10_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux2~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~70_combout ),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\REG|Mux2~10_combout ),
	.datae(!\REG|Mux0~10_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~669 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~669 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \ALU|ALU_ResultSig~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~667 (
// Equation(s):
// \ALU|ALU_ResultSig~667_combout  = ( \ALU|ALU_ResultSig~117_combout  & ( \ALU|ALU_ResultSig~115_combout  & ( (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~1_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~117_combout  & ( \ALU|ALU_ResultSig~115_combout  & ( 
// (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~1_combout ) ) ) ) # ( \ALU|ALU_ResultSig~117_combout  & ( !\ALU|ALU_ResultSig~115_combout  & ( (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~1_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~117_combout  & ( 
// !\ALU|ALU_ResultSig~115_combout  & ( (!\ALU|Equal73~4_combout  & ((!\ALU|ALU_ResultSig~114_combout ) # (!\ALU|ALU_ResultSig~1_combout ))) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~114_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\ALU|ALU_ResultSig~117_combout ),
	.dataf(!\ALU|ALU_ResultSig~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~667 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~667 .lut_mask = 64'hAAA0AA00AA00AA00;
defparam \ALU|ALU_ResultSig~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~668 (
// Equation(s):
// \ALU|ALU_ResultSig~668_combout  = ( \REG|Mux6~10_combout  & ( \REG|Mux2~10_combout  & ( ((\ALU|ALU_ResultSig~667_combout  & (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) # (\ALU|Equal73~4_combout ) ) ) ) # ( 
// !\REG|Mux6~10_combout  & ( \REG|Mux2~10_combout  & ( (\ALU|ALU_ResultSig~667_combout  & (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REG|Mux6~10_combout  & ( !\REG|Mux2~10_combout  & ( 
// ((\ALU|ALU_ResultSig~667_combout  & (\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) # (\ALU|Equal73~4_combout ) ) ) ) # ( !\REG|Mux6~10_combout  & ( !\REG|Mux2~10_combout  & ( (\ALU|ALU_ResultSig~667_combout  & 
// (\ALU|Equal73~3_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~667_combout ),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\REG|Mux6~10_combout ),
	.dataf(!\REG|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~668 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~668 .lut_mask = 64'h0300575500305575;
defparam \ALU|ALU_ResultSig~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \ALU|ALU_Result[29]~132 (
// Equation(s):
// \ALU|ALU_Result[29]~132_combout  = ( \ALU|ALU_ResultSig~669_combout  & ( \ALU|ALU_ResultSig~668_combout  & ( (!\ALU|ALU_Result[29]~131_combout  & ((!\ALU|ALU_Result[3]~2_combout ) # (\ALU|Equal73~2_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~669_combout  & 
// ( \ALU|ALU_ResultSig~668_combout  & ( (!\ALU|ALU_Result[3]~2_combout  & !\ALU|ALU_Result[29]~131_combout ) ) ) ) # ( \ALU|ALU_ResultSig~669_combout  & ( !\ALU|ALU_ResultSig~668_combout  & ( !\ALU|ALU_Result[29]~131_combout  ) ) ) # ( 
// !\ALU|ALU_ResultSig~669_combout  & ( !\ALU|ALU_ResultSig~668_combout  & ( (!\ALU|ALU_Result[3]~2_combout  & !\ALU|ALU_Result[29]~131_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_Result[29]~131_combout ),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ALU|ALU_ResultSig~669_combout ),
	.dataf(!\ALU|ALU_ResultSig~668_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[29]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[29]~132 .extended_lut = "off";
defparam \ALU|ALU_Result[29]~132 .lut_mask = 64'hC0C0F0F0C0C0C0F0;
defparam \ALU|ALU_Result[29]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N57
cyclonev_lcell_comb \ALU|ALU_Result[29]~133 (
// Equation(s):
// \ALU|ALU_Result[29]~133_combout  = ( \ALU|Add0~121_sumout  & ( ((!\ALU|ALU_Result[29]~132_combout ) # ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~117_sumout ))) # (\ALU|ALU_Result[3]~5_combout ) ) ) # ( !\ALU|Add0~121_sumout  & ( 
// (!\ALU|ALU_Result[29]~132_combout ) # ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~117_sumout )) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[29]~132_combout ),
	.datad(!\ALU|Add1~117_sumout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[29]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[29]~133 .extended_lut = "off";
defparam \ALU|ALU_Result[29]~133 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \ALU|ALU_Result[29]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N50
dffeas \REG|registers[8][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][29] .is_wysiwyg = "true";
defparam \REG|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N44
dffeas \REG|registers[11][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][29] .is_wysiwyg = "true";
defparam \REG|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N3
cyclonev_lcell_comb \REG|registers[9][29]~feeder (
// Equation(s):
// \REG|registers[9][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][29]~feeder .extended_lut = "off";
defparam \REG|registers[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N5
dffeas \REG|registers[9][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][29] .is_wysiwyg = "true";
defparam \REG|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N43
dffeas \REG|registers[10][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][29] .is_wysiwyg = "true";
defparam \REG|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N45
cyclonev_lcell_comb \REG|Mux2~5 (
// Equation(s):
// \REG|Mux2~5_combout  = ( \REG|registers[10][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|registers[11][29]~q )) ) ) ) # ( !\REG|registers[10][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[9][29]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[11][29]~q )) ) ) ) # ( \REG|registers[10][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[8][29]~q ) ) ) ) # ( !\REG|registers[10][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[8][29]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[8][29]~q ),
	.datab(!\REG|registers[11][29]~q ),
	.datac(!\REG|registers[9][29]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[10][29]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~5 .extended_lut = "off";
defparam \REG|Mux2~5 .lut_mask = 64'h550055FF0F330F33;
defparam \REG|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \REG|registers[13][29]~feeder (
// Equation(s):
// \REG|registers[13][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][29]~feeder .extended_lut = "off";
defparam \REG|registers[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N26
dffeas \REG|registers[13][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][29] .is_wysiwyg = "true";
defparam \REG|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \REG|registers[12][29]~feeder (
// Equation(s):
// \REG|registers[12][29]~feeder_combout  = ( \ALU|ALU_Result[29]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[29]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][29]~feeder .extended_lut = "off";
defparam \REG|registers[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N32
dffeas \REG|registers[12][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][29] .is_wysiwyg = "true";
defparam \REG|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N59
dffeas \REG|registers[14][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][29] .is_wysiwyg = "true";
defparam \REG|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y12_N50
dffeas \REG|registers[15][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][29] .is_wysiwyg = "true";
defparam \REG|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N51
cyclonev_lcell_comb \REG|Mux2~6 (
// Equation(s):
// \REG|Mux2~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][29]~q  ) ) )

	.dataa(!\REG|registers[13][29]~q ),
	.datab(!\REG|registers[12][29]~q ),
	.datac(!\REG|registers[14][29]~q ),
	.datad(!\REG|registers[15][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~6 .extended_lut = "off";
defparam \REG|Mux2~6 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N29
dffeas \REG|registers[5][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][29] .is_wysiwyg = "true";
defparam \REG|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N8
dffeas \REG|registers[6][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][29] .is_wysiwyg = "true";
defparam \REG|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N59
dffeas \REG|registers[4][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\ALU|ALU_Result[29]~133_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][29] .is_wysiwyg = "true";
defparam \REG|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N20
dffeas \REG|registers[7][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][29] .is_wysiwyg = "true";
defparam \REG|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N9
cyclonev_lcell_comb \REG|Mux2~7 (
// Equation(s):
// \REG|Mux2~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][29]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][29]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][29]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][29]~q  ) ) )

	.dataa(!\REG|registers[5][29]~q ),
	.datab(!\REG|registers[6][29]~q ),
	.datac(!\REG|registers[4][29]~q ),
	.datad(!\REG|registers[7][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~7 .extended_lut = "off";
defparam \REG|Mux2~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N50
dffeas \REG|registers[2][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][29] .is_wysiwyg = "true";
defparam \REG|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N8
dffeas \REG|registers[1][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][29] .is_wysiwyg = "true";
defparam \REG|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N41
dffeas \REG|registers[3][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[29]~133_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][29] .is_wysiwyg = "true";
defparam \REG|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N48
cyclonev_lcell_comb \REG|registers[0][29]~feeder (
// Equation(s):
// \REG|registers[0][29]~feeder_combout  = \ALU|ALU_Result[29]~133_combout 

	.dataa(gnd),
	.datab(!\ALU|ALU_Result[29]~133_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][29]~feeder .extended_lut = "off";
defparam \REG|registers[0][29]~feeder .lut_mask = 64'h3333333333333333;
defparam \REG|registers[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N49
dffeas \REG|registers[0][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][29] .is_wysiwyg = "true";
defparam \REG|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N51
cyclonev_lcell_comb \REG|Mux2~8 (
// Equation(s):
// \REG|Mux2~8_combout  = ( \REG|registers[0][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[3][29]~q ))) ) ) ) # ( !\REG|registers[0][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[2][29]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[3][29]~q ))) ) ) ) # ( \REG|registers[0][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[1][29]~q ) ) ) ) # ( !\REG|registers[0][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[1][29]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[2][29]~q ),
	.datab(!\REG|registers[1][29]~q ),
	.datac(!\REG|registers[3][29]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[0][29]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~8 .extended_lut = "off";
defparam \REG|Mux2~8 .lut_mask = 64'h0033FF33550F550F;
defparam \REG|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N27
cyclonev_lcell_comb \REG|Mux2~9 (
// Equation(s):
// \REG|Mux2~9_combout  = ( \REG|Mux2~7_combout  & ( \REG|Mux2~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux2~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux2~6_combout )))) ) ) ) # ( !\REG|Mux2~7_combout  & ( \REG|Mux2~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux2~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux2~6_combout )))) ) ) ) # ( 
// \REG|Mux2~7_combout  & ( !\REG|Mux2~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux2~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux2~6_combout )))) ) ) ) # ( !\REG|Mux2~7_combout  & ( !\REG|Mux2~8_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux2~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux2~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux2~5_combout ),
	.datad(!\REG|Mux2~6_combout ),
	.datae(!\REG|Mux2~7_combout ),
	.dataf(!\REG|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~9 .extended_lut = "off";
defparam \REG|Mux2~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N6
cyclonev_lcell_comb \REG|Mux2~10 (
// Equation(s):
// \REG|Mux2~10_combout  = ( \REG|Mux2~4_combout  & ( (\REG|Mux2~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux2~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux2~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux2~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux2~10 .extended_lut = "off";
defparam \REG|Mux2~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \REG|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~666 (
// Equation(s):
// \ALU|ALU_ResultSig~666_combout  = ( \ALU|ALU_ResultSig~158_combout  & ( \REG|Mux0~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((!\ALU|ALU_ResultSig~70_combout ) # (\REG|Mux1~10_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux2~10_combout 
// )) ) ) ) # ( !\ALU|ALU_ResultSig~158_combout  & ( \REG|Mux0~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((\ALU|ALU_ResultSig~70_combout  & \REG|Mux1~10_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux2~10_combout )) ) ) ) # ( 
// \ALU|ALU_ResultSig~158_combout  & ( !\REG|Mux0~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((\ALU|ALU_ResultSig~70_combout  & \REG|Mux1~10_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux2~10_combout )) ) ) ) # ( 
// !\ALU|ALU_ResultSig~158_combout  & ( !\REG|Mux0~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((\ALU|ALU_ResultSig~70_combout  & \REG|Mux1~10_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux2~10_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(!\REG|Mux2~10_combout ),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux1~10_combout ),
	.datae(!\ALU|ALU_ResultSig~158_combout ),
	.dataf(!\REG|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~666 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~666 .lut_mask = 64'h111B111B111BB1BB;
defparam \ALU|ALU_ResultSig~666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~664 (
// Equation(s):
// \ALU|ALU_ResultSig~664_combout  = ( \ALU|ALU_ResultSig~66_combout  & ( \REG|Mux3~4_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # 
// (\REG|Mux3~9_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~66_combout  & ( \REG|Mux3~4_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # 
// (\REG|Mux3~9_combout )))) # (\ALU|Equal73~3_combout  & (!\REG|Mux3~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \ALU|ALU_ResultSig~66_combout  & ( 
// !\REG|Mux3~4_combout  & ( (\REG|Mux3~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|Equal73~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\ALU|ALU_ResultSig~66_combout  & ( 
// !\REG|Mux3~4_combout  & ( (!\ALU|Equal73~3_combout  & (\REG|Mux3~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) # (\ALU|Equal73~3_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((!\REG|Mux3~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) )

	.dataa(!\REG|Mux3~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\ALU|ALU_ResultSig~66_combout ),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~664 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~664 .lut_mask = 64'h0B40004008700070;
defparam \ALU|ALU_ResultSig~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~665 (
// Equation(s):
// \ALU|ALU_ResultSig~665_combout  = ( \CTL|Equal17~0_combout  & ( \REG|Mux7~10_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~1_combout  & ((\ALU|ALU_ResultSig~664_combout )))) # (\ALU|Equal73~4_combout  & (((!\ALU|ALU_ResultSig~66_combout 
// )))) ) ) ) # ( !\CTL|Equal17~0_combout  & ( \REG|Mux7~10_combout  & ( (!\ALU|Equal73~4_combout  & ((\ALU|ALU_ResultSig~664_combout ))) # (\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~66_combout )) ) ) ) # ( \CTL|Equal17~0_combout  & ( 
// !\REG|Mux7~10_combout  & ( (!\ALU|ALU_ResultSig~1_combout  & (\ALU|ALU_ResultSig~664_combout  & !\ALU|Equal73~4_combout )) ) ) ) # ( !\CTL|Equal17~0_combout  & ( !\REG|Mux7~10_combout  & ( (\ALU|ALU_ResultSig~664_combout  & !\ALU|Equal73~4_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(!\ALU|ALU_ResultSig~66_combout ),
	.datac(!\ALU|ALU_ResultSig~664_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\CTL|Equal17~0_combout ),
	.dataf(!\REG|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~665 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~665 .lut_mask = 64'h0F000A000FCC0ACC;
defparam \ALU|ALU_ResultSig~665 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \ALU|ALU_Result[28]~128 (
// Equation(s):
// \ALU|ALU_Result[28]~128_combout  = ( \ALU|ALU_Result[3]~2_combout  & ( \ALU|ALU_ResultSig~665_combout  & ( (!\ALU|ALU_Result[26]~120_combout ) # ((!\ALU|ALU_ResultSig~66_combout  & ((\ALU|ALU_ResultSig~666_combout ))) # (\ALU|ALU_ResultSig~66_combout  & 
// (\REG|Mux3~10_combout ))) ) ) ) # ( \ALU|ALU_Result[3]~2_combout  & ( !\ALU|ALU_ResultSig~665_combout  & ( (!\ALU|ALU_ResultSig~66_combout  & ((\ALU|ALU_ResultSig~666_combout ))) # (\ALU|ALU_ResultSig~66_combout  & (\REG|Mux3~10_combout )) ) ) )

	.dataa(!\REG|Mux3~10_combout ),
	.datab(!\ALU|ALU_Result[26]~120_combout ),
	.datac(!\ALU|ALU_ResultSig~666_combout ),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\ALU|ALU_Result[3]~2_combout ),
	.dataf(!\ALU|ALU_ResultSig~665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[28]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[28]~128 .extended_lut = "off";
defparam \ALU|ALU_Result[28]~128 .lut_mask = 64'h00000F550000CFDD;
defparam \ALU|ALU_Result[28]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N3
cyclonev_lcell_comb \ALU|ALU_Result[28]~130 (
// Equation(s):
// \ALU|ALU_Result[28]~130_combout  = ( \ALU|Add1~113_sumout  & ( \ALU|Add0~117_sumout  & ( (((\ALU|ALU_Result[28]~128_combout ) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[28]~129_combout ) ) ) ) # ( 
// !\ALU|Add1~113_sumout  & ( \ALU|Add0~117_sumout  & ( ((\ALU|ALU_Result[28]~128_combout ) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[28]~129_combout ) ) ) ) # ( \ALU|Add1~113_sumout  & ( !\ALU|Add0~117_sumout  & ( 
// ((\ALU|ALU_Result[28]~128_combout ) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[28]~129_combout ) ) ) ) # ( !\ALU|Add1~113_sumout  & ( !\ALU|Add0~117_sumout  & ( (\ALU|ALU_Result[28]~128_combout ) # (\ALU|ALU_Result[28]~129_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[28]~129_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[28]~128_combout ),
	.datae(!\ALU|Add1~113_sumout ),
	.dataf(!\ALU|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[28]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[28]~130 .extended_lut = "off";
defparam \ALU|ALU_Result[28]~130 .lut_mask = 64'h55FF77FF5FFF7FFF;
defparam \ALU|ALU_Result[28]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N55
dffeas \REG|registers[6][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][28] .is_wysiwyg = "true";
defparam \REG|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N14
dffeas \REG|registers[7][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][28] .is_wysiwyg = "true";
defparam \REG|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N51
cyclonev_lcell_comb \REG|registers[5][28]~feeder (
// Equation(s):
// \REG|registers[5][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][28]~feeder .extended_lut = "off";
defparam \REG|registers[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N52
dffeas \REG|registers[5][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][28] .is_wysiwyg = "true";
defparam \REG|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N33
cyclonev_lcell_comb \REG|registers[4][28]~feeder (
// Equation(s):
// \REG|registers[4][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][28]~feeder .extended_lut = "off";
defparam \REG|registers[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N34
dffeas \REG|registers[4][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][28] .is_wysiwyg = "true";
defparam \REG|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \REG|Mux3~7 (
// Equation(s):
// \REG|Mux3~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][28]~q  ) ) )

	.dataa(!\REG|registers[6][28]~q ),
	.datab(!\REG|registers[7][28]~q ),
	.datac(!\REG|registers[5][28]~q ),
	.datad(!\REG|registers[4][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~7 .extended_lut = "off";
defparam \REG|Mux3~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N56
dffeas \REG|registers[15][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][28] .is_wysiwyg = "true";
defparam \REG|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N27
cyclonev_lcell_comb \REG|registers[12][28]~feeder (
// Equation(s):
// \REG|registers[12][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][28]~feeder .extended_lut = "off";
defparam \REG|registers[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N29
dffeas \REG|registers[12][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][28] .is_wysiwyg = "true";
defparam \REG|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N51
cyclonev_lcell_comb \REG|registers[13][28]~feeder (
// Equation(s):
// \REG|registers[13][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][28]~feeder .extended_lut = "off";
defparam \REG|registers[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N53
dffeas \REG|registers[13][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][28] .is_wysiwyg = "true";
defparam \REG|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N37
dffeas \REG|registers[14][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][28] .is_wysiwyg = "true";
defparam \REG|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N57
cyclonev_lcell_comb \REG|Mux3~6 (
// Equation(s):
// \REG|Mux3~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[15][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[13][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[12][28]~q  ) ) )

	.dataa(!\REG|registers[15][28]~q ),
	.datab(!\REG|registers[12][28]~q ),
	.datac(!\REG|registers[13][28]~q ),
	.datad(!\REG|registers[14][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~6 .extended_lut = "off";
defparam \REG|Mux3~6 .lut_mask = 64'h333300FF0F0F5555;
defparam \REG|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N47
dffeas \REG|registers[0][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][28] .is_wysiwyg = "true";
defparam \REG|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N29
dffeas \REG|registers[2][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][28] .is_wysiwyg = "true";
defparam \REG|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N2
dffeas \REG|registers[3][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][28] .is_wysiwyg = "true";
defparam \REG|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N2
dffeas \REG|registers[1][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][28] .is_wysiwyg = "true";
defparam \REG|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N9
cyclonev_lcell_comb \REG|Mux3~8 (
// Equation(s):
// \REG|Mux3~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][28]~q  ) ) )

	.dataa(!\REG|registers[0][28]~q ),
	.datab(!\REG|registers[2][28]~q ),
	.datac(!\REG|registers[3][28]~q ),
	.datad(!\REG|registers[1][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~8 .extended_lut = "off";
defparam \REG|Mux3~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \REG|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N0
cyclonev_lcell_comb \REG|registers[11][28]~feeder (
// Equation(s):
// \REG|registers[11][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[11][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[11][28]~feeder .extended_lut = "off";
defparam \REG|registers[11][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[11][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y12_N2
dffeas \REG|registers[11][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][28] .is_wysiwyg = "true";
defparam \REG|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y12_N44
dffeas \REG|registers[10][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[28]~130_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][28] .is_wysiwyg = "true";
defparam \REG|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N51
cyclonev_lcell_comb \REG|registers[8][28]~feeder (
// Equation(s):
// \REG|registers[8][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][28]~feeder .extended_lut = "off";
defparam \REG|registers[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N53
dffeas \REG|registers[8][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][28] .is_wysiwyg = "true";
defparam \REG|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N24
cyclonev_lcell_comb \REG|registers[9][28]~feeder (
// Equation(s):
// \REG|registers[9][28]~feeder_combout  = ( \ALU|ALU_Result[28]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[28]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][28]~feeder .extended_lut = "off";
defparam \REG|registers[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y12_N26
dffeas \REG|registers[9][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][28] .is_wysiwyg = "true";
defparam \REG|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N21
cyclonev_lcell_comb \REG|Mux3~5 (
// Equation(s):
// \REG|Mux3~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[11][28]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][28]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[10][28]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[8][28]~q  ) ) )

	.dataa(!\REG|registers[11][28]~q ),
	.datab(!\REG|registers[10][28]~q ),
	.datac(!\REG|registers[8][28]~q ),
	.datad(!\REG|registers[9][28]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~5 .extended_lut = "off";
defparam \REG|Mux3~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \REG|Mux3~9 (
// Equation(s):
// \REG|Mux3~9_combout  = ( \REG|Mux3~8_combout  & ( \REG|Mux3~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux3~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux3~6_combout )))) ) ) ) # ( !\REG|Mux3~8_combout  & ( \REG|Mux3~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux3~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux3~6_combout ))))) ) ) ) # ( \REG|Mux3~8_combout  & ( !\REG|Mux3~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux3~7_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux3~6_combout ))))) ) ) ) # ( !\REG|Mux3~8_combout  & ( !\REG|Mux3~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux3~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux3~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REG|Mux3~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REG|Mux3~6_combout ),
	.datae(!\REG|Mux3~8_combout ),
	.dataf(!\REG|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~9 .extended_lut = "off";
defparam \REG|Mux3~9 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \REG|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \REG|Mux3~10 (
// Equation(s):
// \REG|Mux3~10_combout  = ( \REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  ) ) # ( !\REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux3~9_combout  & ( !\REG|Mux3~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux3~9_combout ),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux3~10 .extended_lut = "off";
defparam \REG|Mux3~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REG|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~639 (
// Equation(s):
// \ALU|ALU_ResultSig~639_combout  = ( \REG|Mux13~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|ALU_ResultSig~638_combout  & (((\ALU|Equal73~4_combout ) # (\ALU|ALU_ResultSig~1_combout )) # (\ALU|ALU_ResultSig~637_combout ))) ) ) ) # ( 
// !\REG|Mux13~10_combout  & ( \REG|Mux3~10_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~638_combout  & ((\ALU|ALU_ResultSig~1_combout ) # (\ALU|ALU_ResultSig~637_combout )))) ) ) ) # ( \REG|Mux13~10_combout  & ( !\REG|Mux3~10_combout  & ( 
// (!\ALU|ALU_ResultSig~638_combout  & ((\ALU|Equal73~4_combout ) # (\ALU|ALU_ResultSig~637_combout ))) ) ) ) # ( !\REG|Mux13~10_combout  & ( !\REG|Mux3~10_combout  & ( (\ALU|ALU_ResultSig~637_combout  & (!\ALU|Equal73~4_combout  & 
// !\ALU|ALU_ResultSig~638_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~637_combout ),
	.datab(!\ALU|ALU_ResultSig~1_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ALU|ALU_ResultSig~638_combout ),
	.datae(!\REG|Mux13~10_combout ),
	.dataf(!\REG|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~639 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~639 .lut_mask = 64'h50005F0070007F00;
defparam \ALU|ALU_ResultSig~639 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~640 (
// Equation(s):
// \ALU|ALU_ResultSig~640_combout  = ( \REG|Mux7~10_combout  & ( \REG|Mux8~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (!\ALU|ALU_ResultSig~70_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux9~10_combout )))) ) ) ) # ( !\REG|Mux7~10_combout  
// & ( \REG|Mux8~10_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux9~10_combout ))) ) ) ) # ( \REG|Mux7~10_combout  & ( !\REG|Mux8~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  & 
// ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux9~10_combout ))) ) ) ) # ( !\REG|Mux7~10_combout  & ( !\REG|Mux8~10_combout  & ( (!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux9~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(!\REG|Mux9~10_combout ),
	.datad(!\ALU|ALU_ResultSig~70_combout ),
	.datae(!\REG|Mux7~10_combout ),
	.dataf(!\REG|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~640 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~640 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \ALU|ALU_ResultSig~640 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~629 (
// Equation(s):
// \ALU|ALU_ResultSig~629_combout  = ( \REG|Mux0~9_combout  & ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~56_combout  & !\ALU|ALU_ResultSig~524_combout ) ) ) ) # ( !\REG|Mux0~9_combout  & ( \REG|Mux0~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~56_combout  & !\ALU|ALU_ResultSig~524_combout )) ) ) ) # ( \REG|Mux0~9_combout  & ( !\REG|Mux0~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~56_combout  & !\ALU|ALU_ResultSig~524_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~56_combout ),
	.datad(!\ALU|ALU_ResultSig~524_combout ),
	.datae(!\REG|Mux0~9_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~629 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~629 .lut_mask = 64'h00000C0003000F00;
defparam \ALU|ALU_ResultSig~629 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~631 (
// Equation(s):
// \ALU|ALU_ResultSig~631_combout  = ( !\ALU|ALU_ResultSig~158_combout  & ( (\ALU|ALU_ResultSig~159_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux5~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux5~4_combout )))) ) )

	.dataa(!\REG|Mux5~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(!\REG|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~631 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~631 .lut_mask = 64'h010D010D00000000;
defparam \ALU|ALU_ResultSig~631 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~633 (
// Equation(s):
// \ALU|ALU_ResultSig~633_combout  = ( !\ALU|ALU_ResultSig~524_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~62_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~524_combout  & ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~62_combout  & (\REG|Mux3~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~524_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~633 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~633 .lut_mask = 64'h0003000033030000;
defparam \ALU|ALU_ResultSig~633 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~632 (
// Equation(s):
// \ALU|ALU_ResultSig~632_combout  = ( \REG|Mux4~9_combout  & ( \ALU|ALU_ResultSig~61_combout  & ( (!\ALU|ALU_ResultSig~524_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~4_combout ))) ) ) ) # ( !\REG|Mux4~9_combout  & ( 
// \ALU|ALU_ResultSig~61_combout  & ( (!\ALU|ALU_ResultSig~524_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux4~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~524_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux4~4_combout ),
	.datae(!\REG|Mux4~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~632 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~632 .lut_mask = 64'h00000000000CC0CC;
defparam \ALU|ALU_ResultSig~632 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~630 (
// Equation(s):
// \ALU|ALU_ResultSig~630_combout  = ( \REG|Mux6~4_combout  & ( (\ALU|ALU_ResultSig~158_combout  & ((\REG|Mux6~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux6~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~158_combout  & \REG|Mux6~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~158_combout ),
	.datad(!\REG|Mux6~9_combout ),
	.datae(!\REG|Mux6~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~630 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~630 .lut_mask = 64'h000C030F000C030F;
defparam \ALU|ALU_ResultSig~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~635 (
// Equation(s):
// \ALU|ALU_ResultSig~635_combout  = ( \REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~54_combout  & !\ALU|ALU_ResultSig~524_combout ) ) ) ) # ( !\REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~54_combout  & !\ALU|ALU_ResultSig~524_combout )) ) ) ) # ( \REG|Mux1~4_combout  & ( !\REG|Mux1~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~54_combout  & !\ALU|ALU_ResultSig~524_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~54_combout ),
	.datac(!\ALU|ALU_ResultSig~524_combout ),
	.datad(gnd),
	.datae(!\REG|Mux1~4_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~635 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~635 .lut_mask = 64'h0000101020203030;
defparam \ALU|ALU_ResultSig~635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~634 (
// Equation(s):
// \ALU|ALU_ResultSig~634_combout  = ( !\ALU|ALU_ResultSig~524_combout  & ( \ALU|ALU_ResultSig~63_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux2~4_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux2~9_combout ),
	.datac(gnd),
	.datad(!\REG|Mux2~4_combout ),
	.datae(!\ALU|ALU_ResultSig~524_combout ),
	.dataf(!\ALU|ALU_ResultSig~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~634 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~634 .lut_mask = 64'h0000000022770000;
defparam \ALU|ALU_ResultSig~634 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~636 (
// Equation(s):
// \ALU|ALU_ResultSig~636_combout  = ( !\ALU|ALU_ResultSig~635_combout  & ( !\ALU|ALU_ResultSig~634_combout  & ( (!\ALU|ALU_ResultSig~631_combout  & (!\ALU|ALU_ResultSig~633_combout  & (!\ALU|ALU_ResultSig~632_combout  & !\ALU|ALU_ResultSig~630_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~631_combout ),
	.datab(!\ALU|ALU_ResultSig~633_combout ),
	.datac(!\ALU|ALU_ResultSig~632_combout ),
	.datad(!\ALU|ALU_ResultSig~630_combout ),
	.datae(!\ALU|ALU_ResultSig~635_combout ),
	.dataf(!\ALU|ALU_ResultSig~634_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~636 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~636 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~636 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N54
cyclonev_lcell_comb \ALU|ALU_Result[22]~87 (
// Equation(s):
// \ALU|ALU_Result[22]~87_combout  = ( \ALU|ALU_ResultSig~629_combout  & ( \ALU|ALU_ResultSig~636_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~523_combout ) # (!\ALU|ALU_ResultSig~640_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~629_combout  & ( \ALU|ALU_ResultSig~636_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~640_combout ) # ((\ALU|ALU_ResultSig~639_combout  & !\ALU|ALU_ResultSig~523_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~629_combout  & ( !\ALU|ALU_ResultSig~636_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~523_combout ) # (!\ALU|ALU_ResultSig~640_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~629_combout  & ( 
// !\ALU|ALU_ResultSig~636_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~523_combout ) # (!\ALU|ALU_ResultSig~640_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~639_combout ),
	.datab(!\ALU|ALU_ResultSig~523_combout ),
	.datac(!\ALU|ALU_Result[3]~2_combout ),
	.datad(!\ALU|ALU_ResultSig~640_combout ),
	.datae(!\ALU|ALU_ResultSig~629_combout ),
	.dataf(!\ALU|ALU_ResultSig~636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[22]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[22]~87 .extended_lut = "off";
defparam \ALU|ALU_Result[22]~87 .lut_mask = 64'h0F0C0F0C0F040F0C;
defparam \ALU|ALU_Result[22]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N39
cyclonev_lcell_comb \ALU|ALU_Result[22]~89 (
// Equation(s):
// \ALU|ALU_Result[22]~89_combout  = ( \ALU|Add1~89_sumout  & ( \ALU|Add0~93_sumout  & ( (((\ALU|ALU_Result[22]~87_combout ) # (\ALU|ALU_Result[22]~88_combout )) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( 
// !\ALU|Add1~89_sumout  & ( \ALU|Add0~93_sumout  & ( ((\ALU|ALU_Result[22]~87_combout ) # (\ALU|ALU_Result[22]~88_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( \ALU|Add1~89_sumout  & ( !\ALU|Add0~93_sumout  & ( ((\ALU|ALU_Result[22]~87_combout ) # 
// (\ALU|ALU_Result[22]~88_combout )) # (\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~89_sumout  & ( !\ALU|Add0~93_sumout  & ( (\ALU|ALU_Result[22]~87_combout ) # (\ALU|ALU_Result[22]~88_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[22]~88_combout ),
	.datad(!\ALU|ALU_Result[22]~87_combout ),
	.datae(!\ALU|Add1~89_sumout ),
	.dataf(!\ALU|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[22]~89 .extended_lut = "off";
defparam \ALU|ALU_Result[22]~89 .lut_mask = 64'h0FFF3FFF5FFF7FFF;
defparam \ALU|ALU_Result[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N41
dffeas \REG|registers[25][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][22] .is_wysiwyg = "true";
defparam \REG|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N14
dffeas \REG|registers[29][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][22] .is_wysiwyg = "true";
defparam \REG|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N49
dffeas \REG|registers[21][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][22] .is_wysiwyg = "true";
defparam \REG|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N20
dffeas \REG|registers[17][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][22] .is_wysiwyg = "true";
defparam \REG|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N15
cyclonev_lcell_comb \REG|Mux9~1 (
// Equation(s):
// \REG|Mux9~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][22]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][22]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][22]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][22]~q  ) ) )

	.dataa(!\REG|registers[25][22]~q ),
	.datab(!\REG|registers[29][22]~q ),
	.datac(!\REG|registers[21][22]~q ),
	.datad(!\REG|registers[17][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~1 .extended_lut = "off";
defparam \REG|Mux9~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N20
dffeas \REG|registers[30][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][22] .is_wysiwyg = "true";
defparam \REG|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N41
dffeas \REG|registers[26][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][22] .is_wysiwyg = "true";
defparam \REG|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N2
dffeas \REG|registers[22][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][22] .is_wysiwyg = "true";
defparam \REG|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N12
cyclonev_lcell_comb \REG|registers[18][22]~feeder (
// Equation(s):
// \REG|registers[18][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][22]~feeder .extended_lut = "off";
defparam \REG|registers[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N13
dffeas \REG|registers[18][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][22] .is_wysiwyg = "true";
defparam \REG|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N3
cyclonev_lcell_comb \REG|Mux9~2 (
// Equation(s):
// \REG|Mux9~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[22][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[30][22]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # 
// (\REG|registers[26][22]~q ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[18][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[22][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[30][22]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\REG|registers[18][22]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// \REG|registers[26][22]~q ) ) ) )

	.dataa(!\REG|registers[30][22]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|registers[26][22]~q ),
	.datad(!\REG|registers[22][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REG|registers[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~2 .extended_lut = "off";
defparam \REG|Mux9~2 .lut_mask = 64'h030311DDCFCF11DD;
defparam \REG|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N26
dffeas \REG|registers[31][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][22] .is_wysiwyg = "true";
defparam \REG|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N0
cyclonev_lcell_comb \REG|registers[19][22]~feeder (
// Equation(s):
// \REG|registers[19][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[19][22]~feeder .extended_lut = "off";
defparam \REG|registers[19][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N1
dffeas \REG|registers[19][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][22] .is_wysiwyg = "true";
defparam \REG|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \REG|registers[23][22]~feeder (
// Equation(s):
// \REG|registers[23][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][22]~feeder .extended_lut = "off";
defparam \REG|registers[23][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N38
dffeas \REG|registers[23][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][22] .is_wysiwyg = "true";
defparam \REG|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N11
dffeas \REG|registers[27][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][22] .is_wysiwyg = "true";
defparam \REG|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \REG|Mux9~3 (
// Equation(s):
// \REG|Mux9~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][22]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][22]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][22]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][22]~q  ) ) )

	.dataa(!\REG|registers[31][22]~q ),
	.datab(!\REG|registers[19][22]~q ),
	.datac(!\REG|registers[23][22]~q ),
	.datad(!\REG|registers[27][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~3 .extended_lut = "off";
defparam \REG|Mux9~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \REG|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N18
cyclonev_lcell_comb \REG|registers[24][22]~feeder (
// Equation(s):
// \REG|registers[24][22]~feeder_combout  = ( \ALU|ALU_Result[22]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[22]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[24][22]~feeder .extended_lut = "off";
defparam \REG|registers[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N20
dffeas \REG|registers[24][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][22] .is_wysiwyg = "true";
defparam \REG|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N8
dffeas \REG|registers[20][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][22] .is_wysiwyg = "true";
defparam \REG|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N32
dffeas \REG|registers[16][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][22] .is_wysiwyg = "true";
defparam \REG|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N26
dffeas \REG|registers[28][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[22]~89_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][22] .is_wysiwyg = "true";
defparam \REG|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N21
cyclonev_lcell_comb \REG|Mux9~0 (
// Equation(s):
// \REG|Mux9~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][22]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][22]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][22]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][22]~q  ) ) )

	.dataa(!\REG|registers[24][22]~q ),
	.datab(!\REG|registers[20][22]~q ),
	.datac(!\REG|registers[16][22]~q ),
	.datad(!\REG|registers[28][22]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~0 .extended_lut = "off";
defparam \REG|Mux9~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N6
cyclonev_lcell_comb \REG|Mux9~4 (
// Equation(s):
// \REG|Mux9~4_combout  = ( \REG|Mux9~3_combout  & ( \REG|Mux9~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux9~1_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux9~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REG|Mux9~3_combout  & ( \REG|Mux9~0_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux9~1_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux9~2_combout )))) ) ) ) # ( \REG|Mux9~3_combout  & ( !\REG|Mux9~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux9~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux9~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\REG|Mux9~3_combout  & ( !\REG|Mux9~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux9~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux9~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux9~1_combout ),
	.datad(!\REG|Mux9~2_combout ),
	.datae(!\REG|Mux9~3_combout ),
	.dataf(!\REG|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux9~4 .extended_lut = "off";
defparam \REG|Mux9~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \REG|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~595 (
// Equation(s):
// \ALU|ALU_ResultSig~595_combout  = ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~72_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ))) ) ) # ( !\REG|Mux9~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout  & \ALU|ALU_ResultSig~72_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux9~4_combout ),
	.datad(!\ALU|ALU_ResultSig~72_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~595 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~595 .lut_mask = 64'h0003000300CF00CF;
defparam \ALU|ALU_ResultSig~595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~596 (
// Equation(s):
// \ALU|ALU_ResultSig~596_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux8~9_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~73_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux8~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~596 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~596 .lut_mask = 64'h0404040415151515;
defparam \ALU|ALU_ResultSig~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~593 (
// Equation(s):
// \ALU|ALU_ResultSig~593_combout  = ( \REG|Mux11~4_combout  & ( \REG|Mux11~9_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) # ( !\REG|Mux11~4_combout  & ( \REG|Mux11~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~68_combout ) ) ) ) # ( \REG|Mux11~4_combout  & ( !\REG|Mux11~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~68_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(!\REG|Mux11~4_combout ),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~593 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~593 .lut_mask = 64'h0000003300CC00FF;
defparam \ALU|ALU_ResultSig~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~597 (
// Equation(s):
// \ALU|ALU_ResultSig~597_combout  = ( \ALU|ALU_ResultSig~61_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux7~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux7~4_combout )))) ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux7~4_combout ),
	.datad(!\REG|Mux7~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~597 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~597 .lut_mask = 64'h00000000028A028A;
defparam \ALU|ALU_ResultSig~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~594 (
// Equation(s):
// \ALU|ALU_ResultSig~594_combout  = ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux10~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux10~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~70_combout  & \REG|Mux10~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux10~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~594 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~594 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ALU_ResultSig~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~598 (
// Equation(s):
// \ALU|ALU_ResultSig~598_combout  = ( !\ALU|ALU_ResultSig~597_combout  & ( !\ALU|ALU_ResultSig~594_combout  & ( (!\ALU|ALU_ResultSig~592_combout  & (!\ALU|ALU_ResultSig~595_combout  & (!\ALU|ALU_ResultSig~596_combout  & !\ALU|ALU_ResultSig~593_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~592_combout ),
	.datab(!\ALU|ALU_ResultSig~595_combout ),
	.datac(!\ALU|ALU_ResultSig~596_combout ),
	.datad(!\ALU|ALU_ResultSig~593_combout ),
	.datae(!\ALU|ALU_ResultSig~597_combout ),
	.dataf(!\ALU|ALU_ResultSig~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~598 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~598 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~591 (
// Equation(s):
// \ALU|ALU_ResultSig~591_combout  = ( \REG|Mux4~10_combout  & ( \REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (((\ALU|ALU_ResultSig~236_combout ) # (\ALU|ALU_ResultSig~180_combout )))) # (\ALU|ALU_ResultSig~62_combout  & (\REG|Mux6~10_combout 
// )) ) ) ) # ( !\REG|Mux4~10_combout  & ( \REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & ((\ALU|ALU_ResultSig~236_combout ))) # (\ALU|ALU_ResultSig~62_combout  & (\REG|Mux6~10_combout )) ) ) ) # ( \REG|Mux4~10_combout  & ( 
// !\REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (((\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout )))) # (\ALU|ALU_ResultSig~62_combout  & (\REG|Mux6~10_combout )) ) ) ) # ( !\REG|Mux4~10_combout  & ( !\REG|Mux5~10_combout 
//  & ( (\REG|Mux6~10_combout  & \ALU|ALU_ResultSig~62_combout ) ) ) )

	.dataa(!\REG|Mux6~10_combout ),
	.datab(!\ALU|ALU_ResultSig~180_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|ALU_ResultSig~236_combout ),
	.datae(!\REG|Mux4~10_combout ),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~591 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~591 .lut_mask = 64'h0505350505F535F5;
defparam \ALU|ALU_ResultSig~591 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~585 (
// Equation(s):
// \ALU|ALU_ResultSig~585_combout  = ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~134_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux3~4_combout ))) ) ) # ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~134_combout  & 
// (\REG|Mux3~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~134_combout ),
	.datac(!\REG|Mux3~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~585 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~585 .lut_mask = 64'h0003000333033303;
defparam \ALU|ALU_ResultSig~585 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~589 (
// Equation(s):
// \ALU|ALU_ResultSig~589_combout  = ( \ALU|Equal73~2_combout  & ( \ALU|Equal68~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal68~6_combout )) ) ) ) # ( \ALU|Equal73~2_combout  & ( !\ALU|Equal68~7_combout  & ( (\ALU|Equal68~6_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\ALU|Equal68~6_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ALU|Equal68~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~589 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~589 .lut_mask = 64'h000000550000F055;
defparam \ALU|ALU_ResultSig~589 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~586 (
// Equation(s):
// \ALU|ALU_ResultSig~586_combout  = ( \REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~134_combout  & \ALU|ALU_ResultSig~150_combout ) ) ) ) # ( !\REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~134_combout  & \ALU|ALU_ResultSig~150_combout )) ) ) ) # ( \REG|Mux2~9_combout  & ( !\REG|Mux2~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (!\ALU|ALU_ResultSig~134_combout  & \ALU|ALU_ResultSig~150_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~134_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~150_combout ),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~586 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~586 .lut_mask = 64'h00000088004400CC;
defparam \ALU|ALU_ResultSig~586 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~588 (
// Equation(s):
// \ALU|ALU_ResultSig~588_combout  = ( !\ALU|ALU_ResultSig~142_combout  & ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~48_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~142_combout  & ( !\REG|Mux0~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~9_combout  & \ALU|ALU_ResultSig~48_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux0~9_combout ),
	.datad(!\ALU|ALU_ResultSig~48_combout ),
	.datae(!\ALU|ALU_ResultSig~142_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~588 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~588 .lut_mask = 64'h000A0000005F0000;
defparam \ALU|ALU_ResultSig~588 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~587 (
// Equation(s):
// \ALU|ALU_ResultSig~587_combout  = ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~142_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux1~4_combout ))) ) ) # ( !\REG|Mux1~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux1~4_combout  & \ALU|ALU_ResultSig~142_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux1~4_combout ),
	.datad(!\ALU|ALU_ResultSig~142_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~587 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~587 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~587 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~590 (
// Equation(s):
// \ALU|ALU_ResultSig~590_combout  = ( \ALU|ALU_ResultSig~588_combout  & ( \ALU|ALU_ResultSig~587_combout  & ( (!\ALU|ALU_ResultSig~589_combout  & ((!\ALU|ALU_ResultSig~143_combout ) # ((\ALU|ALU_ResultSig~586_combout ) # (\ALU|ALU_ResultSig~585_combout )))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~588_combout  & ( \ALU|ALU_ResultSig~587_combout  & ( (!\ALU|ALU_ResultSig~589_combout  & ((!\ALU|ALU_ResultSig~143_combout ) # ((\ALU|ALU_ResultSig~586_combout ) # (\ALU|ALU_ResultSig~585_combout )))) ) ) ) # ( 
// \ALU|ALU_ResultSig~588_combout  & ( !\ALU|ALU_ResultSig~587_combout  & ( (!\ALU|ALU_ResultSig~589_combout  & ((!\ALU|ALU_ResultSig~143_combout ) # ((\ALU|ALU_ResultSig~586_combout ) # (\ALU|ALU_ResultSig~585_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~588_combout  & ( !\ALU|ALU_ResultSig~587_combout  & ( (!\ALU|ALU_ResultSig~589_combout  & ((\ALU|ALU_ResultSig~586_combout ) # (\ALU|ALU_ResultSig~585_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~143_combout ),
	.datab(!\ALU|ALU_ResultSig~585_combout ),
	.datac(!\ALU|ALU_ResultSig~589_combout ),
	.datad(!\ALU|ALU_ResultSig~586_combout ),
	.datae(!\ALU|ALU_ResultSig~588_combout ),
	.dataf(!\ALU|ALU_ResultSig~587_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~590 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~590 .lut_mask = 64'h30F0B0F0B0F0B0F0;
defparam \ALU|ALU_ResultSig~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~678 (
// Equation(s):
// \ALU|ALU_ResultSig~678_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ALU|Equal73~2_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [9]))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & \ALU|Equal73~2_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|Equal73~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~678 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~678 .lut_mask = 64'h03030F0F03070F0F;
defparam \ALU|ALU_ResultSig~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~581 (
// Equation(s):
// \ALU|ALU_ResultSig~581_combout  = ( \REG|Mux6~4_combout  & ( \REG|Mux6~9_combout  & ( \ALU|ALU_ResultSig~1_combout  ) ) ) # ( !\REG|Mux6~4_combout  & ( \REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~1_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux6~4_combout  & ( !\REG|Mux6~9_combout  & ( (\ALU|ALU_ResultSig~1_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux6~4_combout ),
	.dataf(!\REG|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~581 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~581 .lut_mask = 64'h0000000F0F000F0F;
defparam \ALU|ALU_ResultSig~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~582 (
// Equation(s):
// \ALU|ALU_ResultSig~582_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ALU|ALU_ResultSig~1_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( (!\ALU|ALU_ResultSig~1_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]) # ((!\ALU|Equal73~2_combout ) # (!\ALU|Equal68~6_combout )))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ALU|Equal68~6_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~582 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~582 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \ALU|ALU_ResultSig~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~583 (
// Equation(s):
// \ALU|ALU_ResultSig~583_combout  = ( \REG|Mux12~9_combout  & ( \REG|Mux12~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|Equal73~3_combout  & \ALU|ALU_ResultSig~582_combout )) ) ) ) # ( !\REG|Mux12~9_combout  & ( 
// \REG|Mux12~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|Equal73~3_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & !\ALU|Equal73~3_combout )))) ) ) ) # ( \REG|Mux12~9_combout  & ( !\REG|Mux12~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|Equal73~3_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [25] & !\ALU|Equal73~3_combout )))) ) ) ) # ( !\REG|Mux12~9_combout  & ( !\REG|Mux12~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & \ALU|ALU_ResultSig~582_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ALU|ALU_ResultSig~582_combout ),
	.datae(!\REG|Mux12~9_combout ),
	.dataf(!\REG|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~583 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~583 .lut_mask = 64'h000A004200180050;
defparam \ALU|ALU_ResultSig~583 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~584 (
// Equation(s):
// \ALU|ALU_ResultSig~584_combout  = ( \REG|Mux16~10_combout  & ( \ALU|ALU_ResultSig~583_combout  & ( (!\ALU|ALU_ResultSig~678_combout  & ((!\ALU|Equal73~4_combout ) # (!\ALU|ALU_ResultSig~62_combout ))) ) ) ) # ( !\REG|Mux16~10_combout  & ( 
// \ALU|ALU_ResultSig~583_combout  & ( (!\ALU|ALU_ResultSig~678_combout  & !\ALU|Equal73~4_combout ) ) ) ) # ( \REG|Mux16~10_combout  & ( !\ALU|ALU_ResultSig~583_combout  & ( (!\ALU|ALU_ResultSig~678_combout  & ((!\ALU|Equal73~4_combout  & 
// ((\ALU|ALU_ResultSig~581_combout ))) # (\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~62_combout )))) ) ) ) # ( !\REG|Mux16~10_combout  & ( !\ALU|ALU_ResultSig~583_combout  & ( (!\ALU|ALU_ResultSig~678_combout  & (!\ALU|Equal73~4_combout  & 
// \ALU|ALU_ResultSig~581_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~678_combout ),
	.datab(!\ALU|Equal73~4_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|ALU_ResultSig~581_combout ),
	.datae(!\REG|Mux16~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~583_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~584 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~584 .lut_mask = 64'h008820A88888A8A8;
defparam \ALU|ALU_ResultSig~584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N36
cyclonev_lcell_comb \ALU|ALU_Result[19]~78 (
// Equation(s):
// \ALU|ALU_Result[19]~78_combout  = ( \ALU|ALU_ResultSig~590_combout  & ( \ALU|ALU_ResultSig~584_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~598_combout ) # (\ALU|ALU_ResultSig~270_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~590_combout  & ( \ALU|ALU_ResultSig~584_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~598_combout ) # (\ALU|ALU_ResultSig~270_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~590_combout  & ( 
// !\ALU|ALU_ResultSig~584_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~598_combout ) # (\ALU|ALU_ResultSig~270_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~590_combout  & ( !\ALU|ALU_ResultSig~584_combout  & ( 
// (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~598_combout ) # ((\ALU|ALU_ResultSig~270_combout  & \ALU|ALU_ResultSig~591_combout )))) ) ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(!\ALU|ALU_ResultSig~270_combout ),
	.datac(!\ALU|ALU_ResultSig~598_combout ),
	.datad(!\ALU|ALU_ResultSig~591_combout ),
	.datae(!\ALU|ALU_ResultSig~590_combout ),
	.dataf(!\ALU|ALU_ResultSig~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[19]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[19]~78 .extended_lut = "off";
defparam \ALU|ALU_Result[19]~78 .lut_mask = 64'h5051515151515151;
defparam \ALU|ALU_Result[19]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N54
cyclonev_lcell_comb \ALU|Add1~73 (
// Equation(s):
// \ALU|Add1~73_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux13~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux13~4_combout ))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~70  ))
// \ALU|Add1~74  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux13~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux13~4_combout ))) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~70  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux13~9_combout ),
	.datac(!\REG|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~73_sumout ),
	.cout(\ALU|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~73 .extended_lut = "off";
defparam \ALU|Add1~73 .lut_mask = 64'h0000FF0000002727;
defparam \ALU|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N57
cyclonev_lcell_comb \ALU|Add1~77 (
// Equation(s):
// \ALU|Add1~77_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux12~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux12~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~74  ))
// \ALU|Add1~78  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux12~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux12~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~74  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux12~4_combout ),
	.datad(!\REG|Mux12~9_combout ),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~77_sumout ),
	.cout(\ALU|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~77 .extended_lut = "off";
defparam \ALU|Add1~77 .lut_mask = 64'h0000FF00000005AF;
defparam \ALU|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N27
cyclonev_lcell_comb \ALU|ALU_Result[19]~80 (
// Equation(s):
// \ALU|ALU_Result[19]~80_combout  = ( \ALU|Add1~77_sumout  & ( \ALU|Add0~81_sumout  & ( (((\ALU|ALU_Result[19]~78_combout ) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[19]~79_combout ) ) ) ) # ( 
// !\ALU|Add1~77_sumout  & ( \ALU|Add0~81_sumout  & ( ((\ALU|ALU_Result[19]~78_combout ) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[19]~79_combout ) ) ) ) # ( \ALU|Add1~77_sumout  & ( !\ALU|Add0~81_sumout  & ( ((\ALU|ALU_Result[19]~78_combout ) # 
// (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[19]~79_combout ) ) ) ) # ( !\ALU|Add1~77_sumout  & ( !\ALU|Add0~81_sumout  & ( (\ALU|ALU_Result[19]~78_combout ) # (\ALU|ALU_Result[19]~79_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[19]~79_combout ),
	.datab(!\ALU|ALU_Result[3]~4_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[19]~78_combout ),
	.datae(!\ALU|Add1~77_sumout ),
	.dataf(!\ALU|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[19]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[19]~80 .extended_lut = "off";
defparam \ALU|ALU_Result[19]~80 .lut_mask = 64'h55FF77FF5FFF7FFF;
defparam \ALU|ALU_Result[19]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N55
dffeas \REG|registers[26][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][19] .is_wysiwyg = "true";
defparam \REG|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N8
dffeas \REG|registers[18][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][19] .is_wysiwyg = "true";
defparam \REG|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N38
dffeas \REG|registers[22][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][19] .is_wysiwyg = "true";
defparam \REG|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N56
dffeas \REG|registers[30][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][19] .is_wysiwyg = "true";
defparam \REG|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N57
cyclonev_lcell_comb \REG|Mux12~2 (
// Equation(s):
// \REG|Mux12~2_combout  = ( \REG|registers[30][19]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[26][19]~q ) ) ) ) # ( !\REG|registers[30][19]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[26][19]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REG|registers[30][19]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[18][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[22][19]~q ))) ) ) ) # ( !\REG|registers[30][19]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[18][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[22][19]~q ))) ) ) )

	.dataa(!\REG|registers[26][19]~q ),
	.datab(!\REG|registers[18][19]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[22][19]~q ),
	.datae(!\REG|registers[30][19]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~2 .extended_lut = "off";
defparam \REG|Mux12~2 .lut_mask = 64'h303F303F50505F5F;
defparam \REG|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N53
dffeas \REG|registers[20][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][19] .is_wysiwyg = "true";
defparam \REG|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N10
dffeas \REG|registers[28][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][19] .is_wysiwyg = "true";
defparam \REG|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N5
dffeas \REG|registers[24][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][19] .is_wysiwyg = "true";
defparam \REG|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N59
dffeas \REG|registers[16][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][19] .is_wysiwyg = "true";
defparam \REG|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N45
cyclonev_lcell_comb \REG|Mux12~0 (
// Equation(s):
// \REG|Mux12~0_combout  = ( \REG|registers[16][19]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[24][19]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][19]~q )) ) ) ) # ( !\REG|registers[16][19]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[24][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[28][19]~q )) ) ) ) # ( \REG|registers[16][19]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[20][19]~q ) ) ) ) # ( !\REG|registers[16][19]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[20][19]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[20][19]~q ),
	.datab(!\REG|registers[28][19]~q ),
	.datac(!\REG|registers[24][19]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[16][19]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~0 .extended_lut = "off";
defparam \REG|Mux12~0 .lut_mask = 64'h0055FF550F330F33;
defparam \REG|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N29
dffeas \REG|registers[21][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][19] .is_wysiwyg = "true";
defparam \REG|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N26
dffeas \REG|registers[17][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][19] .is_wysiwyg = "true";
defparam \REG|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N5
dffeas \REG|registers[25][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][19] .is_wysiwyg = "true";
defparam \REG|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N19
dffeas \REG|registers[29][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][19] .is_wysiwyg = "true";
defparam \REG|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \REG|Mux12~1 (
// Equation(s):
// \REG|Mux12~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][19]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][19]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][19]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][19]~q  ) ) )

	.dataa(!\REG|registers[21][19]~q ),
	.datab(!\REG|registers[17][19]~q ),
	.datac(!\REG|registers[25][19]~q ),
	.datad(!\REG|registers[29][19]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~1 .extended_lut = "off";
defparam \REG|Mux12~1 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N55
dffeas \REG|registers[23][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][19] .is_wysiwyg = "true";
defparam \REG|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N34
dffeas \REG|registers[19][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][19] .is_wysiwyg = "true";
defparam \REG|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N41
dffeas \REG|registers[31][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][19] .is_wysiwyg = "true";
defparam \REG|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N5
dffeas \REG|registers[27][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[19]~80_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][19] .is_wysiwyg = "true";
defparam \REG|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N27
cyclonev_lcell_comb \REG|Mux12~3 (
// Equation(s):
// \REG|Mux12~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][19]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][19]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][19]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][19]~q  ) ) )

	.dataa(!\REG|registers[23][19]~q ),
	.datab(!\REG|registers[19][19]~q ),
	.datac(!\REG|registers[31][19]~q ),
	.datad(!\REG|registers[27][19]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~3 .extended_lut = "off";
defparam \REG|Mux12~3 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N9
cyclonev_lcell_comb \REG|Mux12~4 (
// Equation(s):
// \REG|Mux12~4_combout  = ( \REG|Mux12~1_combout  & ( \REG|Mux12~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux12~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux12~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REG|Mux12~1_combout  & ( \REG|Mux12~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|Mux12~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux12~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( 
// \REG|Mux12~1_combout  & ( !\REG|Mux12~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux12~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [22] & (\REG|Mux12~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REG|Mux12~1_combout  & ( !\REG|Mux12~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux12~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux12~2_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REG|Mux12~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REG|Mux12~0_combout ),
	.datae(!\REG|Mux12~1_combout ),
	.dataf(!\REG|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux12~4 .extended_lut = "off";
defparam \REG|Mux12~4 .lut_mask = 64'h02A252F207A757F7;
defparam \REG|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N0
cyclonev_lcell_comb \ALU|Add1~81 (
// Equation(s):
// \ALU|Add1~81_sumout  = SUM(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux11~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a 
// [15] ) + ( \ALU|Add1~78  ))
// \ALU|Add1~82  = CARRY(( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux11~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout )) ) + ( \ROM_COMP|altsyncram_component|auto_generated|q_a [15] 
// ) + ( \ALU|Add1~78  ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REG|Mux11~4_combout ),
	.datad(!\REG|Mux11~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~81_sumout ),
	.cout(\ALU|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~81 .extended_lut = "off";
defparam \ALU|Add1~81 .lut_mask = 64'h0000CCCC000005AF;
defparam \ALU|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~612 (
// Equation(s):
// \ALU|ALU_ResultSig~612_combout  = ( \REG|Mux7~4_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((\REG|Mux7~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux7~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux7~9_combout  & \ALU|ALU_ResultSig~73_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux7~9_combout ),
	.datad(!\ALU|ALU_ResultSig~73_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~612 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~612 .lut_mask = 64'h000A000A005F005F;
defparam \ALU|ALU_ResultSig~612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N42
cyclonev_lcell_comb \ALU|ALU_ResultSig~610 (
// Equation(s):
// \ALU|ALU_ResultSig~610_combout  = ( \REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~70_combout  ) ) ) # ( !\REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux9~4_combout  & ( !\REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux9~4_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~610 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~610 .lut_mask = 64'h0000111144445555;
defparam \ALU|ALU_ResultSig~610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~611 (
// Equation(s):
// \ALU|ALU_ResultSig~611_combout  = ( \ALU|ALU_ResultSig~72_combout  & ( \REG|Mux8~4_combout  & ( (\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \ALU|ALU_ResultSig~72_combout  & ( !\REG|Mux8~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux8~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REG|Mux8~9_combout ),
	.datae(!\ALU|ALU_ResultSig~72_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~611 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~611 .lut_mask = 64'h000000F000000FFF;
defparam \ALU|ALU_ResultSig~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~609 (
// Equation(s):
// \ALU|ALU_ResultSig~609_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux10~4_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux10~4_combout  & ( 
// (\REG|Mux10~9_combout  & \ALU|ALU_ResultSig~68_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux10~4_combout  & ( (\REG|Mux10~9_combout  & \ALU|ALU_ResultSig~68_combout ) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux10~9_combout ),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~609 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~609 .lut_mask = 64'h00330000003300FF;
defparam \ALU|ALU_ResultSig~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~613 (
// Equation(s):
// \ALU|ALU_ResultSig~613_combout  = ( !\ALU|ALU_ResultSig~611_combout  & ( !\ALU|ALU_ResultSig~609_combout  & ( (!\ALU|ALU_ResultSig~612_combout  & (!\ALU|ALU_ResultSig~610_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux11~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~612_combout ),
	.datac(!\ALU|ALU_ResultSig~610_combout ),
	.datad(!\REG|Mux11~10_combout ),
	.datae(!\ALU|ALU_ResultSig~611_combout ),
	.dataf(!\ALU|ALU_ResultSig~609_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~613 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~613 .lut_mask = 64'hC080000000000000;
defparam \ALU|ALU_ResultSig~613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~608 (
// Equation(s):
// \ALU|ALU_ResultSig~608_combout  = ( \ALU|ALU_ResultSig~63_combout  & ( \ALU|ALU_ResultSig~61_combout  & ( (!\REG|Mux6~10_combout  & !\REG|Mux4~10_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout  & ( \ALU|ALU_ResultSig~61_combout  & ( 
// !\REG|Mux6~10_combout  ) ) ) # ( \ALU|ALU_ResultSig~63_combout  & ( !\ALU|ALU_ResultSig~61_combout  & ( (!\REG|Mux4~10_combout  & ((!\ALU|ALU_ResultSig~62_combout ) # (!\REG|Mux5~10_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~63_combout  & ( 
// !\ALU|ALU_ResultSig~61_combout  & ( (!\ALU|ALU_ResultSig~62_combout ) # (!\REG|Mux5~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~62_combout ),
	.datab(!\REG|Mux6~10_combout ),
	.datac(!\REG|Mux4~10_combout ),
	.datad(!\REG|Mux5~10_combout ),
	.datae(!\ALU|ALU_ResultSig~63_combout ),
	.dataf(!\ALU|ALU_ResultSig~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~608 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~608 .lut_mask = 64'hFFAAF0A0CCCCC0C0;
defparam \ALU|ALU_ResultSig~608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~606 (
// Equation(s):
// \ALU|ALU_ResultSig~606_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( (\ALU|Equal73~2_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( 
// (\ALU|Equal73~2_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(!\ALU|Equal73~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~606 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~606 .lut_mask = 64'h1111151555555555;
defparam \ALU|ALU_ResultSig~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~605 (
// Equation(s):
// \ALU|ALU_ResultSig~605_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & !\ALU|Equal73~3_combout )) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & !\REG|Mux11~9_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|Equal73~3_combout  & \REG|Mux11~9_combout )))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & \ALU|Equal73~3_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux11~4_combout  & ( (\ALU|ALU_ResultSig~582_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (\ALU|Equal73~3_combout  & !\REG|Mux11~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & (!\ALU|Equal73~3_combout  & \REG|Mux11~9_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~582_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\REG|Mux11~9_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~605 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~605 .lut_mask = 64'h0410040404101010;
defparam \ALU|ALU_ResultSig~605 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~604 (
// Equation(s):
// \ALU|ALU_ResultSig~604_combout  = ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~1_combout  & ((\REG|Mux5~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux5~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux5~9_combout  & \ALU|ALU_ResultSig~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux5~9_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~604 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~604 .lut_mask = 64'h000C000C003F003F;
defparam \ALU|ALU_ResultSig~604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~607 (
// Equation(s):
// \ALU|ALU_ResultSig~607_combout  = ( \REG|Mux15~10_combout  & ( \ALU|ALU_ResultSig~604_combout  & ( (!\ALU|ALU_ResultSig~606_combout  & ((!\ALU|Equal73~4_combout ) # (!\ALU|ALU_ResultSig~62_combout ))) ) ) ) # ( !\REG|Mux15~10_combout  & ( 
// \ALU|ALU_ResultSig~604_combout  & ( (!\ALU|ALU_ResultSig~606_combout  & !\ALU|Equal73~4_combout ) ) ) ) # ( \REG|Mux15~10_combout  & ( !\ALU|ALU_ResultSig~604_combout  & ( (!\ALU|ALU_ResultSig~606_combout  & ((!\ALU|Equal73~4_combout  & 
// (\ALU|ALU_ResultSig~605_combout )) # (\ALU|Equal73~4_combout  & ((!\ALU|ALU_ResultSig~62_combout ))))) ) ) ) # ( !\REG|Mux15~10_combout  & ( !\ALU|ALU_ResultSig~604_combout  & ( (!\ALU|ALU_ResultSig~606_combout  & (\ALU|ALU_ResultSig~605_combout  & 
// !\ALU|Equal73~4_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~606_combout ),
	.datab(!\ALU|ALU_ResultSig~605_combout ),
	.datac(!\ALU|Equal73~4_combout ),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\REG|Mux15~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~604_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~607 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~607 .lut_mask = 64'h20202A20A0A0AAA0;
defparam \ALU|ALU_ResultSig~607 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~600 (
// Equation(s):
// \ALU|ALU_ResultSig~600_combout  = ( \REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (\ALU|ALU_ResultSig~134_combout  & !\ALU|ALU_ResultSig~180_combout ) ) ) ) # ( !\REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~134_combout  & !\ALU|ALU_ResultSig~180_combout )) ) ) ) # ( \REG|Mux2~9_combout  & ( !\REG|Mux2~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~134_combout  & !\ALU|ALU_ResultSig~180_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~134_combout ),
	.datad(!\ALU|ALU_ResultSig~180_combout ),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~600 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~600 .lut_mask = 64'h00000C0003000F00;
defparam \ALU|ALU_ResultSig~600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~599 (
// Equation(s):
// \ALU|ALU_ResultSig~599_combout  = ( \REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( \ALU|ALU_ResultSig~180_combout  ) ) ) # ( !\REG|Mux3~9_combout  & ( \REG|Mux3~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~180_combout ) ) ) ) # ( \REG|Mux3~9_combout  & ( !\REG|Mux3~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~180_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~180_combout ),
	.datae(!\REG|Mux3~9_combout ),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~599 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~599 .lut_mask = 64'h000000F0000F00FF;
defparam \ALU|ALU_ResultSig~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \ALU|ALU_ResultSig~602 (
// Equation(s):
// \ALU|ALU_ResultSig~602_combout  = ( !\ALU|ALU_ResultSig~150_combout  & ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~142_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux0~9_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~150_combout  & ( !\REG|Mux0~4_combout  & ( (\REG|Mux0~9_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~142_combout )) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~142_combout ),
	.datae(!\ALU|ALU_ResultSig~150_combout ),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~602 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~602 .lut_mask = 64'h00300000003F0000;
defparam \ALU|ALU_ResultSig~602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~601 (
// Equation(s):
// \ALU|ALU_ResultSig~601_combout  = ( \REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( \ALU|ALU_ResultSig~150_combout  ) ) ) # ( !\REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~150_combout ) ) ) ) # ( \REG|Mux1~4_combout  & ( !\REG|Mux1~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~150_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~150_combout ),
	.datae(!\REG|Mux1~4_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~601 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~601 .lut_mask = 64'h0000003300CC00FF;
defparam \ALU|ALU_ResultSig~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~603 (
// Equation(s):
// \ALU|ALU_ResultSig~603_combout  = ( \ALU|ALU_ResultSig~602_combout  & ( \ALU|ALU_ResultSig~601_combout  & ( (!\ALU|ALU_ResultSig~189_combout  & (((!\ALU|ALU_ResultSig~178_combout ) # (\ALU|ALU_ResultSig~599_combout )) # (\ALU|ALU_ResultSig~600_combout ))) 
// ) ) ) # ( !\ALU|ALU_ResultSig~602_combout  & ( \ALU|ALU_ResultSig~601_combout  & ( (!\ALU|ALU_ResultSig~189_combout  & (((!\ALU|ALU_ResultSig~178_combout ) # (\ALU|ALU_ResultSig~599_combout )) # (\ALU|ALU_ResultSig~600_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~602_combout  & ( !\ALU|ALU_ResultSig~601_combout  & ( (!\ALU|ALU_ResultSig~189_combout  & (((!\ALU|ALU_ResultSig~178_combout ) # (\ALU|ALU_ResultSig~599_combout )) # (\ALU|ALU_ResultSig~600_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~602_combout  & ( !\ALU|ALU_ResultSig~601_combout  & ( (!\ALU|ALU_ResultSig~189_combout  & ((\ALU|ALU_ResultSig~599_combout ) # (\ALU|ALU_ResultSig~600_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~600_combout ),
	.datab(!\ALU|ALU_ResultSig~189_combout ),
	.datac(!\ALU|ALU_ResultSig~599_combout ),
	.datad(!\ALU|ALU_ResultSig~178_combout ),
	.datae(!\ALU|ALU_ResultSig~602_combout ),
	.dataf(!\ALU|ALU_ResultSig~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~603 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~603 .lut_mask = 64'h4C4CCC4CCC4CCC4C;
defparam \ALU|ALU_ResultSig~603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N36
cyclonev_lcell_comb \ALU|ALU_Result[20]~81 (
// Equation(s):
// \ALU|ALU_Result[20]~81_combout  = ( \ALU|ALU_ResultSig~607_combout  & ( \ALU|ALU_ResultSig~603_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~613_combout ) # (!\ALU|ALU_ResultSig~53_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~607_combout  & ( \ALU|ALU_ResultSig~603_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~613_combout ) # (!\ALU|ALU_ResultSig~53_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~607_combout  & ( 
// !\ALU|ALU_ResultSig~603_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~613_combout ) # (!\ALU|ALU_ResultSig~53_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~607_combout  & ( !\ALU|ALU_ResultSig~603_combout  & ( 
// (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~613_combout ) # ((!\ALU|ALU_ResultSig~53_combout  & !\ALU|ALU_ResultSig~608_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~613_combout ),
	.datab(!\ALU|ALU_ResultSig~53_combout ),
	.datac(!\ALU|ALU_ResultSig~608_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(!\ALU|ALU_ResultSig~607_combout ),
	.dataf(!\ALU|ALU_ResultSig~603_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[20]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[20]~81 .extended_lut = "off";
defparam \ALU|ALU_Result[20]~81 .lut_mask = 64'h00EA00EE00EE00EE;
defparam \ALU|ALU_Result[20]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N48
cyclonev_lcell_comb \ALU|ALU_Result[20]~83 (
// Equation(s):
// \ALU|ALU_Result[20]~83_combout  = ( \ALU|ALU_Result[20]~81_combout  & ( \ALU|Add0~85_sumout  ) ) # ( !\ALU|ALU_Result[20]~81_combout  & ( \ALU|Add0~85_sumout  & ( (((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~81_sumout )) # (\ALU|ALU_Result[3]~5_combout )) 
// # (\ALU|ALU_Result[20]~82_combout ) ) ) ) # ( \ALU|ALU_Result[20]~81_combout  & ( !\ALU|Add0~85_sumout  ) ) # ( !\ALU|ALU_Result[20]~81_combout  & ( !\ALU|Add0~85_sumout  & ( ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~81_sumout )) # 
// (\ALU|ALU_Result[20]~82_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[20]~82_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|Add1~81_sumout ),
	.datae(!\ALU|ALU_Result[20]~81_combout ),
	.dataf(!\ALU|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[20]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[20]~83 .extended_lut = "off";
defparam \ALU|ALU_Result[20]~83 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \ALU|ALU_Result[20]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N51
cyclonev_lcell_comb \REG|registers[24][20]~feeder (
// Equation(s):
// \REG|registers[24][20]~feeder_combout  = ( \ALU|ALU_Result[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[24][20]~feeder .extended_lut = "off";
defparam \REG|registers[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N53
dffeas \REG|registers[24][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][20] .is_wysiwyg = "true";
defparam \REG|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N7
dffeas \REG|registers[28][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][20] .is_wysiwyg = "true";
defparam \REG|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N38
dffeas \REG|registers[20][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][20] .is_wysiwyg = "true";
defparam \REG|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N47
dffeas \REG|registers[16][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][20] .is_wysiwyg = "true";
defparam \REG|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N39
cyclonev_lcell_comb \REG|Mux11~0 (
// Equation(s):
// \REG|Mux11~0_combout  = ( \REG|registers[20][20]~q  & ( \REG|registers[16][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[24][20]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[28][20]~q )))) ) ) ) # ( !\REG|registers[20][20]~q  & ( \REG|registers[16][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[24][20]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[28][20]~q ))))) ) ) ) # ( \REG|registers[20][20]~q  & ( !\REG|registers[16][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [23])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[24][20]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[28][20]~q ))))) ) ) ) # ( !\REG|registers[20][20]~q  & ( !\REG|registers[16][20]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[24][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[28][20]~q ))))) ) ) )

	.dataa(!\REG|registers[24][20]~q ),
	.datab(!\REG|registers[28][20]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[20][20]~q ),
	.dataf(!\REG|registers[16][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~0 .extended_lut = "off";
defparam \REG|Mux11~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \REG|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N44
dffeas \REG|registers[27][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][20] .is_wysiwyg = "true";
defparam \REG|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N44
dffeas \REG|registers[23][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][20] .is_wysiwyg = "true";
defparam \REG|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N53
dffeas \REG|registers[19][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][20] .is_wysiwyg = "true";
defparam \REG|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N50
dffeas \REG|registers[31][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][20] .is_wysiwyg = "true";
defparam \REG|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N51
cyclonev_lcell_comb \REG|Mux11~3 (
// Equation(s):
// \REG|Mux11~3_combout  = ( \REG|registers[19][20]~q  & ( \REG|registers[31][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|registers[27][20]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|registers[23][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( !\REG|registers[19][20]~q  & ( \REG|registers[31][20]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[27][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|registers[23][20]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \REG|registers[19][20]~q  & ( !\REG|registers[31][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # 
// ((\REG|registers[27][20]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[23][20]~q )))) ) ) ) # ( !\REG|registers[19][20]~q  & ( !\REG|registers[31][20]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|registers[27][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|registers[23][20]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|registers[27][20]~q ),
	.datad(!\REG|registers[23][20]~q ),
	.datae(!\REG|registers[19][20]~q ),
	.dataf(!\REG|registers[31][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~3 .extended_lut = "off";
defparam \REG|Mux11~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \REG|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y13_N38
dffeas \REG|registers[17][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][20] .is_wysiwyg = "true";
defparam \REG|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N17
dffeas \REG|registers[29][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][20] .is_wysiwyg = "true";
defparam \REG|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N23
dffeas \REG|registers[21][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][20] .is_wysiwyg = "true";
defparam \REG|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N29
dffeas \REG|registers[25][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][20] .is_wysiwyg = "true";
defparam \REG|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N18
cyclonev_lcell_comb \REG|Mux11~1 (
// Equation(s):
// \REG|Mux11~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[29][20]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[25][20]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[21][20]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[17][20]~q  ) ) )

	.dataa(!\REG|registers[17][20]~q ),
	.datab(!\REG|registers[29][20]~q ),
	.datac(!\REG|registers[21][20]~q ),
	.datad(!\REG|registers[25][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~1 .extended_lut = "off";
defparam \REG|Mux11~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \REG|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N17
dffeas \REG|registers[30][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][20] .is_wysiwyg = "true";
defparam \REG|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N26
dffeas \REG|registers[18][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][20] .is_wysiwyg = "true";
defparam \REG|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N56
dffeas \REG|registers[26][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][20] .is_wysiwyg = "true";
defparam \REG|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N23
dffeas \REG|registers[22][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][20] .is_wysiwyg = "true";
defparam \REG|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N39
cyclonev_lcell_comb \REG|Mux11~2 (
// Equation(s):
// \REG|Mux11~2_combout  = ( \REG|registers[22][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[26][20]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][20]~q )) ) ) ) # ( !\REG|registers[22][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// ((\REG|registers[26][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[30][20]~q )) ) ) ) # ( \REG|registers[22][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # (\REG|registers[18][20]~q ) ) ) ) # ( !\REG|registers[22][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[18][20]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[30][20]~q ),
	.datab(!\REG|registers[18][20]~q ),
	.datac(!\REG|registers[26][20]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REG|registers[22][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~2 .extended_lut = "off";
defparam \REG|Mux11~2 .lut_mask = 64'h330033FF0F550F55;
defparam \REG|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N33
cyclonev_lcell_comb \REG|Mux11~4 (
// Equation(s):
// \REG|Mux11~4_combout  = ( \REG|Mux11~1_combout  & ( \REG|Mux11~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux11~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux11~3_combout )))) ) ) ) # ( !\REG|Mux11~1_combout  & ( \REG|Mux11~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux11~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((\REG|Mux11~3_combout )))) ) ) ) # ( \REG|Mux11~1_combout  & ( !\REG|Mux11~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\REG|Mux11~0_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux11~3_combout )))) ) ) ) # ( !\REG|Mux11~1_combout  & ( 
// !\REG|Mux11~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|Mux11~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|Mux11~3_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|Mux11~0_combout ),
	.datad(!\REG|Mux11~3_combout ),
	.datae(!\REG|Mux11~1_combout ),
	.dataf(!\REG|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux11~4 .extended_lut = "off";
defparam \REG|Mux11~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \REG|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~614 (
// Equation(s):
// \ALU|ALU_ResultSig~614_combout  = ( !\ALU|ALU_ResultSig~523_combout  & ( !\ALU|ALU_ResultSig~158_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~158_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~614 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~614 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ALU_ResultSig~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~617 (
// Equation(s):
// \ALU|ALU_ResultSig~617_combout  = ( \REG|Mux4~9_combout  & ( (\ALU|ALU_ResultSig~62_combout  & (!\ALU|ALU_ResultSig~159_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~4_combout )))) ) ) # ( !\REG|Mux4~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~62_combout  & (!\ALU|ALU_ResultSig~159_combout  & \REG|Mux4~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(!\REG|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~617 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~617 .lut_mask = 64'h0010001020302030;
defparam \ALU|ALU_ResultSig~617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~615 (
// Equation(s):
// \ALU|ALU_ResultSig~615_combout  = ( \ALU|ALU_ResultSig~159_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux6~4_combout ))) ) )

	.dataa(!\REG|Mux6~9_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~615 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~615 .lut_mask = 64'h0000000044774477;
defparam \ALU|ALU_ResultSig~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~619 (
// Equation(s):
// \ALU|ALU_ResultSig~619_combout  = ( \REG|Mux0~4_combout  & ( \ALU|ALU_ResultSig~58_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & ((\REG|Mux0~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\REG|Mux0~4_combout  & ( 
// \ALU|ALU_ResultSig~58_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~159_combout  & \REG|Mux0~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(!\REG|Mux0~9_combout ),
	.datae(!\REG|Mux0~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~619 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~619 .lut_mask = 64'h0000000000C030F0;
defparam \ALU|ALU_ResultSig~619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~620 (
// Equation(s):
// \ALU|ALU_ResultSig~620_combout  = ( \ALU|ALU_ResultSig~63_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux3~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\REG|Mux3~4_combout )))) ) )

	.dataa(!\REG|Mux3~4_combout ),
	.datab(!\REG|Mux3~9_combout ),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~620 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~620 .lut_mask = 64'h0000305000003050;
defparam \ALU|ALU_ResultSig~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~618 (
// Equation(s):
// \ALU|ALU_ResultSig~618_combout  = ( \REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & \ALU|ALU_ResultSig~54_combout ) ) ) ) # ( !\REG|Mux2~9_combout  & ( \REG|Mux2~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\ALU|ALU_ResultSig~159_combout  & \ALU|ALU_ResultSig~54_combout )) ) ) ) # ( \REG|Mux2~9_combout  & ( !\REG|Mux2~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (!\ALU|ALU_ResultSig~159_combout  & \ALU|ALU_ResultSig~54_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~159_combout ),
	.datad(!\ALU|ALU_ResultSig~54_combout ),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\REG|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~618 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~618 .lut_mask = 64'h000000A0005000F0;
defparam \ALU|ALU_ResultSig~618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~616 (
// Equation(s):
// \ALU|ALU_ResultSig~616_combout  = ( \REG|Mux5~4_combout  & ( \REG|Mux5~9_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & \ALU|ALU_ResultSig~61_combout ) ) ) ) # ( !\REG|Mux5~4_combout  & ( \REG|Mux5~9_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~61_combout )) ) ) ) # ( \REG|Mux5~4_combout  & ( !\REG|Mux5~9_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~61_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~159_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\ALU|ALU_ResultSig~61_combout ),
	.datae(!\REG|Mux5~4_combout ),
	.dataf(!\REG|Mux5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~616 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~616 .lut_mask = 64'h0000000A00A000AA;
defparam \ALU|ALU_ResultSig~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~621 (
// Equation(s):
// \ALU|ALU_ResultSig~621_combout  = ( !\ALU|ALU_ResultSig~618_combout  & ( !\ALU|ALU_ResultSig~616_combout  & ( (!\ALU|ALU_ResultSig~617_combout  & (!\ALU|ALU_ResultSig~615_combout  & (!\ALU|ALU_ResultSig~619_combout  & !\ALU|ALU_ResultSig~620_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~617_combout ),
	.datab(!\ALU|ALU_ResultSig~615_combout ),
	.datac(!\ALU|ALU_ResultSig~619_combout ),
	.datad(!\ALU|ALU_ResultSig~620_combout ),
	.datae(!\ALU|ALU_ResultSig~618_combout ),
	.dataf(!\ALU|ALU_ResultSig~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~621 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~621 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~622 (
// Equation(s):
// \ALU|ALU_ResultSig~622_combout  = ( \REG|Mux1~9_combout  & ( \REG|Mux1~4_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & \ALU|ALU_ResultSig~56_combout ) ) ) ) # ( !\REG|Mux1~9_combout  & ( \REG|Mux1~4_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & 
// (\ALU|ALU_ResultSig~56_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \REG|Mux1~9_combout  & ( !\REG|Mux1~4_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & (\ALU|ALU_ResultSig~56_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\ALU|ALU_ResultSig~159_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~56_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux1~9_combout ),
	.dataf(!\REG|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~622 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~622 .lut_mask = 64'h00000A00000A0A0A;
defparam \ALU|ALU_ResultSig~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~677 (
// Equation(s):
// \ALU|ALU_ResultSig~677_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ALU|Equal73~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~677 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~677 .lut_mask = 64'h000F00FF00FF00FF;
defparam \ALU|ALU_ResultSig~677 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~624 (
// Equation(s):
// \ALU|ALU_ResultSig~624_combout  = ( \ALU|ALU_ResultSig~559_combout  & ( \REG|Mux10~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux10~9_combout  & ((!\ALU|ALU_ResultSig~623_combout ))) # (\REG|Mux10~9_combout  & 
// (\ALU|ALU_ResultSig~560_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~560_combout )) ) ) ) # ( !\ALU|ALU_ResultSig~559_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~560_combout  & 
// ((\REG|Mux10~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ALU|ALU_ResultSig~559_combout  & ( !\REG|Mux10~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((!\REG|Mux10~9_combout  & 
// ((!\ALU|ALU_ResultSig~623_combout ))) # (\REG|Mux10~9_combout  & (\ALU|ALU_ResultSig~560_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (((!\ALU|ALU_ResultSig~623_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~559_combout  & ( 
// !\REG|Mux10~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~560_combout  & \REG|Mux10~9_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~560_combout ),
	.datac(!\REG|Mux10~9_combout ),
	.datad(!\ALU|ALU_ResultSig~623_combout ),
	.datae(!\ALU|ALU_ResultSig~559_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~624 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~624 .lut_mask = 64'h0202F7021313B313;
defparam \ALU|ALU_ResultSig~624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~625 (
// Equation(s):
// \ALU|ALU_ResultSig~625_combout  = ( \ALU|ALU_ResultSig~624_combout  & ( \REG|Mux14~10_combout  & ( !\ALU|ALU_ResultSig~677_combout  ) ) ) # ( !\ALU|ALU_ResultSig~624_combout  & ( \REG|Mux14~10_combout  & ( (!\ALU|ALU_ResultSig~677_combout  & 
// (((\ALU|ALU_ResultSig~1_combout  & \REG|Mux4~10_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~624_combout  & ( !\REG|Mux14~10_combout  & ( (!\ALU|Equal73~4_combout  & !\ALU|ALU_ResultSig~677_combout ) ) ) ) # ( 
// !\ALU|ALU_ResultSig~624_combout  & ( !\REG|Mux14~10_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~677_combout  & (\ALU|ALU_ResultSig~1_combout  & \REG|Mux4~10_combout ))) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_ResultSig~677_combout ),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\REG|Mux4~10_combout ),
	.datae(!\ALU|ALU_ResultSig~624_combout ),
	.dataf(!\REG|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~625 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~625 .lut_mask = 64'h00088888444CCCCC;
defparam \ALU|ALU_ResultSig~625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~626 (
// Equation(s):
// \ALU|ALU_ResultSig~626_combout  = ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~4_combout ))) ) ) # ( !\REG|Mux9~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux9~4_combout  & \ALU|ALU_ResultSig~68_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux9~4_combout ),
	.datad(!\ALU|ALU_ResultSig~68_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~626 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~626 .lut_mask = 64'h0003000300CF00CF;
defparam \ALU|ALU_ResultSig~626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~627 (
// Equation(s):
// \ALU|ALU_ResultSig~627_combout  = ( \REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux8~4_combout  & ( (\ALU|ALU_ResultSig~70_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux8~9_combout )) ) )

	.dataa(!\ALU|ALU_ResultSig~70_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux8~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~627 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~627 .lut_mask = 64'h0044004411551155;
defparam \ALU|ALU_ResultSig~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~628 (
// Equation(s):
// \ALU|ALU_ResultSig~628_combout  = ( \REG|Mux7~10_combout  & ( !\ALU|ALU_ResultSig~627_combout  & ( (!\ALU|ALU_ResultSig~72_combout  & (!\ALU|ALU_ResultSig~626_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux10~10_combout )))) ) ) ) # ( 
// !\REG|Mux7~10_combout  & ( !\ALU|ALU_ResultSig~627_combout  & ( (!\ALU|ALU_ResultSig~626_combout  & ((!\ALU|ALU_ResultSig~66_combout ) # (!\REG|Mux10~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~66_combout ),
	.datab(!\ALU|ALU_ResultSig~72_combout ),
	.datac(!\REG|Mux10~10_combout ),
	.datad(!\ALU|ALU_ResultSig~626_combout ),
	.datae(!\REG|Mux7~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~627_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~628 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~628 .lut_mask = 64'hFA00C80000000000;
defparam \ALU|ALU_ResultSig~628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N30
cyclonev_lcell_comb \ALU|ALU_Result[21]~84 (
// Equation(s):
// \ALU|ALU_Result[21]~84_combout  = ( \ALU|ALU_ResultSig~625_combout  & ( \ALU|ALU_ResultSig~628_combout  & ( (\ALU|ALU_ResultSig~614_combout  & \ALU|ALU_Result[3]~2_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~625_combout  & ( \ALU|ALU_ResultSig~628_combout  & 
// ( (\ALU|ALU_ResultSig~614_combout  & (\ALU|ALU_Result[3]~2_combout  & ((!\ALU|ALU_ResultSig~621_combout ) # (\ALU|ALU_ResultSig~622_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~625_combout  & ( !\ALU|ALU_ResultSig~628_combout  & ( 
// \ALU|ALU_Result[3]~2_combout  ) ) ) # ( !\ALU|ALU_ResultSig~625_combout  & ( !\ALU|ALU_ResultSig~628_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~614_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~621_combout ),
	.datad(!\ALU|ALU_ResultSig~622_combout ),
	.datae(!\ALU|ALU_ResultSig~625_combout ),
	.dataf(!\ALU|ALU_ResultSig~628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[21]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[21]~84 .extended_lut = "off";
defparam \ALU|ALU_Result[21]~84 .lut_mask = 64'h3333333310111111;
defparam \ALU|ALU_Result[21]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N18
cyclonev_lcell_comb \ALU|ALU_Result[21]~86 (
// Equation(s):
// \ALU|ALU_Result[21]~86_combout  = ( \ALU|ALU_Result[21]~84_combout  & ( \ALU|Add0~89_sumout  ) ) # ( !\ALU|ALU_Result[21]~84_combout  & ( \ALU|Add0~89_sumout  & ( (((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~85_sumout )) # (\ALU|ALU_Result[3]~5_combout )) 
// # (\ALU|ALU_Result[21]~85_combout ) ) ) ) # ( \ALU|ALU_Result[21]~84_combout  & ( !\ALU|Add0~89_sumout  ) ) # ( !\ALU|ALU_Result[21]~84_combout  & ( !\ALU|Add0~89_sumout  & ( ((\ALU|ALU_Result[3]~4_combout  & \ALU|Add1~85_sumout )) # 
// (\ALU|ALU_Result[21]~85_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[21]~85_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|Add1~85_sumout ),
	.datae(!\ALU|ALU_Result[21]~84_combout ),
	.dataf(!\ALU|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[21]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[21]~86 .extended_lut = "off";
defparam \ALU|ALU_Result[21]~86 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \ALU|ALU_Result[21]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N36
cyclonev_lcell_comb \REG|registers[5][21]~feeder (
// Equation(s):
// \REG|registers[5][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][21]~feeder .extended_lut = "off";
defparam \REG|registers[5][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N38
dffeas \REG|registers[5][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][21] .is_wysiwyg = "true";
defparam \REG|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N32
dffeas \REG|registers[7][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][21] .is_wysiwyg = "true";
defparam \REG|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N43
dffeas \REG|registers[6][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][21] .is_wysiwyg = "true";
defparam \REG|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N54
cyclonev_lcell_comb \REG|registers[4][21]~feeder (
// Equation(s):
// \REG|registers[4][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][21]~feeder .extended_lut = "off";
defparam \REG|registers[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N56
dffeas \REG|registers[4][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][21] .is_wysiwyg = "true";
defparam \REG|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N33
cyclonev_lcell_comb \REG|Mux10~7 (
// Equation(s):
// \REG|Mux10~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[7][21]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[5][21]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[6][21]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[4][21]~q  ) ) )

	.dataa(!\REG|registers[5][21]~q ),
	.datab(!\REG|registers[7][21]~q ),
	.datac(!\REG|registers[6][21]~q ),
	.datad(!\REG|registers[4][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~7 .extended_lut = "off";
defparam \REG|Mux10~7 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N49
dffeas \REG|registers[10][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][21] .is_wysiwyg = "true";
defparam \REG|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N44
dffeas \REG|registers[11][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][21] .is_wysiwyg = "true";
defparam \REG|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N9
cyclonev_lcell_comb \REG|registers[9][21]~feeder (
// Equation(s):
// \REG|registers[9][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][21]~feeder .extended_lut = "off";
defparam \REG|registers[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N11
dffeas \REG|registers[9][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][21] .is_wysiwyg = "true";
defparam \REG|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N54
cyclonev_lcell_comb \REG|registers[8][21]~feeder (
// Equation(s):
// \REG|registers[8][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][21]~feeder .extended_lut = "off";
defparam \REG|registers[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N56
dffeas \REG|registers[8][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][21] .is_wysiwyg = "true";
defparam \REG|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \REG|Mux10~5 (
// Equation(s):
// \REG|Mux10~5_combout  = ( \REG|registers[8][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[10][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[11][21]~q ))) ) ) ) # ( !\REG|registers[8][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[10][21]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[11][21]~q ))) ) ) ) # ( \REG|registers[8][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[9][21]~q ) ) ) ) # ( !\REG|registers[8][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|registers[9][21]~q ) ) ) )

	.dataa(!\REG|registers[10][21]~q ),
	.datab(!\REG|registers[11][21]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[9][21]~q ),
	.datae(!\REG|registers[8][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~5 .extended_lut = "off";
defparam \REG|Mux10~5 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N2
dffeas \REG|registers[15][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][21] .is_wysiwyg = "true";
defparam \REG|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N19
dffeas \REG|registers[14][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][21] .is_wysiwyg = "true";
defparam \REG|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N48
cyclonev_lcell_comb \REG|registers[13][21]~feeder (
// Equation(s):
// \REG|registers[13][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[13][21]~feeder .extended_lut = "off";
defparam \REG|registers[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N50
dffeas \REG|registers[13][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][21] .is_wysiwyg = "true";
defparam \REG|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N33
cyclonev_lcell_comb \REG|registers[12][21]~feeder (
// Equation(s):
// \REG|registers[12][21]~feeder_combout  = ( \ALU|ALU_Result[21]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[12][21]~feeder .extended_lut = "off";
defparam \REG|registers[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N35
dffeas \REG|registers[12][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][21] .is_wysiwyg = "true";
defparam \REG|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \REG|Mux10~6 (
// Equation(s):
// \REG|Mux10~6_combout  = ( \REG|registers[12][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][21]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[15][21]~q )) ) ) ) # ( !\REG|registers[12][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// ((\REG|registers[13][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[15][21]~q )) ) ) ) # ( \REG|registers[12][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # (\REG|registers[14][21]~q ) ) ) ) # ( !\REG|registers[12][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( (\REG|registers[14][21]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[15][21]~q ),
	.datab(!\REG|registers[14][21]~q ),
	.datac(!\REG|registers[13][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REG|registers[12][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~6 .extended_lut = "off";
defparam \REG|Mux10~6 .lut_mask = 64'h0033FF330F550F55;
defparam \REG|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N56
dffeas \REG|registers[1][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][21] .is_wysiwyg = "true";
defparam \REG|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N25
dffeas \REG|registers[2][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][21] .is_wysiwyg = "true";
defparam \REG|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N49
dffeas \REG|registers[0][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][21] .is_wysiwyg = "true";
defparam \REG|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N8
dffeas \REG|registers[3][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[21]~86_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][21] .is_wysiwyg = "true";
defparam \REG|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \REG|Mux10~8 (
// Equation(s):
// \REG|Mux10~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[3][21]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[1][21]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[2][21]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[0][21]~q  ) ) )

	.dataa(!\REG|registers[1][21]~q ),
	.datab(!\REG|registers[2][21]~q ),
	.datac(!\REG|registers[0][21]~q ),
	.datad(!\REG|registers[3][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~8 .extended_lut = "off";
defparam \REG|Mux10~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N24
cyclonev_lcell_comb \REG|Mux10~9 (
// Equation(s):
// \REG|Mux10~9_combout  = ( \REG|Mux10~6_combout  & ( \REG|Mux10~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux10~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux10~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( !\REG|Mux10~6_combout  & ( \REG|Mux10~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux10~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux10~7_combout ))) ) ) ) # ( \REG|Mux10~6_combout  & ( !\REG|Mux10~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux10~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux10~7_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( 
// !\REG|Mux10~6_combout  & ( !\REG|Mux10~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux10~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux10~7_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux10~7_combout ),
	.datad(!\REG|Mux10~5_combout ),
	.datae(!\REG|Mux10~6_combout ),
	.dataf(!\REG|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~9 .extended_lut = "off";
defparam \REG|Mux10~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REG|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \REG|Mux10~10 (
// Equation(s):
// \REG|Mux10~10_combout  = ( \REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  ) ) # ( !\REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REG|Mux10~9_combout  & ( !\REG|Mux10~4_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux10~9_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux10~10 .extended_lut = "off";
defparam \REG|Mux10~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \REG|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N3
cyclonev_lcell_comb \ALU|ALU_Result[25]~103 (
// Equation(s):
// \ALU|ALU_Result[25]~103_combout  = ( \REG|Mux0~4_combout  & ( (\ALU|ALU_ResultSig~1_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux0~9_combout ))) ) ) # ( !\REG|Mux0~4_combout  & ( (\REG|Mux0~9_combout  & 
// (\ALU|ALU_ResultSig~1_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\ALU|ALU_ResultSig~1_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~103 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~103 .lut_mask = 64'h03000300030F030F;
defparam \ALU|ALU_Result[25]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N24
cyclonev_lcell_comb \ALU|ALU_Result[25]~106 (
// Equation(s):
// \ALU|ALU_Result[25]~106_combout  = ( \REG|Mux10~10_combout  & ( \ALU|ALU_Result[25]~103_combout  & ( (!\ALU|Equal73~4_combout ) # (!\ALU|ALU_ResultSig~62_combout ) ) ) ) # ( !\REG|Mux10~10_combout  & ( \ALU|ALU_Result[25]~103_combout  & ( 
// !\ALU|Equal73~4_combout  ) ) ) # ( \REG|Mux10~10_combout  & ( !\ALU|ALU_Result[25]~103_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (((\ALU|ALU_Result[25]~105_combout ) # (\ALU|ALU_Result[25]~104_combout )) # (\ALU|Equal73~4_combout ))) ) ) ) # ( 
// !\REG|Mux10~10_combout  & ( !\ALU|ALU_Result[25]~103_combout  & ( (!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~62_combout  & ((\ALU|ALU_Result[25]~105_combout ) # (\ALU|ALU_Result[25]~104_combout )))) ) ) )

	.dataa(!\ALU|Equal73~4_combout ),
	.datab(!\ALU|ALU_Result[25]~104_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|ALU_Result[25]~105_combout ),
	.datae(!\REG|Mux10~10_combout ),
	.dataf(!\ALU|ALU_Result[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~106 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~106 .lut_mask = 64'h20A070F0AAAAFAFA;
defparam \ALU|ALU_Result[25]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N57
cyclonev_lcell_comb \ALU|ALU_Result[25]~140 (
// Equation(s):
// \ALU|ALU_Result[25]~140_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( \ALU|Equal73~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & ( (\ALU|Equal73~2_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [8]) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~140 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~140 .lut_mask = 64'h0077005700FF00FF;
defparam \ALU|ALU_Result[25]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N57
cyclonev_lcell_comb \ALU|ALU_Result[25]~110 (
// Equation(s):
// \ALU|ALU_Result[25]~110_combout  = ( !\ALU|ALU_ResultSig~66_combout  & ( \ALU|ALU_Result[3]~2_combout  ) )

	.dataa(!\ALU|ALU_Result[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~66_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~110 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~110 .lut_mask = 64'h5555000055550000;
defparam \ALU|ALU_Result[25]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N30
cyclonev_lcell_comb \ALU|ALU_Result[25]~108 (
// Equation(s):
// \ALU|ALU_Result[25]~108_combout  = ( !\ALU|ALU_ResultSig~70_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & !\ALU|ALU_ResultSig~158_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\ALU|ALU_ResultSig~158_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~108 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~108 .lut_mask = 64'hF000F00000000000;
defparam \ALU|ALU_Result[25]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N42
cyclonev_lcell_comb \ALU|ALU_Result[25]~109 (
// Equation(s):
// \ALU|ALU_Result[25]~109_combout  = ( \REG|Mux4~10_combout  & ( \ALU|ALU_ResultSig~158_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((\REG|Mux3~10_combout ) # (\ALU|ALU_ResultSig~70_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux5~10_combout 
// )) ) ) ) # ( !\REG|Mux4~10_combout  & ( \ALU|ALU_ResultSig~158_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & (((!\ALU|ALU_ResultSig~70_combout  & \REG|Mux3~10_combout )))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux5~10_combout )) ) ) ) # ( 
// \REG|Mux4~10_combout  & ( !\ALU|ALU_ResultSig~158_combout  & ( (!\ALU|ALU_ResultSig~68_combout  & ((\ALU|ALU_ResultSig~70_combout ))) # (\ALU|ALU_ResultSig~68_combout  & (\REG|Mux5~10_combout )) ) ) ) # ( !\REG|Mux4~10_combout  & ( 
// !\ALU|ALU_ResultSig~158_combout  & ( (\ALU|ALU_ResultSig~68_combout  & \REG|Mux5~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(!\REG|Mux5~10_combout ),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux3~10_combout ),
	.datae(!\REG|Mux4~10_combout ),
	.dataf(!\ALU|ALU_ResultSig~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~109 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~109 .lut_mask = 64'h11111B1B11B11BBB;
defparam \ALU|ALU_Result[25]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N48
cyclonev_lcell_comb \ALU|ALU_Result[25]~107 (
// Equation(s):
// \ALU|ALU_Result[25]~107_combout  = ( \REG|Mux2~10_combout  & ( \REG|Mux1~10_combout  & ( (((\ALU|ALU_ResultSig~62_combout  & \REG|Mux0~10_combout )) # (\ALU|ALU_ResultSig~159_combout )) # (\ALU|ALU_ResultSig~61_combout ) ) ) ) # ( !\REG|Mux2~10_combout  & 
// ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~159_combout  & (((\ALU|ALU_ResultSig~62_combout  & \REG|Mux0~10_combout )) # (\ALU|ALU_ResultSig~61_combout ))) ) ) ) # ( \REG|Mux2~10_combout  & ( !\REG|Mux1~10_combout  & ( 
// ((!\ALU|ALU_ResultSig~61_combout  & (\ALU|ALU_ResultSig~62_combout  & \REG|Mux0~10_combout ))) # (\ALU|ALU_ResultSig~159_combout ) ) ) ) # ( !\REG|Mux2~10_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & 
// (!\ALU|ALU_ResultSig~159_combout  & (\ALU|ALU_ResultSig~62_combout  & \REG|Mux0~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(!\ALU|ALU_ResultSig~159_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\REG|Mux0~10_combout ),
	.datae(!\REG|Mux2~10_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~107 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~107 .lut_mask = 64'h0008333B444C777F;
defparam \ALU|ALU_Result[25]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N18
cyclonev_lcell_comb \ALU|ALU_Result[25]~111 (
// Equation(s):
// \ALU|ALU_Result[25]~111_combout  = ( \ALU|ALU_Result[25]~109_combout  & ( \ALU|ALU_Result[25]~107_combout  & ( \ALU|ALU_Result[25]~110_combout  ) ) ) # ( !\ALU|ALU_Result[25]~109_combout  & ( \ALU|ALU_Result[25]~107_combout  & ( 
// (\ALU|ALU_Result[25]~110_combout  & \ALU|ALU_Result[25]~108_combout ) ) ) ) # ( \ALU|ALU_Result[25]~109_combout  & ( !\ALU|ALU_Result[25]~107_combout  & ( \ALU|ALU_Result[25]~110_combout  ) ) ) # ( !\ALU|ALU_Result[25]~109_combout  & ( 
// !\ALU|ALU_Result[25]~107_combout  & ( (\ALU|ALU_Result[25]~106_combout  & (!\ALU|ALU_Result[25]~140_combout  & (\ALU|ALU_Result[25]~110_combout  & \ALU|ALU_Result[25]~108_combout ))) ) ) )

	.dataa(!\ALU|ALU_Result[25]~106_combout ),
	.datab(!\ALU|ALU_Result[25]~140_combout ),
	.datac(!\ALU|ALU_Result[25]~110_combout ),
	.datad(!\ALU|ALU_Result[25]~108_combout ),
	.datae(!\ALU|ALU_Result[25]~109_combout ),
	.dataf(!\ALU|ALU_Result[25]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~111 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~111 .lut_mask = 64'h00040F0F000F0F0F;
defparam \ALU|ALU_Result[25]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N51
cyclonev_lcell_comb \ALU|ALU_Result[25]~113 (
// Equation(s):
// \ALU|ALU_Result[25]~113_combout  = ( \ALU|Add0~105_sumout  & ( \ALU|Add1~101_sumout  & ( (((\ALU|ALU_Result[25]~111_combout ) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[25]~112_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( 
// !\ALU|Add0~105_sumout  & ( \ALU|Add1~101_sumout  & ( ((\ALU|ALU_Result[25]~111_combout ) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[25]~112_combout ) ) ) ) # ( \ALU|Add0~105_sumout  & ( !\ALU|Add1~101_sumout  & ( 
// ((\ALU|ALU_Result[25]~111_combout ) # (\ALU|ALU_Result[25]~112_combout )) # (\ALU|ALU_Result[3]~5_combout ) ) ) ) # ( !\ALU|Add0~105_sumout  & ( !\ALU|Add1~101_sumout  & ( (\ALU|ALU_Result[25]~111_combout ) # (\ALU|ALU_Result[25]~112_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~5_combout ),
	.datab(!\ALU|ALU_Result[25]~112_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[25]~111_combout ),
	.datae(!\ALU|Add0~105_sumout ),
	.dataf(!\ALU|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[25]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[25]~113 .extended_lut = "off";
defparam \ALU|ALU_Result[25]~113 .lut_mask = 64'h33FF77FF3FFF7FFF;
defparam \ALU|ALU_Result[25]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N50
dffeas \REG|registers[15][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][25] .is_wysiwyg = "true";
defparam \REG|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N14
dffeas \REG|registers[12][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][25] .is_wysiwyg = "true";
defparam \REG|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N5
dffeas \REG|registers[13][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][25] .is_wysiwyg = "true";
defparam \REG|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N7
dffeas \REG|registers[14][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][25] .is_wysiwyg = "true";
defparam \REG|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N51
cyclonev_lcell_comb \REG|Mux6~6 (
// Equation(s):
// \REG|Mux6~6_combout  = ( \REG|registers[14][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[15][25]~q ) ) ) ) # ( !\REG|registers[14][25]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[15][25]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[14][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[12][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[13][25]~q ))) ) ) ) # ( !\REG|registers[14][25]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[12][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[13][25]~q ))) ) ) )

	.dataa(!\REG|registers[15][25]~q ),
	.datab(!\REG|registers[12][25]~q ),
	.datac(!\REG|registers[13][25]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[14][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~6 .extended_lut = "off";
defparam \REG|Mux6~6 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N23
dffeas \REG|registers[2][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][25] .is_wysiwyg = "true";
defparam \REG|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y9_N43
dffeas \REG|registers[1][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][25] .is_wysiwyg = "true";
defparam \REG|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N39
cyclonev_lcell_comb \REG|registers[0][25]~feeder (
// Equation(s):
// \REG|registers[0][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][25]~feeder .extended_lut = "off";
defparam \REG|registers[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y9_N41
dffeas \REG|registers[0][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][25] .is_wysiwyg = "true";
defparam \REG|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N11
dffeas \REG|registers[3][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][25] .is_wysiwyg = "true";
defparam \REG|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N3
cyclonev_lcell_comb \REG|Mux6~8 (
// Equation(s):
// \REG|Mux6~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][25]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][25]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][25]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][25]~q  ) ) )

	.dataa(!\REG|registers[2][25]~q ),
	.datab(!\REG|registers[1][25]~q ),
	.datac(!\REG|registers[0][25]~q ),
	.datad(!\REG|registers[3][25]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~8 .extended_lut = "off";
defparam \REG|Mux6~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \REG|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N10
dffeas \REG|registers[4][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][25] .is_wysiwyg = "true";
defparam \REG|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N0
cyclonev_lcell_comb \REG|registers[6][25]~feeder (
// Equation(s):
// \REG|registers[6][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[6][25]~feeder .extended_lut = "off";
defparam \REG|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N2
dffeas \REG|registers[6][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][25] .is_wysiwyg = "true";
defparam \REG|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N59
dffeas \REG|registers[7][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][25] .is_wysiwyg = "true";
defparam \REG|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N27
cyclonev_lcell_comb \REG|registers[5][25]~feeder (
// Equation(s):
// \REG|registers[5][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][25]~feeder .extended_lut = "off";
defparam \REG|registers[5][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N29
dffeas \REG|registers[5][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][25] .is_wysiwyg = "true";
defparam \REG|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N27
cyclonev_lcell_comb \REG|Mux6~7 (
// Equation(s):
// \REG|Mux6~7_combout  = ( \REG|registers[5][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[6][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [21] & ((\REG|registers[7][25]~q ))) ) ) ) # ( !\REG|registers[5][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[6][25]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[7][25]~q ))) ) ) ) # ( \REG|registers[5][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[4][25]~q ) ) ) ) # ( !\REG|registers[5][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[4][25]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[4][25]~q ),
	.datab(!\REG|registers[6][25]~q ),
	.datac(!\REG|registers[7][25]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REG|registers[5][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~7 .extended_lut = "off";
defparam \REG|Mux6~7 .lut_mask = 64'h550055FF330F330F;
defparam \REG|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N26
dffeas \REG|registers[11][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][25] .is_wysiwyg = "true";
defparam \REG|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N45
cyclonev_lcell_comb \REG|registers[10][25]~feeder (
// Equation(s):
// \REG|registers[10][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[10][25]~feeder .extended_lut = "off";
defparam \REG|registers[10][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N47
dffeas \REG|registers[10][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][25] .is_wysiwyg = "true";
defparam \REG|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N56
dffeas \REG|registers[9][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[25]~113_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][25] .is_wysiwyg = "true";
defparam \REG|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N42
cyclonev_lcell_comb \REG|registers[8][25]~feeder (
// Equation(s):
// \REG|registers[8][25]~feeder_combout  = ( \ALU|ALU_Result[25]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[25]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][25]~feeder .extended_lut = "off";
defparam \REG|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N44
dffeas \REG|registers[8][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][25] .is_wysiwyg = "true";
defparam \REG|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N51
cyclonev_lcell_comb \REG|Mux6~5 (
// Equation(s):
// \REG|Mux6~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[11][25]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[9][25]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[10][25]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[8][25]~q  ) ) )

	.dataa(!\REG|registers[11][25]~q ),
	.datab(!\REG|registers[10][25]~q ),
	.datac(!\REG|registers[9][25]~q ),
	.datad(!\REG|registers[8][25]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~5 .extended_lut = "off";
defparam \REG|Mux6~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N30
cyclonev_lcell_comb \REG|Mux6~9 (
// Equation(s):
// \REG|Mux6~9_combout  = ( \REG|Mux6~7_combout  & ( \REG|Mux6~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|Mux6~8_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux6~6_combout ))) ) ) ) # ( !\REG|Mux6~7_combout  & ( \REG|Mux6~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # (\REG|Mux6~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux6~6_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \REG|Mux6~7_combout  & ( !\REG|Mux6~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux6~8_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) # (\REG|Mux6~6_combout ))) ) ) ) # ( !\REG|Mux6~7_combout  & ( 
// !\REG|Mux6~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (((\REG|Mux6~8_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux6~6_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [24])))) ) ) )

	.dataa(!\REG|Mux6~6_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REG|Mux6~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REG|Mux6~7_combout ),
	.dataf(!\REG|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux6~9 .extended_lut = "off";
defparam \REG|Mux6~9 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \REG|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N42
cyclonev_lcell_comb \ALU|ALU_Result[24]~100 (
// Equation(s):
// \ALU|ALU_Result[24]~100_combout  = ( \ALU|ALU_Result[3]~2_combout  & ( (\ALU|ALU_ResultSig~68_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux6~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\REG|Mux6~4_combout ))))) ) )

	.dataa(!\REG|Mux6~9_combout ),
	.datab(!\REG|Mux6~4_combout ),
	.datac(!\ALU|ALU_ResultSig~68_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_Result[3]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~100 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~100 .lut_mask = 64'h0000050300000503;
defparam \ALU|ALU_Result[24]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N33
cyclonev_lcell_comb \ALU|ALU_Result[24]~101 (
// Equation(s):
// \ALU|ALU_Result[24]~101_combout  = ( \REG|Mux7~10_combout  & ( (!\ALU|ALU_Result[24]~100_combout  & (\ALU|ALU_Result[25]~99_combout  & ((!\ALU|Equal73~0_combout ) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15])))) ) ) # ( !\REG|Mux7~10_combout 
//  & ( (!\ALU|ALU_Result[24]~100_combout  & ((!\ALU|Equal73~0_combout ) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\ALU|Equal73~0_combout ),
	.datab(!\ALU|ALU_Result[24]~100_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\ALU|ALU_Result[25]~99_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~101 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~101 .lut_mask = 64'hC8C8C8C800C800C8;
defparam \ALU|ALU_Result[24]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N27
cyclonev_lcell_comb \ALU|ALU_Result[24]~97 (
// Equation(s):
// \ALU|ALU_Result[24]~97_combout  = (!\ALU|ALU_ResultSig~68_combout  & (!\ALU|ALU_ResultSig~66_combout  & \ALU|ALU_Result[3]~2_combout ))

	.dataa(!\ALU|ALU_ResultSig~68_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~66_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~97 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~97 .lut_mask = 64'h00A000A000A000A0;
defparam \ALU|ALU_Result[24]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \ALU|ALU_Result[24]~96 (
// Equation(s):
// \ALU|ALU_Result[24]~96_combout  = ( \REG|Mux4~10_combout  & ( \REG|Mux5~10_combout  & ( (((\ALU|ALU_ResultSig~159_combout  & \REG|Mux3~10_combout )) # (\ALU|ALU_ResultSig~70_combout )) # (\ALU|ALU_ResultSig~158_combout ) ) ) ) # ( !\REG|Mux4~10_combout  & 
// ( \REG|Mux5~10_combout  & ( ((\ALU|ALU_ResultSig~159_combout  & (!\ALU|ALU_ResultSig~158_combout  & \REG|Mux3~10_combout ))) # (\ALU|ALU_ResultSig~70_combout ) ) ) ) # ( \REG|Mux4~10_combout  & ( !\REG|Mux5~10_combout  & ( (!\ALU|ALU_ResultSig~70_combout  
// & (((\ALU|ALU_ResultSig~159_combout  & \REG|Mux3~10_combout )) # (\ALU|ALU_ResultSig~158_combout ))) ) ) ) # ( !\REG|Mux4~10_combout  & ( !\REG|Mux5~10_combout  & ( (\ALU|ALU_ResultSig~159_combout  & (!\ALU|ALU_ResultSig~158_combout  & 
// (!\ALU|ALU_ResultSig~70_combout  & \REG|Mux3~10_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~159_combout ),
	.datab(!\ALU|ALU_ResultSig~158_combout ),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux3~10_combout ),
	.datae(!\REG|Mux4~10_combout ),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~96 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~96 .lut_mask = 64'h004030700F4F3F7F;
defparam \ALU|ALU_Result[24]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N15
cyclonev_lcell_comb \ALU|ALU_Result[24]~93 (
// Equation(s):
// \ALU|ALU_Result[24]~93_combout  = ( \REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( \ALU|ALU_ResultSig~560_combout  ) ) ) # ( !\REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// ((\ALU|ALU_ResultSig~560_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~559_combout )) ) ) ) # ( \REG|Mux7~4_combout  & ( !\REG|Mux7~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~559_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\ALU|ALU_ResultSig~560_combout ))) ) ) ) # ( !\REG|Mux7~4_combout  & ( !\REG|Mux7~9_combout  & ( \ALU|ALU_ResultSig~559_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~559_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~560_combout ),
	.datad(gnd),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~93 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~93 .lut_mask = 64'h555547471D1D0F0F;
defparam \ALU|ALU_Result[24]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N57
cyclonev_lcell_comb \ALU|ALU_Result[24]~94 (
// Equation(s):
// \ALU|ALU_Result[24]~94_combout  = ( \ALU|ALU_ResultSig~1_combout  & ( \ALU|ALU_Result[24]~93_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & (((!\ALU|Equal73~4_combout )) # (\REG|Mux11~10_combout ))) # (\ALU|ALU_ResultSig~62_combout  & 
// (((\REG|Mux1~10_combout  & !\ALU|Equal73~4_combout )))) ) ) ) # ( !\ALU|ALU_ResultSig~1_combout  & ( \ALU|ALU_Result[24]~93_combout  & ( (!\ALU|ALU_ResultSig~62_combout  & ((!\ALU|Equal73~4_combout ) # (\REG|Mux11~10_combout ))) ) ) ) # ( 
// \ALU|ALU_ResultSig~1_combout  & ( !\ALU|ALU_Result[24]~93_combout  & ( (!\ALU|Equal73~4_combout  & (((\REG|Mux1~10_combout )))) # (\ALU|Equal73~4_combout  & (\REG|Mux11~10_combout  & ((!\ALU|ALU_ResultSig~62_combout )))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~1_combout  & ( !\ALU|ALU_Result[24]~93_combout  & ( (\REG|Mux11~10_combout  & (!\ALU|ALU_ResultSig~62_combout  & \ALU|Equal73~4_combout )) ) ) )

	.dataa(!\REG|Mux11~10_combout ),
	.datab(!\REG|Mux1~10_combout ),
	.datac(!\ALU|ALU_ResultSig~62_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\ALU|ALU_ResultSig~1_combout ),
	.dataf(!\ALU|ALU_Result[24]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~94 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~94 .lut_mask = 64'h00503350F050F350;
defparam \ALU|ALU_Result[24]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N6
cyclonev_lcell_comb \ALU|ALU_Result[24]~95 (
// Equation(s):
// \ALU|ALU_Result[24]~95_combout  = ( \REG|Mux2~10_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~62_combout  & ((!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux0~10_combout )))) ) ) ) # ( !\REG|Mux2~10_combout  
// & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~62_combout  & ((!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux0~10_combout )))) # (\ALU|ALU_ResultSig~61_combout  & (((!\ALU|ALU_ResultSig~63_combout ) # 
// (!\REG|Mux0~10_combout )))) ) ) ) # ( \REG|Mux2~10_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux0~10_combout ))) ) ) ) # ( !\REG|Mux2~10_combout  & ( !\REG|Mux1~10_combout  & ( 
// (!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux0~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~61_combout ),
	.datab(!\ALU|ALU_ResultSig~62_combout ),
	.datac(!\ALU|ALU_ResultSig~63_combout ),
	.datad(!\REG|Mux0~10_combout ),
	.datae(!\REG|Mux2~10_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~95 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~95 .lut_mask = 64'hFFF0AAA0DDD08880;
defparam \ALU|ALU_Result[24]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N18
cyclonev_lcell_comb \ALU|ALU_Result[24]~98 (
// Equation(s):
// \ALU|ALU_Result[24]~98_combout  = ( \ALU|ALU_Result[24]~94_combout  & ( \ALU|ALU_Result[24]~95_combout  & ( (\ALU|ALU_Result[24]~97_combout  & (((!\ALU|ALU_ResultSig~140_combout  & !\ALU|ALU_ResultSig~606_combout )) # (\ALU|ALU_Result[24]~96_combout ))) ) 
// ) ) # ( !\ALU|ALU_Result[24]~94_combout  & ( \ALU|ALU_Result[24]~95_combout  & ( (\ALU|ALU_Result[24]~97_combout  & \ALU|ALU_Result[24]~96_combout ) ) ) ) # ( \ALU|ALU_Result[24]~94_combout  & ( !\ALU|ALU_Result[24]~95_combout  & ( 
// (\ALU|ALU_Result[24]~97_combout  & ((!\ALU|ALU_ResultSig~140_combout ) # (\ALU|ALU_Result[24]~96_combout ))) ) ) ) # ( !\ALU|ALU_Result[24]~94_combout  & ( !\ALU|ALU_Result[24]~95_combout  & ( (\ALU|ALU_Result[24]~97_combout  & 
// ((!\ALU|ALU_ResultSig~140_combout ) # (\ALU|ALU_Result[24]~96_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~140_combout ),
	.datab(!\ALU|ALU_ResultSig~606_combout ),
	.datac(!\ALU|ALU_Result[24]~97_combout ),
	.datad(!\ALU|ALU_Result[24]~96_combout ),
	.datae(!\ALU|ALU_Result[24]~94_combout ),
	.dataf(!\ALU|ALU_Result[24]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~98 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~98 .lut_mask = 64'h0A0F0A0F000F080F;
defparam \ALU|ALU_Result[24]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N45
cyclonev_lcell_comb \ALU|ALU_Result[24]~102 (
// Equation(s):
// \ALU|ALU_Result[24]~102_combout  = ( \ALU|Add1~97_sumout  & ( \ALU|Add0~101_sumout  & ( ((!\ALU|ALU_Result[24]~101_combout ) # ((\ALU|ALU_Result[24]~98_combout ) # (\ALU|ALU_Result[3]~5_combout ))) # (\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( 
// !\ALU|Add1~97_sumout  & ( \ALU|Add0~101_sumout  & ( (!\ALU|ALU_Result[24]~101_combout ) # ((\ALU|ALU_Result[24]~98_combout ) # (\ALU|ALU_Result[3]~5_combout )) ) ) ) # ( \ALU|Add1~97_sumout  & ( !\ALU|Add0~101_sumout  & ( 
// ((!\ALU|ALU_Result[24]~101_combout ) # (\ALU|ALU_Result[24]~98_combout )) # (\ALU|ALU_Result[3]~4_combout ) ) ) ) # ( !\ALU|Add1~97_sumout  & ( !\ALU|Add0~101_sumout  & ( (!\ALU|ALU_Result[24]~101_combout ) # (\ALU|ALU_Result[24]~98_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[3]~4_combout ),
	.datab(!\ALU|ALU_Result[24]~101_combout ),
	.datac(!\ALU|ALU_Result[3]~5_combout ),
	.datad(!\ALU|ALU_Result[24]~98_combout ),
	.datae(!\ALU|Add1~97_sumout ),
	.dataf(!\ALU|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[24]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[24]~102 .extended_lut = "off";
defparam \ALU|ALU_Result[24]~102 .lut_mask = 64'hCCFFDDFFCFFFDFFF;
defparam \ALU|ALU_Result[24]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N45
cyclonev_lcell_comb \REG|registers[9][24]~feeder (
// Equation(s):
// \REG|registers[9][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[9][24]~feeder .extended_lut = "off";
defparam \REG|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N47
dffeas \REG|registers[9][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][24] .is_wysiwyg = "true";
defparam \REG|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N32
dffeas \REG|registers[11][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][24] .is_wysiwyg = "true";
defparam \REG|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N23
dffeas \REG|registers[8][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][24] .is_wysiwyg = "true";
defparam \REG|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y14_N25
dffeas \REG|registers[10][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][24] .is_wysiwyg = "true";
defparam \REG|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N33
cyclonev_lcell_comb \REG|Mux7~5 (
// Equation(s):
// \REG|Mux7~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[11][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[10][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[9][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][24]~q  ) ) )

	.dataa(!\REG|registers[9][24]~q ),
	.datab(!\REG|registers[11][24]~q ),
	.datac(!\REG|registers[8][24]~q ),
	.datad(!\REG|registers[10][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~5 .extended_lut = "off";
defparam \REG|Mux7~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N26
dffeas \REG|registers[15][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][24] .is_wysiwyg = "true";
defparam \REG|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N22
dffeas \REG|registers[13][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][24] .is_wysiwyg = "true";
defparam \REG|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N4
dffeas \REG|registers[12][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][24] .is_wysiwyg = "true";
defparam \REG|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N32
dffeas \REG|registers[14][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][24] .is_wysiwyg = "true";
defparam \REG|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N6
cyclonev_lcell_comb \REG|Mux7~6 (
// Equation(s):
// \REG|Mux7~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[15][24]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \REG|registers[14][24]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) # 
// (\REG|registers[12][24]~q ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[14][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|registers[13][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|registers[15][24]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\REG|registers[14][24]~q  & ( (\REG|registers[12][24]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REG|registers[15][24]~q ),
	.datab(!\REG|registers[13][24]~q ),
	.datac(!\REG|registers[12][24]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REG|registers[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~6 .extended_lut = "off";
defparam \REG|Mux7~6 .lut_mask = 64'h0F0033550FFF3355;
defparam \REG|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N2
dffeas \REG|registers[2][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][24] .is_wysiwyg = "true";
defparam \REG|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N44
dffeas \REG|registers[3][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][24] .is_wysiwyg = "true";
defparam \REG|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N31
dffeas \REG|registers[1][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][24] .is_wysiwyg = "true";
defparam \REG|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N36
cyclonev_lcell_comb \REG|registers[0][24]~feeder (
// Equation(s):
// \REG|registers[0][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[0][24]~feeder .extended_lut = "off";
defparam \REG|registers[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N37
dffeas \REG|registers[0][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][24] .is_wysiwyg = "true";
defparam \REG|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N21
cyclonev_lcell_comb \REG|Mux7~8 (
// Equation(s):
// \REG|Mux7~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[3][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[2][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[1][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[0][24]~q  ) ) )

	.dataa(!\REG|registers[2][24]~q ),
	.datab(!\REG|registers[3][24]~q ),
	.datac(!\REG|registers[1][24]~q ),
	.datad(!\REG|registers[0][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~8 .extended_lut = "off";
defparam \REG|Mux7~8 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N18
cyclonev_lcell_comb \REG|registers[7][24]~feeder (
// Equation(s):
// \REG|registers[7][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[7][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[7][24]~feeder .extended_lut = "off";
defparam \REG|registers[7][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[7][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N20
dffeas \REG|registers[7][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][24] .is_wysiwyg = "true";
defparam \REG|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N15
cyclonev_lcell_comb \REG|registers[5][24]~feeder (
// Equation(s):
// \REG|registers[5][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[5][24]~feeder .extended_lut = "off";
defparam \REG|registers[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N17
dffeas \REG|registers[5][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][24] .is_wysiwyg = "true";
defparam \REG|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N55
dffeas \REG|registers[6][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[24]~102_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][24] .is_wysiwyg = "true";
defparam \REG|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N12
cyclonev_lcell_comb \REG|registers[4][24]~feeder (
// Equation(s):
// \REG|registers[4][24]~feeder_combout  = ( \ALU|ALU_Result[24]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[24]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[4][24]~feeder .extended_lut = "off";
defparam \REG|registers[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N13
dffeas \REG|registers[4][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][24] .is_wysiwyg = "true";
defparam \REG|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N0
cyclonev_lcell_comb \REG|Mux7~7 (
// Equation(s):
// \REG|Mux7~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][24]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][24]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][24]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][24]~q  ) ) )

	.dataa(!\REG|registers[7][24]~q ),
	.datab(!\REG|registers[5][24]~q ),
	.datac(!\REG|registers[6][24]~q ),
	.datad(!\REG|registers[4][24]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~7 .extended_lut = "off";
defparam \REG|Mux7~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N12
cyclonev_lcell_comb \REG|Mux7~9 (
// Equation(s):
// \REG|Mux7~9_combout  = ( \REG|Mux7~8_combout  & ( \REG|Mux7~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux7~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux7~6_combout )))) ) ) ) # ( !\REG|Mux7~8_combout  & ( \REG|Mux7~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & (\REG|Mux7~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux7~6_combout )))) ) ) ) # ( \REG|Mux7~8_combout  & ( !\REG|Mux7~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]) # ((\REG|Mux7~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux7~6_combout )))) ) ) ) # ( !\REG|Mux7~8_combout  & ( !\REG|Mux7~7_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|Mux7~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|Mux7~6_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux7~5_combout ),
	.datad(!\REG|Mux7~6_combout ),
	.datae(!\REG|Mux7~8_combout ),
	.dataf(!\REG|Mux7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux7~9 .extended_lut = "off";
defparam \REG|Mux7~9 .lut_mask = 64'h02138A9B4657CEDF;
defparam \REG|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~561 (
// Equation(s):
// \ALU|ALU_ResultSig~561_combout  = ( \REG|Mux7~9_combout  & ( \REG|Mux7~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~62_combout ) ) ) ) # ( !\REG|Mux7~9_combout  & ( \REG|Mux7~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~62_combout )) ) ) ) # ( \REG|Mux7~9_combout  & ( !\REG|Mux7~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~62_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~53_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\REG|Mux7~9_combout ),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~561 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~561 .lut_mask = 64'h00000088002200AA;
defparam \ALU|ALU_ResultSig~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~572 (
// Equation(s):
// \ALU|ALU_ResultSig~572_combout  = ( \ALU|Equal73~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] ) ) # ( \ALU|Equal73~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & \ROM_COMP|altsyncram_component|auto_generated|q_a [6]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\ALU|Equal73~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~572 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~572 .lut_mask = 64'h000033370000FFFF;
defparam \ALU|ALU_ResultSig~572 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~571 (
// Equation(s):
// \ALU|ALU_ResultSig~571_combout  = ( \REG|Mux13~4_combout  & ( !\ALU|ALU_ResultSig~1_combout  & ( (!\ALU|Equal73~3_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((\REG|Mux13~9_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) # (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (!\REG|Mux13~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( 
// !\REG|Mux13~4_combout  & ( !\ALU|ALU_ResultSig~1_combout  & ( (!\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux13~9_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [15]))) # 
// (\ALU|Equal73~3_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [15] & ((!\REG|Mux13~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux13~9_combout ),
	.datac(!\ALU|Equal73~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\REG|Mux13~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~571 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~571 .lut_mask = 64'h0D20087000000000;
defparam \ALU|ALU_ResultSig~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~570 (
// Equation(s):
// \ALU|ALU_ResultSig~570_combout  = ( \REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( \ALU|ALU_ResultSig~1_combout  ) ) ) # ( !\REG|Mux7~4_combout  & ( \REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~1_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux7~4_combout  & ( !\REG|Mux7~9_combout  & ( (\ALU|ALU_ResultSig~1_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux7~4_combout ),
	.dataf(!\REG|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~570 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~570 .lut_mask = 64'h0000005555005555;
defparam \ALU|ALU_ResultSig~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~569 (
// Equation(s):
// \ALU|ALU_ResultSig~569_combout  = ( \REG|Mux0~4_combout  & ( \REG|Mux0~9_combout  & ( \ALU|ALU_ResultSig~234_combout  ) ) ) # ( !\REG|Mux0~4_combout  & ( \REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~234_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux0~4_combout  & ( !\REG|Mux0~9_combout  & ( (\ALU|ALU_ResultSig~234_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~234_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux0~4_combout ),
	.dataf(!\REG|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~569 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~569 .lut_mask = 64'h0000030330303333;
defparam \ALU|ALU_ResultSig~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~573 (
// Equation(s):
// \ALU|ALU_ResultSig~573_combout  = ( \ALU|ALU_ResultSig~570_combout  & ( !\ALU|ALU_ResultSig~569_combout  & ( ((!\REG|Mux17~10_combout  & \ALU|Equal73~4_combout )) # (\ALU|ALU_ResultSig~572_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~570_combout  & ( 
// !\ALU|ALU_ResultSig~569_combout  & ( ((!\ALU|Equal73~4_combout  & (!\ALU|ALU_ResultSig~571_combout )) # (\ALU|Equal73~4_combout  & ((!\REG|Mux17~10_combout )))) # (\ALU|ALU_ResultSig~572_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~572_combout ),
	.datab(!\ALU|ALU_ResultSig~571_combout ),
	.datac(!\REG|Mux17~10_combout ),
	.datad(!\ALU|Equal73~4_combout ),
	.datae(!\ALU|ALU_ResultSig~570_combout ),
	.dataf(!\ALU|ALU_ResultSig~569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~573 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~573 .lut_mask = 64'hDDF555F500000000;
defparam \ALU|ALU_ResultSig~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~566 (
// Equation(s):
// \ALU|ALU_ResultSig~566_combout  = ( \REG|Mux2~9_combout  & ( \ALU|ALU_ResultSig~60_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux2~4_combout ) ) ) ) # ( !\REG|Mux2~9_combout  & ( \ALU|ALU_ResultSig~60_combout  & ( 
// (\REG|Mux2~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux2~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux2~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~566 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~566 .lut_mask = 64'h000000000303F3F3;
defparam \ALU|ALU_ResultSig~566 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~562 (
// Equation(s):
// \ALU|ALU_ResultSig~562_combout  = ( \REG|Mux6~4_combout  & ( (\ALU|ALU_ResultSig~236_combout  & ((\REG|Mux6~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux6~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~236_combout  & \REG|Mux6~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~236_combout ),
	.datad(!\REG|Mux6~9_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~562 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~562 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ALU_ResultSig~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~564 (
// Equation(s):
// \ALU|ALU_ResultSig~564_combout  = ( \REG|Mux4~4_combout  & ( (\ALU|ALU_ResultSig~134_combout  & (!\ALU|ALU_ResultSig~139_combout  & ((\REG|Mux4~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux4~4_combout  & ( 
// (\ALU|ALU_ResultSig~134_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux4~9_combout  & !\ALU|ALU_ResultSig~139_combout ))) ) )

	.dataa(!\ALU|ALU_ResultSig~134_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux4~9_combout ),
	.datad(!\ALU|ALU_ResultSig~139_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~564 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~564 .lut_mask = 64'h0400040015001500;
defparam \ALU|ALU_ResultSig~564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~565 (
// Equation(s):
// \ALU|ALU_ResultSig~565_combout  = ( \REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( \ALU|ALU_ResultSig~231_combout  ) ) ) # ( !\REG|Mux3~4_combout  & ( \REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~231_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux3~4_combout  & ( !\REG|Mux3~9_combout  & ( (\ALU|ALU_ResultSig~231_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~231_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux3~4_combout ),
	.dataf(!\REG|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~565 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~565 .lut_mask = 64'h0000111144445555;
defparam \ALU|ALU_ResultSig~565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~567 (
// Equation(s):
// \ALU|ALU_ResultSig~567_combout  = ( \REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( \ALU|ALU_ResultSig~232_combout  ) ) ) # ( !\REG|Mux1~4_combout  & ( \REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~232_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux1~4_combout  & ( !\REG|Mux1~9_combout  & ( (\ALU|ALU_ResultSig~232_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~232_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux1~4_combout ),
	.dataf(!\REG|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~567 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~567 .lut_mask = 64'h0000111144445555;
defparam \ALU|ALU_ResultSig~567 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~563 (
// Equation(s):
// \ALU|ALU_ResultSig~563_combout  = ( \REG|Mux5~9_combout  & ( \REG|Mux5~4_combout  & ( (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout ) ) ) ) # ( !\REG|Mux5~9_combout  & ( \REG|Mux5~4_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout )) ) ) ) # ( \REG|Mux5~9_combout  & ( !\REG|Mux5~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// (\ALU|ALU_ResultSig~180_combout  & !\ALU|ALU_ResultSig~236_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~180_combout ),
	.datad(!\ALU|ALU_ResultSig~236_combout ),
	.datae(!\REG|Mux5~9_combout ),
	.dataf(!\REG|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~563 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~563 .lut_mask = 64'h00000C0003000F00;
defparam \ALU|ALU_ResultSig~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~568 (
// Equation(s):
// \ALU|ALU_ResultSig~568_combout  = ( !\ALU|ALU_ResultSig~567_combout  & ( !\ALU|ALU_ResultSig~563_combout  & ( (!\ALU|ALU_ResultSig~566_combout  & (!\ALU|ALU_ResultSig~562_combout  & (!\ALU|ALU_ResultSig~564_combout  & !\ALU|ALU_ResultSig~565_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~566_combout ),
	.datab(!\ALU|ALU_ResultSig~562_combout ),
	.datac(!\ALU|ALU_ResultSig~564_combout ),
	.datad(!\ALU|ALU_ResultSig~565_combout ),
	.datae(!\ALU|ALU_ResultSig~567_combout ),
	.dataf(!\ALU|ALU_ResultSig~563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~568 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~568 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~574 (
// Equation(s):
// \ALU|ALU_ResultSig~574_combout  = ( \REG|Mux13~9_combout  & ( \ALU|ALU_ResultSig~66_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux13~4_combout ) ) ) ) # ( !\REG|Mux13~9_combout  & ( \ALU|ALU_ResultSig~66_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux13~4_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux13~4_combout ),
	.datae(!\REG|Mux13~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~574 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~574 .lut_mask = 64'h000000000055AAFF;
defparam \ALU|ALU_ResultSig~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~578 (
// Equation(s):
// \ALU|ALU_ResultSig~578_combout  = ( \REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( \ALU|ALU_ResultSig~73_combout  ) ) ) # ( !\REG|Mux9~4_combout  & ( \REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux9~4_combout  & ( !\REG|Mux9~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~73_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux9~4_combout ),
	.dataf(!\REG|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~578 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~578 .lut_mask = 64'h0000030330303333;
defparam \ALU|ALU_ResultSig~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~576 (
// Equation(s):
// \ALU|ALU_ResultSig~576_combout  = ( \REG|Mux11~9_combout  & ( (\ALU|ALU_ResultSig~70_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout ))) ) ) # ( !\REG|Mux11~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~70_combout  & \REG|Mux11~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(!\REG|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~576 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~576 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|ALU_ResultSig~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~579 (
// Equation(s):
// \ALU|ALU_ResultSig~579_combout  = ( \ALU|ALU_ResultSig~61_combout  & ( \REG|Mux8~4_combout  & ( (!\ALU|ALU_ResultSig~53_combout  & ((\REG|Mux8~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \ALU|ALU_ResultSig~61_combout 
//  & ( !\REG|Mux8~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux8~9_combout  & !\ALU|ALU_ResultSig~53_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux8~9_combout ),
	.datad(!\ALU|ALU_ResultSig~53_combout ),
	.datae(!\ALU|ALU_ResultSig~61_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~579 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~579 .lut_mask = 64'h00000C0000003F00;
defparam \ALU|ALU_ResultSig~579 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~575 (
// Equation(s):
// \ALU|ALU_ResultSig~575_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux12~4_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux12~4_combout  & ( 
// (\ALU|ALU_ResultSig~68_combout  & \REG|Mux12~9_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux12~4_combout  & ( (\ALU|ALU_ResultSig~68_combout  & \REG|Mux12~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(gnd),
	.datad(!\REG|Mux12~9_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~575 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~575 .lut_mask = 64'h0033000000333333;
defparam \ALU|ALU_ResultSig~575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~577 (
// Equation(s):
// \ALU|ALU_ResultSig~577_combout  = ( \REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( \ALU|ALU_ResultSig~72_combout  ) ) ) # ( !\REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~72_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux10~9_combout  & ( !\REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~72_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~72_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux10~9_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~577 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~577 .lut_mask = 64'h0000505005055555;
defparam \ALU|ALU_ResultSig~577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \ALU|ALU_ResultSig~580 (
// Equation(s):
// \ALU|ALU_ResultSig~580_combout  = ( !\ALU|ALU_ResultSig~575_combout  & ( !\ALU|ALU_ResultSig~577_combout  & ( (!\ALU|ALU_ResultSig~574_combout  & (!\ALU|ALU_ResultSig~578_combout  & (!\ALU|ALU_ResultSig~576_combout  & !\ALU|ALU_ResultSig~579_combout ))) ) 
// ) )

	.dataa(!\ALU|ALU_ResultSig~574_combout ),
	.datab(!\ALU|ALU_ResultSig~578_combout ),
	.datac(!\ALU|ALU_ResultSig~576_combout ),
	.datad(!\ALU|ALU_ResultSig~579_combout ),
	.datae(!\ALU|ALU_ResultSig~575_combout ),
	.dataf(!\ALU|ALU_ResultSig~577_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~580 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~580 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \ALU|ALU_Result[18]~75 (
// Equation(s):
// \ALU|ALU_Result[18]~75_combout  = ( \ALU|ALU_ResultSig~568_combout  & ( \ALU|ALU_ResultSig~580_combout  & ( (\ALU|ALU_Result[3]~2_combout  & (((!\ALU|ALU_ResultSig~573_combout  & \ALU|ALU_ResultSig~229_combout )) # (\ALU|ALU_ResultSig~561_combout ))) ) ) 
// ) # ( !\ALU|ALU_ResultSig~568_combout  & ( \ALU|ALU_ResultSig~580_combout  & ( (\ALU|ALU_Result[3]~2_combout  & ((\ALU|ALU_ResultSig~229_combout ) # (\ALU|ALU_ResultSig~561_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~568_combout  & ( 
// !\ALU|ALU_ResultSig~580_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) ) # ( !\ALU|ALU_ResultSig~568_combout  & ( !\ALU|ALU_ResultSig~580_combout  & ( \ALU|ALU_Result[3]~2_combout  ) ) )

	.dataa(!\ALU|ALU_ResultSig~561_combout ),
	.datab(!\ALU|ALU_Result[3]~2_combout ),
	.datac(!\ALU|ALU_ResultSig~573_combout ),
	.datad(!\ALU|ALU_ResultSig~229_combout ),
	.datae(!\ALU|ALU_ResultSig~568_combout ),
	.dataf(!\ALU|ALU_ResultSig~580_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[18]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[18]~75 .extended_lut = "off";
defparam \ALU|ALU_Result[18]~75 .lut_mask = 64'h3333333311331131;
defparam \ALU|ALU_Result[18]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \ALU|ALU_Result[18]~77 (
// Equation(s):
// \ALU|ALU_Result[18]~77_combout  = ( \ALU|Add1~73_sumout  & ( \ALU|Add0~77_sumout  & ( (((\ALU|ALU_Result[18]~75_combout ) # (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[18]~76_combout ) ) ) ) # ( 
// !\ALU|Add1~73_sumout  & ( \ALU|Add0~77_sumout  & ( ((\ALU|ALU_Result[18]~75_combout ) # (\ALU|ALU_Result[3]~5_combout )) # (\ALU|ALU_Result[18]~76_combout ) ) ) ) # ( \ALU|Add1~73_sumout  & ( !\ALU|Add0~77_sumout  & ( ((\ALU|ALU_Result[18]~75_combout ) # 
// (\ALU|ALU_Result[3]~4_combout )) # (\ALU|ALU_Result[18]~76_combout ) ) ) ) # ( !\ALU|Add1~73_sumout  & ( !\ALU|Add0~77_sumout  & ( (\ALU|ALU_Result[18]~75_combout ) # (\ALU|ALU_Result[18]~76_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[18]~76_combout ),
	.datab(!\ALU|ALU_Result[3]~5_combout ),
	.datac(!\ALU|ALU_Result[3]~4_combout ),
	.datad(!\ALU|ALU_Result[18]~75_combout ),
	.datae(!\ALU|Add1~73_sumout ),
	.dataf(!\ALU|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[18]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[18]~77 .extended_lut = "off";
defparam \ALU|ALU_Result[18]~77 .lut_mask = 64'h55FF5FFF77FF7FFF;
defparam \ALU|ALU_Result[18]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N47
dffeas \REG|registers[9][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[9][18] .is_wysiwyg = "true";
defparam \REG|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N14
dffeas \REG|registers[11][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[11][18] .is_wysiwyg = "true";
defparam \REG|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N2
dffeas \REG|registers[10][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[10][18] .is_wysiwyg = "true";
defparam \REG|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N24
cyclonev_lcell_comb \REG|registers[8][18]~feeder (
// Equation(s):
// \REG|registers[8][18]~feeder_combout  = ( \ALU|ALU_Result[18]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[18]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[8][18]~feeder .extended_lut = "off";
defparam \REG|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N26
dffeas \REG|registers[8][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[8][18] .is_wysiwyg = "true";
defparam \REG|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \REG|Mux13~5 (
// Equation(s):
// \REG|Mux13~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[10][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[11][18]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # 
// (\REG|registers[9][18]~q ) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[10][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[11][18]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( !\REG|registers[8][18]~q  & ( (\REG|registers[9][18]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REG|registers[9][18]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REG|registers[11][18]~q ),
	.datad(!\REG|registers[10][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REG|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~5 .extended_lut = "off";
defparam \REG|Mux13~5 .lut_mask = 64'h111103CFDDDD03CF;
defparam \REG|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N56
dffeas \REG|registers[0][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[0][18] .is_wysiwyg = "true";
defparam \REG|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N32
dffeas \REG|registers[2][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[2][18] .is_wysiwyg = "true";
defparam \REG|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N50
dffeas \REG|registers[1][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[1][18] .is_wysiwyg = "true";
defparam \REG|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N44
dffeas \REG|registers[3][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[3][18] .is_wysiwyg = "true";
defparam \REG|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \REG|Mux13~8 (
// Equation(s):
// \REG|Mux13~8_combout  = ( \REG|registers[3][18]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|registers[2][18]~q ) ) ) ) # ( !\REG|registers[3][18]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (\REG|registers[2][18]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REG|registers[3][18]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[0][18]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[1][18]~q ))) ) ) ) # ( !\REG|registers[3][18]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & (\REG|registers[0][18]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ((\REG|registers[1][18]~q ))) ) ) )

	.dataa(!\REG|registers[0][18]~q ),
	.datab(!\REG|registers[2][18]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|registers[1][18]~q ),
	.datae(!\REG|registers[3][18]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~8 .extended_lut = "off";
defparam \REG|Mux13~8 .lut_mask = 64'h505F505F30303F3F;
defparam \REG|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N50
dffeas \REG|registers[7][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[7][18] .is_wysiwyg = "true";
defparam \REG|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N32
dffeas \REG|registers[6][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[6][18] .is_wysiwyg = "true";
defparam \REG|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N38
dffeas \REG|registers[5][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[5][18] .is_wysiwyg = "true";
defparam \REG|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N2
dffeas \REG|registers[4][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[4][18] .is_wysiwyg = "true";
defparam \REG|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N9
cyclonev_lcell_comb \REG|Mux13~7 (
// Equation(s):
// \REG|Mux13~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[7][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[6][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[5][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[4][18]~q  ) ) )

	.dataa(!\REG|registers[7][18]~q ),
	.datab(!\REG|registers[6][18]~q ),
	.datac(!\REG|registers[5][18]~q ),
	.datad(!\REG|registers[4][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~7 .extended_lut = "off";
defparam \REG|Mux13~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \REG|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y18_N53
dffeas \REG|registers[13][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[13][18] .is_wysiwyg = "true";
defparam \REG|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N8
dffeas \REG|registers[15][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[15][18] .is_wysiwyg = "true";
defparam \REG|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N44
dffeas \REG|registers[12][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[12][18] .is_wysiwyg = "true";
defparam \REG|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N26
dffeas \REG|registers[14][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[18]~77_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[14][18] .is_wysiwyg = "true";
defparam \REG|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N9
cyclonev_lcell_comb \REG|Mux13~6 (
// Equation(s):
// \REG|Mux13~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[15][18]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[14][18]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[13][18]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ( \REG|registers[12][18]~q  ) ) )

	.dataa(!\REG|registers[13][18]~q ),
	.datab(!\REG|registers[15][18]~q ),
	.datac(!\REG|registers[12][18]~q ),
	.datad(!\REG|registers[14][18]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~6 .extended_lut = "off";
defparam \REG|Mux13~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N9
cyclonev_lcell_comb \REG|Mux13~9 (
// Equation(s):
// \REG|Mux13~9_combout  = ( \REG|Mux13~7_combout  & ( \REG|Mux13~6_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux13~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux13~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REG|Mux13~7_combout  & ( \REG|Mux13~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & 
// ((\REG|Mux13~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux13~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( 
// \REG|Mux13~7_combout  & ( !\REG|Mux13~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux13~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [24] & (\REG|Mux13~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( !\REG|Mux13~7_combout  & ( !\REG|Mux13~6_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ((\REG|Mux13~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & (\REG|Mux13~5_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REG|Mux13~5_combout ),
	.datad(!\REG|Mux13~8_combout ),
	.datae(!\REG|Mux13~7_combout ),
	.dataf(!\REG|Mux13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~9 .extended_lut = "off";
defparam \REG|Mux13~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \REG|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N33
cyclonev_lcell_comb \REG|Mux13~10 (
// Equation(s):
// \REG|Mux13~10_combout  = ( \REG|Mux13~4_combout  & ( (\REG|Mux13~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REG|Mux13~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux13~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux13~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux13~10 .extended_lut = "off";
defparam \REG|Mux13~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \REG|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~42 (
// Equation(s):
// \ALU|ALU_ResultSig~42_combout  = ( \REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~41_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux16~4_combout ))) ) ) # ( !\REG|Mux16~9_combout  & ( (\ALU|ALU_ResultSig~41_combout  & 
// (\REG|Mux16~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\ALU|ALU_ResultSig~41_combout ),
	.datab(gnd),
	.datac(!\REG|Mux16~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REG|Mux16~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~42 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~42 .lut_mask = 64'h0005550500055505;
defparam \ALU|ALU_ResultSig~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~46 (
// Equation(s):
// \ALU|ALU_ResultSig~46_combout  = ( \ALU|ALU_ResultSig~45_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux14~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux14~4_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux14~9_combout ),
	.datad(!\REG|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~46 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~46 .lut_mask = 64'h000000000A5F0A5F;
defparam \ALU|ALU_ResultSig~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~44 (
// Equation(s):
// \ALU|ALU_ResultSig~44_combout  = ( \REG|Mux15~9_combout  & ( (\ALU|ALU_ResultSig~43_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux15~4_combout ))) ) ) # ( !\REG|Mux15~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\ALU|ALU_ResultSig~43_combout  & \REG|Mux15~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\ALU|ALU_ResultSig~43_combout ),
	.datad(!\REG|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~44 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~44 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|ALU_ResultSig~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~51 (
// Equation(s):
// \ALU|ALU_ResultSig~51_combout  = ( \REG|Mux18~10_combout  & ( \REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (((\ALU|ALU_ResultSig~50_combout )) # (\ALU|ALU_ResultSig~49_combout ))) # (\ALU|ALU_ResultSig~48_combout  & 
// (((\REG|Mux19~10_combout )))) ) ) ) # ( !\REG|Mux18~10_combout  & ( \REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (!\ALU|ALU_ResultSig~49_combout  & ((\ALU|ALU_ResultSig~50_combout )))) # (\ALU|ALU_ResultSig~48_combout  & 
// (((\REG|Mux19~10_combout )))) ) ) ) # ( \REG|Mux18~10_combout  & ( !\REG|Mux17~10_combout  & ( (!\ALU|ALU_ResultSig~48_combout  & (\ALU|ALU_ResultSig~49_combout )) # (\ALU|ALU_ResultSig~48_combout  & ((\REG|Mux19~10_combout ))) ) ) ) # ( 
// !\REG|Mux18~10_combout  & ( !\REG|Mux17~10_combout  & ( (\ALU|ALU_ResultSig~48_combout  & \REG|Mux19~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~49_combout ),
	.datab(!\ALU|ALU_ResultSig~48_combout ),
	.datac(!\REG|Mux19~10_combout ),
	.datad(!\ALU|ALU_ResultSig~50_combout ),
	.datae(!\REG|Mux18~10_combout ),
	.dataf(!\REG|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~51 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~51 .lut_mask = 64'h03034747038B47CF;
defparam \ALU|ALU_ResultSig~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~52 (
// Equation(s):
// \ALU|ALU_ResultSig~52_combout  = ( !\ALU|ALU_ResultSig~44_combout  & ( !\ALU|ALU_ResultSig~51_combout  & ( (!\ALU|ALU_ResultSig~42_combout  & (!\ALU|ALU_ResultSig~46_combout  & ((!\ALU|ALU_ResultSig~47_combout ) # (!\REG|Mux13~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~47_combout ),
	.datab(!\REG|Mux13~10_combout ),
	.datac(!\ALU|ALU_ResultSig~42_combout ),
	.datad(!\ALU|ALU_ResultSig~46_combout ),
	.datae(!\ALU|ALU_ResultSig~44_combout ),
	.dataf(!\ALU|ALU_ResultSig~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~52 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~52 .lut_mask = 64'hE000000000000000;
defparam \ALU|ALU_ResultSig~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N57
cyclonev_lcell_comb \ALU|ALU_ResultSig~67 (
// Equation(s):
// \ALU|ALU_ResultSig~67_combout  = ( \REG|Mux31~9_combout  & ( \REG|Mux31~4_combout  & ( \ALU|ALU_ResultSig~66_combout  ) ) ) # ( !\REG|Mux31~9_combout  & ( \REG|Mux31~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~66_combout ) ) ) ) # ( \REG|Mux31~9_combout  & ( !\REG|Mux31~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~66_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ALU_ResultSig~66_combout ),
	.datae(!\REG|Mux31~9_combout ),
	.dataf(!\REG|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~67 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~67 .lut_mask = 64'h000000AA005500FF;
defparam \ALU|ALU_ResultSig~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~71 (
// Equation(s):
// \ALU|ALU_ResultSig~71_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux29~4_combout  & ( \ALU|ALU_ResultSig~70_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( \REG|Mux29~4_combout  & ( 
// (\REG|Mux29~9_combout  & \ALU|ALU_ResultSig~70_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ( !\REG|Mux29~4_combout  & ( (\REG|Mux29~9_combout  & \ALU|ALU_ResultSig~70_combout ) ) ) )

	.dataa(!\REG|Mux29~9_combout ),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~70_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\REG|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~71 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~71 .lut_mask = 64'h0505000005050F0F;
defparam \ALU|ALU_ResultSig~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~69 (
// Equation(s):
// \ALU|ALU_ResultSig~69_combout  = ( \REG|Mux30~4_combout  & ( \REG|Mux30~9_combout  & ( \ALU|ALU_ResultSig~68_combout  ) ) ) # ( !\REG|Mux30~4_combout  & ( \REG|Mux30~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~68_combout ) ) ) ) # ( \REG|Mux30~4_combout  & ( !\REG|Mux30~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~68_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\ALU|ALU_ResultSig~68_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux30~4_combout ),
	.dataf(!\REG|Mux30~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~69 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~69 .lut_mask = 64'h0000111122223333;
defparam \ALU|ALU_ResultSig~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~74 (
// Equation(s):
// \ALU|ALU_ResultSig~74_combout  = ( \REG|Mux27~9_combout  & ( (\ALU|ALU_ResultSig~73_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux27~4_combout ))) ) ) # ( !\REG|Mux27~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux27~4_combout  & \ALU|ALU_ResultSig~73_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux27~4_combout ),
	.datad(!\ALU|ALU_ResultSig~73_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~74 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~74 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~75 (
// Equation(s):
// \ALU|ALU_ResultSig~75_combout  = ( !\ALU|ALU_ResultSig~69_combout  & ( !\ALU|ALU_ResultSig~74_combout  & ( (!\ALU|ALU_ResultSig~67_combout  & (!\ALU|ALU_ResultSig~71_combout  & ((!\ALU|ALU_ResultSig~72_combout ) # (!\REG|Mux28~10_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~72_combout ),
	.datab(!\ALU|ALU_ResultSig~67_combout ),
	.datac(!\REG|Mux28~10_combout ),
	.datad(!\ALU|ALU_ResultSig~71_combout ),
	.datae(!\ALU|ALU_ResultSig~69_combout ),
	.dataf(!\ALU|ALU_ResultSig~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~75 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~75 .lut_mask = 64'hC800000000000000;
defparam \ALU|ALU_ResultSig~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~0 (
// Equation(s):
// \ALU|ALU_ResultSig~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [8] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]) # (!\ROM_COMP|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [9] & ( \ALU|Equal73~2_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [10] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~0 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~0 .lut_mask = 64'h0000000001555400;
defparam \ALU|ALU_ResultSig~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~7 (
// Equation(s):
// \ALU|ALU_ResultSig~7_combout  = ( \ALU|Equal68~1_combout  & ( \ALU|Equal68~0_combout  & ( \ALU|Equal73~2_combout  ) ) ) # ( !\ALU|Equal68~1_combout  & ( \ALU|Equal68~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal73~2_combout )) ) ) ) # ( \ALU|Equal68~1_combout  & ( !\ALU|Equal68~0_combout  & ( \ALU|Equal73~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal73~2_combout ),
	.datae(!\ALU|Equal68~1_combout ),
	.dataf(!\ALU|Equal68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~7 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~7 .lut_mask = 64'h000000FF000300FF;
defparam \ALU|ALU_ResultSig~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~8 (
// Equation(s):
// \ALU|ALU_ResultSig~8_combout  = ( \ALU|Equal73~4_combout  & ( (!\ALU|ALU_ResultSig~2_combout  & !\ALU|ALU_ResultSig~7_combout ) ) ) # ( !\ALU|Equal73~4_combout  & ( !\ALU|ALU_ResultSig~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~2_combout ),
	.datad(!\ALU|ALU_ResultSig~7_combout ),
	.datae(!\ALU|Equal73~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~8 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~8 .lut_mask = 64'hFF00F000FF00F000;
defparam \ALU|ALU_ResultSig~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~9 (
// Equation(s):
// \ALU|ALU_ResultSig~9_combout  = ( \REG|Mux25~10_combout  & ( \REG|Mux31~10_combout  & ( (\ALU|ALU_ResultSig~8_combout  & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & !\ALU|Equal73~3_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( 
// !\REG|Mux25~10_combout  & ( \REG|Mux31~10_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & (!\ALU|Equal73~3_combout  & (\ALU|ALU_ResultSig~8_combout  & !\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( \REG|Mux25~10_combout  & ( 
// !\REG|Mux31~10_combout  & ( (\ALU|ALU_ResultSig~8_combout  & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & \ALU|Equal73~3_combout )) # (\ALU|ALU_ResultSig~1_combout ))) ) ) ) # ( !\REG|Mux25~10_combout  & ( !\REG|Mux31~10_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [0] & (\ALU|Equal73~3_combout  & (\ALU|ALU_ResultSig~8_combout  & !\ALU|ALU_ResultSig~1_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\ALU|Equal73~3_combout ),
	.datac(!\ALU|ALU_ResultSig~8_combout ),
	.datad(!\ALU|ALU_ResultSig~1_combout ),
	.datae(!\REG|Mux25~10_combout ),
	.dataf(!\REG|Mux31~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~9 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~9 .lut_mask = 64'h0200020F0400040F;
defparam \ALU|ALU_ResultSig~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~30 (
// Equation(s):
// \ALU|ALU_ResultSig~30_combout  = ( \REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( \ALU|ALU_ResultSig~29_combout  ) ) ) # ( !\REG|Mux8~9_combout  & ( \REG|Mux8~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & 
// \ALU|ALU_ResultSig~29_combout ) ) ) ) # ( \REG|Mux8~9_combout  & ( !\REG|Mux8~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \ALU|ALU_ResultSig~29_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\ALU|ALU_ResultSig~29_combout ),
	.datad(gnd),
	.datae(!\REG|Mux8~9_combout ),
	.dataf(!\REG|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~30 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~30 .lut_mask = 64'h00000A0A05050F0F;
defparam \ALU|ALU_ResultSig~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~28 (
// Equation(s):
// \ALU|ALU_ResultSig~28_combout  = ( \REG|Mux9~4_combout  & ( (\ALU|ALU_ResultSig~27_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux9~9_combout ))) ) ) # ( !\REG|Mux9~4_combout  & ( (\REG|Mux9~9_combout  & 
// (\ALU|ALU_ResultSig~27_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(gnd),
	.datab(!\REG|Mux9~9_combout ),
	.datac(!\ALU|ALU_ResultSig~27_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~28 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~28 .lut_mask = 64'h03000300030F030F;
defparam \ALU|ALU_ResultSig~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N39
cyclonev_lcell_comb \ALU|ALU_ResultSig~33 (
// Equation(s):
// \ALU|ALU_ResultSig~33_combout  = ( \ALU|ALU_ResultSig~31_combout  & ( \REG|Mux7~4_combout  & ( (\ALU|ALU_ResultSig~32_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux7~9_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~31_combout  
// & ( !\REG|Mux7~4_combout  & ( (\REG|Mux7~9_combout  & (\ALU|ALU_ResultSig~32_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux7~9_combout ),
	.datac(!\ALU|ALU_ResultSig~32_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\ALU|ALU_ResultSig~31_combout ),
	.dataf(!\REG|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~33 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~33 .lut_mask = 64'h000003000000030F;
defparam \ALU|ALU_ResultSig~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~22 (
// Equation(s):
// \ALU|ALU_ResultSig~22_combout  = ( \ALU|ALU_ResultSig~21_combout  & ( \REG|Mux12~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux12~4_combout ) ) ) ) # ( \ALU|ALU_ResultSig~21_combout  & ( !\REG|Mux12~9_combout  & ( 
// (\REG|Mux12~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux12~4_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\ALU|ALU_ResultSig~21_combout ),
	.dataf(!\REG|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~22 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~22 .lut_mask = 64'h000003030000F3F3;
defparam \ALU|ALU_ResultSig~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N12
cyclonev_lcell_comb \ALU|ALU_ResultSig~26 (
// Equation(s):
// \ALU|ALU_ResultSig~26_combout  = ( \REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( \ALU|ALU_ResultSig~25_combout  ) ) ) # ( !\REG|Mux10~9_combout  & ( \REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~25_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REG|Mux10~9_combout  & ( !\REG|Mux10~4_combout  & ( (\ALU|ALU_ResultSig~25_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\ALU|ALU_ResultSig~25_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux10~9_combout ),
	.dataf(!\REG|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~26 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~26 .lut_mask = 64'h0000505005055555;
defparam \ALU|ALU_ResultSig~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N21
cyclonev_lcell_comb \ALU|ALU_ResultSig~24 (
// Equation(s):
// \ALU|ALU_ResultSig~24_combout  = ( \REG|Mux11~9_combout  & ( (\ALU|ALU_ResultSig~23_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux11~4_combout ))) ) ) # ( !\REG|Mux11~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux11~4_combout  & \ALU|ALU_ResultSig~23_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux11~4_combout ),
	.datad(!\ALU|ALU_ResultSig~23_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~24 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~24 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N6
cyclonev_lcell_comb \ALU|ALU_ResultSig~34 (
// Equation(s):
// \ALU|ALU_ResultSig~34_combout  = ( !\ALU|ALU_ResultSig~26_combout  & ( !\ALU|ALU_ResultSig~24_combout  & ( (!\ALU|ALU_ResultSig~30_combout  & (!\ALU|ALU_ResultSig~28_combout  & (!\ALU|ALU_ResultSig~33_combout  & !\ALU|ALU_ResultSig~22_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~30_combout ),
	.datab(!\ALU|ALU_ResultSig~28_combout ),
	.datac(!\ALU|ALU_ResultSig~33_combout ),
	.datad(!\ALU|ALU_ResultSig~22_combout ),
	.datae(!\ALU|ALU_ResultSig~26_combout ),
	.dataf(!\ALU|ALU_ResultSig~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~34 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~34 .lut_mask = 64'h8000000000000000;
defparam \ALU|ALU_ResultSig~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N51
cyclonev_lcell_comb \ALU|ALU_ResultSig~38 (
// Equation(s):
// \ALU|ALU_ResultSig~38_combout  = ( \REG|Mux6~10_combout  & ( \REG|Mux5~10_combout  & ( ((!\ALU|ALU_ResultSig~37_combout  & \ALU|ALU_ResultSig~36_combout )) # (\ALU|ALU_ResultSig~35_combout ) ) ) ) # ( !\REG|Mux6~10_combout  & ( \REG|Mux5~10_combout  & ( 
// (!\ALU|ALU_ResultSig~37_combout  & \ALU|ALU_ResultSig~36_combout ) ) ) ) # ( \REG|Mux6~10_combout  & ( !\REG|Mux5~10_combout  & ( \ALU|ALU_ResultSig~35_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ALU_ResultSig~37_combout ),
	.datac(!\ALU|ALU_ResultSig~35_combout ),
	.datad(!\ALU|ALU_ResultSig~36_combout ),
	.datae(!\REG|Mux6~10_combout ),
	.dataf(!\REG|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~38 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~38 .lut_mask = 64'h00000F0F00CC0FCF;
defparam \ALU|ALU_ResultSig~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N33
cyclonev_lcell_comb \ALU|ALU_ResultSig~16 (
// Equation(s):
// \ALU|ALU_ResultSig~16_combout  = (\ROM_COMP|altsyncram_component|auto_generated|q_a [7] & (\ALU|Equal73~2_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ALU|Equal68~1_combout )))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALU|Equal73~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\ALU|Equal68~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~16 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~16 .lut_mask = 64'h0010001000100010;
defparam \ALU|ALU_ResultSig~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N9
cyclonev_lcell_comb \ALU|ALU_ResultSig~18 (
// Equation(s):
// \ALU|ALU_ResultSig~18_combout  = ( \ALU|ALU_ResultSig~17_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux2~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux2~4_combout )) ) )

	.dataa(!\REG|Mux2~4_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\REG|Mux2~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~18 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~18 .lut_mask = 64'h0000000011DD11DD;
defparam \ALU|ALU_ResultSig~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~11 (
// Equation(s):
// \ALU|ALU_ResultSig~11_combout  = ( \REG|Mux4~4_combout  & ( \ALU|ALU_ResultSig~10_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux4~9_combout ) ) ) ) # ( !\REG|Mux4~4_combout  & ( \ALU|ALU_ResultSig~10_combout  & ( 
// (\REG|Mux4~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux4~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REG|Mux4~4_combout ),
	.dataf(!\ALU|ALU_ResultSig~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~11 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~11 .lut_mask = 64'h0000000030303F3F;
defparam \ALU|ALU_ResultSig~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N54
cyclonev_lcell_comb \ALU|ALU_ResultSig~14 (
// Equation(s):
// \ALU|ALU_ResultSig~14_combout  = ( !\ALU|Equal68~0_combout  & ( \ALU|Equal73~2_combout  & ( (\ALU|Equal68~1_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [6] & \ROM_COMP|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\ALU|Equal68~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\ALU|Equal68~0_combout ),
	.dataf(!\ALU|Equal73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~14 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~14 .lut_mask = 64'h0000000000110000;
defparam \ALU|ALU_ResultSig~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N0
cyclonev_lcell_comb \ALU|ALU_ResultSig~15 (
// Equation(s):
// \ALU|ALU_ResultSig~15_combout  = ( \ALU|ALU_ResultSig~14_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux0~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & ((\REG|Mux0~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\REG|Mux0~9_combout ),
	.datac(!\REG|Mux0~4_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\ALU|ALU_ResultSig~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~15 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~15 .lut_mask = 64'h00000000330F330F;
defparam \ALU|ALU_ResultSig~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N3
cyclonev_lcell_comb \ALU|ALU_ResultSig~13 (
// Equation(s):
// \ALU|ALU_ResultSig~13_combout  = ( \REG|Mux3~4_combout  & ( (!\ALU|ALU_ResultSig~10_combout  & (\ALU|ALU_ResultSig~12_combout  & ((\REG|Mux3~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25])))) ) ) # ( !\REG|Mux3~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux3~9_combout  & (!\ALU|ALU_ResultSig~10_combout  & \ALU|ALU_ResultSig~12_combout ))) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REG|Mux3~9_combout ),
	.datac(!\ALU|ALU_ResultSig~10_combout ),
	.datad(!\ALU|ALU_ResultSig~12_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~13 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~13 .lut_mask = 64'h0020002000700070;
defparam \ALU|ALU_ResultSig~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N30
cyclonev_lcell_comb \ALU|ALU_ResultSig~19 (
// Equation(s):
// \ALU|ALU_ResultSig~19_combout  = ( !\ALU|ALU_ResultSig~13_combout  & ( \REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~16_combout  & (!\ALU|ALU_ResultSig~18_combout  & (!\ALU|ALU_ResultSig~11_combout  & !\ALU|ALU_ResultSig~15_combout ))) ) ) ) # ( 
// !\ALU|ALU_ResultSig~13_combout  & ( !\REG|Mux1~10_combout  & ( (!\ALU|ALU_ResultSig~18_combout  & (!\ALU|ALU_ResultSig~11_combout  & !\ALU|ALU_ResultSig~15_combout )) ) ) )

	.dataa(!\ALU|ALU_ResultSig~16_combout ),
	.datab(!\ALU|ALU_ResultSig~18_combout ),
	.datac(!\ALU|ALU_ResultSig~11_combout ),
	.datad(!\ALU|ALU_ResultSig~15_combout ),
	.datae(!\ALU|ALU_ResultSig~13_combout ),
	.dataf(!\REG|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~19 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~19 .lut_mask = 64'hC000000080000000;
defparam \ALU|ALU_ResultSig~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N36
cyclonev_lcell_comb \ALU|ALU_ResultSig~39 (
// Equation(s):
// \ALU|ALU_ResultSig~39_combout  = ( \ALU|ALU_ResultSig~38_combout  & ( \ALU|ALU_ResultSig~19_combout  & ( !\ALU|ALU_ResultSig~20_combout  ) ) ) # ( !\ALU|ALU_ResultSig~38_combout  & ( \ALU|ALU_ResultSig~19_combout  & ( (!\ALU|ALU_ResultSig~20_combout  & 
// ((!\ALU|ALU_ResultSig~34_combout ) # ((!\ALU|ALU_ResultSig~0_combout  & \ALU|ALU_ResultSig~9_combout )))) ) ) ) # ( \ALU|ALU_ResultSig~38_combout  & ( !\ALU|ALU_ResultSig~19_combout  & ( !\ALU|ALU_ResultSig~20_combout  ) ) ) # ( 
// !\ALU|ALU_ResultSig~38_combout  & ( !\ALU|ALU_ResultSig~19_combout  & ( (!\ALU|ALU_ResultSig~20_combout  & ((!\ALU|ALU_ResultSig~0_combout ) # (!\ALU|ALU_ResultSig~34_combout ))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~20_combout ),
	.datab(!\ALU|ALU_ResultSig~0_combout ),
	.datac(!\ALU|ALU_ResultSig~9_combout ),
	.datad(!\ALU|ALU_ResultSig~34_combout ),
	.datae(!\ALU|ALU_ResultSig~38_combout ),
	.dataf(!\ALU|ALU_ResultSig~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~39 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~39 .lut_mask = 64'hAA88AAAAAA08AAAA;
defparam \ALU|ALU_ResultSig~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N48
cyclonev_lcell_comb \ALU|ALU_ResultSig~55 (
// Equation(s):
// \ALU|ALU_ResultSig~55_combout  = ( \REG|Mux23~4_combout  & ( (\ALU|ALU_ResultSig~54_combout  & ((\REG|Mux23~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [25]))) ) ) # ( !\REG|Mux23~4_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux23~9_combout  & \ALU|ALU_ResultSig~54_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux23~9_combout ),
	.datad(!\ALU|ALU_ResultSig~54_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~55 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~55 .lut_mask = 64'h000C000C003F003F;
defparam \ALU|ALU_ResultSig~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N15
cyclonev_lcell_comb \ALU|ALU_ResultSig~59 (
// Equation(s):
// \ALU|ALU_ResultSig~59_combout  = ( \REG|Mux21~9_combout  & ( (\ALU|ALU_ResultSig~58_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux21~4_combout ))) ) ) # ( !\REG|Mux21~9_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & (\REG|Mux21~4_combout  & \ALU|ALU_ResultSig~58_combout )) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REG|Mux21~4_combout ),
	.datad(!\ALU|ALU_ResultSig~58_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~59 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~59 .lut_mask = 64'h0005000500AF00AF;
defparam \ALU|ALU_ResultSig~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~57 (
// Equation(s):
// \ALU|ALU_ResultSig~57_combout  = ( \REG|Mux22~9_combout  & ( \ALU|ALU_ResultSig~56_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux22~4_combout ) ) ) ) # ( !\REG|Mux22~9_combout  & ( \ALU|ALU_ResultSig~56_combout  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [25] & \REG|Mux22~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REG|Mux22~4_combout ),
	.datad(gnd),
	.datae(!\REG|Mux22~9_combout ),
	.dataf(!\ALU|ALU_ResultSig~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~57 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~57 .lut_mask = 64'h000000000303CFCF;
defparam \ALU|ALU_ResultSig~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~64 (
// Equation(s):
// \ALU|ALU_ResultSig~64_combout  = ( \REG|Mux26~10_combout  & ( \REG|Mux25~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & (!\ALU|ALU_ResultSig~62_combout  & ((!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux24~10_combout )))) ) ) ) # ( 
// !\REG|Mux26~10_combout  & ( \REG|Mux25~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout  & (((!\ALU|ALU_ResultSig~62_combout ) # (\ALU|ALU_ResultSig~61_combout )))) # (\ALU|ALU_ResultSig~63_combout  & (!\REG|Mux24~10_combout  & 
// ((!\ALU|ALU_ResultSig~62_combout ) # (\ALU|ALU_ResultSig~61_combout )))) ) ) ) # ( \REG|Mux26~10_combout  & ( !\REG|Mux25~10_combout  & ( (!\ALU|ALU_ResultSig~61_combout  & ((!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux24~10_combout ))) ) ) ) # ( 
// !\REG|Mux26~10_combout  & ( !\REG|Mux25~10_combout  & ( (!\ALU|ALU_ResultSig~63_combout ) # (!\REG|Mux24~10_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~63_combout ),
	.datab(!\REG|Mux24~10_combout ),
	.datac(!\ALU|ALU_ResultSig~61_combout ),
	.datad(!\ALU|ALU_ResultSig~62_combout ),
	.datae(!\REG|Mux26~10_combout ),
	.dataf(!\REG|Mux25~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~64 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~64 .lut_mask = 64'hEEEEE0E0EE0EE000;
defparam \ALU|ALU_ResultSig~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N18
cyclonev_lcell_comb \ALU|ALU_ResultSig~65 (
// Equation(s):
// \ALU|ALU_ResultSig~65_combout  = ( !\ALU|ALU_ResultSig~57_combout  & ( \ALU|ALU_ResultSig~64_combout  & ( (!\ALU|ALU_ResultSig~55_combout  & (!\ALU|ALU_ResultSig~59_combout  & ((!\REG|Mux20~10_combout ) # (!\ALU|ALU_ResultSig~60_combout )))) ) ) )

	.dataa(!\ALU|ALU_ResultSig~55_combout ),
	.datab(!\REG|Mux20~10_combout ),
	.datac(!\ALU|ALU_ResultSig~60_combout ),
	.datad(!\ALU|ALU_ResultSig~59_combout ),
	.datae(!\ALU|ALU_ResultSig~57_combout ),
	.dataf(!\ALU|ALU_ResultSig~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~65 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~65 .lut_mask = 64'h00000000A8000000;
defparam \ALU|ALU_ResultSig~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N45
cyclonev_lcell_comb \ALU|ALU_ResultSig~76 (
// Equation(s):
// \ALU|ALU_ResultSig~76_combout  = ( \ALU|ALU_ResultSig~39_combout  & ( \ALU|ALU_ResultSig~65_combout  & ( (\ALU|ALU_ResultSig~75_combout  & ((\ALU|ALU_ResultSig~53_combout ) # (\ALU|ALU_ResultSig~40_combout ))) ) ) ) # ( !\ALU|ALU_ResultSig~39_combout  & ( 
// \ALU|ALU_ResultSig~65_combout  & ( (\ALU|ALU_ResultSig~75_combout  & (((\ALU|ALU_ResultSig~52_combout ) # (\ALU|ALU_ResultSig~53_combout )) # (\ALU|ALU_ResultSig~40_combout ))) ) ) ) # ( \ALU|ALU_ResultSig~39_combout  & ( !\ALU|ALU_ResultSig~65_combout  & 
// ( (\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~75_combout ) ) ) ) # ( !\ALU|ALU_ResultSig~39_combout  & ( !\ALU|ALU_ResultSig~65_combout  & ( (\ALU|ALU_ResultSig~53_combout  & \ALU|ALU_ResultSig~75_combout ) ) ) )

	.dataa(!\ALU|ALU_ResultSig~40_combout ),
	.datab(!\ALU|ALU_ResultSig~53_combout ),
	.datac(!\ALU|ALU_ResultSig~52_combout ),
	.datad(!\ALU|ALU_ResultSig~75_combout ),
	.datae(!\ALU|ALU_ResultSig~39_combout ),
	.dataf(!\ALU|ALU_ResultSig~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_ResultSig~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_ResultSig~76 .extended_lut = "off";
defparam \ALU|ALU_ResultSig~76 .lut_mask = 64'h00330033007F0077;
defparam \ALU|ALU_ResultSig~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N51
cyclonev_lcell_comb \ALU|ALU_Result[0]~8 (
// Equation(s):
// \ALU|ALU_Result[0]~8_combout  = ( \ALU|ALU_ResultSig~76_combout  & ( \ALU|Add0~1_sumout  & ( (!\ALU|ALU_Result[0]~7_combout ) # ((\ALU|ALU_Result[31]~0_combout  & \ALU|ALU_Result[0]~3_combout )) ) ) ) # ( !\ALU|ALU_ResultSig~76_combout  & ( 
// \ALU|Add0~1_sumout  & ( (!\ALU|ALU_Result[0]~7_combout ) # (((\ALU|ALU_Result[31]~0_combout  & \ALU|ALU_Result[0]~3_combout )) # (\ALU|ALU_Result[3]~2_combout )) ) ) ) # ( \ALU|ALU_ResultSig~76_combout  & ( !\ALU|Add0~1_sumout  & ( 
// !\ALU|ALU_Result[0]~7_combout  ) ) ) # ( !\ALU|ALU_ResultSig~76_combout  & ( !\ALU|Add0~1_sumout  & ( (!\ALU|ALU_Result[0]~7_combout ) # (\ALU|ALU_Result[3]~2_combout ) ) ) )

	.dataa(!\ALU|ALU_Result[0]~7_combout ),
	.datab(!\ALU|ALU_Result[31]~0_combout ),
	.datac(!\ALU|ALU_Result[0]~3_combout ),
	.datad(!\ALU|ALU_Result[3]~2_combout ),
	.datae(!\ALU|ALU_ResultSig~76_combout ),
	.dataf(!\ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ALU_Result[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ALU_Result[0]~8 .extended_lut = "off";
defparam \ALU|ALU_Result[0]~8 .lut_mask = 64'hAAFFAAAAABFFABAB;
defparam \ALU|ALU_Result[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N5
dffeas \REG|registers[17][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[17][0] .is_wysiwyg = "true";
defparam \REG|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N8
dffeas \REG|registers[29][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[29][0] .is_wysiwyg = "true";
defparam \REG|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N32
dffeas \REG|registers[25][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[25][0] .is_wysiwyg = "true";
defparam \REG|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N53
dffeas \REG|registers[21][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[21][0] .is_wysiwyg = "true";
defparam \REG|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N51
cyclonev_lcell_comb \REG|Mux31~1 (
// Equation(s):
// \REG|Mux31~1_combout  = ( \REG|registers[21][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [23] & (\REG|registers[29][0]~q )) ) ) ) # ( !\REG|registers[21][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ((\REG|registers[25][0]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & (\REG|registers[29][0]~q )) ) ) ) # ( \REG|registers[21][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) # 
// (\REG|registers[17][0]~q ) ) ) ) # ( !\REG|registers[21][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( (\REG|registers[17][0]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REG|registers[17][0]~q ),
	.datab(!\REG|registers[29][0]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REG|registers[25][0]~q ),
	.datae(!\REG|registers[21][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~1 .extended_lut = "off";
defparam \REG|Mux31~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N13
dffeas \REG|registers[27][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[27][0] .is_wysiwyg = "true";
defparam \REG|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N12
cyclonev_lcell_comb \REG|registers[23][0]~feeder (
// Equation(s):
// \REG|registers[23][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[23][0]~feeder .extended_lut = "off";
defparam \REG|registers[23][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N14
dffeas \REG|registers[23][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[23][0] .is_wysiwyg = "true";
defparam \REG|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N8
dffeas \REG|registers[31][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[31][0] .is_wysiwyg = "true";
defparam \REG|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N23
dffeas \REG|registers[19][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[19][0] .is_wysiwyg = "true";
defparam \REG|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N9
cyclonev_lcell_comb \REG|Mux31~3 (
// Equation(s):
// \REG|Mux31~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[31][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[23][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[27][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[19][0]~q  ) ) )

	.dataa(!\REG|registers[27][0]~q ),
	.datab(!\REG|registers[23][0]~q ),
	.datac(!\REG|registers[31][0]~q ),
	.datad(!\REG|registers[19][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~3 .extended_lut = "off";
defparam \REG|Mux31~3 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N44
dffeas \REG|registers[26][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[26][0] .is_wysiwyg = "true";
defparam \REG|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N8
dffeas \REG|registers[30][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[30][0] .is_wysiwyg = "true";
defparam \REG|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N24
cyclonev_lcell_comb \REG|registers[22][0]~feeder (
// Equation(s):
// \REG|registers[22][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[22][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[22][0]~feeder .extended_lut = "off";
defparam \REG|registers[22][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[22][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N26
dffeas \REG|registers[22][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[22][0] .is_wysiwyg = "true";
defparam \REG|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N0
cyclonev_lcell_comb \REG|registers[18][0]~feeder (
// Equation(s):
// \REG|registers[18][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[18][0]~feeder .extended_lut = "off";
defparam \REG|registers[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N2
dffeas \REG|registers[18][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[18][0] .is_wysiwyg = "true";
defparam \REG|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \REG|Mux31~2 (
// Equation(s):
// \REG|Mux31~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[30][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[22][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[26][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \REG|registers[18][0]~q  ) ) )

	.dataa(!\REG|registers[26][0]~q ),
	.datab(!\REG|registers[30][0]~q ),
	.datac(!\REG|registers[22][0]~q ),
	.datad(!\REG|registers[18][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~2 .extended_lut = "off";
defparam \REG|Mux31~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \REG|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y20_N4
dffeas \REG|registers[24][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[24][0] .is_wysiwyg = "true";
defparam \REG|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N41
dffeas \REG|registers[20][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[20][0] .is_wysiwyg = "true";
defparam \REG|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N14
dffeas \REG|registers[28][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|ALU_Result[0]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[28][0] .is_wysiwyg = "true";
defparam \REG|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N45
cyclonev_lcell_comb \REG|registers[16][0]~feeder (
// Equation(s):
// \REG|registers[16][0]~feeder_combout  = ( \ALU|ALU_Result[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ALU_Result[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|registers[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|registers[16][0]~feeder .extended_lut = "off";
defparam \REG|registers[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|registers[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y18_N47
dffeas \REG|registers[16][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REG|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|registers[16][0] .is_wysiwyg = "true";
defparam \REG|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N9
cyclonev_lcell_comb \REG|Mux31~0 (
// Equation(s):
// \REG|Mux31~0_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[28][0]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[24][0]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[20][0]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [23] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [24] & ( \REG|registers[16][0]~q  ) ) )

	.dataa(!\REG|registers[24][0]~q ),
	.datab(!\REG|registers[20][0]~q ),
	.datac(!\REG|registers[28][0]~q ),
	.datad(!\REG|registers[16][0]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~0 .extended_lut = "off";
defparam \REG|Mux31~0 .lut_mask = 64'h00FF333355550F0F;
defparam \REG|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N3
cyclonev_lcell_comb \REG|Mux31~4 (
// Equation(s):
// \REG|Mux31~4_combout  = ( \REG|Mux31~2_combout  & ( \REG|Mux31~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux31~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux31~3_combout )))) ) ) ) # ( !\REG|Mux31~2_combout  & ( \REG|Mux31~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21])) # (\REG|Mux31~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & \REG|Mux31~3_combout )))) ) ) ) # ( 
// \REG|Mux31~2_combout  & ( !\REG|Mux31~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux31~1_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [21]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]) # (\REG|Mux31~3_combout )))) ) ) ) # ( !\REG|Mux31~2_combout  & ( !\REG|Mux31~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [21] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & (\REG|Mux31~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [22] & ((\REG|Mux31~3_combout ))))) ) ) )

	.dataa(!\REG|Mux31~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REG|Mux31~3_combout ),
	.datae(!\REG|Mux31~2_combout ),
	.dataf(!\REG|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~4 .extended_lut = "off";
defparam \REG|Mux31~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \REG|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N51
cyclonev_lcell_comb \REG|Mux31~10 (
// Equation(s):
// \REG|Mux31~10_combout  = ( \REG|Mux31~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]) # (\REG|Mux31~4_combout ) ) ) # ( !\REG|Mux31~9_combout  & ( (\REG|Mux31~4_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [25]) ) 
// )

	.dataa(!\REG|Mux31~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REG|Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux31~10 .extended_lut = "off";
defparam \REG|Mux31~10 .lut_mask = 64'h00550055FF55FF55;
defparam \REG|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N0
cyclonev_lcell_comb \REG|Mux63~7 (
// Equation(s):
// \REG|Mux63~7_combout  = ( \REG|registers[14][0]~q  & ( \REG|registers[13][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][0]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][0]~q ))) ) ) ) # ( !\REG|registers[14][0]~q  & ( \REG|registers[13][0]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[12][0]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][0]~q ))) ) ) ) # ( \REG|registers[14][0]~q  & ( !\REG|registers[13][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][0]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[15][0]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|registers[14][0]~q  & ( 
// !\REG|registers[13][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[12][0]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[15][0]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[15][0]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[12][0]~q ),
	.datae(!\REG|registers[14][0]~q ),
	.dataf(!\REG|registers[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~7 .extended_lut = "off";
defparam \REG|Mux63~7 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \REG|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N54
cyclonev_lcell_comb \REG|Mux63~6 (
// Equation(s):
// \REG|Mux63~6_combout  = ( \REG|registers[1][0]~q  & ( \REG|registers[0][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][0]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][0]~q ))) ) ) ) # ( !\REG|registers[1][0]~q  & ( \REG|registers[0][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[2][0]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][0]~q ))) ) ) ) # ( 
// \REG|registers[1][0]~q  & ( !\REG|registers[0][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][0]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][0]~q )))) ) ) ) # ( !\REG|registers[1][0]~q  & ( !\REG|registers[0][0]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][0]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[3][0]~q ),
	.datad(!\REG|registers[2][0]~q ),
	.datae(!\REG|registers[1][0]~q ),
	.dataf(!\REG|registers[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~6 .extended_lut = "off";
defparam \REG|Mux63~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \REG|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N36
cyclonev_lcell_comb \REG|Mux63~8 (
// Equation(s):
// \REG|Mux63~8_combout  = ( \REG|registers[6][0]~q  & ( \REG|registers[4][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][0]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][0]~q ))) ) ) ) # ( !\REG|registers[6][0]~q  & ( \REG|registers[4][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][0]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][0]~q )))) ) ) ) # ( \REG|registers[6][0]~q  & ( !\REG|registers[4][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][0]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][0]~q )))) ) ) ) # ( !\REG|registers[6][0]~q  & ( !\REG|registers[4][0]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][0]~q )))) ) ) )

	.dataa(!\REG|registers[7][0]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[5][0]~q ),
	.datae(!\REG|registers[6][0]~q ),
	.dataf(!\REG|registers[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~8 .extended_lut = "off";
defparam \REG|Mux63~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \REG|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N42
cyclonev_lcell_comb \REG|Mux63~5 (
// Equation(s):
// \REG|Mux63~5_combout  = ( \REG|registers[10][0]~q  & ( \REG|registers[8][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][0]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][0]~q )))) ) ) ) # ( !\REG|registers[10][0]~q  & ( \REG|registers[8][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][0]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][0]~q ))))) ) ) ) # ( \REG|registers[10][0]~q  & ( !\REG|registers[8][0]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][0]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][0]~q ))))) ) ) ) # ( !\REG|registers[10][0]~q  & ( !\REG|registers[8][0]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][0]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][0]~q ))))) ) ) )

	.dataa(!\REG|registers[9][0]~q ),
	.datab(!\REG|registers[11][0]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[10][0]~q ),
	.dataf(!\REG|registers[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~5 .extended_lut = "off";
defparam \REG|Mux63~5 .lut_mask = 64'h050305F3F503F5F3;
defparam \REG|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N12
cyclonev_lcell_comb \REG|Mux63~9 (
// Equation(s):
// \REG|Mux63~9_combout  = ( \REG|Mux63~8_combout  & ( \REG|Mux63~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux63~6_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux63~7_combout ))) ) ) ) # ( !\REG|Mux63~8_combout  & ( \REG|Mux63~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux63~6_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux63~7_combout ))) ) ) ) # ( \REG|Mux63~8_combout  & ( !\REG|Mux63~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux63~6_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux63~7_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|Mux63~8_combout  & ( !\REG|Mux63~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux63~6_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (\REG|Mux63~7_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux63~7_combout ),
	.datac(!\REG|Mux63~6_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux63~8_combout ),
	.dataf(!\REG|Mux63~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~9 .extended_lut = "off";
defparam \REG|Mux63~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REG|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N30
cyclonev_lcell_comb \REG|Mux63~1 (
// Equation(s):
// \REG|Mux63~1_combout  = ( \REG|registers[25][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][0]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[29][0]~q ))) ) ) ) # ( !\REG|registers[25][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][0]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][0]~q ))) ) ) ) # ( \REG|registers[25][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[17][0]~q ) ) ) ) # ( !\REG|registers[25][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][0]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[17][0]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[21][0]~q ),
	.datad(!\REG|registers[29][0]~q ),
	.datae(!\REG|registers[25][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~1 .extended_lut = "off";
defparam \REG|Mux63~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \REG|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \REG|Mux63~2 (
// Equation(s):
// \REG|Mux63~2_combout  = ( \REG|registers[26][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][0]~q ) ) ) ) # ( !\REG|registers[26][0]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][0]~q ) ) ) ) # ( \REG|registers[26][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][0]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[22][0]~q ))) ) ) ) # ( !\REG|registers[26][0]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][0]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[22][0]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[18][0]~q ),
	.datac(!\REG|registers[22][0]~q ),
	.datad(!\REG|registers[30][0]~q ),
	.datae(!\REG|registers[26][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~2 .extended_lut = "off";
defparam \REG|Mux63~2 .lut_mask = 64'h272727270055AAFF;
defparam \REG|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N3
cyclonev_lcell_comb \REG|Mux63~0 (
// Equation(s):
// \REG|Mux63~0_combout  = ( \REG|registers[24][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[28][0]~q ) ) ) ) # ( !\REG|registers[24][0]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[28][0]~q ) ) ) ) # ( \REG|registers[24][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][0]~q )) ) ) ) # ( !\REG|registers[24][0]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][0]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][0]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[20][0]~q ),
	.datac(!\REG|registers[28][0]~q ),
	.datad(!\REG|registers[16][0]~q ),
	.datae(!\REG|registers[24][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~0 .extended_lut = "off";
defparam \REG|Mux63~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \REG|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N12
cyclonev_lcell_comb \REG|Mux63~3 (
// Equation(s):
// \REG|Mux63~3_combout  = ( \REG|registers[27][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][0]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[31][0]~q ))) ) ) ) # ( !\REG|registers[27][0]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][0]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[31][0]~q ))) ) ) ) # ( \REG|registers[27][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[19][0]~q ) ) ) ) # ( !\REG|registers[27][0]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[19][0]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[19][0]~q ),
	.datab(!\REG|registers[23][0]~q ),
	.datac(!\REG|registers[31][0]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][0]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~3 .extended_lut = "off";
defparam \REG|Mux63~3 .lut_mask = 64'h550055FF330F330F;
defparam \REG|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N27
cyclonev_lcell_comb \REG|Mux63~4 (
// Equation(s):
// \REG|Mux63~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux63~3_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux63~2_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux63~1_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux63~0_combout  ) ) )

	.dataa(!\REG|Mux63~1_combout ),
	.datab(!\REG|Mux63~2_combout ),
	.datac(!\REG|Mux63~0_combout ),
	.datad(!\REG|Mux63~3_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~4 .extended_lut = "off";
defparam \REG|Mux63~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N39
cyclonev_lcell_comb \REG|Mux63~10 (
// Equation(s):
// \REG|Mux63~10_combout  = ( \REG|Mux63~4_combout  & ( (\REG|Mux63~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux63~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux63~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux63~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux63~10 .extended_lut = "off";
defparam \REG|Mux63~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \REG|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N30
cyclonev_lcell_comb \REG|Mux62~7 (
// Equation(s):
// \REG|Mux62~7_combout  = ( \REG|registers[14][1]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[15][1]~q ))) ) ) ) # ( !\REG|registers[14][1]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][1]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][1]~q ))) ) ) ) # ( \REG|registers[14][1]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # 
// (\REG|registers[12][1]~q ) ) ) ) # ( !\REG|registers[14][1]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][1]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[13][1]~q ),
	.datab(!\REG|registers[15][1]~q ),
	.datac(!\REG|registers[12][1]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[14][1]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~7 .extended_lut = "off";
defparam \REG|Mux62~7 .lut_mask = 64'h0F000FFF55335533;
defparam \REG|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N30
cyclonev_lcell_comb \REG|Mux62~5 (
// Equation(s):
// \REG|Mux62~5_combout  = ( \REG|registers[10][1]~q  & ( \REG|registers[8][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][1]~q ))) ) ) ) # ( !\REG|registers[10][1]~q  & ( \REG|registers[8][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][1]~q )))) ) ) ) # ( \REG|registers[10][1]~q  & ( !\REG|registers[8][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][1]~q )))) ) ) ) # ( !\REG|registers[10][1]~q  & ( !\REG|registers[8][1]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][1]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[11][1]~q ),
	.datad(!\REG|registers[9][1]~q ),
	.datae(!\REG|registers[10][1]~q ),
	.dataf(!\REG|registers[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~5 .extended_lut = "off";
defparam \REG|Mux62~5 .lut_mask = 64'h0145236789CDABEF;
defparam \REG|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N36
cyclonev_lcell_comb \REG|Mux62~8 (
// Equation(s):
// \REG|Mux62~8_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[7][1]~q  & ( (\REG|registers[6][1]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[7][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[5][1]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|registers[7][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[6][1]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|registers[7][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[5][1]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[6][1]~q ),
	.datac(!\REG|registers[4][1]~q ),
	.datad(!\REG|registers[5][1]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REG|registers[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~8 .extended_lut = "off";
defparam \REG|Mux62~8 .lut_mask = 64'h0A5F22220A5F7777;
defparam \REG|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N45
cyclonev_lcell_comb \REG|Mux62~6 (
// Equation(s):
// \REG|Mux62~6_combout  = ( \REG|registers[1][1]~q  & ( \REG|registers[3][1]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][1]~q 
// )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][1]~q  & ( \REG|registers[3][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[0][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][1]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// \REG|registers[1][1]~q  & ( !\REG|registers[3][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[2][1]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\REG|registers[1][1]~q  & ( !\REG|registers[3][1]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][1]~q ))))) ) ) )

	.dataa(!\REG|registers[0][1]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[2][1]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[1][1]~q ),
	.dataf(!\REG|registers[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~6 .extended_lut = "off";
defparam \REG|Mux62~6 .lut_mask = 64'h440C770C443F773F;
defparam \REG|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N51
cyclonev_lcell_comb \REG|Mux62~9 (
// Equation(s):
// \REG|Mux62~9_combout  = ( \REG|Mux62~8_combout  & ( \REG|Mux62~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux62~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux62~7_combout ))) ) ) ) # ( !\REG|Mux62~8_combout  & ( \REG|Mux62~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux62~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux62~7_combout )))) ) ) ) # ( \REG|Mux62~8_combout  & ( !\REG|Mux62~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux62~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux62~7_combout )))) ) ) ) # ( !\REG|Mux62~8_combout  & ( !\REG|Mux62~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux62~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux62~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux62~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|Mux62~5_combout ),
	.datae(!\REG|Mux62~8_combout ),
	.dataf(!\REG|Mux62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~9 .extended_lut = "off";
defparam \REG|Mux62~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \REG|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N54
cyclonev_lcell_comb \REG|Mux62~2 (
// Equation(s):
// \REG|Mux62~2_combout  = ( \REG|registers[26][1]~q  & ( \REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][1]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][1]~q )))) ) ) ) # ( !\REG|registers[26][1]~q  & ( \REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[22][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][1]~q )))) ) ) ) # ( 
// \REG|registers[26][1]~q  & ( !\REG|registers[18][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][1]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][1]~q )))) ) ) ) # ( !\REG|registers[26][1]~q  & ( !\REG|registers[18][1]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][1]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][1]~q ))))) ) ) )

	.dataa(!\REG|registers[22][1]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[30][1]~q ),
	.datae(!\REG|registers[26][1]~q ),
	.dataf(!\REG|registers[18][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~2 .extended_lut = "off";
defparam \REG|Mux62~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \REG|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N39
cyclonev_lcell_comb \REG|Mux62~0 (
// Equation(s):
// \REG|Mux62~0_combout  = ( \REG|registers[16][1]~q  & ( \REG|registers[28][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[20][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[24][1]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REG|registers[16][1]~q  & ( \REG|registers[28][1]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][1]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[24][1]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[16][1]~q  & ( !\REG|registers[28][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # 
// (\REG|registers[20][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[24][1]~q )))) ) ) ) # ( !\REG|registers[16][1]~q  & ( !\REG|registers[28][1]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][1]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[24][1]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[20][1]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[24][1]~q ),
	.datae(!\REG|registers[16][1]~q ),
	.dataf(!\REG|registers[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~0 .extended_lut = "off";
defparam \REG|Mux62~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \REG|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N6
cyclonev_lcell_comb \REG|Mux62~3 (
// Equation(s):
// \REG|Mux62~3_combout  = ( \REG|registers[27][1]~q  & ( \REG|registers[19][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][1]~q ))) ) ) ) # ( !\REG|registers[27][1]~q  & ( \REG|registers[19][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][1]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][1]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|registers[27][1]~q  & ( !\REG|registers[19][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][1]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][1]~q ))) ) ) ) # ( !\REG|registers[27][1]~q  & ( !\REG|registers[19][1]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][1]~q )))) ) ) )

	.dataa(!\REG|registers[31][1]~q ),
	.datab(!\REG|registers[23][1]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[27][1]~q ),
	.dataf(!\REG|registers[19][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~3 .extended_lut = "off";
defparam \REG|Mux62~3 .lut_mask = 64'h00350F35F035FF35;
defparam \REG|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N48
cyclonev_lcell_comb \REG|Mux62~1 (
// Equation(s):
// \REG|Mux62~1_combout  = ( \REG|registers[25][1]~q  & ( \REG|registers[17][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][1]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][1]~q ))) ) ) ) # ( !\REG|registers[25][1]~q  & ( \REG|registers[17][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[21][1]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][1]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|registers[25][1]~q  & ( !\REG|registers[17][1]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[21][1]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[29][1]~q ))) ) ) ) # ( !\REG|registers[25][1]~q  & ( !\REG|registers[17][1]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][1]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][1]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[29][1]~q ),
	.datac(!\REG|registers[21][1]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[25][1]~q ),
	.dataf(!\REG|registers[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~1 .extended_lut = "off";
defparam \REG|Mux62~1 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \REG|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N36
cyclonev_lcell_comb \REG|Mux62~4 (
// Equation(s):
// \REG|Mux62~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux62~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux62~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|Mux62~3_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux62~1_combout  & ( (\REG|Mux62~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux62~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux62~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux62~3_combout 
// ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux62~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|Mux62~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|Mux62~2_combout ),
	.datac(!\REG|Mux62~0_combout ),
	.datad(!\REG|Mux62~3_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REG|Mux62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~4 .extended_lut = "off";
defparam \REG|Mux62~4 .lut_mask = 64'h0A0A22775F5F2277;
defparam \REG|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N42
cyclonev_lcell_comb \REG|Mux62~10 (
// Equation(s):
// \REG|Mux62~10_combout  = ( \REG|Mux62~4_combout  & ( (\REG|Mux62~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux62~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux62~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux62~9_combout ),
	.datad(gnd),
	.datae(!\REG|Mux62~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux62~10 .extended_lut = "off";
defparam \REG|Mux62~10 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \REG|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N0
cyclonev_lcell_comb \REG|Mux61~8 (
// Equation(s):
// \REG|Mux61~8_combout  = ( \REG|registers[6][2]~q  & ( \REG|registers[4][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][2]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][2]~q ))) ) ) ) # ( !\REG|registers[6][2]~q  & ( \REG|registers[4][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[5][2]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][2]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[6][2]~q  & ( !\REG|registers[4][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[5][2]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][2]~q ))) ) ) ) # ( !\REG|registers[6][2]~q  & ( !\REG|registers[4][2]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][2]~q )))) ) ) )

	.dataa(!\REG|registers[7][2]~q ),
	.datab(!\REG|registers[5][2]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][2]~q ),
	.dataf(!\REG|registers[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~8 .extended_lut = "off";
defparam \REG|Mux61~8 .lut_mask = 64'h00350F35F035FF35;
defparam \REG|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N36
cyclonev_lcell_comb \REG|Mux61~7 (
// Equation(s):
// \REG|Mux61~7_combout  = ( \REG|registers[14][2]~q  & ( \REG|registers[12][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][2]~q )))) ) ) ) # ( !\REG|registers[14][2]~q  & ( \REG|registers[12][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((\REG|registers[13][2]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[15][2]~q )))) ) ) ) # ( 
// \REG|registers[14][2]~q  & ( !\REG|registers[12][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][2]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((\REG|registers[15][2]~q )))) ) ) ) # ( !\REG|registers[14][2]~q  & ( !\REG|registers[12][2]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][2]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[13][2]~q ),
	.datad(!\REG|registers[15][2]~q ),
	.datae(!\REG|registers[14][2]~q ),
	.dataf(!\REG|registers[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~7 .extended_lut = "off";
defparam \REG|Mux61~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N54
cyclonev_lcell_comb \REG|Mux61~6 (
// Equation(s):
// \REG|Mux61~6_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[3][2]~q  & ( (\REG|registers[1][2]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[3][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[2][2]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[3][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[1][2]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[3][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[2][2]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[2][2]~q ),
	.datac(!\REG|registers[0][2]~q ),
	.datad(!\REG|registers[1][2]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~6 .extended_lut = "off";
defparam \REG|Mux61~6 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \REG|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N6
cyclonev_lcell_comb \REG|Mux61~5 (
// Equation(s):
// \REG|Mux61~5_combout  = ( \REG|registers[10][2]~q  & ( \REG|registers[11][2]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][2]~q 
// )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][2]~q  & ( \REG|registers[11][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[8][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][2]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[10][2]~q  & ( !\REG|registers[11][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][2]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REG|registers[10][2]~q  & ( 
// !\REG|registers[11][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[9][2]~q ))))) ) ) )

	.dataa(!\REG|registers[8][2]~q ),
	.datab(!\REG|registers[9][2]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][2]~q ),
	.dataf(!\REG|registers[11][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~5 .extended_lut = "off";
defparam \REG|Mux61~5 .lut_mask = 64'h50305F30503F5F3F;
defparam \REG|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N30
cyclonev_lcell_comb \REG|Mux61~9 (
// Equation(s):
// \REG|Mux61~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux61~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux61~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|Mux61~7_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux61~5_combout  & ( (\REG|Mux61~6_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux61~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux61~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux61~7_combout 
// ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux61~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux61~6_combout ) ) ) )

	.dataa(!\REG|Mux61~8_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|Mux61~7_combout ),
	.datad(!\REG|Mux61~6_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REG|Mux61~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~9 .extended_lut = "off";
defparam \REG|Mux61~9 .lut_mask = 64'h00CC474733FF4747;
defparam \REG|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N42
cyclonev_lcell_comb \REG|Mux61~1 (
// Equation(s):
// \REG|Mux61~1_combout  = ( \REG|registers[25][2]~q  & ( \REG|registers[29][2]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][2]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][2]~q  & ( \REG|registers[29][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][2]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[21][2]~q )))) ) ) ) # ( \REG|registers[25][2]~q  & ( 
// !\REG|registers[29][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[17][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\REG|registers[21][2]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[25][2]~q  & ( !\REG|registers[29][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][2]~q ))))) ) ) )

	.dataa(!\REG|registers[17][2]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[21][2]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[25][2]~q ),
	.dataf(!\REG|registers[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~1 .extended_lut = "off";
defparam \REG|Mux61~1 .lut_mask = 64'h470047CC473347FF;
defparam \REG|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N18
cyclonev_lcell_comb \REG|Mux61~0 (
// Equation(s):
// \REG|Mux61~0_combout  = ( \REG|registers[24][2]~q  & ( \REG|registers[16][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][2]~q )))) ) ) ) # ( !\REG|registers[24][2]~q  & ( \REG|registers[16][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][2]~q ))))) ) ) ) # ( \REG|registers[24][2]~q  & ( !\REG|registers[16][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][2]~q ))))) ) ) ) # ( !\REG|registers[24][2]~q  & ( !\REG|registers[16][2]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][2]~q ))))) ) ) )

	.dataa(!\REG|registers[20][2]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[28][2]~q ),
	.datae(!\REG|registers[24][2]~q ),
	.dataf(!\REG|registers[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~0 .extended_lut = "off";
defparam \REG|Mux61~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REG|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N18
cyclonev_lcell_comb \REG|Mux61~3 (
// Equation(s):
// \REG|Mux61~3_combout  = ( \REG|registers[27][2]~q  & ( \REG|registers[31][2]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[23][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][2]~q  & ( \REG|registers[31][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[19][2]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[23][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( 
// \REG|registers[27][2]~q  & ( !\REG|registers[31][2]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[19][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][2]~q ))) ) ) ) # ( !\REG|registers[27][2]~q  & ( !\REG|registers[31][2]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][2]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[23][2]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[23][2]~q ),
	.datad(!\REG|registers[19][2]~q ),
	.datae(!\REG|registers[27][2]~q ),
	.dataf(!\REG|registers[31][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~3 .extended_lut = "off";
defparam \REG|Mux61~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \REG|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N24
cyclonev_lcell_comb \REG|Mux61~2 (
// Equation(s):
// \REG|Mux61~2_combout  = ( \REG|registers[26][2]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][2]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[30][2]~q ))) ) ) ) # ( !\REG|registers[26][2]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][2]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][2]~q ))) ) ) ) # ( \REG|registers[26][2]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][2]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][2]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][2]~q ) ) ) )

	.dataa(!\REG|registers[22][2]~q ),
	.datab(!\REG|registers[30][2]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[18][2]~q ),
	.datae(!\REG|registers[26][2]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~2 .extended_lut = "off";
defparam \REG|Mux61~2 .lut_mask = 64'h00F00FFF53535353;
defparam \REG|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N12
cyclonev_lcell_comb \REG|Mux61~4 (
// Equation(s):
// \REG|Mux61~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux61~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux61~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|Mux61~3_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux61~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|Mux61~0_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|Mux61~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux61~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux61~3_combout 
// ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|Mux61~2_combout  & ( (\REG|Mux61~0_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|Mux61~1_combout ),
	.datab(!\REG|Mux61~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux61~3_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|Mux61~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~4 .extended_lut = "off";
defparam \REG|Mux61~4 .lut_mask = 64'h3030505F3F3F505F;
defparam \REG|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N42
cyclonev_lcell_comb \REG|Mux61~10 (
// Equation(s):
// \REG|Mux61~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux61~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux61~4_combout  & ( \REG|Mux61~9_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( !\REG|Mux61~4_combout  & ( \REG|Mux61~9_combout  ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux61~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REG|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux61~10 .extended_lut = "off";
defparam \REG|Mux61~10 .lut_mask = 64'h333300003333FFFF;
defparam \REG|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N18
cyclonev_lcell_comb \REG|Mux60~1 (
// Equation(s):
// \REG|Mux60~1_combout  = ( \REG|registers[25][3]~q  & ( \REG|registers[17][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][3]~q ))) ) ) ) # ( !\REG|registers[25][3]~q  & ( \REG|registers[17][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][3]~q )))) ) ) ) # ( \REG|registers[25][3]~q  & ( !\REG|registers[17][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][3]~q )))) ) ) ) # ( !\REG|registers[25][3]~q  & ( !\REG|registers[17][3]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][3]~q )))) ) ) )

	.dataa(!\REG|registers[29][3]~q ),
	.datab(!\REG|registers[21][3]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[25][3]~q ),
	.dataf(!\REG|registers[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~1 .extended_lut = "off";
defparam \REG|Mux60~1 .lut_mask = 64'h030503F5F305F3F5;
defparam \REG|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N12
cyclonev_lcell_comb \REG|Mux60~2 (
// Equation(s):
// \REG|Mux60~2_combout  = ( \REG|registers[26][3]~q  & ( \REG|registers[18][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][3]~q ))) ) ) ) # ( !\REG|registers[26][3]~q  & ( \REG|registers[18][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][3]~q )))) ) ) ) # ( \REG|registers[26][3]~q  & ( !\REG|registers[18][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][3]~q )))) ) ) ) # ( !\REG|registers[26][3]~q  & ( !\REG|registers[18][3]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][3]~q )))) ) ) )

	.dataa(!\REG|registers[30][3]~q ),
	.datab(!\REG|registers[22][3]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[26][3]~q ),
	.dataf(!\REG|registers[18][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~2 .extended_lut = "off";
defparam \REG|Mux60~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \REG|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N30
cyclonev_lcell_comb \REG|Mux60~3 (
// Equation(s):
// \REG|Mux60~3_combout  = ( \REG|registers[27][3]~q  & ( \REG|registers[31][3]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[23][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][3]~q  & ( \REG|registers[31][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][3]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[27][3]~q  & ( !\REG|registers[31][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[19][3]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][3]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[27][3]~q  & ( !\REG|registers[31][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][3]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][3]~q ))))) ) ) )

	.dataa(!\REG|registers[19][3]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[23][3]~q ),
	.datae(!\REG|registers[27][3]~q ),
	.dataf(!\REG|registers[31][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~3 .extended_lut = "off";
defparam \REG|Mux60~3 .lut_mask = 64'h404C707C434F737F;
defparam \REG|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N24
cyclonev_lcell_comb \REG|Mux60~0 (
// Equation(s):
// \REG|Mux60~0_combout  = ( \REG|registers[24][3]~q  & ( \REG|registers[28][3]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[20][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[24][3]~q  & ( \REG|registers[28][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[24][3]~q  & ( !\REG|registers[28][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[16][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[24][3]~q  & ( !\REG|registers[28][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][3]~q )))) ) ) )

	.dataa(!\REG|registers[20][3]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[16][3]~q ),
	.datae(!\REG|registers[24][3]~q ),
	.dataf(!\REG|registers[28][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~0 .extended_lut = "off";
defparam \REG|Mux60~0 .lut_mask = 64'h04C434F407C737F7;
defparam \REG|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N54
cyclonev_lcell_comb \REG|Mux60~4 (
// Equation(s):
// \REG|Mux60~4_combout  = ( \REG|Mux60~3_combout  & ( \REG|Mux60~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux60~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux60~2_combout )))) ) ) ) # ( !\REG|Mux60~3_combout  & ( \REG|Mux60~0_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux60~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux60~2_combout  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|Mux60~3_combout  & ( !\REG|Mux60~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux60~1_combout  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux60~2_combout )))) ) ) ) # ( !\REG|Mux60~3_combout  & ( 
// !\REG|Mux60~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux60~1_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux60~2_combout 
//  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REG|Mux60~1_combout ),
	.datab(!\REG|Mux60~2_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux60~3_combout ),
	.dataf(!\REG|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~4 .extended_lut = "off";
defparam \REG|Mux60~4 .lut_mask = 64'h0350035FF350F35F;
defparam \REG|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N48
cyclonev_lcell_comb \REG|Mux60~8 (
// Equation(s):
// \REG|Mux60~8_combout  = ( \REG|registers[6][3]~q  & ( \REG|registers[5][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[4][3]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[7][3]~q ))) ) ) ) # ( !\REG|registers[6][3]~q  & ( \REG|registers[5][3]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[7][3]~q ))) ) ) ) # ( \REG|registers[6][3]~q  & ( !\REG|registers[5][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[4][3]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[7][3]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|registers[6][3]~q  & ( 
// !\REG|registers[5][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[7][3]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) )

	.dataa(!\REG|registers[7][3]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[4][3]~q ),
	.datae(!\REG|registers[6][3]~q ),
	.dataf(!\REG|registers[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~8 .extended_lut = "off";
defparam \REG|Mux60~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \REG|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N6
cyclonev_lcell_comb \REG|Mux60~7 (
// Equation(s):
// \REG|Mux60~7_combout  = ( \REG|registers[14][3]~q  & ( \REG|registers[12][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][3]~q ))) ) ) ) # ( !\REG|registers[14][3]~q  & ( \REG|registers[12][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][3]~q )))) ) ) ) # ( \REG|registers[14][3]~q  & ( !\REG|registers[12][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][3]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][3]~q )))) ) ) ) # ( !\REG|registers[14][3]~q  & ( !\REG|registers[12][3]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][3]~q )))) ) ) )

	.dataa(!\REG|registers[15][3]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[13][3]~q ),
	.datae(!\REG|registers[14][3]~q ),
	.dataf(!\REG|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~7 .extended_lut = "off";
defparam \REG|Mux60~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \REG|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N18
cyclonev_lcell_comb \REG|Mux60~5 (
// Equation(s):
// \REG|Mux60~5_combout  = ( \REG|registers[10][3]~q  & ( \REG|registers[11][3]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[9][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][3]~q  & ( \REG|registers[11][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[9][3]~q ))) ) ) ) # ( 
// \REG|registers[10][3]~q  & ( !\REG|registers[11][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[8][3]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][3]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|registers[10][3]~q  & ( !\REG|registers[11][3]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][3]~q )))) ) ) )

	.dataa(!\REG|registers[9][3]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[8][3]~q ),
	.datae(!\REG|registers[10][3]~q ),
	.dataf(!\REG|registers[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~5 .extended_lut = "off";
defparam \REG|Mux60~5 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REG|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N18
cyclonev_lcell_comb \REG|Mux60~6 (
// Equation(s):
// \REG|Mux60~6_combout  = ( \REG|registers[1][3]~q  & ( \REG|registers[3][3]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][3]~q 
// ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][3]~q  & ( \REG|registers[3][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[0][3]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[2][3]~q ))) ) ) ) # ( \REG|registers[1][3]~q  & ( 
// !\REG|registers[3][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[0][3]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[2][3]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REG|registers[1][3]~q  & ( !\REG|registers[3][3]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][3]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][3]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[2][3]~q ),
	.datac(!\REG|registers[0][3]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[1][3]~q ),
	.dataf(!\REG|registers[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~6 .extended_lut = "off";
defparam \REG|Mux60~6 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \REG|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N33
cyclonev_lcell_comb \REG|Mux60~9 (
// Equation(s):
// \REG|Mux60~9_combout  = ( \REG|Mux60~6_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux60~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|Mux60~7_combout ))) ) ) ) # ( !\REG|Mux60~6_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux60~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux60~7_combout ))) ) ) ) # ( \REG|Mux60~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|Mux60~5_combout ) ) ) ) # ( !\REG|Mux60~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux60~5_combout ) ) ) )

	.dataa(!\REG|Mux60~8_combout ),
	.datab(!\REG|Mux60~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|Mux60~5_combout ),
	.datae(!\REG|Mux60~6_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~9 .extended_lut = "off";
defparam \REG|Mux60~9 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N54
cyclonev_lcell_comb \REG|Mux60~10 (
// Equation(s):
// \REG|Mux60~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux60~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux60~9_combout  ) )

	.dataa(gnd),
	.datab(!\REG|Mux60~4_combout ),
	.datac(!\REG|Mux60~9_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux60~10 .extended_lut = "off";
defparam \REG|Mux60~10 .lut_mask = 64'h0F0F33330F0F3333;
defparam \REG|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N39
cyclonev_lcell_comb \REG|Mux59~5 (
// Equation(s):
// \REG|Mux59~5_combout  = ( \REG|registers[10][4]~q  & ( \REG|registers[11][4]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][4]~q 
// )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][4]~q  & ( \REG|registers[11][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[8][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][4]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( 
// \REG|registers[10][4]~q  & ( !\REG|registers[11][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][4]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][4]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\REG|registers[10][4]~q  & ( 
// !\REG|registers[11][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[9][4]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[8][4]~q ),
	.datad(!\REG|registers[9][4]~q ),
	.datae(!\REG|registers[10][4]~q ),
	.dataf(!\REG|registers[11][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~5 .extended_lut = "off";
defparam \REG|Mux59~5 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \REG|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \REG|Mux59~8 (
// Equation(s):
// \REG|Mux59~8_combout  = ( \REG|registers[6][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[7][4]~q )) ) ) ) # ( !\REG|registers[6][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][4]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][4]~q )) ) ) ) # ( \REG|registers[6][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[4][4]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][4]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[7][4]~q ),
	.datac(!\REG|registers[4][4]~q ),
	.datad(!\REG|registers[5][4]~q ),
	.datae(!\REG|registers[6][4]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~8 .extended_lut = "off";
defparam \REG|Mux59~8 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \REG|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N36
cyclonev_lcell_comb \REG|Mux59~6 (
// Equation(s):
// \REG|Mux59~6_combout  = ( \REG|registers[1][4]~q  & ( \REG|registers[2][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][4]~q )))) ) ) ) # ( !\REG|registers[1][4]~q  & ( \REG|registers[2][4]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[3][4]~q )))) ) ) ) # ( \REG|registers[1][4]~q  & ( !\REG|registers[2][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][4]~q )))) ) ) ) # ( 
// !\REG|registers[1][4]~q  & ( !\REG|registers[2][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][4]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[3][4]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[0][4]~q ),
	.datad(!\REG|registers[3][4]~q ),
	.datae(!\REG|registers[1][4]~q ),
	.dataf(!\REG|registers[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~6 .extended_lut = "off";
defparam \REG|Mux59~6 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \REG|Mux59~7 (
// Equation(s):
// \REG|Mux59~7_combout  = ( \REG|registers[14][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][4]~q ) ) ) ) # ( !\REG|registers[14][4]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[15][4]~q ) ) ) ) # ( \REG|registers[14][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][4]~q )) ) ) ) # ( !\REG|registers[14][4]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][4]~q )) ) ) )

	.dataa(!\REG|registers[13][4]~q ),
	.datab(!\REG|registers[12][4]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[15][4]~q ),
	.datae(!\REG|registers[14][4]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~7 .extended_lut = "off";
defparam \REG|Mux59~7 .lut_mask = 64'h35353535000FF0FF;
defparam \REG|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N21
cyclonev_lcell_comb \REG|Mux59~9 (
// Equation(s):
// \REG|Mux59~9_combout  = ( \REG|Mux59~6_combout  & ( \REG|Mux59~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|Mux59~8_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux59~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REG|Mux59~6_combout  & ( \REG|Mux59~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux59~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux59~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|Mux59~6_combout  & ( !\REG|Mux59~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # 
// ((\REG|Mux59~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux59~5_combout ))) ) ) ) # ( !\REG|Mux59~6_combout  & ( !\REG|Mux59~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux59~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux59~5_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux59~5_combout ),
	.datad(!\REG|Mux59~8_combout ),
	.datae(!\REG|Mux59~6_combout ),
	.dataf(!\REG|Mux59~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~9 .extended_lut = "off";
defparam \REG|Mux59~9 .lut_mask = 64'h04268CAE15379DBF;
defparam \REG|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N12
cyclonev_lcell_comb \REG|Mux59~3 (
// Equation(s):
// \REG|Mux59~3_combout  = ( \REG|registers[27][4]~q  & ( \REG|registers[31][4]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[23][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][4]~q  & ( \REG|registers[31][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][4]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[23][4]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[27][4]~q  & ( 
// !\REG|registers[31][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[19][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[23][4]~q )))) ) ) ) # ( !\REG|registers[27][4]~q  & ( !\REG|registers[31][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][4]~q ))))) ) ) )

	.dataa(!\REG|registers[19][4]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[23][4]~q ),
	.datae(!\REG|registers[27][4]~q ),
	.dataf(!\REG|registers[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~3 .extended_lut = "off";
defparam \REG|Mux59~3 .lut_mask = 64'h40704C7C43734F7F;
defparam \REG|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N6
cyclonev_lcell_comb \REG|Mux59~1 (
// Equation(s):
// \REG|Mux59~1_combout  = ( \REG|registers[25][4]~q  & ( \REG|registers[21][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[29][4]~q )))) ) ) ) # ( !\REG|registers[25][4]~q  & ( \REG|registers[21][4]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][4]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[29][4]~q ))) ) ) ) # ( \REG|registers[25][4]~q  & ( !\REG|registers[21][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[29][4]~q )))) ) ) ) # ( 
// !\REG|registers[25][4]~q  & ( !\REG|registers[21][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][4]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[29][4]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[29][4]~q ),
	.datad(!\REG|registers[17][4]~q ),
	.datae(!\REG|registers[25][4]~q ),
	.dataf(!\REG|registers[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~1 .extended_lut = "off";
defparam \REG|Mux59~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \REG|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N36
cyclonev_lcell_comb \REG|Mux59~0 (
// Equation(s):
// \REG|Mux59~0_combout  = ( \REG|registers[24][4]~q  & ( \REG|registers[28][4]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[20][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[24][4]~q  & ( \REG|registers[28][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[24][4]~q  & ( !\REG|registers[28][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[16][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][4]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[24][4]~q  & ( !\REG|registers[28][4]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][4]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][4]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[20][4]~q ),
	.datac(!\REG|registers[16][4]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[24][4]~q ),
	.dataf(!\REG|registers[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~0 .extended_lut = "off";
defparam \REG|Mux59~0 .lut_mask = 64'h0A225F220A775F77;
defparam \REG|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \REG|Mux59~2 (
// Equation(s):
// \REG|Mux59~2_combout  = ( \REG|registers[26][4]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][4]~q ) ) ) ) # ( !\REG|registers[26][4]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][4]~q ) ) ) ) # ( \REG|registers[26][4]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][4]~q )) ) ) ) # ( !\REG|registers[26][4]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][4]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][4]~q )) ) ) )

	.dataa(!\REG|registers[22][4]~q ),
	.datab(!\REG|registers[18][4]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[30][4]~q ),
	.datae(!\REG|registers[26][4]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~2 .extended_lut = "off";
defparam \REG|Mux59~2 .lut_mask = 64'h35353535000FF0FF;
defparam \REG|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N39
cyclonev_lcell_comb \REG|Mux59~4 (
// Equation(s):
// \REG|Mux59~4_combout  = ( \REG|Mux59~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux59~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] 
// & (\REG|Mux59~3_combout )) ) ) ) # ( !\REG|Mux59~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux59~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux59~3_combout )) ) ) ) # ( \REG|Mux59~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|Mux59~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17]) ) ) ) # ( !\REG|Mux59~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|Mux59~0_combout ) ) ) )

	.dataa(!\REG|Mux59~3_combout ),
	.datab(!\REG|Mux59~1_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux59~0_combout ),
	.datae(!\REG|Mux59~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~4 .extended_lut = "off";
defparam \REG|Mux59~4 .lut_mask = 64'h00F00FFF35353535;
defparam \REG|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N42
cyclonev_lcell_comb \REG|Mux59~10 (
// Equation(s):
// \REG|Mux59~10_combout  = ( \REG|Mux59~4_combout  & ( (\REG|Mux59~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux59~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux59~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux59~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux59~10 .extended_lut = "off";
defparam \REG|Mux59~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \REG|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N30
cyclonev_lcell_comb \REG|Mux58~1 (
// Equation(s):
// \REG|Mux58~1_combout  = ( \REG|registers[25][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (\REG|registers[29][5]~q )) ) ) ) # ( !\REG|registers[25][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][5]~q )) ) ) ) # ( \REG|registers[25][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][5]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[17][5]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[29][5]~q ),
	.datac(!\REG|registers[21][5]~q ),
	.datad(!\REG|registers[17][5]~q ),
	.datae(!\REG|registers[25][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~1 .extended_lut = "off";
defparam \REG|Mux58~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \REG|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \REG|Mux58~0 (
// Equation(s):
// \REG|Mux58~0_combout  = ( \REG|registers[24][5]~q  & ( \REG|registers[16][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][5]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][5]~q )))) ) ) ) # ( !\REG|registers[24][5]~q  & ( \REG|registers[16][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][5]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][5]~q ))))) ) ) ) # ( \REG|registers[24][5]~q  & ( !\REG|registers[16][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][5]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][5]~q ))))) ) ) ) # ( !\REG|registers[24][5]~q  & ( !\REG|registers[16][5]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][5]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][5]~q ))))) ) ) )

	.dataa(!\REG|registers[20][5]~q ),
	.datab(!\REG|registers[28][5]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[24][5]~q ),
	.dataf(!\REG|registers[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~0 .extended_lut = "off";
defparam \REG|Mux58~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \REG|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N54
cyclonev_lcell_comb \REG|Mux58~3 (
// Equation(s):
// \REG|Mux58~3_combout  = ( \REG|registers[27][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (\REG|registers[31][5]~q )) ) ) ) # ( !\REG|registers[27][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][5]~q )) ) ) ) # ( \REG|registers[27][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[19][5]~q ) ) ) ) # ( !\REG|registers[27][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[19][5]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[19][5]~q ),
	.datab(!\REG|registers[31][5]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[23][5]~q ),
	.datae(!\REG|registers[27][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~3 .extended_lut = "off";
defparam \REG|Mux58~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \REG|Mux58~2 (
// Equation(s):
// \REG|Mux58~2_combout  = ( \REG|registers[26][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][5]~q ) ) ) ) # ( !\REG|registers[26][5]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][5]~q ) ) ) ) # ( \REG|registers[26][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][5]~q )) ) ) ) # ( !\REG|registers[26][5]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][5]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[30][5]~q ),
	.datac(!\REG|registers[22][5]~q ),
	.datad(!\REG|registers[18][5]~q ),
	.datae(!\REG|registers[26][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~2 .extended_lut = "off";
defparam \REG|Mux58~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \REG|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N24
cyclonev_lcell_comb \REG|Mux58~4 (
// Equation(s):
// \REG|Mux58~4_combout  = ( \REG|Mux58~3_combout  & ( \REG|Mux58~2_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux58~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux58~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|Mux58~3_combout  & ( \REG|Mux58~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux58~0_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux58~1_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \REG|Mux58~3_combout  & ( 
// !\REG|Mux58~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|Mux58~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|Mux58~1_combout ))) ) ) ) # ( !\REG|Mux58~3_combout  & ( !\REG|Mux58~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux58~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux58~1_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|Mux58~1_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux58~0_combout ),
	.datae(!\REG|Mux58~3_combout ),
	.dataf(!\REG|Mux58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~4 .extended_lut = "off";
defparam \REG|Mux58~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \REG|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \REG|Mux58~8 (
// Equation(s):
// \REG|Mux58~8_combout  = ( \REG|registers[6][5]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][5]~q ) ) ) ) # ( !\REG|registers[6][5]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[7][5]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[6][5]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][5]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][5]~q ))) ) ) ) # ( !\REG|registers[6][5]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][5]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][5]~q ))) ) ) )

	.dataa(!\REG|registers[7][5]~q ),
	.datab(!\REG|registers[4][5]~q ),
	.datac(!\REG|registers[5][5]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][5]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~8 .extended_lut = "off";
defparam \REG|Mux58~8 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N0
cyclonev_lcell_comb \REG|Mux58~7 (
// Equation(s):
// \REG|Mux58~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[15][5]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[13][5]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[14][5]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[12][5]~q  ) ) )

	.dataa(!\REG|registers[13][5]~q ),
	.datab(!\REG|registers[12][5]~q ),
	.datac(!\REG|registers[14][5]~q ),
	.datad(!\REG|registers[15][5]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~7 .extended_lut = "off";
defparam \REG|Mux58~7 .lut_mask = 64'h33330F0F555500FF;
defparam \REG|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N48
cyclonev_lcell_comb \REG|Mux58~6 (
// Equation(s):
// \REG|Mux58~6_combout  = ( \REG|registers[0][5]~q  & ( \REG|registers[3][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((\REG|registers[1][5]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[2][5]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\REG|registers[0][5]~q  & ( \REG|registers[3][5]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[1][5]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[2][5]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \REG|registers[0][5]~q  & ( !\REG|registers[3][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// ((\REG|registers[1][5]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][5]~q ))) ) ) ) # ( !\REG|registers[0][5]~q  & ( !\REG|registers[3][5]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[1][5]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][5]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[2][5]~q ),
	.datad(!\REG|registers[1][5]~q ),
	.datae(!\REG|registers[0][5]~q ),
	.dataf(!\REG|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~6 .extended_lut = "off";
defparam \REG|Mux58~6 .lut_mask = 64'h04268CAE15379DBF;
defparam \REG|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N48
cyclonev_lcell_comb \REG|Mux58~5 (
// Equation(s):
// \REG|Mux58~5_combout  = ( \REG|registers[10][5]~q  & ( \REG|registers[9][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[8][5]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[11][5]~q )))) ) ) ) # ( !\REG|registers[10][5]~q  & ( \REG|registers[9][5]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][5]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[11][5]~q )))) ) ) ) # ( \REG|registers[10][5]~q  & ( !\REG|registers[9][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[8][5]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[11][5]~q )))) ) ) ) # ( 
// !\REG|registers[10][5]~q  & ( !\REG|registers[9][5]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][5]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[11][5]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[8][5]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[11][5]~q ),
	.datae(!\REG|registers[10][5]~q ),
	.dataf(!\REG|registers[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~5 .extended_lut = "off";
defparam \REG|Mux58~5 .lut_mask = 64'h20252A2F70757A7F;
defparam \REG|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N39
cyclonev_lcell_comb \REG|Mux58~9 (
// Equation(s):
// \REG|Mux58~9_combout  = ( \REG|Mux58~5_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux58~7_combout ) ) ) ) # ( !\REG|Mux58~5_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux58~7_combout ) ) ) ) # ( \REG|Mux58~5_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux58~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux58~8_combout )) ) ) ) # ( !\REG|Mux58~5_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux58~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux58~8_combout )) ) ) )

	.dataa(!\REG|Mux58~8_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux58~7_combout ),
	.datad(!\REG|Mux58~6_combout ),
	.datae(!\REG|Mux58~5_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~9 .extended_lut = "off";
defparam \REG|Mux58~9 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \REG|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \REG|Mux58~10 (
// Equation(s):
// \REG|Mux58~10_combout  = ( \REG|Mux58~9_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux58~4_combout  ) ) ) # ( !\REG|Mux58~9_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux58~4_combout  ) ) 
// ) # ( \REG|Mux58~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux58~4_combout ),
	.datad(gnd),
	.datae(!\REG|Mux58~9_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux58~10 .extended_lut = "off";
defparam \REG|Mux58~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \REG|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N0
cyclonev_lcell_comb \REG|Mux57~2 (
// Equation(s):
// \REG|Mux57~2_combout  = ( \REG|registers[26][6]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][6]~q ) ) ) ) # ( !\REG|registers[26][6]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|registers[30][6]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REG|registers[26][6]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[22][6]~q ))) ) ) ) # ( !\REG|registers[26][6]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[22][6]~q ))) ) ) )

	.dataa(!\REG|registers[18][6]~q ),
	.datab(!\REG|registers[22][6]~q ),
	.datac(!\REG|registers[30][6]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][6]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~2 .extended_lut = "off";
defparam \REG|Mux57~2 .lut_mask = 64'h55335533000FFF0F;
defparam \REG|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N21
cyclonev_lcell_comb \REG|Mux57~3 (
// Equation(s):
// \REG|Mux57~3_combout  = ( \REG|registers[27][6]~q  & ( \REG|registers[23][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[19][6]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[31][6]~q )))) ) ) ) # ( !\REG|registers[27][6]~q  & ( \REG|registers[23][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][6]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[31][6]~q )))) ) ) ) # ( \REG|registers[27][6]~q  & ( !\REG|registers[23][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[19][6]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[31][6]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[27][6]~q  & ( !\REG|registers[23][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][6]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[31][6]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[19][6]~q ),
	.datac(!\REG|registers[31][6]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][6]~q ),
	.dataf(!\REG|registers[23][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~3 .extended_lut = "off";
defparam \REG|Mux57~3 .lut_mask = 64'h220522AF770577AF;
defparam \REG|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N24
cyclonev_lcell_comb \REG|Mux57~1 (
// Equation(s):
// \REG|Mux57~1_combout  = ( \REG|registers[21][6]~q  & ( \REG|registers[25][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[17][6]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[29][6]~q ))) ) ) ) # ( !\REG|registers[21][6]~q  & ( \REG|registers[25][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][6]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[29][6]~q ))) ) ) ) # ( \REG|registers[21][6]~q  & ( !\REG|registers[25][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[17][6]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][6]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[21][6]~q  & ( !\REG|registers[25][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][6]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][6]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[29][6]~q ),
	.datac(!\REG|registers[17][6]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[21][6]~q ),
	.dataf(!\REG|registers[25][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~1 .extended_lut = "off";
defparam \REG|Mux57~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REG|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N42
cyclonev_lcell_comb \REG|Mux57~0 (
// Equation(s):
// \REG|Mux57~0_combout  = ( \REG|registers[24][6]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[28][6]~q ) ) ) ) # ( !\REG|registers[24][6]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|registers[28][6]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REG|registers[24][6]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][6]~q ))) ) ) ) # ( !\REG|registers[24][6]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][6]~q ))) ) ) )

	.dataa(!\REG|registers[28][6]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[16][6]~q ),
	.datad(!\REG|registers[20][6]~q ),
	.datae(!\REG|registers[24][6]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~0 .extended_lut = "off";
defparam \REG|Mux57~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \REG|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N42
cyclonev_lcell_comb \REG|Mux57~4 (
// Equation(s):
// \REG|Mux57~4_combout  = ( \REG|Mux57~1_combout  & ( \REG|Mux57~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux57~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux57~3_combout )))) ) ) ) # ( !\REG|Mux57~1_combout  & ( \REG|Mux57~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux57~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux57~3_combout ))))) ) ) ) # ( \REG|Mux57~1_combout  & ( !\REG|Mux57~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux57~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux57~3_combout ))))) ) ) ) # ( !\REG|Mux57~1_combout  & ( !\REG|Mux57~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux57~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux57~3_combout ))))) ) ) )

	.dataa(!\REG|Mux57~2_combout ),
	.datab(!\REG|Mux57~3_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux57~1_combout ),
	.dataf(!\REG|Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~4 .extended_lut = "off";
defparam \REG|Mux57~4 .lut_mask = 64'h050305F3F503F5F3;
defparam \REG|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N54
cyclonev_lcell_comb \REG|Mux57~5 (
// Equation(s):
// \REG|Mux57~5_combout  = ( \REG|registers[10][6]~q  & ( \REG|registers[8][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][6]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][6]~q )))) ) ) ) # ( !\REG|registers[10][6]~q  & ( \REG|registers[8][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][6]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][6]~q ))))) ) ) ) # ( \REG|registers[10][6]~q  & ( !\REG|registers[8][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][6]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][6]~q ))))) ) ) ) # ( !\REG|registers[10][6]~q  & ( !\REG|registers[8][6]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][6]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[9][6]~q ),
	.datad(!\REG|registers[11][6]~q ),
	.datae(!\REG|registers[10][6]~q ),
	.dataf(!\REG|registers[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~5 .extended_lut = "off";
defparam \REG|Mux57~5 .lut_mask = 64'h041526378C9DAEBF;
defparam \REG|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N6
cyclonev_lcell_comb \REG|Mux57~8 (
// Equation(s):
// \REG|Mux57~8_combout  = ( \REG|registers[6][6]~q  & ( \REG|registers[5][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[4][6]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][6]~q ))) ) ) ) # ( !\REG|registers[6][6]~q  & ( \REG|registers[5][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[4][6]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][6]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \REG|registers[6][6]~q  & ( !\REG|registers[5][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// \REG|registers[4][6]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][6]~q ))) ) ) ) # ( !\REG|registers[6][6]~q  & ( !\REG|registers[5][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[4][6]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][6]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) )

	.dataa(!\REG|registers[7][6]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[4][6]~q ),
	.datae(!\REG|registers[6][6]~q ),
	.dataf(!\REG|registers[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~8 .extended_lut = "off";
defparam \REG|Mux57~8 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N0
cyclonev_lcell_comb \REG|Mux57~7 (
// Equation(s):
// \REG|Mux57~7_combout  = ( \REG|registers[14][6]~q  & ( \REG|registers[12][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][6]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][6]~q )))) ) ) ) # ( !\REG|registers[14][6]~q  & ( \REG|registers[12][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[13][6]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[15][6]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[14][6]~q  & ( !\REG|registers[12][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][6]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][6]~q )))) ) ) ) # ( !\REG|registers[14][6]~q  & ( !\REG|registers[12][6]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][6]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][6]~q ))))) ) ) )

	.dataa(!\REG|registers[13][6]~q ),
	.datab(!\REG|registers[15][6]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[14][6]~q ),
	.dataf(!\REG|registers[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~7 .extended_lut = "off";
defparam \REG|Mux57~7 .lut_mask = 64'h00530F53F053FF53;
defparam \REG|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N3
cyclonev_lcell_comb \REG|Mux57~6 (
// Equation(s):
// \REG|Mux57~6_combout  = ( \REG|registers[1][6]~q  & ( \REG|registers[2][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[0][6]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[3][6]~q ))) ) ) ) # ( !\REG|registers[1][6]~q  & ( \REG|registers[2][6]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[0][6]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][6]~q  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REG|registers[1][6]~q  & ( !\REG|registers[2][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][6]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[3][6]~q ))) ) ) ) # ( !\REG|registers[1][6]~q  & ( 
// !\REG|registers[2][6]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][6]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[3][6]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[3][6]~q ),
	.datac(!\REG|registers[0][6]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[1][6]~q ),
	.dataf(!\REG|registers[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~6 .extended_lut = "off";
defparam \REG|Mux57~6 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \REG|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N0
cyclonev_lcell_comb \REG|Mux57~9 (
// Equation(s):
// \REG|Mux57~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux57~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux57~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|Mux57~7_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux57~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux57~8_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|Mux57~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux57~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux57~7_combout 
// ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|Mux57~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux57~8_combout ) ) ) )

	.dataa(!\REG|Mux57~5_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux57~8_combout ),
	.datad(!\REG|Mux57~7_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|Mux57~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~9 .extended_lut = "off";
defparam \REG|Mux57~9 .lut_mask = 64'h03034477CFCF4477;
defparam \REG|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N42
cyclonev_lcell_comb \REG|Mux57~10 (
// Equation(s):
// \REG|Mux57~10_combout  = ( \REG|Mux57~9_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux57~4_combout  ) ) ) # ( !\REG|Mux57~9_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux57~4_combout  ) ) 
// ) # ( \REG|Mux57~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux57~4_combout ),
	.datae(!\REG|Mux57~9_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux57~10 .extended_lut = "off";
defparam \REG|Mux57~10 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \REG|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N6
cyclonev_lcell_comb \REG|Mux56~1 (
// Equation(s):
// \REG|Mux56~1_combout  = ( \REG|registers[25][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (\REG|registers[29][7]~q )) ) ) ) # ( !\REG|registers[25][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][7]~q )) ) ) ) # ( \REG|registers[25][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[17][7]~q ) ) ) ) # ( !\REG|registers[25][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][7]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[17][7]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[29][7]~q ),
	.datad(!\REG|registers[21][7]~q ),
	.datae(!\REG|registers[25][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~1 .extended_lut = "off";
defparam \REG|Mux56~1 .lut_mask = 64'h4444777703CF03CF;
defparam \REG|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N42
cyclonev_lcell_comb \REG|Mux56~3 (
// Equation(s):
// \REG|Mux56~3_combout  = ( \REG|registers[27][7]~q  & ( \REG|registers[23][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][7]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][7]~q ))) ) ) ) # ( !\REG|registers[27][7]~q  & ( \REG|registers[23][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][7]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][7]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[27][7]~q  & ( !\REG|registers[23][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// \REG|registers[19][7]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][7]~q ))) ) ) ) # ( !\REG|registers[27][7]~q  & ( !\REG|registers[23][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[19][7]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][7]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\REG|registers[31][7]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[19][7]~q ),
	.datae(!\REG|registers[27][7]~q ),
	.dataf(!\REG|registers[23][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~3 .extended_lut = "off";
defparam \REG|Mux56~3 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N39
cyclonev_lcell_comb \REG|Mux56~2 (
// Equation(s):
// \REG|Mux56~2_combout  = ( \REG|registers[26][7]~q  & ( \REG|registers[22][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[18][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[30][7]~q )))) ) ) ) # ( !\REG|registers[26][7]~q  & ( \REG|registers[22][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][7]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[30][7]~q )))) ) ) ) # ( \REG|registers[26][7]~q  & ( !\REG|registers[22][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[18][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[30][7]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[26][7]~q  & ( !\REG|registers[22][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][7]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[30][7]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[18][7]~q ),
	.datac(!\REG|registers[30][7]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[26][7]~q ),
	.dataf(!\REG|registers[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~2 .extended_lut = "off";
defparam \REG|Mux56~2 .lut_mask = 64'h220522AF770577AF;
defparam \REG|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N48
cyclonev_lcell_comb \REG|Mux56~0 (
// Equation(s):
// \REG|Mux56~0_combout  = ( \REG|registers[24][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (\REG|registers[28][7]~q )) ) ) ) # ( !\REG|registers[24][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][7]~q )) ) ) ) # ( \REG|registers[24][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[16][7]~q ) ) ) ) # ( !\REG|registers[24][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[16][7]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[16][7]~q ),
	.datab(!\REG|registers[28][7]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[20][7]~q ),
	.datae(!\REG|registers[24][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~0 .extended_lut = "off";
defparam \REG|Mux56~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N12
cyclonev_lcell_comb \REG|Mux56~4 (
// Equation(s):
// \REG|Mux56~4_combout  = ( \REG|Mux56~2_combout  & ( \REG|Mux56~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux56~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux56~3_combout )))) ) ) ) # ( !\REG|Mux56~2_combout  & ( \REG|Mux56~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux56~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux56~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|Mux56~2_combout  & ( !\REG|Mux56~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux56~1_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux56~3_combout )))) ) ) ) # ( !\REG|Mux56~2_combout  & ( !\REG|Mux56~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux56~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux56~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|Mux56~1_combout ),
	.datac(!\REG|Mux56~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux56~2_combout ),
	.dataf(!\REG|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~4 .extended_lut = "off";
defparam \REG|Mux56~4 .lut_mask = 64'h00275527AA27FF27;
defparam \REG|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N18
cyclonev_lcell_comb \REG|Mux56~7 (
// Equation(s):
// \REG|Mux56~7_combout  = ( \REG|registers[14][7]~q  & ( \REG|registers[13][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[12][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][7]~q )))) ) ) ) # ( !\REG|registers[14][7]~q  & ( \REG|registers[13][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[12][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[15][7]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[14][7]~q  & ( !\REG|registers[13][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][7]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][7]~q )))) ) ) ) # ( !\REG|registers[14][7]~q  & ( 
// !\REG|registers[13][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][7]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\REG|registers[15][7]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REG|registers[12][7]~q ),
	.datab(!\REG|registers[15][7]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[14][7]~q ),
	.dataf(!\REG|registers[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~7 .extended_lut = "off";
defparam \REG|Mux56~7 .lut_mask = 64'h50035F0350F35FF3;
defparam \REG|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N51
cyclonev_lcell_comb \REG|Mux56~5 (
// Equation(s):
// \REG|Mux56~5_combout  = ( \REG|registers[9][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[10][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & (\REG|registers[11][7]~q )) ) ) ) # ( !\REG|registers[9][7]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[10][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[11][7]~q )) ) ) ) # ( \REG|registers[9][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// (\REG|registers[8][7]~q ) ) ) ) # ( !\REG|registers[9][7]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[8][7]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REG|registers[11][7]~q ),
	.datab(!\REG|registers[8][7]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[10][7]~q ),
	.datae(!\REG|registers[9][7]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~5 .extended_lut = "off";
defparam \REG|Mux56~5 .lut_mask = 64'h30303F3F05F505F5;
defparam \REG|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N24
cyclonev_lcell_comb \REG|Mux56~8 (
// Equation(s):
// \REG|Mux56~8_combout  = ( \REG|registers[6][7]~q  & ( \REG|registers[4][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][7]~q ))) ) ) ) # ( !\REG|registers[6][7]~q  & ( \REG|registers[4][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][7]~q )))) ) ) ) # ( \REG|registers[6][7]~q  & ( !\REG|registers[4][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][7]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][7]~q )))) ) ) ) # ( !\REG|registers[6][7]~q  & ( !\REG|registers[4][7]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][7]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][7]~q )))) ) ) )

	.dataa(!\REG|registers[7][7]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[5][7]~q ),
	.datae(!\REG|registers[6][7]~q ),
	.dataf(!\REG|registers[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~8 .extended_lut = "off";
defparam \REG|Mux56~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \REG|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N27
cyclonev_lcell_comb \REG|Mux56~6 (
// Equation(s):
// \REG|Mux56~6_combout  = ( \REG|registers[1][7]~q  & ( \REG|registers[2][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[0][7]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[3][7]~q ))) ) ) ) # ( !\REG|registers[1][7]~q  & ( \REG|registers[2][7]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[0][7]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[3][7]~q ))) ) ) ) # ( \REG|registers[1][7]~q  & ( !\REG|registers[2][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[0][7]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][7]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\REG|registers[1][7]~q  & ( 
// !\REG|registers[2][7]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[0][7]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[3][7]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) )

	.dataa(!\REG|registers[3][7]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[0][7]~q ),
	.datae(!\REG|registers[1][7]~q ),
	.dataf(!\REG|registers[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~6 .extended_lut = "off";
defparam \REG|Mux56~6 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \REG|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N18
cyclonev_lcell_comb \REG|Mux56~9 (
// Equation(s):
// \REG|Mux56~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux56~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux56~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] 
// & (\REG|Mux56~7_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux56~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux56~5_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux56~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux56~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux56~7_combout 
// )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux56~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux56~5_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux56~7_combout ),
	.datac(!\REG|Mux56~5_combout ),
	.datad(!\REG|Mux56~8_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REG|Mux56~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~9 .extended_lut = "off";
defparam \REG|Mux56~9 .lut_mask = 64'h050511BBAFAF11BB;
defparam \REG|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N57
cyclonev_lcell_comb \REG|Mux56~10 (
// Equation(s):
// \REG|Mux56~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux56~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux56~9_combout  ) )

	.dataa(!\REG|Mux56~4_combout ),
	.datab(gnd),
	.datac(!\REG|Mux56~9_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux56~10 .extended_lut = "off";
defparam \REG|Mux56~10 .lut_mask = 64'h0F0F55550F0F5555;
defparam \REG|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N33
cyclonev_lcell_comb \REG|Mux55~7 (
// Equation(s):
// \REG|Mux55~7_combout  = ( \REG|registers[14][8]~q  & ( \REG|registers[12][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][8]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][8]~q )))) ) ) ) # ( !\REG|registers[14][8]~q  & ( \REG|registers[12][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[13][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[15][8]~q )))) ) ) ) # ( 
// \REG|registers[14][8]~q  & ( !\REG|registers[12][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][8]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][8]~q )))) ) ) ) # ( !\REG|registers[14][8]~q  & ( !\REG|registers[12][8]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][8]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[13][8]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[15][8]~q ),
	.datae(!\REG|registers[14][8]~q ),
	.dataf(!\REG|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~7 .extended_lut = "off";
defparam \REG|Mux55~7 .lut_mask = 64'h02075257A2A7F2F7;
defparam \REG|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N54
cyclonev_lcell_comb \REG|Mux55~8 (
// Equation(s):
// \REG|Mux55~8_combout  = ( \REG|registers[6][8]~q  & ( \REG|registers[5][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[4][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((\REG|registers[7][8]~q )))) ) ) ) # ( !\REG|registers[6][8]~q  & ( \REG|registers[5][8]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[4][8]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[7][8]~q )))) ) ) ) # ( \REG|registers[6][8]~q  & ( !\REG|registers[5][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((\REG|registers[7][8]~q )))) ) ) ) # ( 
// !\REG|registers[6][8]~q  & ( !\REG|registers[5][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[7][8]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[4][8]~q ),
	.datad(!\REG|registers[7][8]~q ),
	.datae(!\REG|registers[6][8]~q ),
	.dataf(!\REG|registers[5][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~8 .extended_lut = "off";
defparam \REG|Mux55~8 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N6
cyclonev_lcell_comb \REG|Mux55~6 (
// Equation(s):
// \REG|Mux55~6_combout  = ( \REG|registers[1][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[3][8]~q ) ) ) ) # ( !\REG|registers[1][8]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[3][8]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REG|registers[1][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][8]~q )) ) ) ) # ( !\REG|registers[1][8]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][8]~q )) ) ) )

	.dataa(!\REG|registers[3][8]~q ),
	.datab(!\REG|registers[2][8]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[0][8]~q ),
	.datae(!\REG|registers[1][8]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~6 .extended_lut = "off";
defparam \REG|Mux55~6 .lut_mask = 64'h03F303F30505F5F5;
defparam \REG|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N24
cyclonev_lcell_comb \REG|Mux55~5 (
// Equation(s):
// \REG|Mux55~5_combout  = ( \REG|registers[10][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[11][8]~q )) ) ) ) # ( !\REG|registers[10][8]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][8]~q )) ) ) ) # ( \REG|registers[10][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[8][8]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][8]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][8]~q ) ) ) )

	.dataa(!\REG|registers[11][8]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[9][8]~q ),
	.datad(!\REG|registers[8][8]~q ),
	.datae(!\REG|registers[10][8]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~5 .extended_lut = "off";
defparam \REG|Mux55~5 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \REG|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N24
cyclonev_lcell_comb \REG|Mux55~9 (
// Equation(s):
// \REG|Mux55~9_combout  = ( \REG|Mux55~6_combout  & ( \REG|Mux55~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux55~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux55~7_combout ))) ) ) ) # ( !\REG|Mux55~6_combout  & ( \REG|Mux55~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux55~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux55~7_combout )))) ) ) ) # ( \REG|Mux55~6_combout  & ( !\REG|Mux55~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux55~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux55~7_combout )))) ) ) ) # ( !\REG|Mux55~6_combout  & ( !\REG|Mux55~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux55~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux55~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|Mux55~7_combout ),
	.datac(!\REG|Mux55~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|Mux55~6_combout ),
	.dataf(!\REG|Mux55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~9 .extended_lut = "off";
defparam \REG|Mux55~9 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \REG|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N24
cyclonev_lcell_comb \REG|Mux55~0 (
// Equation(s):
// \REG|Mux55~0_combout  = ( \REG|registers[24][8]~q  & ( \REG|registers[20][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][8]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[28][8]~q ))) ) ) ) # ( !\REG|registers[24][8]~q  & ( \REG|registers[20][8]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][8]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][8]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[24][8]~q  & ( !\REG|registers[20][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// \REG|registers[16][8]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[28][8]~q ))) ) ) ) # ( !\REG|registers[24][8]~q  & ( !\REG|registers[20][8]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[16][8]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][8]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[28][8]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[16][8]~q ),
	.datae(!\REG|registers[24][8]~q ),
	.dataf(!\REG|registers[20][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~0 .extended_lut = "off";
defparam \REG|Mux55~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \REG|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N12
cyclonev_lcell_comb \REG|Mux55~3 (
// Equation(s):
// \REG|Mux55~3_combout  = ( \REG|registers[27][8]~q  & ( \REG|registers[19][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][8]~q ))) ) ) ) # ( !\REG|registers[27][8]~q  & ( \REG|registers[19][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][8]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][8]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// \REG|registers[27][8]~q  & ( !\REG|registers[19][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[23][8]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][8]~q ))) ) ) ) # ( !\REG|registers[27][8]~q  & ( !\REG|registers[19][8]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][8]~q )))) ) ) )

	.dataa(!\REG|registers[31][8]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[23][8]~q ),
	.datae(!\REG|registers[27][8]~q ),
	.dataf(!\REG|registers[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~3 .extended_lut = "off";
defparam \REG|Mux55~3 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \REG|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N36
cyclonev_lcell_comb \REG|Mux55~2 (
// Equation(s):
// \REG|Mux55~2_combout  = ( \REG|registers[26][8]~q  & ( \REG|registers[18][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][8]~q ))) ) ) ) # ( !\REG|registers[26][8]~q  & ( \REG|registers[18][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[22][8]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][8]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// \REG|registers[26][8]~q  & ( !\REG|registers[18][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[22][8]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][8]~q ))) ) ) ) # ( !\REG|registers[26][8]~q  & ( !\REG|registers[18][8]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][8]~q )))) ) ) )

	.dataa(!\REG|registers[30][8]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[22][8]~q ),
	.datae(!\REG|registers[26][8]~q ),
	.dataf(!\REG|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~2 .extended_lut = "off";
defparam \REG|Mux55~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \REG|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N48
cyclonev_lcell_comb \REG|Mux55~1 (
// Equation(s):
// \REG|Mux55~1_combout  = ( \REG|registers[25][8]~q  & ( \REG|registers[21][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[17][8]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][8]~q )))) ) ) ) # ( !\REG|registers[25][8]~q  & ( \REG|registers[21][8]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[17][8]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[29][8]~q )))) ) ) ) # ( \REG|registers[25][8]~q  & ( !\REG|registers[21][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][8]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][8]~q )))) ) ) ) # ( !\REG|registers[25][8]~q  & ( 
// !\REG|registers[21][8]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][8]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[29][8]~q )))) ) ) )

	.dataa(!\REG|registers[17][8]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[29][8]~q ),
	.datae(!\REG|registers[25][8]~q ),
	.dataf(!\REG|registers[21][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~1 .extended_lut = "off";
defparam \REG|Mux55~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \REG|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N42
cyclonev_lcell_comb \REG|Mux55~4 (
// Equation(s):
// \REG|Mux55~4_combout  = ( \REG|Mux55~2_combout  & ( \REG|Mux55~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux55~0_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux55~3_combout )))) ) ) ) # ( !\REG|Mux55~2_combout  & ( \REG|Mux55~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux55~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux55~3_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|Mux55~2_combout  & ( !\REG|Mux55~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux55~0_combout  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux55~3_combout )))) ) ) ) # ( !\REG|Mux55~2_combout  & ( 
// !\REG|Mux55~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux55~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\REG|Mux55~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REG|Mux55~0_combout ),
	.datab(!\REG|Mux55~3_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux55~2_combout ),
	.dataf(!\REG|Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~4 .extended_lut = "off";
defparam \REG|Mux55~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \REG|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \REG|Mux55~10 (
// Equation(s):
// \REG|Mux55~10_combout  = ( \REG|Mux55~4_combout  & ( (\REG|Mux55~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux55~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux55~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux55~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux55~10 .extended_lut = "off";
defparam \REG|Mux55~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N48
cyclonev_lcell_comb \REG|Mux54~8 (
// Equation(s):
// \REG|Mux54~8_combout  = ( \REG|registers[6][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][9]~q ) ) ) ) # ( !\REG|registers[6][9]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[7][9]~q ) ) ) ) # ( \REG|registers[6][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][9]~q ))) ) ) ) # ( !\REG|registers[6][9]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][9]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[4][9]~q ),
	.datac(!\REG|registers[7][9]~q ),
	.datad(!\REG|registers[5][9]~q ),
	.datae(!\REG|registers[6][9]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~8 .extended_lut = "off";
defparam \REG|Mux54~8 .lut_mask = 64'h227722770505AFAF;
defparam \REG|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N30
cyclonev_lcell_comb \REG|Mux54~5 (
// Equation(s):
// \REG|Mux54~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[11][9]~q  & ( (\REG|registers[9][9]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[11][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[8][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[10][9]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[11][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[9][9]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[11][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[8][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[10][9]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[9][9]~q ),
	.datac(!\REG|registers[10][9]~q ),
	.datad(!\REG|registers[8][9]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~5 .extended_lut = "off";
defparam \REG|Mux54~5 .lut_mask = 64'h05AF222205AF7777;
defparam \REG|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N18
cyclonev_lcell_comb \REG|Mux54~6 (
// Equation(s):
// \REG|Mux54~6_combout  = ( \REG|registers[1][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & ((\REG|registers[3][9]~q ))) ) ) ) # ( !\REG|registers[1][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][9]~q ))) ) ) ) # ( \REG|registers[1][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// (\REG|registers[0][9]~q ) ) ) ) # ( !\REG|registers[1][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][9]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REG|registers[0][9]~q ),
	.datab(!\REG|registers[2][9]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[3][9]~q ),
	.datae(!\REG|registers[1][9]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~6 .extended_lut = "off";
defparam \REG|Mux54~6 .lut_mask = 64'h50505F5F303F303F;
defparam \REG|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N42
cyclonev_lcell_comb \REG|Mux54~7 (
// Equation(s):
// \REG|Mux54~7_combout  = ( \REG|registers[14][9]~q  & ( \REG|registers[13][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][9]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][9]~q ))) ) ) ) # ( !\REG|registers[14][9]~q  & ( \REG|registers[13][9]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][9]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][9]~q ))) ) ) ) # ( \REG|registers[14][9]~q  & ( !\REG|registers[13][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][9]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[15][9]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REG|registers[14][9]~q  & ( !\REG|registers[13][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][9]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[15][9]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REG|registers[15][9]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[12][9]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[14][9]~q ),
	.dataf(!\REG|registers[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~7 .extended_lut = "off";
defparam \REG|Mux54~7 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \REG|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N48
cyclonev_lcell_comb \REG|Mux54~9 (
// Equation(s):
// \REG|Mux54~9_combout  = ( \REG|Mux54~6_combout  & ( \REG|Mux54~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux54~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|Mux54~8_combout ))) ) ) ) # ( !\REG|Mux54~6_combout  & ( \REG|Mux54~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux54~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|Mux54~8_combout ))) ) ) ) # ( \REG|Mux54~6_combout  & ( !\REG|Mux54~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux54~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux54~8_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( 
// !\REG|Mux54~6_combout  & ( !\REG|Mux54~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux54~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & (\REG|Mux54~8_combout  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\REG|Mux54~8_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|Mux54~5_combout ),
	.datae(!\REG|Mux54~6_combout ),
	.dataf(!\REG|Mux54~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~9 .extended_lut = "off";
defparam \REG|Mux54~9 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \REG|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N48
cyclonev_lcell_comb \REG|Mux54~3 (
// Equation(s):
// \REG|Mux54~3_combout  = ( \REG|registers[27][9]~q  & ( \REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[31][9]~q )))) ) ) ) # ( !\REG|registers[27][9]~q  & ( \REG|registers[23][9]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[31][9]~q )))) ) ) ) # ( \REG|registers[27][9]~q  & ( !\REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[31][9]~q )))) ) ) ) # ( 
// !\REG|registers[27][9]~q  & ( !\REG|registers[23][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][9]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[31][9]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[19][9]~q ),
	.datad(!\REG|registers[31][9]~q ),
	.datae(!\REG|registers[27][9]~q ),
	.dataf(!\REG|registers[23][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~3 .extended_lut = "off";
defparam \REG|Mux54~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N36
cyclonev_lcell_comb \REG|Mux54~0 (
// Equation(s):
// \REG|Mux54~0_combout  = ( \REG|registers[24][9]~q  & ( \REG|registers[16][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][9]~q )))) ) ) ) # ( !\REG|registers[24][9]~q  & ( \REG|registers[16][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][9]~q ))))) ) ) ) # ( \REG|registers[24][9]~q  & ( !\REG|registers[16][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][9]~q ))))) ) ) ) # ( !\REG|registers[24][9]~q  & ( !\REG|registers[16][9]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][9]~q ))))) ) ) )

	.dataa(!\REG|registers[20][9]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[28][9]~q ),
	.datae(!\REG|registers[24][9]~q ),
	.dataf(!\REG|registers[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~0 .extended_lut = "off";
defparam \REG|Mux54~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REG|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N24
cyclonev_lcell_comb \REG|Mux54~1 (
// Equation(s):
// \REG|Mux54~1_combout  = ( \REG|registers[25][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[29][9]~q ))) ) ) ) # ( !\REG|registers[25][9]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][9]~q ))) ) ) ) # ( \REG|registers[25][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[17][9]~q ) ) ) ) # ( !\REG|registers[25][9]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][9]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[17][9]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[21][9]~q ),
	.datad(!\REG|registers[29][9]~q ),
	.datae(!\REG|registers[25][9]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~1 .extended_lut = "off";
defparam \REG|Mux54~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \REG|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N12
cyclonev_lcell_comb \REG|Mux54~2 (
// Equation(s):
// \REG|Mux54~2_combout  = ( \REG|registers[26][9]~q  & ( \REG|registers[18][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][9]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][9]~q )))) ) ) ) # ( !\REG|registers[26][9]~q  & ( \REG|registers[18][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[22][9]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[30][9]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|registers[26][9]~q  & ( !\REG|registers[18][9]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][9]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][9]~q )))) ) ) ) # ( !\REG|registers[26][9]~q  & ( !\REG|registers[18][9]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][9]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][9]~q ))))) ) ) )

	.dataa(!\REG|registers[22][9]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[30][9]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][9]~q ),
	.dataf(!\REG|registers[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~2 .extended_lut = "off";
defparam \REG|Mux54~2 .lut_mask = 64'h00473347CC47FF47;
defparam \REG|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N57
cyclonev_lcell_comb \REG|Mux54~4 (
// Equation(s):
// \REG|Mux54~4_combout  = ( \REG|Mux54~1_combout  & ( \REG|Mux54~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux54~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|Mux54~3_combout ))) ) ) ) # ( !\REG|Mux54~1_combout  & ( \REG|Mux54~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux54~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux54~3_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \REG|Mux54~1_combout  & ( !\REG|Mux54~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// \REG|Mux54~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|Mux54~3_combout ))) ) ) ) # ( !\REG|Mux54~1_combout  & ( !\REG|Mux54~2_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|Mux54~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux54~3_combout  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) )

	.dataa(!\REG|Mux54~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux54~0_combout ),
	.datae(!\REG|Mux54~1_combout ),
	.dataf(!\REG|Mux54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~4 .extended_lut = "off";
defparam \REG|Mux54~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N24
cyclonev_lcell_comb \REG|Mux54~10 (
// Equation(s):
// \REG|Mux54~10_combout  = (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\REG|Mux54~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ((\REG|Mux54~4_combout )))

	.dataa(gnd),
	.datab(!\REG|Mux54~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REG|Mux54~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux54~10 .extended_lut = "off";
defparam \REG|Mux54~10 .lut_mask = 64'h303F303F303F303F;
defparam \REG|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N51
cyclonev_lcell_comb \REG|Mux53~3 (
// Equation(s):
// \REG|Mux53~3_combout  = ( \REG|registers[19][10]~q  & ( \REG|registers[31][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[23][10]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[27][10]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REG|registers[19][10]~q  & ( \REG|registers[31][10]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[27][10]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[19][10]~q  & ( !\REG|registers[31][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # 
// ((\REG|registers[23][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[27][10]~q ))) ) ) ) # ( !\REG|registers[19][10]~q  & ( !\REG|registers[31][10]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[27][10]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[27][10]~q ),
	.datad(!\REG|registers[23][10]~q ),
	.datae(!\REG|registers[19][10]~q ),
	.dataf(!\REG|registers[31][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~3 .extended_lut = "off";
defparam \REG|Mux53~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \REG|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N27
cyclonev_lcell_comb \REG|Mux53~1 (
// Equation(s):
// \REG|Mux53~1_combout  = ( \REG|registers[25][10]~q  & ( \REG|registers[29][10]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[21][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][10]~q  & ( \REG|registers[29][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[17][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[21][10]~q ))) ) ) ) # ( 
// \REG|registers[25][10]~q  & ( !\REG|registers[29][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[17][10]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][10]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( !\REG|registers[25][10]~q  & ( !\REG|registers[29][10]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][10]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[21][10]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[17][10]~q ),
	.datae(!\REG|registers[25][10]~q ),
	.dataf(!\REG|registers[29][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~1 .extended_lut = "off";
defparam \REG|Mux53~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \REG|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N0
cyclonev_lcell_comb \REG|Mux53~0 (
// Equation(s):
// \REG|Mux53~0_combout  = ( \REG|registers[24][10]~q  & ( \REG|registers[16][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][10]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][10]~q ))) ) ) ) # ( !\REG|registers[24][10]~q  & ( \REG|registers[16][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][10]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][10]~q )))) ) ) ) # ( \REG|registers[24][10]~q  & ( !\REG|registers[16][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][10]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][10]~q )))) ) ) ) # ( !\REG|registers[24][10]~q  & ( !\REG|registers[16][10]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[20][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][10]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[28][10]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[20][10]~q ),
	.datae(!\REG|registers[24][10]~q ),
	.dataf(!\REG|registers[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~0 .extended_lut = "off";
defparam \REG|Mux53~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \REG|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N57
cyclonev_lcell_comb \REG|Mux53~2 (
// Equation(s):
// \REG|Mux53~2_combout  = ( \REG|registers[26][10]~q  & ( \REG|registers[22][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][10]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][10]~q ))) ) ) ) # ( !\REG|registers[26][10]~q  & ( \REG|registers[22][10]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][10]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][10]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[26][10]~q  & ( !\REG|registers[22][10]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// \REG|registers[18][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][10]~q ))) ) ) ) # ( !\REG|registers[26][10]~q  & ( !\REG|registers[22][10]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[18][10]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][10]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\REG|registers[30][10]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[18][10]~q ),
	.datae(!\REG|registers[26][10]~q ),
	.dataf(!\REG|registers[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~2 .extended_lut = "off";
defparam \REG|Mux53~2 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N0
cyclonev_lcell_comb \REG|Mux53~4 (
// Equation(s):
// \REG|Mux53~4_combout  = ( \REG|Mux53~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux53~3_combout ) ) ) ) # ( !\REG|Mux53~2_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|Mux53~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|Mux53~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux53~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux53~1_combout )) ) ) ) # ( !\REG|Mux53~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux53~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux53~1_combout )) ) ) )

	.dataa(!\REG|Mux53~3_combout ),
	.datab(!\REG|Mux53~1_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|Mux53~0_combout ),
	.datae(!\REG|Mux53~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~4 .extended_lut = "off";
defparam \REG|Mux53~4 .lut_mask = 64'h03F303F30505F5F5;
defparam \REG|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N0
cyclonev_lcell_comb \REG|Mux53~5 (
// Equation(s):
// \REG|Mux53~5_combout  = ( \REG|registers[10][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][10]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[11][10]~q ))) ) ) ) # ( !\REG|registers[10][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][10]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][10]~q ))) ) ) ) # ( \REG|registers[10][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[8][10]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][10]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[9][10]~q ),
	.datac(!\REG|registers[8][10]~q ),
	.datad(!\REG|registers[11][10]~q ),
	.datae(!\REG|registers[10][10]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~5 .extended_lut = "off";
defparam \REG|Mux53~5 .lut_mask = 64'h0A0A5F5F22772277;
defparam \REG|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N12
cyclonev_lcell_comb \REG|Mux53~7 (
// Equation(s):
// \REG|Mux53~7_combout  = ( \REG|registers[14][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][10]~q ) ) ) ) # ( !\REG|registers[14][10]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[15][10]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[14][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][10]~q )) ) ) ) # ( !\REG|registers[14][10]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][10]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][10]~q )) ) ) )

	.dataa(!\REG|registers[15][10]~q ),
	.datab(!\REG|registers[13][10]~q ),
	.datac(!\REG|registers[12][10]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[14][10]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~7 .extended_lut = "off";
defparam \REG|Mux53~7 .lut_mask = 64'h0F330F330055FF55;
defparam \REG|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N6
cyclonev_lcell_comb \REG|Mux53~8 (
// Equation(s):
// \REG|Mux53~8_combout  = ( \REG|registers[6][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][10]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[7][10]~q ))) ) ) ) # ( !\REG|registers[6][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][10]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][10]~q ))) ) ) ) # ( \REG|registers[6][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[4][10]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][10]~q ) ) ) )

	.dataa(!\REG|registers[5][10]~q ),
	.datab(!\REG|registers[7][10]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[4][10]~q ),
	.datae(!\REG|registers[6][10]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~8 .extended_lut = "off";
defparam \REG|Mux53~8 .lut_mask = 64'h00F00FFF53535353;
defparam \REG|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \REG|Mux53~6 (
// Equation(s):
// \REG|Mux53~6_combout  = ( \REG|registers[1][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][10]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & ((\REG|registers[3][10]~q ))) ) ) ) # ( !\REG|registers[1][10]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][10]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][10]~q ))) ) ) ) # ( \REG|registers[1][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// (\REG|registers[0][10]~q ) ) ) ) # ( !\REG|registers[1][10]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][10]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REG|registers[2][10]~q ),
	.datab(!\REG|registers[0][10]~q ),
	.datac(!\REG|registers[3][10]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[1][10]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~6 .extended_lut = "off";
defparam \REG|Mux53~6 .lut_mask = 64'h330033FF550F550F;
defparam \REG|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N18
cyclonev_lcell_comb \REG|Mux53~9 (
// Equation(s):
// \REG|Mux53~9_combout  = ( \REG|Mux53~6_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux53~5_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|Mux53~7_combout ))) ) ) ) # ( !\REG|Mux53~6_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux53~5_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux53~7_combout ))) ) ) ) # ( \REG|Mux53~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # 
// (\REG|Mux53~8_combout ) ) ) ) # ( !\REG|Mux53~6_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux53~8_combout ) ) ) )

	.dataa(!\REG|Mux53~5_combout ),
	.datab(!\REG|Mux53~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|Mux53~8_combout ),
	.datae(!\REG|Mux53~6_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~9 .extended_lut = "off";
defparam \REG|Mux53~9 .lut_mask = 64'h000FF0FF53535353;
defparam \REG|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N36
cyclonev_lcell_comb \REG|Mux53~10 (
// Equation(s):
// \REG|Mux53~10_combout  = ( \REG|Mux53~4_combout  & ( \REG|Mux53~9_combout  ) ) # ( !\REG|Mux53~4_combout  & ( \REG|Mux53~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) ) # ( \REG|Mux53~4_combout  & ( !\REG|Mux53~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux53~4_combout ),
	.dataf(!\REG|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux53~10 .extended_lut = "off";
defparam \REG|Mux53~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \REG|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N24
cyclonev_lcell_comb \REG|Mux52~3 (
// Equation(s):
// \REG|Mux52~3_combout  = ( \REG|registers[27][11]~q  & ( \REG|registers[31][11]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[23][11]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][11]~q  & ( \REG|registers[31][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][11]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[23][11]~q )))) ) ) ) # ( \REG|registers[27][11]~q  & ( 
// !\REG|registers[31][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[19][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\REG|registers[23][11]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[27][11]~q  & ( !\REG|registers[31][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][11]~q ))))) ) ) )

	.dataa(!\REG|registers[19][11]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[23][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][11]~q ),
	.dataf(!\REG|registers[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~3 .extended_lut = "off";
defparam \REG|Mux52~3 .lut_mask = 64'h470047CC473347FF;
defparam \REG|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \REG|Mux52~2 (
// Equation(s):
// \REG|Mux52~2_combout  = ( \REG|registers[26][11]~q  & ( \REG|registers[18][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][11]~q ))) ) ) ) # ( !\REG|registers[26][11]~q  & ( \REG|registers[18][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[22][11]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][11]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|registers[26][11]~q  & ( !\REG|registers[18][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[22][11]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][11]~q ))) ) ) ) # ( !\REG|registers[26][11]~q  & ( !\REG|registers[18][11]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][11]~q )))) ) ) )

	.dataa(!\REG|registers[30][11]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[22][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][11]~q ),
	.dataf(!\REG|registers[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~2 .extended_lut = "off";
defparam \REG|Mux52~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REG|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N0
cyclonev_lcell_comb \REG|Mux52~0 (
// Equation(s):
// \REG|Mux52~0_combout  = ( \REG|registers[16][11]~q  & ( \REG|registers[20][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[28][11]~q ))) ) ) ) # ( !\REG|registers[16][11]~q  & ( \REG|registers[20][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[28][11]~q )))) ) ) ) # ( \REG|registers[16][11]~q  & ( !\REG|registers[20][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[28][11]~q )))) ) ) ) # ( !\REG|registers[16][11]~q  & ( !\REG|registers[20][11]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[28][11]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[28][11]~q ),
	.datad(!\REG|registers[24][11]~q ),
	.datae(!\REG|registers[16][11]~q ),
	.dataf(!\REG|registers[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~0 .extended_lut = "off";
defparam \REG|Mux52~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \REG|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N15
cyclonev_lcell_comb \REG|Mux52~1 (
// Equation(s):
// \REG|Mux52~1_combout  = ( \REG|registers[25][11]~q  & ( \REG|registers[17][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][11]~q ))) ) ) ) # ( !\REG|registers[25][11]~q  & ( \REG|registers[17][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[21][11]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][11]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// \REG|registers[25][11]~q  & ( !\REG|registers[17][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[21][11]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[29][11]~q ))) ) ) ) # ( !\REG|registers[25][11]~q  & ( !\REG|registers[17][11]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][11]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[29][11]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[21][11]~q ),
	.datae(!\REG|registers[25][11]~q ),
	.dataf(!\REG|registers[17][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~1 .extended_lut = "off";
defparam \REG|Mux52~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \REG|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N0
cyclonev_lcell_comb \REG|Mux52~4 (
// Equation(s):
// \REG|Mux52~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux52~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux52~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] 
// & (\REG|Mux52~3_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux52~1_combout  & ( (\REG|Mux52~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux52~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux52~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux52~3_combout 
// )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux52~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|Mux52~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|Mux52~3_combout ),
	.datac(!\REG|Mux52~2_combout ),
	.datad(!\REG|Mux52~0_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REG|Mux52~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~4 .extended_lut = "off";
defparam \REG|Mux52~4 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \REG|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N0
cyclonev_lcell_comb \REG|Mux52~8 (
// Equation(s):
// \REG|Mux52~8_combout  = ( \REG|registers[6][11]~q  & ( \REG|registers[7][11]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[5][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][11]~q  & ( \REG|registers[7][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][11]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[6][11]~q  & ( !\REG|registers[7][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[4][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][11]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\REG|registers[6][11]~q  & ( !\REG|registers[7][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][11]~q )))) ) ) )

	.dataa(!\REG|registers[5][11]~q ),
	.datab(!\REG|registers[4][11]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][11]~q ),
	.dataf(!\REG|registers[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~8 .extended_lut = "off";
defparam \REG|Mux52~8 .lut_mask = 64'h30503F50305F3F5F;
defparam \REG|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N12
cyclonev_lcell_comb \REG|Mux52~6 (
// Equation(s):
// \REG|Mux52~6_combout  = ( \REG|registers[1][11]~q  & ( \REG|registers[0][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][11]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][11]~q )))) ) ) ) # ( !\REG|registers[1][11]~q  & ( \REG|registers[0][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][11]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][11]~q ))))) ) ) ) # ( \REG|registers[1][11]~q  & ( !\REG|registers[0][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][11]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][11]~q ))))) ) ) ) # ( !\REG|registers[1][11]~q  & ( !\REG|registers[0][11]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][11]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][11]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[2][11]~q ),
	.datac(!\REG|registers[3][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[1][11]~q ),
	.dataf(!\REG|registers[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~6 .extended_lut = "off";
defparam \REG|Mux52~6 .lut_mask = 64'h110511AFBB05BBAF;
defparam \REG|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N48
cyclonev_lcell_comb \REG|Mux52~5 (
// Equation(s):
// \REG|Mux52~5_combout  = ( \REG|registers[10][11]~q  & ( \REG|registers[9][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[8][11]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][11]~q )))) ) ) ) # ( !\REG|registers[10][11]~q  & ( \REG|registers[9][11]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[8][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[11][11]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[10][11]~q  & ( !\REG|registers[9][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[8][11]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][11]~q )))) ) ) ) # ( !\REG|registers[10][11]~q  & ( 
// !\REG|registers[9][11]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[8][11]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\REG|registers[11][11]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[8][11]~q ),
	.datac(!\REG|registers[11][11]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][11]~q ),
	.dataf(!\REG|registers[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~5 .extended_lut = "off";
defparam \REG|Mux52~5 .lut_mask = 64'h2205770522AF77AF;
defparam \REG|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N54
cyclonev_lcell_comb \REG|Mux52~7 (
// Equation(s):
// \REG|Mux52~7_combout  = ( \REG|registers[14][11]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][11]~q ) ) ) ) # ( !\REG|registers[14][11]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[15][11]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[14][11]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][11]~q )) ) ) ) # ( !\REG|registers[14][11]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][11]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][11]~q )) ) ) )

	.dataa(!\REG|registers[15][11]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[13][11]~q ),
	.datad(!\REG|registers[12][11]~q ),
	.datae(!\REG|registers[14][11]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~7 .extended_lut = "off";
defparam \REG|Mux52~7 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \REG|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N30
cyclonev_lcell_comb \REG|Mux52~9 (
// Equation(s):
// \REG|Mux52~9_combout  = ( \REG|Mux52~7_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux52~5_combout ) ) ) ) # ( !\REG|Mux52~7_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|Mux52~5_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REG|Mux52~7_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux52~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux52~8_combout )) ) ) ) # ( !\REG|Mux52~7_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux52~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux52~8_combout )) ) ) )

	.dataa(!\REG|Mux52~8_combout ),
	.datab(!\REG|Mux52~6_combout ),
	.datac(!\REG|Mux52~5_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux52~7_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~9 .extended_lut = "off";
defparam \REG|Mux52~9 .lut_mask = 64'h335533550F000FFF;
defparam \REG|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N12
cyclonev_lcell_comb \REG|Mux52~10 (
// Equation(s):
// \REG|Mux52~10_combout  = ( \REG|Mux52~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux52~4_combout ) ) ) # ( !\REG|Mux52~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux52~4_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux52~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux52~10 .extended_lut = "off";
defparam \REG|Mux52~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \REG|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \REG|Mux51~2 (
// Equation(s):
// \REG|Mux51~2_combout  = ( \REG|registers[26][12]~q  & ( \REG|registers[30][12]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[22][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][12]~q  & ( \REG|registers[30][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[26][12]~q  & ( !\REG|registers[30][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[18][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[26][12]~q  & ( !\REG|registers[30][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][12]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][12]~q )))) ) ) )

	.dataa(!\REG|registers[22][12]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[18][12]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][12]~q ),
	.dataf(!\REG|registers[30][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~2 .extended_lut = "off";
defparam \REG|Mux51~2 .lut_mask = 64'h0C443F440C773F77;
defparam \REG|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N57
cyclonev_lcell_comb \REG|Mux51~0 (
// Equation(s):
// \REG|Mux51~0_combout  = ( \REG|registers[20][12]~q  & ( \REG|registers[24][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[16][12]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[28][12]~q ))) ) ) ) # ( !\REG|registers[20][12]~q  & ( \REG|registers[24][12]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][12]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[28][12]~q ))) ) ) ) # ( \REG|registers[20][12]~q  & ( !\REG|registers[24][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[16][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][12]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[20][12]~q  & ( !\REG|registers[24][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][12]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[28][12]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[28][12]~q ),
	.datac(!\REG|registers[16][12]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[20][12]~q ),
	.dataf(!\REG|registers[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~0 .extended_lut = "off";
defparam \REG|Mux51~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REG|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N36
cyclonev_lcell_comb \REG|Mux51~1 (
// Equation(s):
// \REG|Mux51~1_combout  = ( \REG|registers[25][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][12]~q ) ) ) ) # ( !\REG|registers[25][12]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[29][12]~q ) ) ) ) # ( \REG|registers[25][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][12]~q )) ) ) ) # ( !\REG|registers[25][12]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][12]~q )) ) ) )

	.dataa(!\REG|registers[21][12]~q ),
	.datab(!\REG|registers[17][12]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[29][12]~q ),
	.datae(!\REG|registers[25][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~1 .extended_lut = "off";
defparam \REG|Mux51~1 .lut_mask = 64'h35353535000FF0FF;
defparam \REG|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N6
cyclonev_lcell_comb \REG|Mux51~3 (
// Equation(s):
// \REG|Mux51~3_combout  = ( \REG|registers[23][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[31][12]~q ) ) ) ) # ( !\REG|registers[23][12]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[31][12]~q ) ) ) ) # ( \REG|registers[23][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[19][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[27][12]~q )) ) ) ) # ( !\REG|registers[23][12]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[19][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[27][12]~q )) ) ) )

	.dataa(!\REG|registers[27][12]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[19][12]~q ),
	.datad(!\REG|registers[31][12]~q ),
	.datae(!\REG|registers[23][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~3 .extended_lut = "off";
defparam \REG|Mux51~3 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \REG|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N24
cyclonev_lcell_comb \REG|Mux51~4 (
// Equation(s):
// \REG|Mux51~4_combout  = ( \REG|Mux51~1_combout  & ( \REG|Mux51~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux51~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux51~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|Mux51~1_combout  & ( \REG|Mux51~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// \REG|Mux51~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux51~2_combout ))) ) ) ) # ( \REG|Mux51~1_combout  & ( !\REG|Mux51~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux51~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux51~2_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\REG|Mux51~1_combout  & ( !\REG|Mux51~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|Mux51~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux51~2_combout )))) ) ) )

	.dataa(!\REG|Mux51~2_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|Mux51~0_combout ),
	.datae(!\REG|Mux51~1_combout ),
	.dataf(!\REG|Mux51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~4 .extended_lut = "off";
defparam \REG|Mux51~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REG|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N24
cyclonev_lcell_comb \REG|Mux51~8 (
// Equation(s):
// \REG|Mux51~8_combout  = ( \REG|registers[6][12]~q  & ( \REG|registers[7][12]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[5][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][12]~q  & ( \REG|registers[7][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][12]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[5][12]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REG|registers[6][12]~q  & ( 
// !\REG|registers[7][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[4][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[5][12]~q )))) ) ) ) # ( !\REG|registers[6][12]~q  & ( !\REG|registers[7][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][12]~q ))))) ) ) )

	.dataa(!\REG|registers[4][12]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[5][12]~q ),
	.datae(!\REG|registers[6][12]~q ),
	.dataf(!\REG|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~8 .extended_lut = "off";
defparam \REG|Mux51~8 .lut_mask = 64'h40704C7C43734F7F;
defparam \REG|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \REG|Mux51~6 (
// Equation(s):
// \REG|Mux51~6_combout  = ( \REG|registers[1][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & (\REG|registers[3][12]~q )) ) ) ) # ( !\REG|registers[1][12]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][12]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][12]~q )) ) ) ) # ( \REG|registers[1][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][12]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][12]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[0][12]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[3][12]~q ),
	.datac(!\REG|registers[0][12]~q ),
	.datad(!\REG|registers[2][12]~q ),
	.datae(!\REG|registers[1][12]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~6 .extended_lut = "off";
defparam \REG|Mux51~6 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \REG|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N12
cyclonev_lcell_comb \REG|Mux51~7 (
// Equation(s):
// \REG|Mux51~7_combout  = ( \REG|registers[15][12]~q  & ( \REG|registers[14][12]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[13][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[15][12]~q  & ( \REG|registers[14][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[12][12]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[13][12]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// \REG|registers[15][12]~q  & ( !\REG|registers[14][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][12]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[13][12]~q )))) ) ) ) # ( !\REG|registers[15][12]~q  & ( !\REG|registers[14][12]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][12]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][12]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[12][12]~q ),
	.datac(!\REG|registers[13][12]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[15][12]~q ),
	.dataf(!\REG|registers[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~7 .extended_lut = "off";
defparam \REG|Mux51~7 .lut_mask = 64'h2700275527AA27FF;
defparam \REG|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N12
cyclonev_lcell_comb \REG|Mux51~5 (
// Equation(s):
// \REG|Mux51~5_combout  = ( \REG|registers[11][12]~q  & ( \REG|registers[8][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[10][12]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[9][12]~q ))) ) ) ) # ( !\REG|registers[11][12]~q  & ( \REG|registers[8][12]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[10][12]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][12]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REG|registers[11][12]~q  & ( !\REG|registers[8][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[10][12]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[9][12]~q ))) ) ) ) # ( !\REG|registers[11][12]~q  & ( 
// !\REG|registers[8][12]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[10][12]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[9][12]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REG|registers[9][12]~q ),
	.datab(!\REG|registers[10][12]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[11][12]~q ),
	.dataf(!\REG|registers[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~5 .extended_lut = "off";
defparam \REG|Mux51~5 .lut_mask = 64'h0530053FF530F53F;
defparam \REG|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N48
cyclonev_lcell_comb \REG|Mux51~9 (
// Equation(s):
// \REG|Mux51~9_combout  = ( \REG|Mux51~7_combout  & ( \REG|Mux51~5_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux51~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux51~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|Mux51~7_combout  & ( \REG|Mux51~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|Mux51~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux51~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( 
// \REG|Mux51~7_combout  & ( !\REG|Mux51~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux51~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & (\REG|Mux51~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\REG|Mux51~7_combout  & ( !\REG|Mux51~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux51~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux51~8_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux51~8_combout ),
	.datad(!\REG|Mux51~6_combout ),
	.datae(!\REG|Mux51~7_combout ),
	.dataf(!\REG|Mux51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~9 .extended_lut = "off";
defparam \REG|Mux51~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \REG|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N36
cyclonev_lcell_comb \REG|Mux51~10 (
// Equation(s):
// \REG|Mux51~10_combout  = (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ((\REG|Mux51~9_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\REG|Mux51~4_combout ))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REG|Mux51~4_combout ),
	.datac(!\REG|Mux51~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux51~10 .extended_lut = "off";
defparam \REG|Mux51~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \REG|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N6
cyclonev_lcell_comb \REG|Mux50~6 (
// Equation(s):
// \REG|Mux50~6_combout  = ( \REG|registers[2][13]~q  & ( \REG|registers[0][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[1][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][13]~q ))) ) ) ) # ( !\REG|registers[2][13]~q  & ( \REG|registers[0][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[1][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][13]~q )))) ) ) ) # ( \REG|registers[2][13]~q  & ( !\REG|registers[0][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[1][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][13]~q )))) ) ) ) # ( !\REG|registers[2][13]~q  & ( !\REG|registers[0][13]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[1][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][13]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[3][13]~q ),
	.datac(!\REG|registers[1][13]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[2][13]~q ),
	.dataf(!\REG|registers[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~6 .extended_lut = "off";
defparam \REG|Mux50~6 .lut_mask = 64'h051105BBAF11AFBB;
defparam \REG|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \REG|Mux50~7 (
// Equation(s):
// \REG|Mux50~7_combout  = ( \REG|registers[14][13]~q  & ( \REG|registers[13][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[15][13]~q )))) ) ) ) # ( !\REG|registers[14][13]~q  & ( \REG|registers[13][13]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[15][13]~q )))) ) ) ) # ( \REG|registers[14][13]~q  & ( !\REG|registers[13][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][13]~q )))) ) ) ) # ( !\REG|registers[14][13]~q  & ( 
// !\REG|registers[13][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][13]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[12][13]~q ),
	.datad(!\REG|registers[15][13]~q ),
	.datae(!\REG|registers[14][13]~q ),
	.dataf(!\REG|registers[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~7 .extended_lut = "off";
defparam \REG|Mux50~7 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \REG|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \REG|Mux50~8 (
// Equation(s):
// \REG|Mux50~8_combout  = ( \REG|registers[4][13]~q  & ( \REG|registers[6][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][13]~q ))) ) ) ) # ( !\REG|registers[4][13]~q  & ( \REG|registers[6][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[5][13]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][13]~q ))) ) ) ) # ( 
// \REG|registers[4][13]~q  & ( !\REG|registers[6][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[5][13]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][13]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\REG|registers[4][13]~q  & ( !\REG|registers[6][13]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][13]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[7][13]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[5][13]~q ),
	.datae(!\REG|registers[4][13]~q ),
	.dataf(!\REG|registers[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~8 .extended_lut = "off";
defparam \REG|Mux50~8 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \REG|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N24
cyclonev_lcell_comb \REG|Mux50~5 (
// Equation(s):
// \REG|Mux50~5_combout  = ( \REG|registers[10][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[11][13]~q ))) ) ) ) # ( !\REG|registers[10][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][13]~q ))) ) ) ) # ( \REG|registers[10][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # 
// (\REG|registers[8][13]~q ) ) ) ) # ( !\REG|registers[10][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[8][13]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[8][13]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[9][13]~q ),
	.datad(!\REG|registers[11][13]~q ),
	.datae(!\REG|registers[10][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~5 .extended_lut = "off";
defparam \REG|Mux50~5 .lut_mask = 64'h444477770C3F0C3F;
defparam \REG|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N0
cyclonev_lcell_comb \REG|Mux50~9 (
// Equation(s):
// \REG|Mux50~9_combout  = ( \REG|Mux50~8_combout  & ( \REG|Mux50~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux50~6_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux50~7_combout )))) ) ) ) # ( !\REG|Mux50~8_combout  & ( \REG|Mux50~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux50~6_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux50~7_combout )))) ) ) ) # ( \REG|Mux50~8_combout  & ( !\REG|Mux50~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux50~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux50~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|Mux50~8_combout  & ( !\REG|Mux50~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux50~6_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & (((\REG|Mux50~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux50~6_combout ),
	.datac(!\REG|Mux50~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux50~8_combout ),
	.dataf(!\REG|Mux50~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~9 .extended_lut = "off";
defparam \REG|Mux50~9 .lut_mask = 64'h220522AF770577AF;
defparam \REG|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \REG|Mux50~1 (
// Equation(s):
// \REG|Mux50~1_combout  = ( \REG|registers[21][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[29][13]~q ) ) ) ) # ( !\REG|registers[21][13]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[29][13]~q ) ) ) ) # ( \REG|registers[21][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[25][13]~q ))) ) ) ) # ( !\REG|registers[21][13]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[25][13]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[17][13]~q ),
	.datac(!\REG|registers[29][13]~q ),
	.datad(!\REG|registers[25][13]~q ),
	.datae(!\REG|registers[21][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~1 .extended_lut = "off";
defparam \REG|Mux50~1 .lut_mask = 64'h227722770505AFAF;
defparam \REG|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N42
cyclonev_lcell_comb \REG|Mux50~0 (
// Equation(s):
// \REG|Mux50~0_combout  = ( \REG|registers[24][13]~q  & ( \REG|registers[16][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][13]~q )))) ) ) ) # ( !\REG|registers[24][13]~q  & ( \REG|registers[16][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][13]~q ))))) ) ) ) # ( \REG|registers[24][13]~q  & ( !\REG|registers[16][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][13]~q ))))) ) ) ) # ( !\REG|registers[24][13]~q  & ( !\REG|registers[16][13]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][13]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[20][13]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[28][13]~q ),
	.datae(!\REG|registers[24][13]~q ),
	.dataf(!\REG|registers[16][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~0 .extended_lut = "off";
defparam \REG|Mux50~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REG|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \REG|Mux50~2 (
// Equation(s):
// \REG|Mux50~2_combout  = ( \REG|registers[26][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][13]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[30][13]~q ))) ) ) ) # ( !\REG|registers[26][13]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][13]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][13]~q ))) ) ) ) # ( \REG|registers[26][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][13]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][13]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][13]~q ) ) ) )

	.dataa(!\REG|registers[22][13]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[18][13]~q ),
	.datad(!\REG|registers[30][13]~q ),
	.datae(!\REG|registers[26][13]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~2 .extended_lut = "off";
defparam \REG|Mux50~2 .lut_mask = 64'h0C0C3F3F44774477;
defparam \REG|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \REG|Mux50~3 (
// Equation(s):
// \REG|Mux50~3_combout  = ( \REG|registers[27][13]~q  & ( \REG|registers[19][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][13]~q ))) ) ) ) # ( !\REG|registers[27][13]~q  & ( \REG|registers[19][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][13]~q )))) ) ) ) # ( \REG|registers[27][13]~q  & ( !\REG|registers[19][13]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][13]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][13]~q )))) ) ) ) # ( !\REG|registers[27][13]~q  & ( !\REG|registers[19][13]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][13]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][13]~q )))) ) ) )

	.dataa(!\REG|registers[31][13]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[23][13]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][13]~q ),
	.dataf(!\REG|registers[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~3 .extended_lut = "off";
defparam \REG|Mux50~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \REG|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N6
cyclonev_lcell_comb \REG|Mux50~4 (
// Equation(s):
// \REG|Mux50~4_combout  = ( \REG|Mux50~2_combout  & ( \REG|Mux50~3_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux50~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux50~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|Mux50~2_combout  & ( \REG|Mux50~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// \REG|Mux50~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|Mux50~1_combout ))) ) ) ) # ( \REG|Mux50~2_combout  & ( !\REG|Mux50~3_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux50~0_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux50~1_combout  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|Mux50~2_combout  & ( !\REG|Mux50~3_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|Mux50~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux50~1_combout )))) ) ) )

	.dataa(!\REG|Mux50~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux50~0_combout ),
	.datae(!\REG|Mux50~2_combout ),
	.dataf(!\REG|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~4 .extended_lut = "off";
defparam \REG|Mux50~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REG|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N18
cyclonev_lcell_comb \REG|Mux50~10 (
// Equation(s):
// \REG|Mux50~10_combout  = ( \REG|Mux50~4_combout  & ( (\REG|Mux50~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux50~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux50~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux50~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux50~10 .extended_lut = "off";
defparam \REG|Mux50~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N48
cyclonev_lcell_comb \REG|Mux49~8 (
// Equation(s):
// \REG|Mux49~8_combout  = ( \REG|registers[6][14]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][14]~q ) ) ) ) # ( !\REG|registers[6][14]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[7][14]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[6][14]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][14]~q ))) ) ) ) # ( !\REG|registers[6][14]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][14]~q ))) ) ) )

	.dataa(!\REG|registers[7][14]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[4][14]~q ),
	.datad(!\REG|registers[5][14]~q ),
	.datae(!\REG|registers[6][14]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~8 .extended_lut = "off";
defparam \REG|Mux49~8 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \REG|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N0
cyclonev_lcell_comb \REG|Mux49~5 (
// Equation(s):
// \REG|Mux49~5_combout  = ( \REG|registers[10][14]~q  & ( \REG|registers[9][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[8][14]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[11][14]~q )))) ) ) ) # ( !\REG|registers[10][14]~q  & ( \REG|registers[9][14]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][14]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[11][14]~q )))) ) ) ) # ( \REG|registers[10][14]~q  & ( !\REG|registers[9][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[8][14]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[11][14]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REG|registers[10][14]~q  & ( !\REG|registers[9][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][14]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[11][14]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[8][14]~q ),
	.datac(!\REG|registers[11][14]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[10][14]~q ),
	.dataf(!\REG|registers[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~5 .extended_lut = "off";
defparam \REG|Mux49~5 .lut_mask = 64'h220522AF770577AF;
defparam \REG|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \REG|Mux49~7 (
// Equation(s):
// \REG|Mux49~7_combout  = ( \REG|registers[14][14]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[15][14]~q ))) ) ) ) # ( !\REG|registers[14][14]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][14]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][14]~q ))) ) ) ) # ( \REG|registers[14][14]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][14]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[14][14]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[12][14]~q ) ) ) )

	.dataa(!\REG|registers[13][14]~q ),
	.datab(!\REG|registers[15][14]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[12][14]~q ),
	.datae(!\REG|registers[14][14]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~7 .extended_lut = "off";
defparam \REG|Mux49~7 .lut_mask = 64'h00F00FFF53535353;
defparam \REG|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N12
cyclonev_lcell_comb \REG|Mux49~6 (
// Equation(s):
// \REG|Mux49~6_combout  = ( \REG|registers[1][14]~q  & ( \REG|registers[2][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][14]~q )))) ) ) ) # ( !\REG|registers[1][14]~q  & ( \REG|registers[2][14]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][14]~q ))) ) ) ) # ( \REG|registers[1][14]~q  & ( !\REG|registers[2][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][14]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][14]~q )))) ) ) ) # ( 
// !\REG|registers[1][14]~q  & ( !\REG|registers[2][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][14]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][14]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[3][14]~q ),
	.datad(!\REG|registers[0][14]~q ),
	.datae(!\REG|registers[1][14]~q ),
	.dataf(!\REG|registers[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~6 .extended_lut = "off";
defparam \REG|Mux49~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \REG|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N54
cyclonev_lcell_comb \REG|Mux49~9 (
// Equation(s):
// \REG|Mux49~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux49~7_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux49~5_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux49~8_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux49~6_combout  ) ) )

	.dataa(!\REG|Mux49~8_combout ),
	.datab(!\REG|Mux49~5_combout ),
	.datac(!\REG|Mux49~7_combout ),
	.datad(!\REG|Mux49~6_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~9 .extended_lut = "off";
defparam \REG|Mux49~9 .lut_mask = 64'h00FF555533330F0F;
defparam \REG|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \REG|Mux49~0 (
// Equation(s):
// \REG|Mux49~0_combout  = ( \REG|registers[24][14]~q  & ( \REG|registers[28][14]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[20][14]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[24][14]~q  & ( \REG|registers[28][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][14]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[24][14]~q  & ( !\REG|registers[28][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[16][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][14]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[24][14]~q  & ( !\REG|registers[28][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][14]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][14]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[16][14]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[20][14]~q ),
	.datae(!\REG|registers[24][14]~q ),
	.dataf(!\REG|registers[28][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~0 .extended_lut = "off";
defparam \REG|Mux49~0 .lut_mask = 64'h202A707A252F757F;
defparam \REG|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \REG|Mux49~1 (
// Equation(s):
// \REG|Mux49~1_combout  = ( \REG|registers[25][14]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][14]~q ) ) ) ) # ( !\REG|registers[25][14]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[29][14]~q ) ) ) ) # ( \REG|registers[25][14]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][14]~q ))) ) ) ) # ( !\REG|registers[25][14]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][14]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][14]~q ))) ) ) )

	.dataa(!\REG|registers[17][14]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[21][14]~q ),
	.datad(!\REG|registers[29][14]~q ),
	.datae(!\REG|registers[25][14]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~1 .extended_lut = "off";
defparam \REG|Mux49~1 .lut_mask = 64'h474747470033CCFF;
defparam \REG|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \REG|Mux49~3 (
// Equation(s):
// \REG|Mux49~3_combout  = ( \REG|registers[27][14]~q  & ( \REG|registers[19][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][14]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][14]~q ))) ) ) ) # ( !\REG|registers[27][14]~q  & ( \REG|registers[19][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][14]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][14]~q )))) ) ) ) # ( \REG|registers[27][14]~q  & ( !\REG|registers[19][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][14]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][14]~q )))) ) ) ) # ( !\REG|registers[27][14]~q  & ( !\REG|registers[19][14]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][14]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][14]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[31][14]~q ),
	.datac(!\REG|registers[23][14]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][14]~q ),
	.dataf(!\REG|registers[19][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~3 .extended_lut = "off";
defparam \REG|Mux49~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \REG|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N48
cyclonev_lcell_comb \REG|Mux49~2 (
// Equation(s):
// \REG|Mux49~2_combout  = ( \REG|registers[26][14]~q  & ( \REG|registers[22][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][14]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][14]~q ))) ) ) ) # ( !\REG|registers[26][14]~q  & ( \REG|registers[22][14]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][14]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][14]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[26][14]~q  & ( !\REG|registers[22][14]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// \REG|registers[18][14]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][14]~q ))) ) ) ) # ( !\REG|registers[26][14]~q  & ( !\REG|registers[22][14]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[18][14]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][14]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\REG|registers[30][14]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[18][14]~q ),
	.datae(!\REG|registers[26][14]~q ),
	.dataf(!\REG|registers[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~2 .extended_lut = "off";
defparam \REG|Mux49~2 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \REG|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N39
cyclonev_lcell_comb \REG|Mux49~4 (
// Equation(s):
// \REG|Mux49~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux49~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux49~3_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ( \REG|Mux49~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux49~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux49~1_combout ))) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux49~2_combout  & ( (\REG|Mux49~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// !\REG|Mux49~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux49~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux49~1_combout ))) ) ) )

	.dataa(!\REG|Mux49~0_combout ),
	.datab(!\REG|Mux49~1_combout ),
	.datac(!\REG|Mux49~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REG|Mux49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~4 .extended_lut = "off";
defparam \REG|Mux49~4 .lut_mask = 64'h5533000F5533FF0F;
defparam \REG|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \REG|Mux49~10 (
// Equation(s):
// \REG|Mux49~10_combout  = ( \REG|Mux49~4_combout  & ( (\REG|Mux49~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux49~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux49~9_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux49~9_combout ),
	.datad(gnd),
	.datae(!\REG|Mux49~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux49~10 .extended_lut = "off";
defparam \REG|Mux49~10 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \REG|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N42
cyclonev_lcell_comb \REG|Mux48~1 (
// Equation(s):
// \REG|Mux48~1_combout  = ( \REG|registers[25][15]~q  & ( \REG|registers[29][15]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[21][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][15]~q  & ( \REG|registers[29][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][15]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[25][15]~q  & ( !\REG|registers[29][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[17][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][15]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[25][15]~q  & ( !\REG|registers[29][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[21][15]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[21][15]~q ),
	.datac(!\REG|registers[17][15]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[25][15]~q ),
	.dataf(!\REG|registers[29][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~1 .extended_lut = "off";
defparam \REG|Mux48~1 .lut_mask = 64'h0A225F220A775F77;
defparam \REG|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N48
cyclonev_lcell_comb \REG|Mux48~0 (
// Equation(s):
// \REG|Mux48~0_combout  = ( \REG|registers[24][15]~q  & ( \REG|registers[20][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][15]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[28][15]~q )))) ) ) ) # ( !\REG|registers[24][15]~q  & ( \REG|registers[20][15]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][15]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[28][15]~q )))) ) ) ) # ( \REG|registers[24][15]~q  & ( !\REG|registers[20][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[28][15]~q )))) ) ) ) # ( 
// !\REG|registers[24][15]~q  & ( !\REG|registers[20][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[28][15]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[16][15]~q ),
	.datad(!\REG|registers[28][15]~q ),
	.datae(!\REG|registers[24][15]~q ),
	.dataf(!\REG|registers[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~0 .extended_lut = "off";
defparam \REG|Mux48~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REG|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N54
cyclonev_lcell_comb \REG|Mux48~3 (
// Equation(s):
// \REG|Mux48~3_combout  = ( \REG|registers[27][15]~q  & ( \REG|registers[31][15]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[23][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][15]~q  & ( \REG|registers[31][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[23][15]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[27][15]~q  & ( !\REG|registers[31][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[19][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[23][15]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[27][15]~q  & ( !\REG|registers[31][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[23][15]~q )))) ) ) )

	.dataa(!\REG|registers[23][15]~q ),
	.datab(!\REG|registers[19][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[27][15]~q ),
	.dataf(!\REG|registers[31][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~3 .extended_lut = "off";
defparam \REG|Mux48~3 .lut_mask = 64'h30503F50305F3F5F;
defparam \REG|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N0
cyclonev_lcell_comb \REG|Mux48~2 (
// Equation(s):
// \REG|Mux48~2_combout  = ( \REG|registers[26][15]~q  & ( \REG|registers[22][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[18][15]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[30][15]~q ))) ) ) ) # ( !\REG|registers[26][15]~q  & ( \REG|registers[22][15]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[18][15]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[30][15]~q ))) ) ) ) # ( \REG|registers[26][15]~q  & ( !\REG|registers[22][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[18][15]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[30][15]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[26][15]~q  & ( !\REG|registers[22][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[18][15]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[30][15]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\REG|registers[30][15]~q ),
	.datab(!\REG|registers[18][15]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[26][15]~q ),
	.dataf(!\REG|registers[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~2 .extended_lut = "off";
defparam \REG|Mux48~2 .lut_mask = 64'h300530F53F053FF5;
defparam \REG|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N18
cyclonev_lcell_comb \REG|Mux48~4 (
// Equation(s):
// \REG|Mux48~4_combout  = ( \REG|Mux48~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux48~3_combout ) ) ) ) # ( !\REG|Mux48~2_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|Mux48~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|Mux48~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux48~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux48~1_combout )) ) ) ) # ( !\REG|Mux48~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux48~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux48~1_combout )) ) ) )

	.dataa(!\REG|Mux48~1_combout ),
	.datab(!\REG|Mux48~0_combout ),
	.datac(!\REG|Mux48~3_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux48~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~4 .extended_lut = "off";
defparam \REG|Mux48~4 .lut_mask = 64'h33553355000FFF0F;
defparam \REG|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N18
cyclonev_lcell_comb \REG|Mux48~8 (
// Equation(s):
// \REG|Mux48~8_combout  = ( \REG|registers[6][15]~q  & ( \REG|registers[5][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[4][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][15]~q )))) ) ) ) # ( !\REG|registers[6][15]~q  & ( \REG|registers[5][15]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[4][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[7][15]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[6][15]~q  & ( !\REG|registers[5][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[4][15]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][15]~q )))) ) ) ) # ( !\REG|registers[6][15]~q  & ( 
// !\REG|registers[5][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[4][15]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\REG|registers[7][15]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[4][15]~q ),
	.datac(!\REG|registers[7][15]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][15]~q ),
	.dataf(!\REG|registers[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~8 .extended_lut = "off";
defparam \REG|Mux48~8 .lut_mask = 64'h2205770522AF77AF;
defparam \REG|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N24
cyclonev_lcell_comb \REG|Mux48~5 (
// Equation(s):
// \REG|Mux48~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[10][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][15]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[10][15]~q  & ( (\REG|registers[8][15]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[10][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][15]~q )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[10][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// \REG|registers[8][15]~q ) ) ) )

	.dataa(!\REG|registers[11][15]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[9][15]~q ),
	.datad(!\REG|registers[8][15]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~5 .extended_lut = "off";
defparam \REG|Mux48~5 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \REG|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N30
cyclonev_lcell_comb \REG|Mux48~7 (
// Equation(s):
// \REG|Mux48~7_combout  = ( \REG|registers[14][15]~q  & ( \REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[12][15]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][15]~q )))) ) ) ) # ( !\REG|registers[14][15]~q  & ( \REG|registers[13][15]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[12][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[15][15]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[14][15]~q  & ( !\REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][15]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][15]~q )))) ) ) ) # ( !\REG|registers[14][15]~q  & ( 
// !\REG|registers[13][15]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][15]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\REG|registers[15][15]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[12][15]~q ),
	.datac(!\REG|registers[15][15]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[14][15]~q ),
	.dataf(!\REG|registers[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~7 .extended_lut = "off";
defparam \REG|Mux48~7 .lut_mask = 64'h2205770522AF77AF;
defparam \REG|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N54
cyclonev_lcell_comb \REG|Mux48~6 (
// Equation(s):
// \REG|Mux48~6_combout  = ( \REG|registers[3][15]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[1][15]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[3][15]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[1][15]~q ) ) ) ) # ( \REG|registers[3][15]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][15]~q )) ) ) ) # ( !\REG|registers[3][15]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][15]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][15]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[2][15]~q ),
	.datac(!\REG|registers[0][15]~q ),
	.datad(!\REG|registers[1][15]~q ),
	.datae(!\REG|registers[3][15]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~6 .extended_lut = "off";
defparam \REG|Mux48~6 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \REG|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N39
cyclonev_lcell_comb \REG|Mux48~9 (
// Equation(s):
// \REG|Mux48~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux48~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux48~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|Mux48~7_combout ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux48~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux48~5_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux48~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux48~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux48~7_combout 
// ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux48~6_combout  & ( (\REG|Mux48~5_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|Mux48~8_combout ),
	.datab(!\REG|Mux48~5_combout ),
	.datac(!\REG|Mux48~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REG|Mux48~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~9 .extended_lut = "off";
defparam \REG|Mux48~9 .lut_mask = 64'h0033550FFF33550F;
defparam \REG|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N6
cyclonev_lcell_comb \REG|Mux48~10 (
// Equation(s):
// \REG|Mux48~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux48~9_combout  & ( \REG|Mux48~4_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux48~9_combout  ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( !\REG|Mux48~9_combout  & ( \REG|Mux48~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux48~4_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REG|Mux48~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux48~10 .extended_lut = "off";
defparam \REG|Mux48~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \REG|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N42
cyclonev_lcell_comb \REG|Mux47~1 (
// Equation(s):
// \REG|Mux47~1_combout  = ( \REG|registers[25][16]~q  & ( \REG|registers[29][16]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][16]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][16]~q  & ( \REG|registers[29][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][16]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[21][16]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[25][16]~q  & ( 
// !\REG|registers[29][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[17][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[21][16]~q )))) ) ) ) # ( !\REG|registers[25][16]~q  & ( !\REG|registers[29][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][16]~q ))))) ) ) )

	.dataa(!\REG|registers[17][16]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[21][16]~q ),
	.datae(!\REG|registers[25][16]~q ),
	.dataf(!\REG|registers[29][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~1 .extended_lut = "off";
defparam \REG|Mux47~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \REG|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N12
cyclonev_lcell_comb \REG|Mux47~2 (
// Equation(s):
// \REG|Mux47~2_combout  = ( \REG|registers[26][16]~q  & ( \REG|registers[22][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[18][16]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][16]~q )))) ) ) ) # ( !\REG|registers[26][16]~q  & ( \REG|registers[22][16]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[18][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][16]~q )))) ) ) ) # ( \REG|registers[26][16]~q  & ( !\REG|registers[22][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[18][16]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[30][16]~q )))) ) ) ) # ( !\REG|registers[26][16]~q  & ( 
// !\REG|registers[22][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[18][16]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[30][16]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[18][16]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[30][16]~q ),
	.datae(!\REG|registers[26][16]~q ),
	.dataf(!\REG|registers[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~2 .extended_lut = "off";
defparam \REG|Mux47~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \REG|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N30
cyclonev_lcell_comb \REG|Mux47~0 (
// Equation(s):
// \REG|Mux47~0_combout  = ( \REG|registers[24][16]~q  & ( \REG|registers[28][16]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[20][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[24][16]~q  & ( \REG|registers[28][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[16][16]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[20][16]~q ))) ) ) ) # ( \REG|registers[24][16]~q  & ( 
// !\REG|registers[28][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[16][16]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[20][16]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[24][16]~q  & ( !\REG|registers[28][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][16]~q )))) ) ) )

	.dataa(!\REG|registers[20][16]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[16][16]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[24][16]~q ),
	.dataf(!\REG|registers[28][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~0 .extended_lut = "off";
defparam \REG|Mux47~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \REG|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N24
cyclonev_lcell_comb \REG|Mux47~3 (
// Equation(s):
// \REG|Mux47~3_combout  = ( \REG|registers[27][16]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][16]~q ) ) ) ) # ( !\REG|registers[27][16]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[31][16]~q ) ) ) ) # ( \REG|registers[27][16]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][16]~q ))) ) ) ) # ( !\REG|registers[27][16]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][16]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][16]~q ))) ) ) )

	.dataa(!\REG|registers[19][16]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[31][16]~q ),
	.datad(!\REG|registers[23][16]~q ),
	.datae(!\REG|registers[27][16]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~3 .extended_lut = "off";
defparam \REG|Mux47~3 .lut_mask = 64'h447744770303CFCF;
defparam \REG|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N33
cyclonev_lcell_comb \REG|Mux47~4 (
// Equation(s):
// \REG|Mux47~4_combout  = ( \REG|Mux47~3_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|Mux47~1_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|Mux47~3_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|Mux47~1_combout ) ) ) ) # ( \REG|Mux47~3_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux47~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux47~2_combout )) ) ) ) # ( !\REG|Mux47~3_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux47~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux47~2_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|Mux47~1_combout ),
	.datac(!\REG|Mux47~2_combout ),
	.datad(!\REG|Mux47~0_combout ),
	.datae(!\REG|Mux47~3_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~4 .extended_lut = "off";
defparam \REG|Mux47~4 .lut_mask = 64'h05AF05AF22227777;
defparam \REG|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N0
cyclonev_lcell_comb \REG|Mux47~7 (
// Equation(s):
// \REG|Mux47~7_combout  = ( \REG|registers[14][16]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][16]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][16]~q )) ) ) ) # ( !\REG|registers[14][16]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[13][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][16]~q )) ) ) ) # ( \REG|registers[14][16]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][16]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[14][16]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[12][16]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[12][16]~q ),
	.datac(!\REG|registers[15][16]~q ),
	.datad(!\REG|registers[13][16]~q ),
	.datae(!\REG|registers[14][16]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~7 .extended_lut = "off";
defparam \REG|Mux47~7 .lut_mask = 64'h2222777705AF05AF;
defparam \REG|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N30
cyclonev_lcell_comb \REG|Mux47~8 (
// Equation(s):
// \REG|Mux47~8_combout  = ( \REG|registers[6][16]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[7][16]~q )) ) ) ) # ( !\REG|registers[6][16]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][16]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][16]~q )) ) ) ) # ( \REG|registers[6][16]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[4][16]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][16]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][16]~q ) ) ) )

	.dataa(!\REG|registers[7][16]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[4][16]~q ),
	.datad(!\REG|registers[5][16]~q ),
	.datae(!\REG|registers[6][16]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~8 .extended_lut = "off";
defparam \REG|Mux47~8 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \REG|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N18
cyclonev_lcell_comb \REG|Mux47~5 (
// Equation(s):
// \REG|Mux47~5_combout  = ( \REG|registers[10][16]~q  & ( \REG|registers[11][16]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[9][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][16]~q  & ( \REG|registers[11][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][16]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[9][16]~q ))) ) ) ) # ( 
// \REG|registers[10][16]~q  & ( !\REG|registers[11][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[8][16]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][16]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|registers[10][16]~q  & ( !\REG|registers[11][16]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][16]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][16]~q )))) ) ) )

	.dataa(!\REG|registers[9][16]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[8][16]~q ),
	.datae(!\REG|registers[10][16]~q ),
	.dataf(!\REG|registers[11][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~5 .extended_lut = "off";
defparam \REG|Mux47~5 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REG|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N36
cyclonev_lcell_comb \REG|Mux47~6 (
// Equation(s):
// \REG|Mux47~6_combout  = ( \REG|registers[1][16]~q  & ( \REG|registers[2][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[0][16]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[3][16]~q ))) ) ) ) # ( !\REG|registers[1][16]~q  & ( \REG|registers[2][16]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[0][16]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][16]~q  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REG|registers[1][16]~q  & ( !\REG|registers[2][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][16]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[3][16]~q ))) ) ) ) # ( !\REG|registers[1][16]~q  & ( 
// !\REG|registers[2][16]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][16]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[3][16]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REG|registers[3][16]~q ),
	.datab(!\REG|registers[0][16]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[1][16]~q ),
	.dataf(!\REG|registers[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~6 .extended_lut = "off";
defparam \REG|Mux47~6 .lut_mask = 64'h30053F0530F53FF5;
defparam \REG|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N36
cyclonev_lcell_comb \REG|Mux47~9 (
// Equation(s):
// \REG|Mux47~9_combout  = ( \REG|Mux47~5_combout  & ( \REG|Mux47~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux47~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux47~7_combout ))) ) ) ) # ( !\REG|Mux47~5_combout  & ( \REG|Mux47~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux47~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux47~7_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// \REG|Mux47~5_combout  & ( !\REG|Mux47~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux47~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux47~7_combout ))) ) ) ) # ( !\REG|Mux47~5_combout  & ( !\REG|Mux47~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux47~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux47~7_combout )))) ) ) )

	.dataa(!\REG|Mux47~7_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|Mux47~8_combout ),
	.datae(!\REG|Mux47~5_combout ),
	.dataf(!\REG|Mux47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~9 .extended_lut = "off";
defparam \REG|Mux47~9 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \REG|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N33
cyclonev_lcell_comb \REG|Mux47~10 (
// Equation(s):
// \REG|Mux47~10_combout  = ( \REG|Mux47~4_combout  & ( \REG|Mux47~9_combout  ) ) # ( !\REG|Mux47~4_combout  & ( \REG|Mux47~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) ) # ( \REG|Mux47~4_combout  & ( !\REG|Mux47~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\REG|Mux47~4_combout ),
	.dataf(!\REG|Mux47~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux47~10 .extended_lut = "off";
defparam \REG|Mux47~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REG|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N24
cyclonev_lcell_comb \REG|Mux46~1 (
// Equation(s):
// \REG|Mux46~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[17][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[25][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & ((\REG|registers[29][17]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[17][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[21][17]~q ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[17][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[25][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[29][17]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[17][17]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[21][17]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[25][17]~q ),
	.datac(!\REG|registers[29][17]~q ),
	.datad(!\REG|registers[21][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|registers[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~1 .extended_lut = "off";
defparam \REG|Mux46~1 .lut_mask = 64'h00552727AAFF2727;
defparam \REG|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N42
cyclonev_lcell_comb \REG|Mux46~3 (
// Equation(s):
// \REG|Mux46~3_combout  = ( \REG|registers[27][17]~q  & ( \REG|registers[23][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[19][17]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[31][17]~q ))) ) ) ) # ( !\REG|registers[27][17]~q  & ( \REG|registers[23][17]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[19][17]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[31][17]~q ))) ) ) ) # ( \REG|registers[27][17]~q  & ( !\REG|registers[23][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[19][17]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[31][17]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[27][17]~q  & ( !\REG|registers[23][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[19][17]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[31][17]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\REG|registers[31][17]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[19][17]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][17]~q ),
	.dataf(!\REG|registers[23][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~3 .extended_lut = "off";
defparam \REG|Mux46~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \REG|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N54
cyclonev_lcell_comb \REG|Mux46~2 (
// Equation(s):
// \REG|Mux46~2_combout  = ( \REG|registers[26][17]~q  & ( \REG|registers[30][17]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[22][17]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][17]~q  & ( \REG|registers[30][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][17]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[22][17]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[26][17]~q  & ( 
// !\REG|registers[30][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[18][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[22][17]~q )))) ) ) ) # ( !\REG|registers[26][17]~q  & ( !\REG|registers[30][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[22][17]~q ))))) ) ) )

	.dataa(!\REG|registers[18][17]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[22][17]~q ),
	.datae(!\REG|registers[26][17]~q ),
	.dataf(!\REG|registers[30][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~2 .extended_lut = "off";
defparam \REG|Mux46~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \REG|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N18
cyclonev_lcell_comb \REG|Mux46~0 (
// Equation(s):
// \REG|Mux46~0_combout  = ( \REG|registers[24][17]~q  & ( \REG|registers[28][17]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[20][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[24][17]~q  & ( \REG|registers[28][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][17]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( \REG|registers[24][17]~q  & ( !\REG|registers[28][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[16][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][17]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( 
// !\REG|registers[24][17]~q  & ( !\REG|registers[28][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][17]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][17]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[20][17]~q ),
	.datad(!\REG|registers[16][17]~q ),
	.datae(!\REG|registers[24][17]~q ),
	.dataf(!\REG|registers[28][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~0 .extended_lut = "off";
defparam \REG|Mux46~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \REG|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N42
cyclonev_lcell_comb \REG|Mux46~4 (
// Equation(s):
// \REG|Mux46~4_combout  = ( \REG|Mux46~2_combout  & ( \REG|Mux46~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux46~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux46~3_combout )))) ) ) ) # ( !\REG|Mux46~2_combout  & ( \REG|Mux46~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|Mux46~1_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|Mux46~3_combout )))) ) ) ) # ( 
// \REG|Mux46~2_combout  & ( !\REG|Mux46~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux46~1_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux46~3_combout )))) ) ) ) # ( !\REG|Mux46~2_combout  & ( !\REG|Mux46~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux46~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux46~3_combout ))))) ) ) )

	.dataa(!\REG|Mux46~1_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|Mux46~3_combout ),
	.datae(!\REG|Mux46~2_combout ),
	.dataf(!\REG|Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~4 .extended_lut = "off";
defparam \REG|Mux46~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \REG|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N12
cyclonev_lcell_comb \REG|Mux46~8 (
// Equation(s):
// \REG|Mux46~8_combout  = ( \REG|registers[6][17]~q  & ( \REG|registers[5][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[4][17]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[7][17]~q )))) ) ) ) # ( !\REG|registers[6][17]~q  & ( \REG|registers[5][17]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][17]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[7][17]~q )))) ) ) ) # ( \REG|registers[6][17]~q  & ( !\REG|registers[5][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[4][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[7][17]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REG|registers[6][17]~q  & ( !\REG|registers[5][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][17]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[7][17]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REG|registers[4][17]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[7][17]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][17]~q ),
	.dataf(!\REG|registers[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~8 .extended_lut = "off";
defparam \REG|Mux46~8 .lut_mask = 64'h440344CF770377CF;
defparam \REG|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N54
cyclonev_lcell_comb \REG|Mux46~6 (
// Equation(s):
// \REG|Mux46~6_combout  = ( \REG|registers[1][17]~q  & ( \REG|registers[2][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][17]~q )))) ) ) ) # ( !\REG|registers[1][17]~q  & ( \REG|registers[2][17]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][17]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][17]~q ))) ) ) ) # ( \REG|registers[1][17]~q  & ( !\REG|registers[2][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][17]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][17]~q )))) ) ) ) # ( 
// !\REG|registers[1][17]~q  & ( !\REG|registers[2][17]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][17]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[3][17]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[3][17]~q ),
	.datad(!\REG|registers[0][17]~q ),
	.datae(!\REG|registers[1][17]~q ),
	.dataf(!\REG|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~6 .extended_lut = "off";
defparam \REG|Mux46~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \REG|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N48
cyclonev_lcell_comb \REG|Mux46~5 (
// Equation(s):
// \REG|Mux46~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[11][17]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[10][17]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[9][17]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|registers[8][17]~q  ) ) )

	.dataa(!\REG|registers[10][17]~q ),
	.datab(!\REG|registers[11][17]~q ),
	.datac(!\REG|registers[9][17]~q ),
	.datad(!\REG|registers[8][17]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~5 .extended_lut = "off";
defparam \REG|Mux46~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \REG|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N54
cyclonev_lcell_comb \REG|Mux46~7 (
// Equation(s):
// \REG|Mux46~7_combout  = ( \REG|registers[14][17]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][17]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][17]~q )) ) ) ) # ( !\REG|registers[14][17]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[13][17]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][17]~q )) ) ) ) # ( \REG|registers[14][17]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][17]~q ) ) ) ) # ( !\REG|registers[14][17]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][17]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[12][17]~q ),
	.datab(!\REG|registers[15][17]~q ),
	.datac(!\REG|registers[13][17]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[14][17]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~7 .extended_lut = "off";
defparam \REG|Mux46~7 .lut_mask = 64'h550055FF0F330F33;
defparam \REG|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N24
cyclonev_lcell_comb \REG|Mux46~9 (
// Equation(s):
// \REG|Mux46~9_combout  = ( \REG|Mux46~5_combout  & ( \REG|Mux46~7_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux46~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux46~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|Mux46~5_combout  & ( \REG|Mux46~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|Mux46~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux46~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( 
// \REG|Mux46~5_combout  & ( !\REG|Mux46~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux46~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & (\REG|Mux46~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\REG|Mux46~5_combout  & ( !\REG|Mux46~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux46~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux46~8_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux46~8_combout ),
	.datad(!\REG|Mux46~6_combout ),
	.datae(!\REG|Mux46~5_combout ),
	.dataf(!\REG|Mux46~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~9 .extended_lut = "off";
defparam \REG|Mux46~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \REG|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N42
cyclonev_lcell_comb \REG|Mux46~10 (
// Equation(s):
// \REG|Mux46~10_combout  = ( \REG|Mux46~4_combout  & ( \REG|Mux46~9_combout  ) ) # ( !\REG|Mux46~4_combout  & ( \REG|Mux46~9_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) ) # ( \REG|Mux46~4_combout  & ( !\REG|Mux46~9_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG|Mux46~4_combout ),
	.dataf(!\REG|Mux46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux46~10 .extended_lut = "off";
defparam \REG|Mux46~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \REG|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N24
cyclonev_lcell_comb \REG|Mux45~7 (
// Equation(s):
// \REG|Mux45~7_combout  = ( \REG|registers[14][18]~q  & ( \REG|registers[15][18]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[13][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[14][18]~q  & ( \REG|registers[15][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][18]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[14][18]~q  & ( !\REG|registers[15][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[12][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][18]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\REG|registers[14][18]~q  & ( !\REG|registers[15][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][18]~q )))) ) ) )

	.dataa(!\REG|registers[13][18]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[12][18]~q ),
	.datae(!\REG|registers[14][18]~q ),
	.dataf(!\REG|registers[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~7 .extended_lut = "off";
defparam \REG|Mux45~7 .lut_mask = 64'h04C434F407C737F7;
defparam \REG|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \REG|Mux45~5 (
// Equation(s):
// \REG|Mux45~5_combout  = ( \REG|registers[10][18]~q  & ( \REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][18]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][18]~q )))) ) ) ) # ( !\REG|registers[10][18]~q  & ( \REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[9][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[11][18]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[10][18]~q  & ( !\REG|registers[8][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][18]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][18]~q )))) ) ) ) # ( !\REG|registers[10][18]~q  & ( !\REG|registers[8][18]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][18]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][18]~q ))))) ) ) )

	.dataa(!\REG|registers[9][18]~q ),
	.datab(!\REG|registers[11][18]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][18]~q ),
	.dataf(!\REG|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~5 .extended_lut = "off";
defparam \REG|Mux45~5 .lut_mask = 64'h00530F53F053FF53;
defparam \REG|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N30
cyclonev_lcell_comb \REG|Mux45~8 (
// Equation(s):
// \REG|Mux45~8_combout  = ( \REG|registers[6][18]~q  & ( \REG|registers[7][18]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[5][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][18]~q  & ( \REG|registers[7][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[4][18]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[5][18]~q ))) ) ) ) # ( \REG|registers[6][18]~q  & ( 
// !\REG|registers[7][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[4][18]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[5][18]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\REG|registers[6][18]~q  & ( !\REG|registers[7][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][18]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[5][18]~q ),
	.datac(!\REG|registers[4][18]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][18]~q ),
	.dataf(!\REG|registers[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~8 .extended_lut = "off";
defparam \REG|Mux45~8 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \REG|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \REG|Mux45~6 (
// Equation(s):
// \REG|Mux45~6_combout  = ( \REG|registers[1][18]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & (\REG|registers[3][18]~q )) ) ) ) # ( !\REG|registers[1][18]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][18]~q )) ) ) ) # ( \REG|registers[1][18]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][18]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][18]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[0][18]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[3][18]~q ),
	.datac(!\REG|registers[0][18]~q ),
	.datad(!\REG|registers[2][18]~q ),
	.datae(!\REG|registers[1][18]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~6 .extended_lut = "off";
defparam \REG|Mux45~6 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \REG|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \REG|Mux45~9 (
// Equation(s):
// \REG|Mux45~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux45~7_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux45~8_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux45~5_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux45~6_combout  ) ) )

	.dataa(!\REG|Mux45~7_combout ),
	.datab(!\REG|Mux45~5_combout ),
	.datac(!\REG|Mux45~8_combout ),
	.datad(!\REG|Mux45~6_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~9 .extended_lut = "off";
defparam \REG|Mux45~9 .lut_mask = 64'h00FF33330F0F5555;
defparam \REG|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N42
cyclonev_lcell_comb \REG|Mux45~1 (
// Equation(s):
// \REG|Mux45~1_combout  = ( \REG|registers[25][18]~q  & ( \REG|registers[29][18]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][18]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][18]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][18]~q  & ( \REG|registers[29][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][18]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[21][18]~q )))) ) ) ) # ( \REG|registers[25][18]~q  & ( 
// !\REG|registers[29][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[17][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\REG|registers[21][18]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[25][18]~q  & ( !\REG|registers[29][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][18]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][18]~q ))))) ) ) )

	.dataa(!\REG|registers[17][18]~q ),
	.datab(!\REG|registers[21][18]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[25][18]~q ),
	.dataf(!\REG|registers[29][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~1 .extended_lut = "off";
defparam \REG|Mux45~1 .lut_mask = 64'h530053F0530F53FF;
defparam \REG|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N39
cyclonev_lcell_comb \REG|Mux45~0 (
// Equation(s):
// \REG|Mux45~0_combout  = ( \REG|registers[24][18]~q  & ( \REG|registers[20][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[16][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[28][18]~q )))) ) ) ) # ( !\REG|registers[24][18]~q  & ( \REG|registers[20][18]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][18]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[28][18]~q )))) ) ) ) # ( \REG|registers[24][18]~q  & ( !\REG|registers[20][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[16][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[28][18]~q )))) ) ) ) # ( 
// !\REG|registers[24][18]~q  & ( !\REG|registers[20][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][18]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[28][18]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[16][18]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[28][18]~q ),
	.datae(!\REG|registers[24][18]~q ),
	.dataf(!\REG|registers[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~0 .extended_lut = "off";
defparam \REG|Mux45~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \REG|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \REG|Mux45~3 (
// Equation(s):
// \REG|Mux45~3_combout  = ( \REG|registers[27][18]~q  & ( \REG|registers[23][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[19][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][18]~q )))) ) ) ) # ( !\REG|registers[27][18]~q  & ( \REG|registers[23][18]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[19][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[31][18]~q )))) ) ) ) # ( \REG|registers[27][18]~q  & ( !\REG|registers[23][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[19][18]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][18]~q )))) ) ) ) # ( !\REG|registers[27][18]~q  & ( 
// !\REG|registers[23][18]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[19][18]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[31][18]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[19][18]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[31][18]~q ),
	.datae(!\REG|registers[27][18]~q ),
	.dataf(!\REG|registers[23][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~3 .extended_lut = "off";
defparam \REG|Mux45~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \REG|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \REG|Mux45~2 (
// Equation(s):
// \REG|Mux45~2_combout  = ( \REG|registers[26][18]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][18]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][18]~q )) ) ) ) # ( !\REG|registers[26][18]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[22][18]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][18]~q )) ) ) ) # ( \REG|registers[26][18]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[18][18]~q ) ) ) ) # ( !\REG|registers[26][18]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][18]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[30][18]~q ),
	.datab(!\REG|registers[22][18]~q ),
	.datac(!\REG|registers[18][18]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[26][18]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~2 .extended_lut = "off";
defparam \REG|Mux45~2 .lut_mask = 64'h0F000FFF33553355;
defparam \REG|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N42
cyclonev_lcell_comb \REG|Mux45~4 (
// Equation(s):
// \REG|Mux45~4_combout  = ( \REG|Mux45~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux45~3_combout ) ) ) ) # ( !\REG|Mux45~2_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|Mux45~3_combout ) ) ) ) # ( \REG|Mux45~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux45~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux45~1_combout )) ) ) ) # ( !\REG|Mux45~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux45~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux45~1_combout )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|Mux45~1_combout ),
	.datac(!\REG|Mux45~0_combout ),
	.datad(!\REG|Mux45~3_combout ),
	.datae(!\REG|Mux45~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~4 .extended_lut = "off";
defparam \REG|Mux45~4 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \REG|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N39
cyclonev_lcell_comb \REG|Mux45~10 (
// Equation(s):
// \REG|Mux45~10_combout  = ( \REG|Mux45~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux45~9_combout ) ) ) # ( !\REG|Mux45~4_combout  & ( (\REG|Mux45~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) 
// )

	.dataa(!\REG|Mux45~9_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux45~10 .extended_lut = "off";
defparam \REG|Mux45~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \REG|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N54
cyclonev_lcell_comb \REG|Mux44~7 (
// Equation(s):
// \REG|Mux44~7_combout  = ( \REG|registers[14][19]~q  & ( \REG|registers[15][19]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[13][19]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[14][19]~q  & ( \REG|registers[15][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][19]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[14][19]~q  & ( !\REG|registers[15][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[12][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][19]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\REG|registers[14][19]~q  & ( !\REG|registers[15][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][19]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][19]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[12][19]~q ),
	.datac(!\REG|registers[13][19]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[14][19]~q ),
	.dataf(!\REG|registers[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~7 .extended_lut = "off";
defparam \REG|Mux44~7 .lut_mask = 64'h220A770A225F775F;
defparam \REG|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N48
cyclonev_lcell_comb \REG|Mux44~8 (
// Equation(s):
// \REG|Mux44~8_combout  = ( \REG|registers[6][19]~q  & ( \REG|registers[4][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][19]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][19]~q )))) ) ) ) # ( !\REG|registers[6][19]~q  & ( \REG|registers[4][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][19]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][19]~q ))))) ) ) ) # ( \REG|registers[6][19]~q  & ( !\REG|registers[4][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][19]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][19]~q ))))) ) ) ) # ( !\REG|registers[6][19]~q  & ( !\REG|registers[4][19]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][19]~q ))))) ) ) )

	.dataa(!\REG|registers[5][19]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[7][19]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][19]~q ),
	.dataf(!\REG|registers[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~8 .extended_lut = "off";
defparam \REG|Mux44~8 .lut_mask = 64'h110311CFDD03DDCF;
defparam \REG|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N6
cyclonev_lcell_comb \REG|Mux44~6 (
// Equation(s):
// \REG|Mux44~6_combout  = ( \REG|registers[1][19]~q  & ( \REG|registers[2][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[0][19]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][19]~q )))) ) ) ) # ( !\REG|registers[1][19]~q  & ( \REG|registers[2][19]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][19]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][19]~q )))) ) ) ) # ( \REG|registers[1][19]~q  & ( !\REG|registers[2][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[0][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[3][19]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\REG|registers[1][19]~q  & ( !\REG|registers[2][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][19]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[3][19]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REG|registers[0][19]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[3][19]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[1][19]~q ),
	.dataf(!\REG|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~6 .extended_lut = "off";
defparam \REG|Mux44~6 .lut_mask = 64'h440344CF770377CF;
defparam \REG|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N9
cyclonev_lcell_comb \REG|Mux44~5 (
// Equation(s):
// \REG|Mux44~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[10][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[11][19]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[10][19]~q  & ( (\REG|registers[8][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[10][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[11][19]~q ))) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[10][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][19]~q ) ) ) )

	.dataa(!\REG|registers[9][19]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[8][19]~q ),
	.datad(!\REG|registers[11][19]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~5 .extended_lut = "off";
defparam \REG|Mux44~5 .lut_mask = 64'h0C0C44773F3F4477;
defparam \REG|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N12
cyclonev_lcell_comb \REG|Mux44~9 (
// Equation(s):
// \REG|Mux44~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux44~7_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux44~5_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux44~8_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux44~6_combout  ) ) )

	.dataa(!\REG|Mux44~7_combout ),
	.datab(!\REG|Mux44~8_combout ),
	.datac(!\REG|Mux44~6_combout ),
	.datad(!\REG|Mux44~5_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~9 .extended_lut = "off";
defparam \REG|Mux44~9 .lut_mask = 64'h0F0F333300FF5555;
defparam \REG|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N9
cyclonev_lcell_comb \REG|Mux44~0 (
// Equation(s):
// \REG|Mux44~0_combout  = ( \REG|registers[28][19]~q  & ( \REG|registers[16][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[20][19]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[24][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REG|registers[28][19]~q  & ( \REG|registers[16][19]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[20][19]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][19]~q )))) ) ) ) # ( \REG|registers[28][19]~q  & ( !\REG|registers[16][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[24][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// !\REG|registers[28][19]~q  & ( !\REG|registers[16][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][19]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[24][19]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[20][19]~q ),
	.datad(!\REG|registers[24][19]~q ),
	.datae(!\REG|registers[28][19]~q ),
	.dataf(!\REG|registers[16][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~0 .extended_lut = "off";
defparam \REG|Mux44~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \REG|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N54
cyclonev_lcell_comb \REG|Mux44~2 (
// Equation(s):
// \REG|Mux44~2_combout  = ( \REG|registers[26][19]~q  & ( \REG|registers[30][19]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[22][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][19]~q  & ( \REG|registers[30][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][19]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[22][19]~q ))) ) ) ) # ( 
// \REG|registers[26][19]~q  & ( !\REG|registers[30][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[18][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][19]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( !\REG|registers[26][19]~q  & ( !\REG|registers[30][19]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][19]~q )))) ) ) )

	.dataa(!\REG|registers[22][19]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[18][19]~q ),
	.datae(!\REG|registers[26][19]~q ),
	.dataf(!\REG|registers[30][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~2 .extended_lut = "off";
defparam \REG|Mux44~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REG|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N3
cyclonev_lcell_comb \REG|Mux44~3 (
// Equation(s):
// \REG|Mux44~3_combout  = ( \REG|registers[27][19]~q  & ( \REG|registers[31][19]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[23][19]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[27][19]~q  & ( \REG|registers[31][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][19]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[23][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[27][19]~q  & ( 
// !\REG|registers[31][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[19][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[23][19]~q )))) ) ) ) # ( !\REG|registers[27][19]~q  & ( !\REG|registers[31][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][19]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][19]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[19][19]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[23][19]~q ),
	.datae(!\REG|registers[27][19]~q ),
	.dataf(!\REG|registers[31][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~3 .extended_lut = "off";
defparam \REG|Mux44~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \REG|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \REG|Mux44~1 (
// Equation(s):
// \REG|Mux44~1_combout  = ( \REG|registers[29][19]~q  & ( \REG|registers[17][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[21][19]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[25][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REG|registers[29][19]~q  & ( \REG|registers[17][19]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[21][19]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[25][19]~q )))) ) ) ) # ( \REG|registers[29][19]~q  & ( !\REG|registers[17][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][19]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[25][19]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REG|registers[29][19]~q  & ( 
// !\REG|registers[17][19]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][19]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[25][19]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[21][19]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[25][19]~q ),
	.datae(!\REG|registers[29][19]~q ),
	.dataf(!\REG|registers[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~1 .extended_lut = "off";
defparam \REG|Mux44~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \REG|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N27
cyclonev_lcell_comb \REG|Mux44~4 (
// Equation(s):
// \REG|Mux44~4_combout  = ( \REG|Mux44~3_combout  & ( \REG|Mux44~1_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux44~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux44~2_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|Mux44~3_combout  & ( \REG|Mux44~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # 
// (\REG|Mux44~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|Mux44~2_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|Mux44~3_combout  & ( !\REG|Mux44~1_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux44~0_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux44~2_combout )))) ) ) ) # ( !\REG|Mux44~3_combout  & ( !\REG|Mux44~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux44~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux44~2_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|Mux44~0_combout ),
	.datac(!\REG|Mux44~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|Mux44~3_combout ),
	.dataf(!\REG|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~4 .extended_lut = "off";
defparam \REG|Mux44~4 .lut_mask = 64'h2700275527AA27FF;
defparam \REG|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N33
cyclonev_lcell_comb \REG|Mux44~10 (
// Equation(s):
// \REG|Mux44~10_combout  = ( \REG|Mux44~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux44~9_combout ) ) ) # ( !\REG|Mux44~4_combout  & ( (\REG|Mux44~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) 
// )

	.dataa(gnd),
	.datab(!\REG|Mux44~9_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\REG|Mux44~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux44~10 .extended_lut = "off";
defparam \REG|Mux44~10 .lut_mask = 64'h30303F3F30303F3F;
defparam \REG|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N12
cyclonev_lcell_comb \REG|Mux43~8 (
// Equation(s):
// \REG|Mux43~8_combout  = ( \REG|registers[6][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][20]~q ) ) ) ) # ( !\REG|registers[6][20]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[7][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[6][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][20]~q )) ) ) ) # ( !\REG|registers[6][20]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[4][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[5][20]~q )) ) ) )

	.dataa(!\REG|registers[7][20]~q ),
	.datab(!\REG|registers[5][20]~q ),
	.datac(!\REG|registers[4][20]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~8 .extended_lut = "off";
defparam \REG|Mux43~8 .lut_mask = 64'h0F330F330055FF55;
defparam \REG|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N39
cyclonev_lcell_comb \REG|Mux43~7 (
// Equation(s):
// \REG|Mux43~7_combout  = ( \REG|registers[14][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][20]~q ) ) ) ) # ( !\REG|registers[14][20]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[15][20]~q ) ) ) ) # ( \REG|registers[14][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][20]~q ))) ) ) ) # ( !\REG|registers[14][20]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][20]~q ))) ) ) )

	.dataa(!\REG|registers[12][20]~q ),
	.datab(!\REG|registers[13][20]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[15][20]~q ),
	.datae(!\REG|registers[14][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~7 .extended_lut = "off";
defparam \REG|Mux43~7 .lut_mask = 64'h53535353000FF0FF;
defparam \REG|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N57
cyclonev_lcell_comb \REG|Mux43~5 (
// Equation(s):
// \REG|Mux43~5_combout  = ( \REG|registers[10][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][20]~q ) ) ) ) # ( !\REG|registers[10][20]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[11][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[10][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][20]~q ))) ) ) ) # ( !\REG|registers[10][20]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][20]~q ))) ) ) )

	.dataa(!\REG|registers[11][20]~q ),
	.datab(!\REG|registers[8][20]~q ),
	.datac(!\REG|registers[9][20]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~5 .extended_lut = "off";
defparam \REG|Mux43~5 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \REG|Mux43~6 (
// Equation(s):
// \REG|Mux43~6_combout  = ( \REG|registers[1][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[3][20]~q ) ) ) ) # ( !\REG|registers[1][20]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[3][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REG|registers[1][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][20]~q ))) ) ) ) # ( !\REG|registers[1][20]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][20]~q ))) ) ) )

	.dataa(!\REG|registers[3][20]~q ),
	.datab(!\REG|registers[0][20]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[2][20]~q ),
	.datae(!\REG|registers[1][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~6 .extended_lut = "off";
defparam \REG|Mux43~6 .lut_mask = 64'h303F303F0505F5F5;
defparam \REG|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N51
cyclonev_lcell_comb \REG|Mux43~9 (
// Equation(s):
// \REG|Mux43~9_combout  = ( \REG|Mux43~5_combout  & ( \REG|Mux43~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux43~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux43~7_combout )))) ) ) ) # ( !\REG|Mux43~5_combout  & ( \REG|Mux43~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux43~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux43~7_combout ))))) ) ) ) # ( \REG|Mux43~5_combout  & ( !\REG|Mux43~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux43~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux43~7_combout ))))) ) ) ) # ( !\REG|Mux43~5_combout  & ( !\REG|Mux43~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux43~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux43~7_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|Mux43~8_combout ),
	.datac(!\REG|Mux43~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|Mux43~5_combout ),
	.dataf(!\REG|Mux43~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~9 .extended_lut = "off";
defparam \REG|Mux43~9 .lut_mask = 64'h110511AFBB05BBAF;
defparam \REG|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N54
cyclonev_lcell_comb \REG|Mux43~3 (
// Equation(s):
// \REG|Mux43~3_combout  = ( \REG|registers[19][20]~q  & ( \REG|registers[31][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][20]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[27][20]~q ))) ) ) ) # ( !\REG|registers[19][20]~q  & ( \REG|registers[31][20]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[27][20]~q ))) ) ) ) # ( \REG|registers[19][20]~q  & ( !\REG|registers[31][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][20]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[27][20]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[19][20]~q  & ( !\REG|registers[31][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][20]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[27][20]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[27][20]~q ),
	.datac(!\REG|registers[23][20]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[19][20]~q ),
	.dataf(!\REG|registers[31][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~3 .extended_lut = "off";
defparam \REG|Mux43~3 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \REG|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N48
cyclonev_lcell_comb \REG|Mux43~1 (
// Equation(s):
// \REG|Mux43~1_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[25][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][20]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[25][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][20]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[25][20]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[29][20]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[25][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][20]~q ))) ) ) )

	.dataa(!\REG|registers[17][20]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[21][20]~q ),
	.datad(!\REG|registers[29][20]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|registers[25][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~1 .extended_lut = "off";
defparam \REG|Mux43~1 .lut_mask = 64'h474700334747CCFF;
defparam \REG|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N6
cyclonev_lcell_comb \REG|Mux43~0 (
// Equation(s):
// \REG|Mux43~0_combout  = ( \REG|registers[28][20]~q  & ( \REG|registers[24][20]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[20][20]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[28][20]~q  & ( \REG|registers[24][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][20]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[28][20]~q  & ( !\REG|registers[24][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[16][20]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][20]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[28][20]~q  & ( !\REG|registers[24][20]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][20]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][20]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[16][20]~q ),
	.datac(!\REG|registers[20][20]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[28][20]~q ),
	.dataf(!\REG|registers[24][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~0 .extended_lut = "off";
defparam \REG|Mux43~0 .lut_mask = 64'h220A225F770A775F;
defparam \REG|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N54
cyclonev_lcell_comb \REG|Mux43~2 (
// Equation(s):
// \REG|Mux43~2_combout  = ( \REG|registers[26][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][20]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][20]~q )) ) ) ) # ( !\REG|registers[26][20]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[22][20]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][20]~q )) ) ) ) # ( \REG|registers[26][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][20]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][20]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][20]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[30][20]~q ),
	.datac(!\REG|registers[18][20]~q ),
	.datad(!\REG|registers[22][20]~q ),
	.datae(!\REG|registers[26][20]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~2 .extended_lut = "off";
defparam \REG|Mux43~2 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \REG|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N21
cyclonev_lcell_comb \REG|Mux43~4 (
// Equation(s):
// \REG|Mux43~4_combout  = ( \REG|Mux43~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux43~3_combout ) ) ) ) # ( !\REG|Mux43~2_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|Mux43~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|Mux43~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux43~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux43~1_combout )) ) ) ) # ( !\REG|Mux43~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux43~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux43~1_combout )) ) ) )

	.dataa(!\REG|Mux43~3_combout ),
	.datab(!\REG|Mux43~1_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|Mux43~0_combout ),
	.datae(!\REG|Mux43~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~4 .extended_lut = "off";
defparam \REG|Mux43~4 .lut_mask = 64'h03F303F30505F5F5;
defparam \REG|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N12
cyclonev_lcell_comb \REG|Mux43~10 (
// Equation(s):
// \REG|Mux43~10_combout  = ( \REG|Mux43~4_combout  & ( (\REG|Mux43~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux43~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux43~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux43~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux43~10 .extended_lut = "off";
defparam \REG|Mux43~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N27
cyclonev_lcell_comb \REG|Mux42~3 (
// Equation(s):
// \REG|Mux42~3_combout  = ( \REG|registers[31][21]~q  & ( \REG|registers[19][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][21]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[27][21]~q ))) ) ) ) # ( !\REG|registers[31][21]~q  & ( \REG|registers[19][21]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][21]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[27][21]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[31][21]~q  & ( !\REG|registers[19][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][21]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[27][21]~q ))) ) ) ) # ( !\REG|registers[31][21]~q  & ( 
// !\REG|registers[19][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][21]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[27][21]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[27][21]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[23][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[31][21]~q ),
	.dataf(!\REG|registers[19][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~3 .extended_lut = "off";
defparam \REG|Mux42~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \REG|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N39
cyclonev_lcell_comb \REG|Mux42~2 (
// Equation(s):
// \REG|Mux42~2_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|registers[22][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[30][21]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|registers[22][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[18][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[26][21]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|registers[22][21]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[30][21]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|registers[22][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[18][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[26][21]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[26][21]~q ),
	.datac(!\REG|registers[18][21]~q ),
	.datad(!\REG|registers[30][21]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REG|registers[22][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~2 .extended_lut = "off";
defparam \REG|Mux42~2 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \REG|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N39
cyclonev_lcell_comb \REG|Mux42~0 (
// Equation(s):
// \REG|Mux42~0_combout  = ( \REG|registers[20][21]~q  & ( \REG|registers[28][21]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[24][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[20][21]~q  & ( \REG|registers[28][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[16][21]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[24][21]~q ))) ) ) ) # ( \REG|registers[20][21]~q  & ( 
// !\REG|registers[28][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[16][21]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[24][21]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REG|registers[20][21]~q  & ( !\REG|registers[28][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][21]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[24][21]~q ),
	.datac(!\REG|registers[16][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[20][21]~q ),
	.dataf(!\REG|registers[28][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~0 .extended_lut = "off";
defparam \REG|Mux42~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \REG|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N24
cyclonev_lcell_comb \REG|Mux42~1 (
// Equation(s):
// \REG|Mux42~1_combout  = ( \REG|registers[17][21]~q  & ( \REG|registers[29][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[21][21]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[25][21]~q )))) ) ) ) # ( !\REG|registers[17][21]~q  & ( \REG|registers[29][21]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][21]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[25][21]~q )))) ) ) ) # ( \REG|registers[17][21]~q  & ( !\REG|registers[29][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[21][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[25][21]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[17][21]~q  & ( !\REG|registers[29][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][21]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[25][21]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[21][21]~q ),
	.datac(!\REG|registers[25][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[17][21]~q ),
	.dataf(!\REG|registers[29][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~1 .extended_lut = "off";
defparam \REG|Mux42~1 .lut_mask = 64'h0522AF220577AF77;
defparam \REG|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N30
cyclonev_lcell_comb \REG|Mux42~4 (
// Equation(s):
// \REG|Mux42~4_combout  = ( \REG|Mux42~0_combout  & ( \REG|Mux42~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux42~2_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux42~3_combout ))) ) ) ) # ( !\REG|Mux42~0_combout  & ( \REG|Mux42~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux42~2_combout  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|Mux42~3_combout ))) ) ) ) # ( \REG|Mux42~0_combout  & ( 
// !\REG|Mux42~1_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|Mux42~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|Mux42~3_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\REG|Mux42~0_combout  & ( !\REG|Mux42~1_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux42~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux42~3_combout )))) ) ) )

	.dataa(!\REG|Mux42~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|Mux42~2_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|Mux42~0_combout ),
	.dataf(!\REG|Mux42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~4 .extended_lut = "off";
defparam \REG|Mux42~4 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \REG|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N24
cyclonev_lcell_comb \REG|Mux42~6 (
// Equation(s):
// \REG|Mux42~6_combout  = ( \REG|registers[2][21]~q  & ( \REG|registers[0][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[1][21]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[3][21]~q )))) ) ) ) # ( !\REG|registers[2][21]~q  & ( \REG|registers[0][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[1][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[3][21]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[2][21]~q  & ( !\REG|registers[0][21]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[1][21]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][21]~q )))) ) ) ) # ( !\REG|registers[2][21]~q  & ( !\REG|registers[0][21]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[1][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[3][21]~q ))))) ) ) )

	.dataa(!\REG|registers[1][21]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[3][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[2][21]~q ),
	.dataf(!\REG|registers[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~6 .extended_lut = "off";
defparam \REG|Mux42~6 .lut_mask = 64'h00473347CC47FF47;
defparam \REG|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N42
cyclonev_lcell_comb \REG|Mux42~8 (
// Equation(s):
// \REG|Mux42~8_combout  = ( \REG|registers[6][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][21]~q ) ) ) ) # ( !\REG|registers[6][21]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[7][21]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[6][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][21]~q ))) ) ) ) # ( !\REG|registers[6][21]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][21]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][21]~q ))) ) ) )

	.dataa(!\REG|registers[7][21]~q ),
	.datab(!\REG|registers[4][21]~q ),
	.datac(!\REG|registers[5][21]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~8 .extended_lut = "off";
defparam \REG|Mux42~8 .lut_mask = 64'h330F330F0055FF55;
defparam \REG|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N18
cyclonev_lcell_comb \REG|Mux42~7 (
// Equation(s):
// \REG|Mux42~7_combout  = ( \REG|registers[14][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][21]~q ) ) ) ) # ( !\REG|registers[14][21]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[15][21]~q ) ) ) ) # ( \REG|registers[14][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][21]~q )) ) ) ) # ( !\REG|registers[14][21]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][21]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[15][21]~q ),
	.datac(!\REG|registers[13][21]~q ),
	.datad(!\REG|registers[12][21]~q ),
	.datae(!\REG|registers[14][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~7 .extended_lut = "off";
defparam \REG|Mux42~7 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \REG|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N48
cyclonev_lcell_comb \REG|Mux42~5 (
// Equation(s):
// \REG|Mux42~5_combout  = ( \REG|registers[10][21]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][21]~q ) ) ) ) # ( !\REG|registers[10][21]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[11][21]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[10][21]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][21]~q )) ) ) ) # ( !\REG|registers[10][21]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[8][21]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[9][21]~q )) ) ) )

	.dataa(!\REG|registers[9][21]~q ),
	.datab(!\REG|registers[11][21]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[8][21]~q ),
	.datae(!\REG|registers[10][21]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~5 .extended_lut = "off";
defparam \REG|Mux42~5 .lut_mask = 64'h05F505F50303F3F3;
defparam \REG|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N9
cyclonev_lcell_comb \REG|Mux42~9 (
// Equation(s):
// \REG|Mux42~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux42~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux42~7_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ( \REG|Mux42~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux42~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux42~8_combout ))) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|Mux42~5_combout  & ( (\REG|Mux42~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// !\REG|Mux42~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux42~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux42~8_combout ))) ) ) )

	.dataa(!\REG|Mux42~6_combout ),
	.datab(!\REG|Mux42~8_combout ),
	.datac(!\REG|Mux42~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|Mux42~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~9 .extended_lut = "off";
defparam \REG|Mux42~9 .lut_mask = 64'h5533000F5533FF0F;
defparam \REG|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N15
cyclonev_lcell_comb \REG|Mux42~10 (
// Equation(s):
// \REG|Mux42~10_combout  = ( \REG|Mux42~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux42~4_combout ) ) ) # ( !\REG|Mux42~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux42~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux42~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux42~10 .extended_lut = "off";
defparam \REG|Mux42~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \REG|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N48
cyclonev_lcell_comb \REG|Mux41~1 (
// Equation(s):
// \REG|Mux41~1_combout  = ( \REG|registers[21][22]~q  & ( \REG|registers[25][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[17][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][22]~q )))) ) ) ) # ( !\REG|registers[21][22]~q  & ( \REG|registers[25][22]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][22]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[29][22]~q )))) ) ) ) # ( \REG|registers[21][22]~q  & ( !\REG|registers[25][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[17][22]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[29][22]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[21][22]~q  & ( !\REG|registers[25][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[17][22]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[29][22]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[17][22]~q ),
	.datab(!\REG|registers[29][22]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[21][22]~q ),
	.dataf(!\REG|registers[25][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~1 .extended_lut = "off";
defparam \REG|Mux41~1 .lut_mask = 64'h500350F35F035FF3;
defparam \REG|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \REG|Mux41~3 (
// Equation(s):
// \REG|Mux41~3_combout  = ( \REG|registers[31][22]~q  & ( \REG|registers[19][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[27][22]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[23][22]~q ))) ) ) ) # ( !\REG|registers[31][22]~q  & ( \REG|registers[19][22]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[27][22]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[23][22]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[31][22]~q  & ( !\REG|registers[19][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[27][22]~q  & 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[23][22]~q ))) ) ) ) # ( !\REG|registers[31][22]~q  & ( 
// !\REG|registers[19][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[27][22]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[23][22]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\REG|registers[23][22]~q ),
	.datab(!\REG|registers[27][22]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[31][22]~q ),
	.dataf(!\REG|registers[19][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~3 .extended_lut = "off";
defparam \REG|Mux41~3 .lut_mask = 64'h0530053FF530F53F;
defparam \REG|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N24
cyclonev_lcell_comb \REG|Mux41~0 (
// Equation(s):
// \REG|Mux41~0_combout  = ( \REG|registers[28][22]~q  & ( \REG|registers[16][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[20][22]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[24][22]~q ))) ) ) ) # ( !\REG|registers[28][22]~q  & ( \REG|registers[16][22]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[20][22]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][22]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \REG|registers[28][22]~q  & ( !\REG|registers[16][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// \REG|registers[20][22]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[24][22]~q ))) ) ) ) # ( !\REG|registers[28][22]~q  & ( !\REG|registers[16][22]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[20][22]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][22]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[24][22]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[20][22]~q ),
	.datae(!\REG|registers[28][22]~q ),
	.dataf(!\REG|registers[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~0 .extended_lut = "off";
defparam \REG|Mux41~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \REG|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N48
cyclonev_lcell_comb \REG|Mux41~2 (
// Equation(s):
// \REG|Mux41~2_combout  = ( \REG|registers[22][22]~q  & ( \REG|registers[30][22]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[18][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[26][22]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[22][22]~q  & ( \REG|registers[30][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[18][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[26][22]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[22][22]~q  & ( !\REG|registers[30][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[18][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[26][22]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[22][22]~q  & ( !\REG|registers[30][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[18][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[26][22]~q ))))) ) ) )

	.dataa(!\REG|registers[18][22]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[26][22]~q ),
	.datae(!\REG|registers[22][22]~q ),
	.dataf(!\REG|registers[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~2 .extended_lut = "off";
defparam \REG|Mux41~2 .lut_mask = 64'h404C707C434F737F;
defparam \REG|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N18
cyclonev_lcell_comb \REG|Mux41~4 (
// Equation(s):
// \REG|Mux41~4_combout  = ( \REG|Mux41~0_combout  & ( \REG|Mux41~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux41~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux41~3_combout )))) ) ) ) # ( !\REG|Mux41~0_combout  & ( \REG|Mux41~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux41~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|Mux41~3_combout ))))) ) ) ) # ( \REG|Mux41~0_combout  & ( !\REG|Mux41~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux41~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux41~3_combout ))))) ) ) ) # ( 
// !\REG|Mux41~0_combout  & ( !\REG|Mux41~2_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux41~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] 
// & ((\REG|Mux41~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|Mux41~1_combout ),
	.datad(!\REG|Mux41~3_combout ),
	.datae(!\REG|Mux41~0_combout ),
	.dataf(!\REG|Mux41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~4 .extended_lut = "off";
defparam \REG|Mux41~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \REG|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N42
cyclonev_lcell_comb \REG|Mux41~7 (
// Equation(s):
// \REG|Mux41~7_combout  = ( \REG|registers[14][22]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[15][22]~q ))) ) ) ) # ( !\REG|registers[14][22]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][22]~q ))) ) ) ) # ( \REG|registers[14][22]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][22]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[14][22]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[12][22]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[13][22]~q ),
	.datac(!\REG|registers[12][22]~q ),
	.datad(!\REG|registers[15][22]~q ),
	.datae(!\REG|registers[14][22]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~7 .extended_lut = "off";
defparam \REG|Mux41~7 .lut_mask = 64'h0A0A5F5F22772277;
defparam \REG|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N36
cyclonev_lcell_comb \REG|Mux41~6 (
// Equation(s):
// \REG|Mux41~6_combout  = ( \REG|registers[2][22]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][22]~q ) ) ) ) # ( !\REG|registers[2][22]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[3][22]~q ) ) ) ) # ( \REG|registers[2][22]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[0][22]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[1][22]~q )) ) ) ) # ( !\REG|registers[2][22]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[0][22]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[1][22]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[1][22]~q ),
	.datac(!\REG|registers[3][22]~q ),
	.datad(!\REG|registers[0][22]~q ),
	.datae(!\REG|registers[2][22]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~6 .extended_lut = "off";
defparam \REG|Mux41~6 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \REG|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \REG|Mux41~5 (
// Equation(s):
// \REG|Mux41~5_combout  = ( \REG|registers[11][22]~q  & ( \REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[9][22]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[10][22]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REG|registers[11][22]~q  & ( \REG|registers[8][22]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[9][22]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[10][22]~q )))) ) ) ) # ( \REG|registers[11][22]~q  & ( !\REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][22]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[10][22]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REG|registers[11][22]~q  & ( 
// !\REG|registers[8][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][22]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[10][22]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[9][22]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[10][22]~q ),
	.datae(!\REG|registers[11][22]~q ),
	.dataf(!\REG|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~5 .extended_lut = "off";
defparam \REG|Mux41~5 .lut_mask = 64'h02520757A2F2A7F7;
defparam \REG|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N54
cyclonev_lcell_comb \REG|Mux41~8 (
// Equation(s):
// \REG|Mux41~8_combout  = ( \REG|registers[6][22]~q  & ( \REG|registers[4][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][22]~q )))) ) ) ) # ( !\REG|registers[6][22]~q  & ( \REG|registers[4][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][22]~q ))))) ) ) ) # ( \REG|registers[6][22]~q  & ( !\REG|registers[4][22]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][22]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][22]~q ))))) ) ) ) # ( !\REG|registers[6][22]~q  & ( !\REG|registers[4][22]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][22]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][22]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[5][22]~q ),
	.datac(!\REG|registers[7][22]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][22]~q ),
	.dataf(!\REG|registers[4][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~8 .extended_lut = "off";
defparam \REG|Mux41~8 .lut_mask = 64'h110511AFBB05BBAF;
defparam \REG|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N36
cyclonev_lcell_comb \REG|Mux41~9 (
// Equation(s):
// \REG|Mux41~9_combout  = ( \REG|Mux41~8_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux41~5_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] 
// & (\REG|Mux41~7_combout )) ) ) ) # ( !\REG|Mux41~8_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux41~5_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux41~7_combout )) ) ) ) # ( \REG|Mux41~8_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|Mux41~6_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18]) ) ) ) # ( !\REG|Mux41~8_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux41~6_combout ) ) ) )

	.dataa(!\REG|Mux41~7_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux41~6_combout ),
	.datad(!\REG|Mux41~5_combout ),
	.datae(!\REG|Mux41~8_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~9 .extended_lut = "off";
defparam \REG|Mux41~9 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \REG|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N51
cyclonev_lcell_comb \REG|Mux41~10 (
// Equation(s):
// \REG|Mux41~10_combout  = ( \REG|Mux41~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux41~4_combout ) ) ) # ( !\REG|Mux41~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux41~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux41~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux41~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux41~10 .extended_lut = "off";
defparam \REG|Mux41~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \REG|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N18
cyclonev_lcell_comb \REG|Mux40~7 (
// Equation(s):
// \REG|Mux40~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[13][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[15][23]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[13][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[14][23]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[13][23]~q  & ( (\REG|registers[15][23]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[13][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[14][23]~q ))) ) ) )

	.dataa(!\REG|registers[15][23]~q ),
	.datab(!\REG|registers[12][23]~q ),
	.datac(!\REG|registers[14][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~7 .extended_lut = "off";
defparam \REG|Mux40~7 .lut_mask = 64'h330F0055330FFF55;
defparam \REG|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N42
cyclonev_lcell_comb \REG|Mux40~6 (
// Equation(s):
// \REG|Mux40~6_combout  = ( \REG|registers[1][23]~q  & ( \REG|registers[2][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[0][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][23]~q )))) ) ) ) # ( !\REG|registers[1][23]~q  & ( \REG|registers[2][23]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][23]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[3][23]~q )))) ) ) ) # ( \REG|registers[1][23]~q  & ( !\REG|registers[2][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[0][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[3][23]~q )))) ) ) ) # ( 
// !\REG|registers[1][23]~q  & ( !\REG|registers[2][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][23]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[3][23]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[0][23]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[3][23]~q ),
	.datae(!\REG|registers[1][23]~q ),
	.dataf(!\REG|registers[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~6 .extended_lut = "off";
defparam \REG|Mux40~6 .lut_mask = 64'h20252A2F70757A7F;
defparam \REG|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N24
cyclonev_lcell_comb \REG|Mux40~5 (
// Equation(s):
// \REG|Mux40~5_combout  = ( \REG|registers[10][23]~q  & ( \REG|registers[9][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[8][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][23]~q )))) ) ) ) # ( !\REG|registers[10][23]~q  & ( \REG|registers[9][23]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[8][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[11][23]~q )))) ) ) ) # ( \REG|registers[10][23]~q  & ( !\REG|registers[9][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[8][23]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][23]~q )))) ) ) ) # ( !\REG|registers[10][23]~q  & ( 
// !\REG|registers[9][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[8][23]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[11][23]~q )))) ) ) )

	.dataa(!\REG|registers[8][23]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[11][23]~q ),
	.datae(!\REG|registers[10][23]~q ),
	.dataf(!\REG|registers[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~5 .extended_lut = "off";
defparam \REG|Mux40~5 .lut_mask = 64'h404370734C4F7C7F;
defparam \REG|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N48
cyclonev_lcell_comb \REG|Mux40~8 (
// Equation(s):
// \REG|Mux40~8_combout  = ( \REG|registers[6][23]~q  & ( \REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][23]~q ))) ) ) ) # ( !\REG|registers[6][23]~q  & ( \REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][23]~q )))) ) ) ) # ( \REG|registers[6][23]~q  & ( !\REG|registers[4][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][23]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][23]~q )))) ) ) ) # ( !\REG|registers[6][23]~q  & ( !\REG|registers[4][23]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][23]~q )))) ) ) )

	.dataa(!\REG|registers[7][23]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[5][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][23]~q ),
	.dataf(!\REG|registers[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~8 .extended_lut = "off";
defparam \REG|Mux40~8 .lut_mask = 64'h031103DDCF11CFDD;
defparam \REG|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N6
cyclonev_lcell_comb \REG|Mux40~9 (
// Equation(s):
// \REG|Mux40~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux40~7_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux40~8_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux40~5_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux40~6_combout  ) ) )

	.dataa(!\REG|Mux40~7_combout ),
	.datab(!\REG|Mux40~6_combout ),
	.datac(!\REG|Mux40~5_combout ),
	.datad(!\REG|Mux40~8_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~9 .extended_lut = "off";
defparam \REG|Mux40~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \REG|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N48
cyclonev_lcell_comb \REG|Mux40~1 (
// Equation(s):
// \REG|Mux40~1_combout  = ( \REG|registers[29][23]~q  & ( \REG|registers[21][23]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[17][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[25][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[29][23]~q  & ( \REG|registers[21][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][23]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[25][23]~q ))) ) ) ) # ( \REG|registers[29][23]~q  & ( 
// !\REG|registers[21][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][23]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\REG|registers[25][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REG|registers[29][23]~q  & ( !\REG|registers[21][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[17][23]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[25][23]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[25][23]~q ),
	.datad(!\REG|registers[17][23]~q ),
	.datae(!\REG|registers[29][23]~q ),
	.dataf(!\REG|registers[21][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~1 .extended_lut = "off";
defparam \REG|Mux40~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \REG|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N36
cyclonev_lcell_comb \REG|Mux40~0 (
// Equation(s):
// \REG|Mux40~0_combout  = ( \REG|registers[28][23]~q  & ( \REG|registers[24][23]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[20][23]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[28][23]~q  & ( \REG|registers[24][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][23]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[28][23]~q  & ( !\REG|registers[24][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[16][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][23]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[28][23]~q  & ( !\REG|registers[24][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][23]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][23]~q ))))) ) ) )

	.dataa(!\REG|registers[16][23]~q ),
	.datab(!\REG|registers[20][23]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[28][23]~q ),
	.dataf(!\REG|registers[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~0 .extended_lut = "off";
defparam \REG|Mux40~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \REG|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N39
cyclonev_lcell_comb \REG|Mux40~3 (
// Equation(s):
// \REG|Mux40~3_combout  = ( \REG|registers[27][23]~q  & ( \REG|registers[23][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[19][23]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][23]~q ))) ) ) ) # ( !\REG|registers[27][23]~q  & ( \REG|registers[23][23]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[19][23]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][23]~q  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[27][23]~q  & ( !\REG|registers[23][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][23]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][23]~q ))) ) ) ) # ( !\REG|registers[27][23]~q  & ( 
// !\REG|registers[23][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[19][23]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[31][23]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[31][23]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[19][23]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[27][23]~q ),
	.dataf(!\REG|registers[23][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~3 .extended_lut = "off";
defparam \REG|Mux40~3 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \REG|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N36
cyclonev_lcell_comb \REG|Mux40~2 (
// Equation(s):
// \REG|Mux40~2_combout  = ( \REG|registers[26][23]~q  & ( \REG|registers[18][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][23]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][23]~q )))) ) ) ) # ( !\REG|registers[26][23]~q  & ( \REG|registers[18][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][23]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][23]~q ))))) ) ) ) # ( \REG|registers[26][23]~q  & ( !\REG|registers[18][23]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][23]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][23]~q ))))) ) ) ) # ( !\REG|registers[26][23]~q  & ( !\REG|registers[18][23]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][23]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][23]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[22][23]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[30][23]~q ),
	.datae(!\REG|registers[26][23]~q ),
	.dataf(!\REG|registers[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~2 .extended_lut = "off";
defparam \REG|Mux40~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REG|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N48
cyclonev_lcell_comb \REG|Mux40~4 (
// Equation(s):
// \REG|Mux40~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux40~3_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux40~1_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux40~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux40~0_combout  ) ) )

	.dataa(!\REG|Mux40~1_combout ),
	.datab(!\REG|Mux40~0_combout ),
	.datac(!\REG|Mux40~3_combout ),
	.datad(!\REG|Mux40~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~4 .extended_lut = "off";
defparam \REG|Mux40~4 .lut_mask = 64'h333300FF55550F0F;
defparam \REG|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N39
cyclonev_lcell_comb \REG|Mux40~10 (
// Equation(s):
// \REG|Mux40~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux40~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux40~4_combout  & ( \REG|Mux40~9_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( !\REG|Mux40~4_combout  & ( \REG|Mux40~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG|Mux40~9_combout ),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REG|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux40~10 .extended_lut = "off";
defparam \REG|Mux40~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \REG|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N54
cyclonev_lcell_comb \REG|Mux39~8 (
// Equation(s):
// \REG|Mux39~8_combout  = ( \REG|registers[6][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[7][24]~q )) ) ) ) # ( !\REG|registers[6][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][24]~q )) ) ) ) # ( \REG|registers[6][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # 
// (\REG|registers[4][24]~q ) ) ) ) # ( !\REG|registers[6][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[4][24]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[4][24]~q ),
	.datab(!\REG|registers[7][24]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[5][24]~q ),
	.datae(!\REG|registers[6][24]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~8 .extended_lut = "off";
defparam \REG|Mux39~8 .lut_mask = 64'h50505F5F03F303F3;
defparam \REG|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N54
cyclonev_lcell_comb \REG|Mux39~7 (
// Equation(s):
// \REG|Mux39~7_combout  = ( \REG|registers[14][24]~q  & ( \REG|registers[12][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][24]~q ))) ) ) ) # ( !\REG|registers[14][24]~q  & ( \REG|registers[12][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[13][24]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][24]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( 
// \REG|registers[14][24]~q  & ( !\REG|registers[12][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[13][24]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[15][24]~q ))) ) ) ) # ( !\REG|registers[14][24]~q  & ( !\REG|registers[12][24]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][24]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[15][24]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[13][24]~q ),
	.datae(!\REG|registers[14][24]~q ),
	.dataf(!\REG|registers[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~7 .extended_lut = "off";
defparam \REG|Mux39~7 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \REG|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N24
cyclonev_lcell_comb \REG|Mux39~5 (
// Equation(s):
// \REG|Mux39~5_combout  = ( \REG|registers[10][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][24]~q )) ) ) ) # ( !\REG|registers[10][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[9][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][24]~q )) ) ) ) # ( \REG|registers[10][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[8][24]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[8][24]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[8][24]~q ),
	.datac(!\REG|registers[11][24]~q ),
	.datad(!\REG|registers[9][24]~q ),
	.datae(!\REG|registers[10][24]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~5 .extended_lut = "off";
defparam \REG|Mux39~5 .lut_mask = 64'h2222777705AF05AF;
defparam \REG|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \REG|Mux39~6 (
// Equation(s):
// \REG|Mux39~6_combout  = ( \REG|registers[1][24]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[3][24]~q ) ) ) ) # ( !\REG|registers[1][24]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[3][24]~q ) ) ) ) # ( \REG|registers[1][24]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][24]~q )) ) ) ) # ( !\REG|registers[1][24]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][24]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[3][24]~q ),
	.datac(!\REG|registers[2][24]~q ),
	.datad(!\REG|registers[0][24]~q ),
	.datae(!\REG|registers[1][24]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~6 .extended_lut = "off";
defparam \REG|Mux39~6 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \REG|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N9
cyclonev_lcell_comb \REG|Mux39~9 (
// Equation(s):
// \REG|Mux39~9_combout  = ( \REG|Mux39~5_combout  & ( \REG|Mux39~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux39~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux39~7_combout )))) ) ) ) # ( !\REG|Mux39~5_combout  & ( \REG|Mux39~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux39~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux39~7_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|Mux39~5_combout  & ( !\REG|Mux39~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux39~8_combout  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux39~7_combout )))) ) ) ) # ( !\REG|Mux39~5_combout  & ( !\REG|Mux39~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux39~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux39~7_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux39~8_combout ),
	.datac(!\REG|Mux39~7_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux39~5_combout ),
	.dataf(!\REG|Mux39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~9 .extended_lut = "off";
defparam \REG|Mux39~9 .lut_mask = 64'h00275527AA27FF27;
defparam \REG|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N0
cyclonev_lcell_comb \REG|Mux39~1 (
// Equation(s):
// \REG|Mux39~1_combout  = ( \REG|registers[25][24]~q  & ( \REG|registers[29][24]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][24]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][24]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][24]~q  & ( \REG|registers[29][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][24]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][24]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[25][24]~q  & ( !\REG|registers[29][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[17][24]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][24]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[25][24]~q  & ( !\REG|registers[29][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][24]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][24]~q ))))) ) ) )

	.dataa(!\REG|registers[17][24]~q ),
	.datab(!\REG|registers[21][24]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[25][24]~q ),
	.dataf(!\REG|registers[29][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~1 .extended_lut = "off";
defparam \REG|Mux39~1 .lut_mask = 64'h50305F30503F5F3F;
defparam \REG|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N0
cyclonev_lcell_comb \REG|Mux39~3 (
// Equation(s):
// \REG|Mux39~3_combout  = ( \REG|registers[19][24]~q  & ( \REG|registers[31][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[23][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[27][24]~q )))) ) ) ) # ( !\REG|registers[19][24]~q  & ( \REG|registers[31][24]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][24]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[27][24]~q )))) ) ) ) # ( \REG|registers[19][24]~q  & ( !\REG|registers[31][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[23][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[27][24]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[19][24]~q  & ( !\REG|registers[31][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][24]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[27][24]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[23][24]~q ),
	.datab(!\REG|registers[27][24]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[19][24]~q ),
	.dataf(!\REG|registers[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~3 .extended_lut = "off";
defparam \REG|Mux39~3 .lut_mask = 64'h0350F350035FF35F;
defparam \REG|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N54
cyclonev_lcell_comb \REG|Mux39~0 (
// Equation(s):
// \REG|Mux39~0_combout  = ( \REG|registers[28][24]~q  & ( \REG|registers[20][24]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[24][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[28][24]~q  & ( \REG|registers[20][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][24]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[28][24]~q  & ( !\REG|registers[20][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[16][24]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][24]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[28][24]~q  & ( !\REG|registers[20][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][24]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][24]~q )))) ) ) )

	.dataa(!\REG|registers[24][24]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[16][24]~q ),
	.datae(!\REG|registers[28][24]~q ),
	.dataf(!\REG|registers[20][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~0 .extended_lut = "off";
defparam \REG|Mux39~0 .lut_mask = 64'h04C407C734F437F7;
defparam \REG|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N6
cyclonev_lcell_comb \REG|Mux39~2 (
// Equation(s):
// \REG|Mux39~2_combout  = ( \REG|registers[26][24]~q  & ( \REG|registers[18][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][24]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][24]~q )))) ) ) ) # ( !\REG|registers[26][24]~q  & ( \REG|registers[18][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][24]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][24]~q ))))) ) ) ) # ( \REG|registers[26][24]~q  & ( !\REG|registers[18][24]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][24]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][24]~q ))))) ) ) ) # ( !\REG|registers[26][24]~q  & ( !\REG|registers[18][24]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][24]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][24]~q ))))) ) ) )

	.dataa(!\REG|registers[22][24]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[30][24]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[26][24]~q ),
	.dataf(!\REG|registers[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~2 .extended_lut = "off";
defparam \REG|Mux39~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \REG|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N24
cyclonev_lcell_comb \REG|Mux39~4 (
// Equation(s):
// \REG|Mux39~4_combout  = ( \REG|Mux39~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux39~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|Mux39~3_combout ))) ) ) ) # ( !\REG|Mux39~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux39~1_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux39~3_combout ))) ) ) ) # ( \REG|Mux39~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|Mux39~0_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|Mux39~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|Mux39~0_combout ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|Mux39~1_combout ),
	.datac(!\REG|Mux39~3_combout ),
	.datad(!\REG|Mux39~0_combout ),
	.datae(!\REG|Mux39~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~4 .extended_lut = "off";
defparam \REG|Mux39~4 .lut_mask = 64'h00AA55FF27272727;
defparam \REG|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N45
cyclonev_lcell_comb \REG|Mux39~10 (
// Equation(s):
// \REG|Mux39~10_combout  = (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & (\REG|Mux39~9_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ((\REG|Mux39~4_combout )))

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux39~9_combout ),
	.datad(!\REG|Mux39~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux39~10 .extended_lut = "off";
defparam \REG|Mux39~10 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \REG|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N42
cyclonev_lcell_comb \REG|Mux38~6 (
// Equation(s):
// \REG|Mux38~6_combout  = ( \REG|registers[1][25]~q  & ( \REG|registers[3][25]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[2][25]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][25]~q  & ( \REG|registers[3][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][25]~q  & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[2][25]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[1][25]~q  & ( 
// !\REG|registers[3][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[0][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[2][25]~q )))) ) ) ) # ( !\REG|registers[1][25]~q  & ( !\REG|registers[3][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[0][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[2][25]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[0][25]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[2][25]~q ),
	.datae(!\REG|registers[1][25]~q ),
	.dataf(!\REG|registers[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~6 .extended_lut = "off";
defparam \REG|Mux38~6 .lut_mask = 64'h20702A7A25752F7F;
defparam \REG|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N3
cyclonev_lcell_comb \REG|Mux38~5 (
// Equation(s):
// \REG|Mux38~5_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[11][25]~q  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[9][25]~q  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[10][25]~q  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[8][25]~q  ) ) )

	.dataa(!\REG|registers[10][25]~q ),
	.datab(!\REG|registers[9][25]~q ),
	.datac(!\REG|registers[8][25]~q ),
	.datad(!\REG|registers[11][25]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~5 .extended_lut = "off";
defparam \REG|Mux38~5 .lut_mask = 64'h0F0F5555333300FF;
defparam \REG|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N6
cyclonev_lcell_comb \REG|Mux38~7 (
// Equation(s):
// \REG|Mux38~7_combout  = ( \REG|registers[14][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][25]~q ) ) ) ) # ( !\REG|registers[14][25]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[15][25]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[14][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][25]~q ))) ) ) ) # ( !\REG|registers[14][25]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][25]~q ))) ) ) )

	.dataa(!\REG|registers[15][25]~q ),
	.datab(!\REG|registers[12][25]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[13][25]~q ),
	.datae(!\REG|registers[14][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~7 .extended_lut = "off";
defparam \REG|Mux38~7 .lut_mask = 64'h303F303F0505F5F5;
defparam \REG|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N9
cyclonev_lcell_comb \REG|Mux38~8 (
// Equation(s):
// \REG|Mux38~8_combout  = ( \REG|registers[4][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[7][25]~q )) ) ) ) # ( !\REG|registers[4][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][25]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][25]~q )) ) ) ) # ( \REG|registers[4][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # 
// (\REG|registers[6][25]~q ) ) ) ) # ( !\REG|registers[4][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[6][25]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[6][25]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[7][25]~q ),
	.datad(!\REG|registers[5][25]~q ),
	.datae(!\REG|registers[4][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~8 .extended_lut = "off";
defparam \REG|Mux38~8 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \REG|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N24
cyclonev_lcell_comb \REG|Mux38~9 (
// Equation(s):
// \REG|Mux38~9_combout  = ( \REG|Mux38~7_combout  & ( \REG|Mux38~8_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux38~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux38~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|Mux38~7_combout  & ( \REG|Mux38~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # 
// (\REG|Mux38~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|Mux38~5_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|Mux38~7_combout  & ( !\REG|Mux38~8_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux38~6_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux38~5_combout )))) ) ) ) # ( !\REG|Mux38~7_combout  & ( !\REG|Mux38~8_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux38~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux38~5_combout ))))) ) ) )

	.dataa(!\REG|Mux38~6_combout ),
	.datab(!\REG|Mux38~5_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux38~7_combout ),
	.dataf(!\REG|Mux38~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~9 .extended_lut = "off";
defparam \REG|Mux38~9 .lut_mask = 64'h5300530F53F053FF;
defparam \REG|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N36
cyclonev_lcell_comb \REG|Mux38~3 (
// Equation(s):
// \REG|Mux38~3_combout  = ( \REG|registers[27][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][25]~q ) ) ) ) # ( !\REG|registers[27][25]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[31][25]~q ) ) ) ) # ( \REG|registers[27][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][25]~q ))) ) ) ) # ( !\REG|registers[27][25]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][25]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[31][25]~q ),
	.datac(!\REG|registers[19][25]~q ),
	.datad(!\REG|registers[23][25]~q ),
	.datae(!\REG|registers[27][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~3 .extended_lut = "off";
defparam \REG|Mux38~3 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \REG|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N45
cyclonev_lcell_comb \REG|Mux38~0 (
// Equation(s):
// \REG|Mux38~0_combout  = ( \REG|registers[24][25]~q  & ( \REG|registers[16][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][25]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][25]~q )))) ) ) ) # ( !\REG|registers[24][25]~q  & ( \REG|registers[16][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][25]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][25]~q ))))) ) ) ) # ( \REG|registers[24][25]~q  & ( !\REG|registers[16][25]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][25]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][25]~q ))))) ) ) ) # ( !\REG|registers[24][25]~q  & ( !\REG|registers[16][25]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[20][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][25]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[20][25]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[28][25]~q ),
	.datae(!\REG|registers[24][25]~q ),
	.dataf(!\REG|registers[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~0 .extended_lut = "off";
defparam \REG|Mux38~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REG|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N24
cyclonev_lcell_comb \REG|Mux38~2 (
// Equation(s):
// \REG|Mux38~2_combout  = ( \REG|registers[26][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][25]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[30][25]~q ))) ) ) ) # ( !\REG|registers[26][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[22][25]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[30][25]~q ))) ) ) ) # ( \REG|registers[26][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][25]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][25]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[18][25]~q ),
	.datac(!\REG|registers[22][25]~q ),
	.datad(!\REG|registers[30][25]~q ),
	.datae(!\REG|registers[26][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~2 .extended_lut = "off";
defparam \REG|Mux38~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \REG|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N15
cyclonev_lcell_comb \REG|Mux38~1 (
// Equation(s):
// \REG|Mux38~1_combout  = ( \REG|registers[25][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][25]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][25]~q )) ) ) ) # ( !\REG|registers[25][25]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[21][25]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][25]~q )) ) ) ) # ( \REG|registers[25][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[17][25]~q ) ) ) ) # ( !\REG|registers[25][25]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][25]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[29][25]~q ),
	.datab(!\REG|registers[21][25]~q ),
	.datac(!\REG|registers[17][25]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[25][25]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~1 .extended_lut = "off";
defparam \REG|Mux38~1 .lut_mask = 64'h0F000FFF33553355;
defparam \REG|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N36
cyclonev_lcell_comb \REG|Mux38~4 (
// Equation(s):
// \REG|Mux38~4_combout  = ( \REG|Mux38~1_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|Mux38~3_combout ) ) ) ) # ( !\REG|Mux38~1_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|Mux38~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REG|Mux38~1_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux38~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux38~2_combout ))) ) ) ) # ( !\REG|Mux38~1_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux38~0_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux38~2_combout ))) ) ) )

	.dataa(!\REG|Mux38~3_combout ),
	.datab(!\REG|Mux38~0_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|Mux38~2_combout ),
	.datae(!\REG|Mux38~1_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~4 .extended_lut = "off";
defparam \REG|Mux38~4 .lut_mask = 64'h303F303F0505F5F5;
defparam \REG|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N21
cyclonev_lcell_comb \REG|Mux38~10 (
// Equation(s):
// \REG|Mux38~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux38~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux38~9_combout  ) )

	.dataa(!\REG|Mux38~9_combout ),
	.datab(!\REG|Mux38~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux38~10 .extended_lut = "off";
defparam \REG|Mux38~10 .lut_mask = 64'h5555555533333333;
defparam \REG|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N42
cyclonev_lcell_comb \REG|Mux37~8 (
// Equation(s):
// \REG|Mux37~8_combout  = ( \REG|registers[6][26]~q  & ( \REG|registers[7][26]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[5][26]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][26]~q  & ( \REG|registers[7][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][26]~q  & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[5][26]~q )))) ) ) ) # ( \REG|registers[6][26]~q  & ( 
// !\REG|registers[7][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[4][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\REG|registers[5][26]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\REG|registers[6][26]~q  & ( !\REG|registers[7][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[4][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[5][26]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[4][26]~q ),
	.datac(!\REG|registers[5][26]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[6][26]~q ),
	.dataf(!\REG|registers[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~8 .extended_lut = "off";
defparam \REG|Mux37~8 .lut_mask = 64'h270027AA275527FF;
defparam \REG|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N12
cyclonev_lcell_comb \REG|Mux37~6 (
// Equation(s):
// \REG|Mux37~6_combout  = ( \REG|registers[1][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & (\REG|registers[3][26]~q )) ) ) ) # ( !\REG|registers[1][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][26]~q )) ) ) ) # ( \REG|registers[1][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// (\REG|registers[0][26]~q ) ) ) ) # ( !\REG|registers[1][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][26]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REG|registers[0][26]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[3][26]~q ),
	.datad(!\REG|registers[2][26]~q ),
	.datae(!\REG|registers[1][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~6 .extended_lut = "off";
defparam \REG|Mux37~6 .lut_mask = 64'h4444777703CF03CF;
defparam \REG|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N30
cyclonev_lcell_comb \REG|Mux37~7 (
// Equation(s):
// \REG|Mux37~7_combout  = ( \REG|registers[14][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[13][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][26]~q )) ) ) ) # ( !\REG|registers[14][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[13][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[15][26]~q )) ) ) ) # ( \REG|registers[14][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][26]~q ) ) ) ) # ( !\REG|registers[14][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[12][26]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[12][26]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[15][26]~q ),
	.datad(!\REG|registers[13][26]~q ),
	.datae(!\REG|registers[14][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~7 .extended_lut = "off";
defparam \REG|Mux37~7 .lut_mask = 64'h4444777703CF03CF;
defparam \REG|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N3
cyclonev_lcell_comb \REG|Mux37~5 (
// Equation(s):
// \REG|Mux37~5_combout  = ( \REG|registers[10][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][26]~q ) ) ) ) # ( !\REG|registers[10][26]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[11][26]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|registers[10][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][26]~q ))) ) ) ) # ( !\REG|registers[10][26]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][26]~q ))) ) ) )

	.dataa(!\REG|registers[8][26]~q ),
	.datab(!\REG|registers[9][26]~q ),
	.datac(!\REG|registers[11][26]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~5 .extended_lut = "off";
defparam \REG|Mux37~5 .lut_mask = 64'h55335533000FFF0F;
defparam \REG|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N3
cyclonev_lcell_comb \REG|Mux37~9 (
// Equation(s):
// \REG|Mux37~9_combout  = ( \REG|Mux37~7_combout  & ( \REG|Mux37~5_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux37~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux37~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|Mux37~7_combout  & ( \REG|Mux37~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|Mux37~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux37~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|Mux37~7_combout  & ( !\REG|Mux37~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux37~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & (\REG|Mux37~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REG|Mux37~7_combout  & ( !\REG|Mux37~5_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux37~6_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux37~8_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux37~8_combout ),
	.datac(!\REG|Mux37~6_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|Mux37~7_combout ),
	.dataf(!\REG|Mux37~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~9 .extended_lut = "off";
defparam \REG|Mux37~9 .lut_mask = 64'h0A220A775F225F77;
defparam \REG|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N30
cyclonev_lcell_comb \REG|Mux37~2 (
// Equation(s):
// \REG|Mux37~2_combout  = ( \REG|registers[18][26]~q  & ( \REG|registers[26][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][26]~q ))) ) ) ) # ( !\REG|registers[18][26]~q  & ( \REG|registers[26][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][26]~q )))) ) ) ) # ( \REG|registers[18][26]~q  & ( !\REG|registers[26][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][26]~q )))) ) ) ) # ( !\REG|registers[18][26]~q  & ( !\REG|registers[26][26]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][26]~q )))) ) ) )

	.dataa(!\REG|registers[30][26]~q ),
	.datab(!\REG|registers[22][26]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[18][26]~q ),
	.dataf(!\REG|registers[26][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~2 .extended_lut = "off";
defparam \REG|Mux37~2 .lut_mask = 64'h0305F30503F5F3F5;
defparam \REG|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N6
cyclonev_lcell_comb \REG|Mux37~3 (
// Equation(s):
// \REG|Mux37~3_combout  = ( \REG|registers[27][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][26]~q )) ) ) ) # ( !\REG|registers[27][26]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[23][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][26]~q )) ) ) ) # ( \REG|registers[27][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[19][26]~q ) ) ) ) # ( !\REG|registers[27][26]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[19][26]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[31][26]~q ),
	.datab(!\REG|registers[19][26]~q ),
	.datac(!\REG|registers[23][26]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][26]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~3 .extended_lut = "off";
defparam \REG|Mux37~3 .lut_mask = 64'h330033FF0F550F55;
defparam \REG|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N30
cyclonev_lcell_comb \REG|Mux37~1 (
// Equation(s):
// \REG|Mux37~1_combout  = ( \REG|registers[17][26]~q  & ( \REG|registers[25][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][26]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][26]~q )))) ) ) ) # ( !\REG|registers[17][26]~q  & ( \REG|registers[25][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][26]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][26]~q ))))) ) ) ) # ( \REG|registers[17][26]~q  & ( !\REG|registers[25][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][26]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][26]~q ))))) ) ) ) # ( !\REG|registers[17][26]~q  & ( !\REG|registers[25][26]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][26]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][26]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[21][26]~q ),
	.datad(!\REG|registers[29][26]~q ),
	.datae(!\REG|registers[17][26]~q ),
	.dataf(!\REG|registers[25][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~1 .extended_lut = "off";
defparam \REG|Mux37~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \REG|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N33
cyclonev_lcell_comb \REG|Mux37~0 (
// Equation(s):
// \REG|Mux37~0_combout  = ( \REG|registers[28][26]~q  & ( \REG|registers[20][26]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[24][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[28][26]~q  & ( \REG|registers[20][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][26]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REG|registers[28][26]~q  & ( !\REG|registers[20][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[16][26]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][26]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|registers[28][26]~q  & ( !\REG|registers[20][26]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[16][26]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[24][26]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[24][26]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[16][26]~q ),
	.datae(!\REG|registers[28][26]~q ),
	.dataf(!\REG|registers[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~0 .extended_lut = "off";
defparam \REG|Mux37~0 .lut_mask = 64'h02A207A752F257F7;
defparam \REG|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N15
cyclonev_lcell_comb \REG|Mux37~4 (
// Equation(s):
// \REG|Mux37~4_combout  = ( \REG|Mux37~1_combout  & ( \REG|Mux37~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux37~2_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux37~3_combout )))) ) ) ) # ( !\REG|Mux37~1_combout  & ( \REG|Mux37~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|Mux37~2_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux37~3_combout )))) ) ) ) # ( 
// \REG|Mux37~1_combout  & ( !\REG|Mux37~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux37~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|Mux37~3_combout )))) ) ) ) # ( !\REG|Mux37~1_combout  & ( !\REG|Mux37~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux37~2_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux37~3_combout ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|Mux37~2_combout ),
	.datad(!\REG|Mux37~3_combout ),
	.datae(!\REG|Mux37~1_combout ),
	.dataf(!\REG|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~4 .extended_lut = "off";
defparam \REG|Mux37~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N42
cyclonev_lcell_comb \REG|Mux37~10 (
// Equation(s):
// \REG|Mux37~10_combout  = ( \REG|Mux37~4_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux37~9_combout ) ) ) # ( !\REG|Mux37~4_combout  & ( (\REG|Mux37~9_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) 
// )

	.dataa(!\REG|Mux37~9_combout ),
	.datab(gnd),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux37~10 .extended_lut = "off";
defparam \REG|Mux37~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \REG|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \REG|Mux36~2 (
// Equation(s):
// \REG|Mux36~2_combout  = ( \REG|registers[26][27]~q  & ( \REG|registers[22][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[18][27]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][27]~q ))) ) ) ) # ( !\REG|registers[26][27]~q  & ( \REG|registers[22][27]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[18][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][27]~q  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[26][27]~q  & ( !\REG|registers[22][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][27]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][27]~q ))) ) ) ) # ( !\REG|registers[26][27]~q  & ( 
// !\REG|registers[22][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][27]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[30][27]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[30][27]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[18][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][27]~q ),
	.dataf(!\REG|registers[22][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~2 .extended_lut = "off";
defparam \REG|Mux36~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \REG|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N30
cyclonev_lcell_comb \REG|Mux36~0 (
// Equation(s):
// \REG|Mux36~0_combout  = ( \REG|registers[24][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[28][27]~q ) ) ) ) # ( !\REG|registers[24][27]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[28][27]~q ) ) ) ) # ( \REG|registers[24][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][27]~q ))) ) ) ) # ( !\REG|registers[24][27]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][27]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[16][27]~q ),
	.datac(!\REG|registers[20][27]~q ),
	.datad(!\REG|registers[28][27]~q ),
	.datae(!\REG|registers[24][27]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~0 .extended_lut = "off";
defparam \REG|Mux36~0 .lut_mask = 64'h272727270055AAFF;
defparam \REG|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \REG|Mux36~1 (
// Equation(s):
// \REG|Mux36~1_combout  = ( \REG|registers[25][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[29][27]~q ))) ) ) ) # ( !\REG|registers[25][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[21][27]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[29][27]~q ))) ) ) ) # ( \REG|registers[25][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[17][27]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[25][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[17][27]~q ) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[21][27]~q ),
	.datac(!\REG|registers[17][27]~q ),
	.datad(!\REG|registers[29][27]~q ),
	.datae(!\REG|registers[25][27]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~1 .extended_lut = "off";
defparam \REG|Mux36~1 .lut_mask = 64'h0A0A5F5F22772277;
defparam \REG|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \REG|Mux36~3 (
// Equation(s):
// \REG|Mux36~3_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[31][27]~q  & ( (\REG|registers[27][27]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|registers[31][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[23][27]~q )) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[31][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[27][27]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|registers[31][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[19][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[23][27]~q )) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[23][27]~q ),
	.datac(!\REG|registers[27][27]~q ),
	.datad(!\REG|registers[19][27]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|registers[31][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~3 .extended_lut = "off";
defparam \REG|Mux36~3 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \REG|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \REG|Mux36~4 (
// Equation(s):
// \REG|Mux36~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux36~3_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux36~1_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux36~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux36~0_combout  ) ) )

	.dataa(!\REG|Mux36~2_combout ),
	.datab(!\REG|Mux36~0_combout ),
	.datac(!\REG|Mux36~1_combout ),
	.datad(!\REG|Mux36~3_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~4 .extended_lut = "off";
defparam \REG|Mux36~4 .lut_mask = 64'h333355550F0F00FF;
defparam \REG|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \REG|Mux36~7 (
// Equation(s):
// \REG|Mux36~7_combout  = ( \REG|registers[15][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[14][27]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[15][27]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[14][27]~q ) ) ) ) # ( \REG|registers[15][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][27]~q )) ) ) ) # ( !\REG|registers[15][27]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[12][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[13][27]~q )) ) ) )

	.dataa(!\REG|registers[13][27]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[12][27]~q ),
	.datad(!\REG|registers[14][27]~q ),
	.datae(!\REG|registers[15][27]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~7 .extended_lut = "off";
defparam \REG|Mux36~7 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \REG|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \REG|Mux36~6 (
// Equation(s):
// \REG|Mux36~6_combout  = ( \REG|registers[1][27]~q  & ( \REG|registers[3][27]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (\REG|registers[2][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REG|registers[1][27]~q  & ( \REG|registers[3][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REG|registers[1][27]~q  & ( !\REG|registers[3][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[0][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REG|registers[1][27]~q  & ( !\REG|registers[3][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[0][27]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][27]~q )))) ) ) )

	.dataa(!\REG|registers[2][27]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|registers[0][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[1][27]~q ),
	.dataf(!\REG|registers[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~6 .extended_lut = "off";
defparam \REG|Mux36~6 .lut_mask = 64'h0C443F440C773F77;
defparam \REG|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N42
cyclonev_lcell_comb \REG|Mux36~8 (
// Equation(s):
// \REG|Mux36~8_combout  = ( \REG|registers[6][27]~q  & ( \REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][27]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][27]~q ))) ) ) ) # ( !\REG|registers[6][27]~q  & ( \REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[5][27]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][27]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[6][27]~q  & ( !\REG|registers[4][27]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[5][27]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][27]~q ))) ) ) ) # ( !\REG|registers[6][27]~q  & ( !\REG|registers[4][27]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][27]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][27]~q )))) ) ) )

	.dataa(!\REG|registers[7][27]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[5][27]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][27]~q ),
	.dataf(!\REG|registers[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~8 .extended_lut = "off";
defparam \REG|Mux36~8 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REG|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \REG|Mux36~5 (
// Equation(s):
// \REG|Mux36~5_combout  = ( \REG|registers[10][27]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][27]~q ) ) ) ) # ( !\REG|registers[10][27]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[11][27]~q ) ) ) ) # ( \REG|registers[10][27]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][27]~q ))) ) ) ) # ( !\REG|registers[10][27]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][27]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][27]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[8][27]~q ),
	.datac(!\REG|registers[11][27]~q ),
	.datad(!\REG|registers[9][27]~q ),
	.datae(!\REG|registers[10][27]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~5 .extended_lut = "off";
defparam \REG|Mux36~5 .lut_mask = 64'h227722770505AFAF;
defparam \REG|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \REG|Mux36~9 (
// Equation(s):
// \REG|Mux36~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( \REG|Mux36~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux36~7_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ( \REG|Mux36~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux36~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux36~8_combout ))) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( !\REG|Mux36~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux36~7_combout ) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// !\REG|Mux36~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux36~6_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|Mux36~8_combout ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|Mux36~7_combout ),
	.datac(!\REG|Mux36~6_combout ),
	.datad(!\REG|Mux36~8_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REG|Mux36~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~9 .extended_lut = "off";
defparam \REG|Mux36~9 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \REG|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N24
cyclonev_lcell_comb \REG|Mux36~10 (
// Equation(s):
// \REG|Mux36~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux36~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux36~9_combout  ) )

	.dataa(!\REG|Mux36~4_combout ),
	.datab(gnd),
	.datac(!\REG|Mux36~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux36~10 .extended_lut = "off";
defparam \REG|Mux36~10 .lut_mask = 64'h0F0F0F0F55555555;
defparam \REG|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N33
cyclonev_lcell_comb \REG|Mux35~3 (
// Equation(s):
// \REG|Mux35~3_combout  = ( \REG|registers[27][28]~q  & ( \REG|registers[19][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][28]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[31][28]~q )))) ) ) ) # ( !\REG|registers[27][28]~q  & ( \REG|registers[19][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[23][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[31][28]~q )))) ) ) ) # ( 
// \REG|registers[27][28]~q  & ( !\REG|registers[19][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][28]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][28]~q )))) ) ) ) # ( !\REG|registers[27][28]~q  & ( !\REG|registers[19][28]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][28]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[31][28]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[23][28]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[31][28]~q ),
	.datae(!\REG|registers[27][28]~q ),
	.dataf(!\REG|registers[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~3 .extended_lut = "off";
defparam \REG|Mux35~3 .lut_mask = 64'h02075257A2A7F2F7;
defparam \REG|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N0
cyclonev_lcell_comb \REG|Mux35~1 (
// Equation(s):
// \REG|Mux35~1_combout  = ( \REG|registers[29][28]~q  & ( \REG|registers[25][28]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][28]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[21][28]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[29][28]~q  & ( \REG|registers[25][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[17][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[21][28]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// \REG|registers[29][28]~q  & ( !\REG|registers[25][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][28]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[21][28]~q )))) ) ) ) # ( !\REG|registers[29][28]~q  & ( !\REG|registers[25][28]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][28]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][28]~q ))))) ) ) )

	.dataa(!\REG|registers[17][28]~q ),
	.datab(!\REG|registers[21][28]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[29][28]~q ),
	.dataf(!\REG|registers[25][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~1 .extended_lut = "off";
defparam \REG|Mux35~1 .lut_mask = 64'h5300530F53F053FF;
defparam \REG|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \REG|Mux35~2 (
// Equation(s):
// \REG|Mux35~2_combout  = ( \REG|registers[26][28]~q  & ( \REG|registers[22][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[18][28]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[30][28]~q )))) ) ) ) # ( !\REG|registers[26][28]~q  & ( \REG|registers[22][28]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][28]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|registers[30][28]~q )))) ) ) ) # ( \REG|registers[26][28]~q  & ( !\REG|registers[22][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[18][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[30][28]~q )))) ) ) ) # ( 
// !\REG|registers[26][28]~q  & ( !\REG|registers[22][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[18][28]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[30][28]~q )))) ) ) )

	.dataa(!\REG|registers[18][28]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[30][28]~q ),
	.datae(!\REG|registers[26][28]~q ),
	.dataf(!\REG|registers[22][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~2 .extended_lut = "off";
defparam \REG|Mux35~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \REG|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N18
cyclonev_lcell_comb \REG|Mux35~0 (
// Equation(s):
// \REG|Mux35~0_combout  = ( \REG|registers[28][28]~q  & ( \REG|registers[16][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[24][28]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[20][28]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[28][28]~q  & ( \REG|registers[16][28]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[24][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[20][28]~q )))) ) ) ) # ( \REG|registers[28][28]~q  & ( !\REG|registers[16][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[24][28]~q  & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[20][28]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[28][28]~q  & ( 
// !\REG|registers[16][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[24][28]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[20][28]~q )))) ) ) )

	.dataa(!\REG|registers[24][28]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[20][28]~q ),
	.datae(!\REG|registers[28][28]~q ),
	.dataf(!\REG|registers[16][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~0 .extended_lut = "off";
defparam \REG|Mux35~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \REG|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N24
cyclonev_lcell_comb \REG|Mux35~4 (
// Equation(s):
// \REG|Mux35~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux35~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux35~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] 
// & (\REG|Mux35~3_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \REG|Mux35~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux35~1_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux35~0_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux35~2_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux35~3_combout 
// )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\REG|Mux35~0_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|Mux35~1_combout ) ) ) )

	.dataa(!\REG|Mux35~3_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REG|Mux35~1_combout ),
	.datad(!\REG|Mux35~2_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REG|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~4 .extended_lut = "off";
defparam \REG|Mux35~4 .lut_mask = 64'h030311DDCFCF11DD;
defparam \REG|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N54
cyclonev_lcell_comb \REG|Mux35~8 (
// Equation(s):
// \REG|Mux35~8_combout  = ( \REG|registers[6][28]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & (\REG|registers[7][28]~q )) ) ) ) # ( !\REG|registers[6][28]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][28]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][28]~q )) ) ) ) # ( \REG|registers[6][28]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[4][28]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[6][28]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[4][28]~q ) ) ) )

	.dataa(!\REG|registers[7][28]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[5][28]~q ),
	.datad(!\REG|registers[4][28]~q ),
	.datae(!\REG|registers[6][28]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~8 .extended_lut = "off";
defparam \REG|Mux35~8 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \REG|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N36
cyclonev_lcell_comb \REG|Mux35~7 (
// Equation(s):
// \REG|Mux35~7_combout  = ( \REG|registers[14][28]~q  & ( \REG|registers[13][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][28]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][28]~q ))) ) ) ) # ( !\REG|registers[14][28]~q  & ( \REG|registers[13][28]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][28]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[15][28]~q ))) ) ) ) # ( \REG|registers[14][28]~q  & ( !\REG|registers[13][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[12][28]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[15][28]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REG|registers[14][28]~q  & ( !\REG|registers[13][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[12][28]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[15][28]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[15][28]~q ),
	.datac(!\REG|registers[12][28]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[14][28]~q ),
	.dataf(!\REG|registers[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~7 .extended_lut = "off";
defparam \REG|Mux35~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REG|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \REG|Mux35~6 (
// Equation(s):
// \REG|Mux35~6_combout  = ( \REG|registers[1][28]~q  & ( \REG|registers[0][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][28]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][28]~q )))) ) ) ) # ( !\REG|registers[1][28]~q  & ( \REG|registers[0][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][28]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][28]~q ))))) ) ) ) # ( \REG|registers[1][28]~q  & ( !\REG|registers[0][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][28]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][28]~q ))))) ) ) ) # ( !\REG|registers[1][28]~q  & ( !\REG|registers[0][28]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][28]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][28]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[2][28]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[3][28]~q ),
	.datae(!\REG|registers[1][28]~q ),
	.dataf(!\REG|registers[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~6 .extended_lut = "off";
defparam \REG|Mux35~6 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REG|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N42
cyclonev_lcell_comb \REG|Mux35~5 (
// Equation(s):
// \REG|Mux35~5_combout  = ( \REG|registers[10][28]~q  & ( \REG|registers[8][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][28]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][28]~q )))) ) ) ) # ( !\REG|registers[10][28]~q  & ( \REG|registers[8][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[9][28]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[11][28]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[10][28]~q  & ( !\REG|registers[8][28]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][28]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][28]~q )))) ) ) ) # ( !\REG|registers[10][28]~q  & ( !\REG|registers[8][28]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[9][28]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[11][28]~q ))))) ) ) )

	.dataa(!\REG|registers[9][28]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[11][28]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[10][28]~q ),
	.dataf(!\REG|registers[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~5 .extended_lut = "off";
defparam \REG|Mux35~5 .lut_mask = 64'h00473347CC47FF47;
defparam \REG|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N36
cyclonev_lcell_comb \REG|Mux35~9 (
// Equation(s):
// \REG|Mux35~9_combout  = ( \REG|Mux35~5_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux35~8_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|Mux35~7_combout ))) ) ) ) # ( !\REG|Mux35~5_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux35~8_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux35~7_combout ))) ) ) ) # ( \REG|Mux35~5_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|Mux35~6_combout ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|Mux35~5_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|Mux35~6_combout ) ) ) )

	.dataa(!\REG|Mux35~8_combout ),
	.datab(!\REG|Mux35~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|Mux35~6_combout ),
	.datae(!\REG|Mux35~5_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~9 .extended_lut = "off";
defparam \REG|Mux35~9 .lut_mask = 64'h00F00FFF53535353;
defparam \REG|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N12
cyclonev_lcell_comb \REG|Mux35~10 (
// Equation(s):
// \REG|Mux35~10_combout  = ( \REG|Mux35~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux35~4_combout ) ) ) # ( !\REG|Mux35~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux35~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\REG|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux35~10 .extended_lut = "off";
defparam \REG|Mux35~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \REG|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N0
cyclonev_lcell_comb \REG|Mux34~1 (
// Equation(s):
// \REG|Mux34~1_combout  = ( \REG|registers[25][29]~q  & ( \REG|registers[17][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][29]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][29]~q ))) ) ) ) # ( !\REG|registers[25][29]~q  & ( \REG|registers[17][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][29]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][29]~q )))) ) ) ) # ( \REG|registers[25][29]~q  & ( !\REG|registers[17][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][29]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][29]~q )))) ) ) ) # ( !\REG|registers[25][29]~q  & ( !\REG|registers[17][29]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[21][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[29][29]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[29][29]~q ),
	.datac(!\REG|registers[21][29]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[25][29]~q ),
	.dataf(!\REG|registers[17][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~1 .extended_lut = "off";
defparam \REG|Mux34~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \REG|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \REG|Mux34~3 (
// Equation(s):
// \REG|Mux34~3_combout  = ( \REG|registers[27][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[31][29]~q ) ) ) ) # ( !\REG|registers[27][29]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|registers[31][29]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REG|registers[27][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][29]~q ))) ) ) ) # ( !\REG|registers[27][29]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[19][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[23][29]~q ))) ) ) )

	.dataa(!\REG|registers[19][29]~q ),
	.datab(!\REG|registers[31][29]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|registers[23][29]~q ),
	.datae(!\REG|registers[27][29]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~3 .extended_lut = "off";
defparam \REG|Mux34~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \REG|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N42
cyclonev_lcell_comb \REG|Mux34~0 (
// Equation(s):
// \REG|Mux34~0_combout  = ( \REG|registers[24][29]~q  & ( \REG|registers[20][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[16][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # ((\REG|registers[28][29]~q )))) ) ) ) # ( !\REG|registers[24][29]~q  & ( \REG|registers[20][29]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[16][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # ((\REG|registers[28][29]~q )))) ) ) ) # ( \REG|registers[24][29]~q  & ( !\REG|registers[20][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[16][29]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][29]~q )))) ) ) ) # ( !\REG|registers[24][29]~q  & ( 
// !\REG|registers[20][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[16][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[28][29]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[16][29]~q ),
	.datad(!\REG|registers[28][29]~q ),
	.datae(!\REG|registers[24][29]~q ),
	.dataf(!\REG|registers[20][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~0 .extended_lut = "off";
defparam \REG|Mux34~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \REG|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N12
cyclonev_lcell_comb \REG|Mux34~2 (
// Equation(s):
// \REG|Mux34~2_combout  = ( \REG|registers[26][29]~q  & ( \REG|registers[30][29]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (\REG|registers[22][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][29]~q  & ( \REG|registers[30][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][29]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[26][29]~q  & ( !\REG|registers[30][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[18][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][29]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REG|registers[26][29]~q  & ( !\REG|registers[30][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[18][29]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[22][29]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|registers[22][29]~q ),
	.datac(!\REG|registers[18][29]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][29]~q ),
	.dataf(!\REG|registers[30][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~2 .extended_lut = "off";
defparam \REG|Mux34~2 .lut_mask = 64'h0A225F220A775F77;
defparam \REG|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \REG|Mux34~4 (
// Equation(s):
// \REG|Mux34~4_combout  = ( \REG|Mux34~2_combout  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|Mux34~3_combout ) ) ) ) # ( !\REG|Mux34~2_combout  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|Mux34~3_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REG|Mux34~2_combout  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux34~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux34~1_combout )) ) ) ) # ( !\REG|Mux34~2_combout  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux34~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux34~1_combout )) ) ) )

	.dataa(!\REG|Mux34~1_combout ),
	.datab(!\REG|Mux34~3_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|Mux34~0_combout ),
	.datae(!\REG|Mux34~2_combout ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~4 .extended_lut = "off";
defparam \REG|Mux34~4 .lut_mask = 64'h05F505F50303F3F3;
defparam \REG|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \REG|Mux34~7 (
// Equation(s):
// \REG|Mux34~7_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[13][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[15][29]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|registers[13][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[14][29]~q ))) ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[13][29]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[15][29]~q ) ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( !\REG|registers[13][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[12][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((\REG|registers[14][29]~q ))) ) ) )

	.dataa(!\REG|registers[12][29]~q ),
	.datab(!\REG|registers[14][29]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[15][29]~q ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REG|registers[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~7 .extended_lut = "off";
defparam \REG|Mux34~7 .lut_mask = 64'h5353000F5353F0FF;
defparam \REG|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N36
cyclonev_lcell_comb \REG|Mux34~6 (
// Equation(s):
// \REG|Mux34~6_combout  = ( \REG|registers[3][29]~q  & ( \REG|registers[2][29]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[0][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[1][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[3][29]~q  & ( \REG|registers[2][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[0][29]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[1][29]~q  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// \REG|registers[3][29]~q  & ( !\REG|registers[2][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|registers[0][29]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[1][29]~q ))) ) ) ) # ( !\REG|registers[3][29]~q  & ( !\REG|registers[2][29]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[0][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[1][29]~q )))) ) ) )

	.dataa(!\REG|registers[1][29]~q ),
	.datab(!\REG|registers[0][29]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[3][29]~q ),
	.dataf(!\REG|registers[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~6 .extended_lut = "off";
defparam \REG|Mux34~6 .lut_mask = 64'h3500350F35F035FF;
defparam \REG|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N27
cyclonev_lcell_comb \REG|Mux34~8 (
// Equation(s):
// \REG|Mux34~8_combout  = ( \REG|registers[5][29]~q  & ( \REG|registers[4][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[6][29]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[7][29]~q )))) ) ) ) # ( !\REG|registers[5][29]~q  & ( \REG|registers[4][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])) # (\REG|registers[6][29]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & \REG|registers[7][29]~q )))) ) ) ) # ( 
// \REG|registers[5][29]~q  & ( !\REG|registers[4][29]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[6][29]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # (\REG|registers[7][29]~q )))) ) ) ) # ( !\REG|registers[5][29]~q  & ( !\REG|registers[4][29]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[6][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[7][29]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[6][29]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REG|registers[7][29]~q ),
	.datae(!\REG|registers[5][29]~q ),
	.dataf(!\REG|registers[4][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~8 .extended_lut = "off";
defparam \REG|Mux34~8 .lut_mask = 64'h02075257A2A7F2F7;
defparam \REG|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \REG|Mux34~5 (
// Equation(s):
// \REG|Mux34~5_combout  = ( \REG|registers[10][29]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[11][29]~q ) ) ) ) # ( !\REG|registers[10][29]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[11][29]~q ) ) ) ) # ( \REG|registers[10][29]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][29]~q ))) ) ) ) # ( !\REG|registers[10][29]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][29]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][29]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[11][29]~q ),
	.datac(!\REG|registers[8][29]~q ),
	.datad(!\REG|registers[9][29]~q ),
	.datae(!\REG|registers[10][29]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~5 .extended_lut = "off";
defparam \REG|Mux34~5 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \REG|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \REG|Mux34~9 (
// Equation(s):
// \REG|Mux34~9_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux34~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux34~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] 
// & (\REG|Mux34~7_combout )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( \REG|Mux34~5_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux34~6_combout ) ) ) ) # ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux34~5_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux34~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux34~7_combout 
// )) ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( !\REG|Mux34~5_combout  & ( (\REG|Mux34~6_combout  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|Mux34~7_combout ),
	.datab(!\REG|Mux34~6_combout ),
	.datac(!\REG|Mux34~8_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REG|Mux34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~9 .extended_lut = "off";
defparam \REG|Mux34~9 .lut_mask = 64'h33000F5533FF0F55;
defparam \REG|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \REG|Mux34~10 (
// Equation(s):
// \REG|Mux34~10_combout  = ( \REG|Mux34~9_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) # (\REG|Mux34~4_combout ) ) ) # ( !\REG|Mux34~9_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux34~4_combout ) ) 
// )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REG|Mux34~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux34~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux34~10 .extended_lut = "off";
defparam \REG|Mux34~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \REG|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N12
cyclonev_lcell_comb \REG|Mux33~8 (
// Equation(s):
// \REG|Mux33~8_combout  = ( \REG|registers[6][30]~q  & ( \REG|registers[4][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][30]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][30]~q )))) ) ) ) # ( !\REG|registers[6][30]~q  & ( \REG|registers[4][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[5][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\REG|registers[7][30]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \REG|registers[6][30]~q  & ( !\REG|registers[4][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][30]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[7][30]~q )))) ) ) ) # ( !\REG|registers[6][30]~q  & ( !\REG|registers[4][30]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[5][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[7][30]~q ))))) ) ) )

	.dataa(!\REG|registers[5][30]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[7][30]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[6][30]~q ),
	.dataf(!\REG|registers[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~8 .extended_lut = "off";
defparam \REG|Mux33~8 .lut_mask = 64'h00473347CC47FF47;
defparam \REG|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N24
cyclonev_lcell_comb \REG|Mux33~5 (
// Equation(s):
// \REG|Mux33~5_combout  = ( \REG|registers[10][30]~q  & ( \REG|registers[11][30]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((\REG|registers[9][30]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|registers[10][30]~q  & ( \REG|registers[11][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][30]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REG|registers[10][30]~q  & ( !\REG|registers[11][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (\REG|registers[8][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][30]~q ))))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\REG|registers[10][30]~q  & ( !\REG|registers[11][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[8][30]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[9][30]~q ))))) ) ) )

	.dataa(!\REG|registers[8][30]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[9][30]~q ),
	.datae(!\REG|registers[10][30]~q ),
	.dataf(!\REG|registers[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~5 .extended_lut = "off";
defparam \REG|Mux33~5 .lut_mask = 64'h404C707C434F737F;
defparam \REG|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \REG|Mux33~6 (
// Equation(s):
// \REG|Mux33~6_combout  = ( \REG|registers[1][30]~q  & ( \REG|registers[0][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][30]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][30]~q )))) ) ) ) # ( !\REG|registers[1][30]~q  & ( \REG|registers[0][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[2][30]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[3][30]~q )))) ) ) ) # ( 
// \REG|registers[1][30]~q  & ( !\REG|registers[0][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[2][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # ((\REG|registers[3][30]~q )))) ) ) ) # ( !\REG|registers[1][30]~q  & ( !\REG|registers[0][30]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[2][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[3][30]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|registers[2][30]~q ),
	.datad(!\REG|registers[3][30]~q ),
	.datae(!\REG|registers[1][30]~q ),
	.dataf(!\REG|registers[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~6 .extended_lut = "off";
defparam \REG|Mux33~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \REG|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N45
cyclonev_lcell_comb \REG|Mux33~7 (
// Equation(s):
// \REG|Mux33~7_combout  = ( \REG|registers[12][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [17] & ((\REG|registers[15][30]~q ))) ) ) ) # ( !\REG|registers[12][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[13][30]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[15][30]~q ))) ) ) ) # ( \REG|registers[12][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) # 
// (\REG|registers[14][30]~q ) ) ) ) # ( !\REG|registers[12][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( (\REG|registers[14][30]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REG|registers[13][30]~q ),
	.datab(!\REG|registers[14][30]~q ),
	.datac(!\REG|registers[15][30]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[12][30]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~7 .extended_lut = "off";
defparam \REG|Mux33~7 .lut_mask = 64'h0033FF33550F550F;
defparam \REG|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N30
cyclonev_lcell_comb \REG|Mux33~9 (
// Equation(s):
// \REG|Mux33~9_combout  = ( \REG|Mux33~6_combout  & ( \REG|Mux33~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux33~5_combout )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|Mux33~8_combout ))) ) ) ) # ( !\REG|Mux33~6_combout  & ( \REG|Mux33~7_combout  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|Mux33~5_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|Mux33~8_combout ))) ) ) ) # ( \REG|Mux33~6_combout  & ( !\REG|Mux33~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # (\REG|Mux33~5_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|Mux33~8_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// !\REG|Mux33~6_combout  & ( !\REG|Mux33~7_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|Mux33~5_combout  & \ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [18] & (\REG|Mux33~8_combout  & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\REG|Mux33~8_combout ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|Mux33~5_combout ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|Mux33~6_combout ),
	.dataf(!\REG|Mux33~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~9 .extended_lut = "off";
defparam \REG|Mux33~9 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \REG|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \REG|Mux33~1 (
// Equation(s):
// \REG|Mux33~1_combout  = ( \REG|registers[25][30]~q  & ( \REG|registers[21][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[29][30]~q )))) ) ) ) # ( !\REG|registers[25][30]~q  & ( \REG|registers[21][30]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[17][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[29][30]~q ))) ) ) ) # ( \REG|registers[25][30]~q  & ( !\REG|registers[21][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][30]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((\REG|registers[29][30]~q )))) ) ) ) # ( 
// !\REG|registers[25][30]~q  & ( !\REG|registers[21][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[17][30]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[29][30]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[29][30]~q ),
	.datad(!\REG|registers[17][30]~q ),
	.datae(!\REG|registers[25][30]~q ),
	.dataf(!\REG|registers[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~1 .extended_lut = "off";
defparam \REG|Mux33~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \REG|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N54
cyclonev_lcell_comb \REG|Mux33~0 (
// Equation(s):
// \REG|Mux33~0_combout  = ( \REG|registers[28][30]~q  & ( \REG|registers[24][30]~q  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((\REG|registers[20][30]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[28][30]~q  & ( \REG|registers[24][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [19])) # (\REG|registers[16][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[20][30]~q )))) ) ) ) # ( 
// \REG|registers[28][30]~q  & ( !\REG|registers[24][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][30]~q  & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (((\REG|registers[20][30]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REG|registers[28][30]~q  & ( !\REG|registers[24][30]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[16][30]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[20][30]~q ))))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[16][30]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REG|registers[20][30]~q ),
	.datae(!\REG|registers[28][30]~q ),
	.dataf(!\REG|registers[24][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~0 .extended_lut = "off";
defparam \REG|Mux33~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \REG|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \REG|Mux33~3 (
// Equation(s):
// \REG|Mux33~3_combout  = ( \REG|registers[27][30]~q  & ( \REG|registers[19][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][30]~q ))) ) ) ) # ( !\REG|registers[27][30]~q  & ( \REG|registers[19][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[23][30]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][30]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \REG|registers[27][30]~q  & ( !\REG|registers[19][30]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[23][30]~q  & \ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[31][30]~q ))) ) ) ) # ( !\REG|registers[27][30]~q  & ( !\REG|registers[19][30]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[23][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[31][30]~q )))) ) ) )

	.dataa(!\REG|registers[31][30]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[23][30]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[27][30]~q ),
	.dataf(!\REG|registers[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~3 .extended_lut = "off";
defparam \REG|Mux33~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REG|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \REG|Mux33~2 (
// Equation(s):
// \REG|Mux33~2_combout  = ( \REG|registers[26][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[22][30]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][30]~q )) ) ) ) # ( !\REG|registers[26][30]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// ((\REG|registers[22][30]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][30]~q )) ) ) ) # ( \REG|registers[26][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[18][30]~q ) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REG|registers[26][30]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & \REG|registers[18][30]~q ) ) ) )

	.dataa(!\REG|registers[30][30]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REG|registers[22][30]~q ),
	.datad(!\REG|registers[18][30]~q ),
	.datae(!\REG|registers[26][30]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~2 .extended_lut = "off";
defparam \REG|Mux33~2 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \REG|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N24
cyclonev_lcell_comb \REG|Mux33~4 (
// Equation(s):
// \REG|Mux33~4_combout  = ( \REG|Mux33~3_combout  & ( \REG|Mux33~2_combout  & ( ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux33~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux33~1_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REG|Mux33~3_combout  & ( \REG|Mux33~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (((\REG|Mux33~0_combout )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|Mux33~1_combout ))) ) ) ) # ( \REG|Mux33~3_combout  & ( 
// !\REG|Mux33~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|Mux33~0_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\REG|Mux33~1_combout )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REG|Mux33~3_combout  & ( !\REG|Mux33~2_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|Mux33~0_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|Mux33~1_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REG|Mux33~1_combout ),
	.datad(!\REG|Mux33~0_combout ),
	.datae(!\REG|Mux33~3_combout ),
	.dataf(!\REG|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~4 .extended_lut = "off";
defparam \REG|Mux33~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \REG|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N54
cyclonev_lcell_comb \REG|Mux33~10 (
// Equation(s):
// \REG|Mux33~10_combout  = ( \REG|Mux33~4_combout  & ( (\REG|Mux33~9_combout ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REG|Mux33~4_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & \REG|Mux33~9_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REG|Mux33~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux33~10 .extended_lut = "off";
defparam \REG|Mux33~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \REG|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N36
cyclonev_lcell_comb \REG|Mux32~7 (
// Equation(s):
// \REG|Mux32~7_combout  = ( \REG|registers[14][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[15][31]~q ) ) ) ) # ( !\REG|registers[14][31]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[15][31]~q ) ) ) ) # ( \REG|registers[14][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][31]~q ))) ) ) ) # ( !\REG|registers[14][31]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[12][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[13][31]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REG|registers[12][31]~q ),
	.datac(!\REG|registers[15][31]~q ),
	.datad(!\REG|registers[13][31]~q ),
	.datae(!\REG|registers[14][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~7 .extended_lut = "off";
defparam \REG|Mux32~7 .lut_mask = 64'h227722770505AFAF;
defparam \REG|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N18
cyclonev_lcell_comb \REG|Mux32~8 (
// Equation(s):
// \REG|Mux32~8_combout  = ( \REG|registers[6][31]~q  & ( \REG|registers[4][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][31]~q ))) ) ) ) # ( !\REG|registers[6][31]~q  & ( \REG|registers[4][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # (\REG|registers[5][31]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][31]~q  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( 
// \REG|registers[6][31]~q  & ( !\REG|registers[4][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & \REG|registers[5][31]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [16])) # (\REG|registers[7][31]~q ))) ) ) ) # ( !\REG|registers[6][31]~q  & ( !\REG|registers[4][31]~q  & ( 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[5][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[7][31]~q )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REG|registers[7][31]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REG|registers[5][31]~q ),
	.datae(!\REG|registers[6][31]~q ),
	.dataf(!\REG|registers[4][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~8 .extended_lut = "off";
defparam \REG|Mux32~8 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \REG|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N33
cyclonev_lcell_comb \REG|Mux32~5 (
// Equation(s):
// \REG|Mux32~5_combout  = ( \REG|registers[8][31]~q  & ( \REG|registers[10][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][31]~q ))) ) ) ) # ( !\REG|registers[8][31]~q  & ( \REG|registers[10][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][31]~q )))) ) ) ) # ( \REG|registers[8][31]~q  & ( !\REG|registers[10][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][31]~q )))) ) ) ) # ( !\REG|registers[8][31]~q  & ( !\REG|registers[10][31]~q  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ((\REG|registers[9][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & (\REG|registers[11][31]~q )))) ) ) )

	.dataa(!\REG|registers[11][31]~q ),
	.datab(!\REG|registers[9][31]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REG|registers[8][31]~q ),
	.dataf(!\REG|registers[10][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~5 .extended_lut = "off";
defparam \REG|Mux32~5 .lut_mask = 64'h0305F30503F5F3F5;
defparam \REG|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N39
cyclonev_lcell_comb \REG|Mux32~6 (
// Equation(s):
// \REG|Mux32~6_combout  = ( \REG|registers[1][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [16] & (\REG|registers[3][31]~q )) ) ) ) # ( !\REG|registers[1][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ((\REG|registers[2][31]~q ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & (\REG|registers[3][31]~q )) ) ) ) # ( \REG|registers[1][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) # 
// (\REG|registers[0][31]~q ) ) ) ) # ( !\REG|registers[1][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( (\REG|registers[0][31]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REG|registers[3][31]~q ),
	.datab(!\REG|registers[0][31]~q ),
	.datac(!\REG|registers[2][31]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REG|registers[1][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~6 .extended_lut = "off";
defparam \REG|Mux32~6 .lut_mask = 64'h330033FF0F550F55;
defparam \REG|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N33
cyclonev_lcell_comb \REG|Mux32~9 (
// Equation(s):
// \REG|Mux32~9_combout  = ( \REG|Mux32~5_combout  & ( \REG|Mux32~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux32~8_combout ))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux32~7_combout ))) ) ) ) # ( !\REG|Mux32~5_combout  & ( \REG|Mux32~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|Mux32~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux32~7_combout  & (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// \REG|Mux32~5_combout  & ( !\REG|Mux32~6_combout  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|Mux32~8_combout )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] 
// & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|Mux32~7_combout ))) ) ) ) # ( !\REG|Mux32~5_combout  & ( !\REG|Mux32~6_combout  & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & 
// ((!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|Mux32~8_combout ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|Mux32~7_combout )))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REG|Mux32~7_combout ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REG|Mux32~8_combout ),
	.datae(!\REG|Mux32~5_combout ),
	.dataf(!\REG|Mux32~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~9 .extended_lut = "off";
defparam \REG|Mux32~9 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \REG|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N0
cyclonev_lcell_comb \REG|Mux32~2 (
// Equation(s):
// \REG|Mux32~2_combout  = ( \REG|registers[26][31]~q  & ( \REG|registers[22][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[18][31]~q )))) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][31]~q ))) ) ) ) # ( !\REG|registers[26][31]~q  & ( \REG|registers[22][31]~q  & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) # (\REG|registers[18][31]~q )))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[30][31]~q  & 
// ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REG|registers[26][31]~q  & ( !\REG|registers[22][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][31]~q  & 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((!\ROM_COMP|altsyncram_component|auto_generated|q_a [18])) # (\REG|registers[30][31]~q ))) ) ) ) # ( !\REG|registers[26][31]~q  & ( 
// !\REG|registers[22][31]~q  & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (((\REG|registers[18][31]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & 
// (\REG|registers[30][31]~q  & ((\ROM_COMP|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REG|registers[30][31]~q ),
	.datab(!\REG|registers[18][31]~q ),
	.datac(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REG|registers[26][31]~q ),
	.dataf(!\REG|registers[22][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~2 .extended_lut = "off";
defparam \REG|Mux32~2 .lut_mask = 64'h30053F0530F53FF5;
defparam \REG|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \REG|Mux32~3 (
// Equation(s):
// \REG|Mux32~3_combout  = ( \REG|registers[27][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a 
// [19] & ((\REG|registers[31][31]~q ))) ) ) ) # ( !\REG|registers[27][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & (\REG|registers[23][31]~q )) # 
// (\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ((\REG|registers[31][31]~q ))) ) ) ) # ( \REG|registers[27][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) # 
// (\REG|registers[19][31]~q ) ) ) ) # ( !\REG|registers[27][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ( (\REG|registers[19][31]~q  & !\ROM_COMP|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REG|registers[19][31]~q ),
	.datab(!\REG|registers[23][31]~q ),
	.datac(!\REG|registers[31][31]~q ),
	.datad(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REG|registers[27][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~3 .extended_lut = "off";
defparam \REG|Mux32~3 .lut_mask = 64'h550055FF330F330F;
defparam \REG|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \REG|Mux32~0 (
// Equation(s):
// \REG|Mux32~0_combout  = ( \REG|registers[28][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|registers[24][31]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[28][31]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[24][31]~q ) ) ) ) # ( \REG|registers[28][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][31]~q )) ) ) ) # ( !\REG|registers[28][31]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[16][31]~q ))) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[20][31]~q )) ) ) )

	.dataa(!\REG|registers[20][31]~q ),
	.datab(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REG|registers[16][31]~q ),
	.datad(!\REG|registers[24][31]~q ),
	.datae(!\REG|registers[28][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~0 .extended_lut = "off";
defparam \REG|Mux32~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \REG|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N54
cyclonev_lcell_comb \REG|Mux32~1 (
// Equation(s):
// \REG|Mux32~1_combout  = ( \REG|registers[29][31]~q  & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (\REG|registers[25][31]~q ) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REG|registers[29][31]~q  & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & \REG|registers[25][31]~q ) ) ) ) # ( \REG|registers[29][31]~q  & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][31]~q ))) ) ) ) # ( !\REG|registers[29][31]~q  & ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [19] & ( (!\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & (\REG|registers[17][31]~q )) # (\ROM_COMP|altsyncram_component|auto_generated|q_a [18] & ((\REG|registers[21][31]~q ))) ) ) )

	.dataa(!\ROM_COMP|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REG|registers[17][31]~q ),
	.datac(!\REG|registers[21][31]~q ),
	.datad(!\REG|registers[25][31]~q ),
	.datae(!\REG|registers[29][31]~q ),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~1 .extended_lut = "off";
defparam \REG|Mux32~1 .lut_mask = 64'h2727272700AA55FF;
defparam \REG|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N48
cyclonev_lcell_comb \REG|Mux32~4 (
// Equation(s):
// \REG|Mux32~4_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux32~3_combout  ) ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( 
// \ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux32~1_combout  ) ) ) # ( \ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux32~2_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [17] & ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [16] & ( \REG|Mux32~0_combout  ) ) )

	.dataa(!\REG|Mux32~2_combout ),
	.datab(!\REG|Mux32~3_combout ),
	.datac(!\REG|Mux32~0_combout ),
	.datad(!\REG|Mux32~1_combout ),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\ROM_COMP|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~4 .extended_lut = "off";
defparam \REG|Mux32~4 .lut_mask = 64'h0F0F555500FF3333;
defparam \REG|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N54
cyclonev_lcell_comb \REG|Mux32~10 (
// Equation(s):
// \REG|Mux32~10_combout  = ( \ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux32~4_combout  ) ) # ( !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( \REG|Mux32~4_combout  & ( \REG|Mux32~9_combout  ) ) ) # ( 
// !\ROM_COMP|altsyncram_component|auto_generated|q_a [20] & ( !\REG|Mux32~4_combout  & ( \REG|Mux32~9_combout  ) ) )

	.dataa(gnd),
	.datab(!\REG|Mux32~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM_COMP|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REG|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|Mux32~10 .extended_lut = "off";
defparam \REG|Mux32~10 .lut_mask = 64'h333300003333FFFF;
defparam \REG|Mux32~10 .shared_arith = "off";
// synopsys translate_on

endmodule
