<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mips_Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ControlUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ControlUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ControlUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ControlUnit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ControlUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ControlUnit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ControlUnit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ControlUnit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ControlUnit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Datapath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Datapath_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Datapath_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Datapath_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Datapath_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainDecoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainDecoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MainDecoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2to1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2to1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2to1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCEnable.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCEnable.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCEnable.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCEnable_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCEnable_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg32_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg32_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftLeft2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftLeft2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShiftLeft2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftLeft2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftLeft2_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtend_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1755259126" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1755259126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1756117505" xil_pn:in_ck="-574623522356304864" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1756117505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUDecoder.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Datapath_tb.v"/>
      <outfile xil_pn:name="MainDecoder.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="Memory_tb.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux2to1_tb.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="PCEnable.v"/>
      <outfile xil_pn:name="PCEnable_tb.v"/>
      <outfile xil_pn:name="Reg32.v"/>
      <outfile xil_pn:name="Reg32_tb.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_tb.v"/>
      <outfile xil_pn:name="ShiftLeft2.v"/>
      <outfile xil_pn:name="ShiftLeft2_tb.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtend_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1755600582" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4761086683855747923" xil_pn:start_ts="1755600582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755600582" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8272544347307802357" xil_pn:start_ts="1755600582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755259126" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1980280654320832794" xil_pn:start_ts="1755259126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1756117506" xil_pn:in_ck="-574623522356304864" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1756117505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUDecoder.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Datapath_tb.v"/>
      <outfile xil_pn:name="MainDecoder.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="Memory_tb.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux2to1_tb.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="PCEnable.v"/>
      <outfile xil_pn:name="PCEnable_tb.v"/>
      <outfile xil_pn:name="Reg32.v"/>
      <outfile xil_pn:name="Reg32_tb.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_tb.v"/>
      <outfile xil_pn:name="ShiftLeft2.v"/>
      <outfile xil_pn:name="ShiftLeft2_tb.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtend_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1756117510" xil_pn:in_ck="-574623522356304864" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8437911739901800802" xil_pn:start_ts="1756117506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Datapath_tb_beh.prj"/>
      <outfile xil_pn:name="Datapath_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1756117511" xil_pn:in_ck="3809204252095579324" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5879514983206764923" xil_pn:start_ts="1756117510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Datapath_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8135117531125341622" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1980280654320832794" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8491031908296915710" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755026695" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8801291422989752368" xil_pn:start_ts="1755026695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755203919" xil_pn:in_ck="8664338523227326919" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2611933410414808922" xil_pn:start_ts="1755203872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ControlUnit.ngr"/>
      <outfile xil_pn:name="Datapath.lso"/>
      <outfile xil_pn:name="Datapath.ngc"/>
      <outfile xil_pn:name="Datapath.ngr"/>
      <outfile xil_pn:name="Datapath.prj"/>
      <outfile xil_pn:name="Datapath.stx"/>
      <outfile xil_pn:name="Datapath.syr"/>
      <outfile xil_pn:name="Datapath.xst"/>
      <outfile xil_pn:name="Datapath_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Datapath_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
