Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Mar  3 08:12:52 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_output_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_output_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_output_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.058        0.000                      0                  291        0.043        0.000                      0                  291        2.000        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0        {0.000 19.862}       39.724          25.174          
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk  {0.000 3.972}        7.945           125.868         
  clk_out2_zybo_dvi_output_clk_wiz_0_0        {0.000 3.972}        7.945           125.868         
  clkfbout_zybo_dvi_output_clk_wiz_0_0        {0.000 12.000}       24.000          41.667          
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1      {0.000 19.862}       39.724          25.174          
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1      {0.000 3.972}        7.945           125.868         
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1      {0.000 12.000}       24.000          41.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0             34.058        0.000                      0                  291        0.182        0.000                      0                  291       19.362        0.000                       0                   184  
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    6.278        0.000                       0                     8  
  clk_out2_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                          5.790        0.000                       0                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                         21.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1           34.065        0.000                      0                  291        0.182        0.000                      0                  291       19.362        0.000                       0                   184  
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                        5.790        0.000                       0                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                       21.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_dvi_output_clk_wiz_0_0_1  clk_out1_zybo_dvi_output_clk_wiz_0_0         34.058        0.000                      0                  291        0.043        0.000                      0                  291  
clk_out1_zybo_dvi_output_clk_wiz_0_0    clk_out1_zybo_dvi_output_clk_wiz_0_0_1       34.058        0.000                      0                  291        0.043        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.058ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.277ns (23.090%)  route 4.254ns (76.910%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.748     1.645    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.769 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4/O
                         net (fo=2, routed)           1.234     3.003    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.156     3.159 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3/O
                         net (fo=2, routed)           0.598     3.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3_n_0
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.355     4.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6/O
                         net (fo=1, routed)           0.674     4.786    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.910 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.910    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 34.058    

Slack (MET) :             34.249ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.556ns (29.151%)  route 3.782ns (70.849%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          1.166     0.966    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I2_O)        0.328     1.294 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.887     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.331     2.513 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.871     3.383    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.150     3.533 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.857     4.391    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.328     4.719 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.719    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 34.249    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.507ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.626ns (31.930%)  route 3.466ns (68.070%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.452 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.573     1.471    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I3_O)        0.152     1.623 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.559     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.326     2.508 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.881     3.389    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.513 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.513    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.209     3.722 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.452     4.175    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.297     4.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    38.452    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    39.039    
                         clock uncertainty           -0.139    38.900    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.079    38.979    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 34.507    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.569ns (31.574%)  route 3.400ns (68.426%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          1.311     1.149    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.152     1.301 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12/O
                         net (fo=1, routed)           0.829     2.130    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     2.456 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0/O
                         net (fo=2, routed)           0.678     3.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=1, routed)           0.000     3.258    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     3.470 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.583     4.053    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.299     4.352 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.352    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.080    
                         clock uncertainty           -0.139    38.941    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029    38.970    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.642ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.220ns (24.654%)  route 3.729ns (75.346%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          2.371     2.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.917     3.248    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.372    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     3.589 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.441     4.030    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.299     4.329 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.329    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.625    39.079    
                         clock uncertainty           -0.139    38.940    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    38.971    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 34.642    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.124ns (25.051%)  route 3.363ns (74.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.454 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.641     3.866    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.562    38.454    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                         clock pessimism              0.625    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    38.510    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 34.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.184 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X41Y92         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.703%)  route 0.148ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.148    -0.185    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.140 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    -0.337    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.214    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.169 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.169    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync0
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.245    -0.462    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.091    -0.371    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.811%)  route 0.125ns (40.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.125    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in8_in_2
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.163 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.732%)  route 0.118ns (34.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.128 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.048%)  route 0.140ns (42.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=7, routed)           0.117    -0.193    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.148 r  zybo_dvi_output_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    zybo_dvi_output_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.371    zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=11, routed)          0.175    -0.158    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.338    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.654%)  route 0.167ns (47.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.167    -0.166    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.092    -0.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.206    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.107 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.569     BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y94     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X43Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
  To Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.945
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y74  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y73  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y98  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y97  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y92  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y91  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y96  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.945       6.278      OLOGIC_X0Y95  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.945
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.945       5.790      BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.945       6.696      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.945       205.415    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         24.000      21.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.065ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.277ns (23.090%)  route 4.254ns (76.910%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.748     1.645    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.769 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4/O
                         net (fo=2, routed)           1.234     3.003    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.156     3.159 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3/O
                         net (fo=2, routed)           0.598     3.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3_n_0
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.355     4.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6/O
                         net (fo=1, routed)           0.674     4.786    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.910 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.910    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.132    38.946    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    38.975    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 34.065    

Slack (MET) :             34.256ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.556ns (29.151%)  route 3.782ns (70.849%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          1.166     0.966    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I2_O)        0.328     1.294 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.887     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.331     2.513 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.871     3.383    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.150     3.533 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.857     4.391    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.328     4.719 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.719    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.132    38.946    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    38.975    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 34.256    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.132    38.945    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.516    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.132    38.945    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.516    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.132    38.945    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.516    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.132    38.945    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.516    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.515ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.626ns (31.930%)  route 3.466ns (68.070%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.452 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.573     1.471    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I3_O)        0.152     1.623 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.559     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.326     2.508 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.881     3.389    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.513 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.513    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.209     3.722 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.452     4.175    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.297     4.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    38.452    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    39.039    
                         clock uncertainty           -0.132    38.907    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.079    38.986    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 34.515    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.569ns (31.574%)  route 3.400ns (68.426%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          1.311     1.149    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.152     1.301 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12/O
                         net (fo=1, routed)           0.829     2.130    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     2.456 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0/O
                         net (fo=2, routed)           0.678     3.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=1, routed)           0.000     3.258    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     3.470 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.583     4.053    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.299     4.352 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.352    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.080    
                         clock uncertainty           -0.132    38.948    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029    38.977    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 34.626    

Slack (MET) :             34.649ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.220ns (24.654%)  route 3.729ns (75.346%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          2.371     2.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.917     3.248    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.372    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     3.589 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.441     4.030    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.299     4.329 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.329    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.625    39.079    
                         clock uncertainty           -0.132    38.947    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    38.978    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 34.649    

Slack (MET) :             34.651ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.124ns (25.051%)  route 3.363ns (74.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.454 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.641     3.866    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.562    38.454    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                         clock pessimism              0.625    39.078    
                         clock uncertainty           -0.132    38.946    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    38.517    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 34.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.184 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X41Y92         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.703%)  route 0.148ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.148    -0.185    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.140 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    -0.337    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.214    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.169 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.169    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync0
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.245    -0.462    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.091    -0.371    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.811%)  route 0.125ns (40.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.125    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in8_in_2
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.163 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.732%)  route 0.118ns (34.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.128 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.048%)  route 0.140ns (42.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=7, routed)           0.117    -0.193    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.148 r  zybo_dvi_output_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    zybo_dvi_output_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.371    zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=11, routed)          0.175    -0.158    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.338    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.654%)  route 0.167ns (47.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.167    -0.166    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.092    -0.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.206    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.107 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.569     BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y94     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X43Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X42Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y93     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.945
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.945       5.790      BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.945       6.696      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.945       205.415    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         24.000      21.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.058ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.277ns (23.090%)  route 4.254ns (76.910%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.748     1.645    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.769 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4/O
                         net (fo=2, routed)           1.234     3.003    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.156     3.159 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3/O
                         net (fo=2, routed)           0.598     3.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3_n_0
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.355     4.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6/O
                         net (fo=1, routed)           0.674     4.786    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.910 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.910    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 34.058    

Slack (MET) :             34.249ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.556ns (29.151%)  route 3.782ns (70.849%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          1.166     0.966    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I2_O)        0.328     1.294 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.887     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.331     2.513 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.871     3.383    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.150     3.533 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.857     4.391    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.328     4.719 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.719    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 34.249    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.507ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.626ns (31.930%)  route 3.466ns (68.070%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.452 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.573     1.471    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I3_O)        0.152     1.623 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.559     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.326     2.508 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.881     3.389    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.513 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.513    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.209     3.722 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.452     4.175    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.297     4.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    38.452    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    39.039    
                         clock uncertainty           -0.139    38.900    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.079    38.979    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 34.507    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.569ns (31.574%)  route 3.400ns (68.426%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          1.311     1.149    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.152     1.301 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12/O
                         net (fo=1, routed)           0.829     2.130    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     2.456 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0/O
                         net (fo=2, routed)           0.678     3.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=1, routed)           0.000     3.258    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     3.470 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.583     4.053    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.299     4.352 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.352    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.080    
                         clock uncertainty           -0.139    38.941    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029    38.970    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.642ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.220ns (24.654%)  route 3.729ns (75.346%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          2.371     2.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.917     3.248    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.372    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     3.589 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.441     4.030    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.299     4.329 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.329    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.625    39.079    
                         clock uncertainty           -0.139    38.940    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    38.971    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 34.642    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.124ns (25.051%)  route 3.363ns (74.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.454 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.641     3.866    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.562    38.454    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                         clock pessimism              0.625    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    38.510    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 34.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.184 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X41Y92         FDSE (Hold_fdse_C_D)         0.092    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.703%)  route 0.148ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.148    -0.185    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.140 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    -0.197    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.214    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.169 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.169    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync0
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.139    -0.322    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.091    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.811%)  route 0.125ns (40.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.125    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in8_in_2
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.163 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.732%)  route 0.118ns (34.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.128 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.139    -0.317    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.048%)  route 0.140ns (42.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=7, routed)           0.117    -0.193    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.148 r  zybo_dvi_output_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    zybo_dvi_output_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.139    -0.322    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=11, routed)          0.175    -0.158    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.198    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.654%)  route 0.167ns (47.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.167    -0.166    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.139    -0.300    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.092    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.206    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.107 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.139    -0.317    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.058ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.277ns (23.090%)  route 4.254ns (76.910%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.748     1.645    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.769 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4/O
                         net (fo=2, routed)           1.234     3.003    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_4_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.156     3.159 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3/O
                         net (fo=2, routed)           0.598     3.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_3_n_0
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.355     4.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6/O
                         net (fo=1, routed)           0.674     4.786    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     4.910 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.910    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 34.058    

Slack (MET) :             34.249ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.556ns (29.151%)  route 3.782ns (70.849%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.200 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          1.166     0.966    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I2_O)        0.328     1.294 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.887     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.331     2.513 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.871     3.383    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.150     3.533 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.857     4.391    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.328     4.719 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.719    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.626    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    38.968    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 34.249    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.124ns (24.282%)  route 3.505ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.453 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.783     4.008    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    38.453    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]/C
                         clock pessimism              0.625    39.077    
                         clock uncertainty           -0.139    38.938    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    38.509    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.507ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.626ns (31.930%)  route 3.466ns (68.070%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.452 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=10, routed)          1.573     1.471    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X39Y91         LUT4 (Prop_lut4_I3_O)        0.152     1.623 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.559     2.182    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.326     2.508 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.881     3.389    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.513 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.513    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.209     3.722 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.452     4.175    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.297     4.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    38.452    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    39.039    
                         clock uncertainty           -0.139    38.900    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.079    38.979    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 34.507    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.569ns (31.574%)  route 3.400ns (68.426%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          1.311     1.149    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.152     1.301 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12/O
                         net (fo=1, routed)           0.829     2.130    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_12_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     2.456 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0/O
                         net (fo=2, routed)           0.678     3.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_7__0_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=1, routed)           0.000     3.258    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     3.470 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.583     4.053    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]_i_6__0_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.299     4.352 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.352    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    39.080    
                         clock uncertainty           -0.139    38.941    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029    38.970    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.642ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.220ns (24.654%)  route 3.729ns (75.346%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.455 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          2.371     2.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.917     3.248    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.372    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     3.589 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.441     4.030    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.299     4.329 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.329    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    38.455    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.625    39.079    
                         clock uncertainty           -0.139    38.940    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    38.971    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 34.642    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@39.724ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.124ns (25.051%)  route 3.363ns (74.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.454 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           1.550     1.448    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.598 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4/O
                         net (fo=1, routed)           0.295     1.892    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.332     2.224 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=27, routed)          0.877     3.101    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.225 r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.641     3.866    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.399 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.801    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.892 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.562    38.454    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                         clock pessimism              0.625    39.078    
                         clock uncertainty           -0.139    38.939    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    38.510    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 34.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.184 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X41Y92         FDSE (Hold_fdse_C_D)         0.092    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.703%)  route 0.148ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.148    -0.185    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.140 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    -0.197    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.214    zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.169 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.169    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync0
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.139    -0.322    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.091    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.811%)  route 0.125ns (40.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.125    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in8_in_2
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.163 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.732%)  route 0.118ns (34.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.226    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.128 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.139    -0.317    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.048%)  route 0.140ns (42.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/Q
                         net (fo=7, routed)           0.117    -0.193    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.148 r  zybo_dvi_output_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    zybo_dvi_output_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.139    -0.322    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=11, routed)          0.175    -0.158    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.139    -0.318    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.198    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.654%)  route 0.167ns (47.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.167    -0.166    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[0]
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[1]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.139    -0.300    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.092    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.206    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.107 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.139    -0.317    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.089    





