ARM GAS  /tmp/ccQfh3q7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB123:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccQfh3q7.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** 
  62:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f3xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f3xx_hal_msp.c ****   */
  66:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 72 3 view .LVU2
  40              		.loc 1 72 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccQfh3q7.s 			page 3


  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 72 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 72 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 73 3 view .LVU8
  56              		.loc 1 73 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 73 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 80 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE123:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB124:
  81:Core/Src/stm32f3xx_hal_msp.c **** 
  82:Core/Src/stm32f3xx_hal_msp.c **** /**
  83:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccQfh3q7.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f3xx_hal_msp.c **** */
  88:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 90 3 is_stmt 1 view .LVU16
 105              		.loc 1 90 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 91 3 is_stmt 1 view .LVU18
 113              		.loc 1 91 10 is_stmt 0 view .LVU19
 114 0010 0368     		ldr	r3, [r0]
 115              		.loc 1 91 5 view .LVU20
 116 0012 B3F1A04F 		cmp	r3, #1342177280
 117 0016 01D0     		beq	.L9
 118              	.LVL1:
 119              	.L5:
  92:Core/Src/stm32f3xx_hal_msp.c ****   {
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c **** 
  95:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c **** 
  99:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32f3xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 102:Core/Src/stm32f3xx_hal_msp.c ****     */
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 DMA Init */
 109:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 Init */
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/ccQfh3q7.s 			page 5


 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 117:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 118:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 119:Core/Src/stm32f3xx_hal_msp.c ****     {
 120:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 121:Core/Src/stm32f3xx_hal_msp.c ****     }
 122:Core/Src/stm32f3xx_hal_msp.c **** 
 123:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 124:Core/Src/stm32f3xx_hal_msp.c **** 
 125:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 126:Core/Src/stm32f3xx_hal_msp.c **** 
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 128:Core/Src/stm32f3xx_hal_msp.c ****   }
 129:Core/Src/stm32f3xx_hal_msp.c **** 
 130:Core/Src/stm32f3xx_hal_msp.c **** }
 120              		.loc 1 130 1 view .LVU21
 121 0018 08B0     		add	sp, sp, #32
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 001a 10BD     		pop	{r4, pc}
 127              	.LVL2:
 128              	.L9:
 129              	.LCFI5:
 130              		.cfi_restore_state
 131              		.loc 1 130 1 view .LVU22
 132 001c 0446     		mov	r4, r0
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 97 5 is_stmt 1 view .LVU23
 134              	.LBB4:
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 135              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 136              		.loc 1 97 5 view .LVU25
 137 001e 03F17043 		add	r3, r3, #-268435456
 138 0022 03F50433 		add	r3, r3, #135168
 139 0026 5A69     		ldr	r2, [r3, #20]
 140 0028 42F08052 		orr	r2, r2, #268435456
 141 002c 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 142              		.loc 1 97 5 view .LVU26
 143 002e 5A69     		ldr	r2, [r3, #20]
 144 0030 02F08052 		and	r2, r2, #268435456
 145 0034 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 146              		.loc 1 97 5 view .LVU27
 147 0036 019A     		ldr	r2, [sp, #4]
 148              	.LBE4:
  97:Core/Src/stm32f3xx_hal_msp.c **** 
 149              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 150              		.loc 1 99 5 view .LVU29
 151              	.LBB5:
ARM GAS  /tmp/ccQfh3q7.s 			page 6


  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 99 5 view .LVU30
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 99 5 view .LVU31
 154 0038 5A69     		ldr	r2, [r3, #20]
 155 003a 42F40032 		orr	r2, r2, #131072
 156 003e 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 99 5 view .LVU32
 158 0040 5B69     		ldr	r3, [r3, #20]
 159 0042 03F40033 		and	r3, r3, #131072
 160 0046 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 99 5 view .LVU33
 162 0048 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 99 5 view .LVU34
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 103 25 is_stmt 0 view .LVU36
 167 004a 0123     		movs	r3, #1
 168 004c 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 104 26 is_stmt 0 view .LVU38
 171 004e 0323     		movs	r3, #3
 172 0050 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 105 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 174              		.loc 1 106 5 view .LVU40
 175 0052 03A9     		add	r1, sp, #12
 176 0054 4FF09040 		mov	r0, #1207959552
 177              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 178              		.loc 1 106 5 is_stmt 0 view .LVU41
 179 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 181              		.loc 1 110 5 is_stmt 1 view .LVU42
 110:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 182              		.loc 1 110 24 is_stmt 0 view .LVU43
 183 005c 0E48     		ldr	r0, .L11
 184 005e 0F4B     		ldr	r3, .L11+4
 185 0060 0360     		str	r3, [r0]
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 186              		.loc 1 111 5 is_stmt 1 view .LVU44
 111:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 187              		.loc 1 111 30 is_stmt 0 view .LVU45
 188 0062 0023     		movs	r3, #0
 189 0064 4360     		str	r3, [r0, #4]
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 190              		.loc 1 112 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccQfh3q7.s 			page 7


 191              		.loc 1 112 30 is_stmt 0 view .LVU47
 192 0066 8360     		str	r3, [r0, #8]
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 193              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 194              		.loc 1 113 27 is_stmt 0 view .LVU49
 195 0068 8023     		movs	r3, #128
 196 006a C360     		str	r3, [r0, #12]
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 197              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 198              		.loc 1 114 40 is_stmt 0 view .LVU51
 199 006c 4FF48073 		mov	r3, #256
 200 0070 0361     		str	r3, [r0, #16]
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 201              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 202              		.loc 1 115 37 is_stmt 0 view .LVU53
 203 0072 4FF40063 		mov	r3, #2048
 204 0076 4361     		str	r3, [r0, #20]
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 205              		.loc 1 116 5 is_stmt 1 view .LVU54
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 206              		.loc 1 116 25 is_stmt 0 view .LVU55
 207 0078 2023     		movs	r3, #32
 208 007a 8361     		str	r3, [r0, #24]
 117:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 209              		.loc 1 117 5 is_stmt 1 view .LVU56
 117:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 210              		.loc 1 117 29 is_stmt 0 view .LVU57
 211 007c 4FF48053 		mov	r3, #4096
 212 0080 C361     		str	r3, [r0, #28]
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 213              		.loc 1 118 5 is_stmt 1 view .LVU58
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 214              		.loc 1 118 9 is_stmt 0 view .LVU59
 215 0082 FFF7FEFF 		bl	HAL_DMA_Init
 216              	.LVL5:
 118:Core/Src/stm32f3xx_hal_msp.c ****     {
 217              		.loc 1 118 8 view .LVU60
 218 0086 18B9     		cbnz	r0, .L10
 219              	.L7:
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 220              		.loc 1 123 5 is_stmt 1 view .LVU61
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 221              		.loc 1 123 5 view .LVU62
 222 0088 034B     		ldr	r3, .L11
 223 008a A363     		str	r3, [r4, #56]
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 224              		.loc 1 123 5 view .LVU63
 225 008c 5C62     		str	r4, [r3, #36]
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 226              		.loc 1 123 5 view .LVU64
 227              		.loc 1 130 1 is_stmt 0 view .LVU65
 228 008e C3E7     		b	.L5
 229              	.L10:
 120:Core/Src/stm32f3xx_hal_msp.c ****     }
ARM GAS  /tmp/ccQfh3q7.s 			page 8


 230              		.loc 1 120 7 is_stmt 1 view .LVU66
 231 0090 FFF7FEFF 		bl	Error_Handler
 232              	.LVL6:
 233 0094 F8E7     		b	.L7
 234              	.L12:
 235 0096 00BF     		.align	2
 236              	.L11:
 237 0098 00000000 		.word	hdma_adc1
 238 009c 08000240 		.word	1073872904
 239              		.cfi_endproc
 240              	.LFE124:
 242              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 243              		.align	1
 244              		.global	HAL_ADC_MspDeInit
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	HAL_ADC_MspDeInit:
 250              	.LVL7:
 251              	.LFB125:
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 132:Core/Src/stm32f3xx_hal_msp.c **** /**
 133:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 134:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
 136:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f3xx_hal_msp.c **** */
 138:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 139:Core/Src/stm32f3xx_hal_msp.c **** {
 252              		.loc 1 139 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 140:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 256              		.loc 1 140 3 view .LVU68
 257              		.loc 1 140 10 is_stmt 0 view .LVU69
 258 0000 0368     		ldr	r3, [r0]
 259              		.loc 1 140 5 view .LVU70
 260 0002 B3F1A04F 		cmp	r3, #1342177280
 261 0006 00D0     		beq	.L19
 262 0008 7047     		bx	lr
 263              	.L19:
 139:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 264              		.loc 1 139 1 view .LVU71
 265 000a 10B5     		push	{r4, lr}
 266              	.LCFI6:
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 4, -8
 269              		.cfi_offset 14, -4
 270 000c 0446     		mov	r4, r0
 141:Core/Src/stm32f3xx_hal_msp.c ****   {
 142:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 143:Core/Src/stm32f3xx_hal_msp.c **** 
 144:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 145:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 271              		.loc 1 146 5 is_stmt 1 view .LVU72
ARM GAS  /tmp/ccQfh3q7.s 			page 9


 272 000e 074A     		ldr	r2, .L20
 273 0010 5369     		ldr	r3, [r2, #20]
 274 0012 23F08053 		bic	r3, r3, #268435456
 275 0016 5361     		str	r3, [r2, #20]
 147:Core/Src/stm32f3xx_hal_msp.c **** 
 148:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149:Core/Src/stm32f3xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 150:Core/Src/stm32f3xx_hal_msp.c ****     */
 151:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 276              		.loc 1 151 5 view .LVU73
 277 0018 0121     		movs	r1, #1
 278 001a 4FF09040 		mov	r0, #1207959552
 279              	.LVL8:
 280              		.loc 1 151 5 is_stmt 0 view .LVU74
 281 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 282              	.LVL9:
 152:Core/Src/stm32f3xx_hal_msp.c **** 
 153:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 154:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 283              		.loc 1 154 5 is_stmt 1 view .LVU75
 284 0022 A06B     		ldr	r0, [r4, #56]
 285 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 286              	.LVL10:
 155:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 156:Core/Src/stm32f3xx_hal_msp.c **** 
 157:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 158:Core/Src/stm32f3xx_hal_msp.c ****   }
 159:Core/Src/stm32f3xx_hal_msp.c **** 
 160:Core/Src/stm32f3xx_hal_msp.c **** }
 287              		.loc 1 160 1 is_stmt 0 view .LVU76
 288 0028 10BD     		pop	{r4, pc}
 289              	.LVL11:
 290              	.L21:
 291              		.loc 1 160 1 view .LVU77
 292 002a 00BF     		.align	2
 293              	.L20:
 294 002c 00100240 		.word	1073876992
 295              		.cfi_endproc
 296              	.LFE125:
 298              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_I2C_MspInit
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	HAL_I2C_MspInit:
 306              	.LVL12:
 307              	.LFB126:
 161:Core/Src/stm32f3xx_hal_msp.c **** 
 162:Core/Src/stm32f3xx_hal_msp.c **** /**
 163:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
 164:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 165:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 166:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f3xx_hal_msp.c **** */
 168:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 169:Core/Src/stm32f3xx_hal_msp.c **** {
ARM GAS  /tmp/ccQfh3q7.s 			page 10


 308              		.loc 1 169 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 32
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		.loc 1 169 1 is_stmt 0 view .LVU79
 313 0000 10B5     		push	{r4, lr}
 314              	.LCFI7:
 315              		.cfi_def_cfa_offset 8
 316              		.cfi_offset 4, -8
 317              		.cfi_offset 14, -4
 318 0002 88B0     		sub	sp, sp, #32
 319              	.LCFI8:
 320              		.cfi_def_cfa_offset 40
 170:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 321              		.loc 1 170 3 is_stmt 1 view .LVU80
 322              		.loc 1 170 20 is_stmt 0 view .LVU81
 323 0004 0023     		movs	r3, #0
 324 0006 0393     		str	r3, [sp, #12]
 325 0008 0493     		str	r3, [sp, #16]
 326 000a 0593     		str	r3, [sp, #20]
 327 000c 0693     		str	r3, [sp, #24]
 328 000e 0793     		str	r3, [sp, #28]
 171:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 329              		.loc 1 171 3 is_stmt 1 view .LVU82
 330              		.loc 1 171 10 is_stmt 0 view .LVU83
 331 0010 0268     		ldr	r2, [r0]
 332              		.loc 1 171 5 view .LVU84
 333 0012 124B     		ldr	r3, .L26
 334 0014 9A42     		cmp	r2, r3
 335 0016 01D0     		beq	.L25
 336              	.LVL13:
 337              	.L22:
 172:Core/Src/stm32f3xx_hal_msp.c ****   {
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 174:Core/Src/stm32f3xx_hal_msp.c **** 
 175:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 177:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 178:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 179:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 180:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 181:Core/Src/stm32f3xx_hal_msp.c ****     */
 182:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 183:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 184:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 186:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 187:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 190:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 191:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 192:Core/Src/stm32f3xx_hal_msp.c **** 
 193:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 194:Core/Src/stm32f3xx_hal_msp.c ****   }
 195:Core/Src/stm32f3xx_hal_msp.c **** 
 196:Core/Src/stm32f3xx_hal_msp.c **** }
ARM GAS  /tmp/ccQfh3q7.s 			page 11


 338              		.loc 1 196 1 view .LVU85
 339 0018 08B0     		add	sp, sp, #32
 340              	.LCFI9:
 341              		.cfi_remember_state
 342              		.cfi_def_cfa_offset 8
 343              		@ sp needed
 344 001a 10BD     		pop	{r4, pc}
 345              	.LVL14:
 346              	.L25:
 347              	.LCFI10:
 348              		.cfi_restore_state
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 349              		.loc 1 177 5 is_stmt 1 view .LVU86
 350              	.LBB6:
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 351              		.loc 1 177 5 view .LVU87
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 352              		.loc 1 177 5 view .LVU88
 353 001c 104C     		ldr	r4, .L26+4
 354 001e 6369     		ldr	r3, [r4, #20]
 355 0020 43F48023 		orr	r3, r3, #262144
 356 0024 6361     		str	r3, [r4, #20]
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 357              		.loc 1 177 5 view .LVU89
 358 0026 6369     		ldr	r3, [r4, #20]
 359 0028 03F48023 		and	r3, r3, #262144
 360 002c 0193     		str	r3, [sp, #4]
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 361              		.loc 1 177 5 view .LVU90
 362 002e 019B     		ldr	r3, [sp, #4]
 363              	.LBE6:
 177:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 364              		.loc 1 177 5 view .LVU91
 182:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 365              		.loc 1 182 5 view .LVU92
 182:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 366              		.loc 1 182 25 is_stmt 0 view .LVU93
 367 0030 C023     		movs	r3, #192
 368 0032 0393     		str	r3, [sp, #12]
 183:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 183 5 is_stmt 1 view .LVU94
 183:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 183 26 is_stmt 0 view .LVU95
 371 0034 1223     		movs	r3, #18
 372 0036 0493     		str	r3, [sp, #16]
 184:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 373              		.loc 1 184 5 is_stmt 1 view .LVU96
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 374              		.loc 1 185 5 view .LVU97
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 375              		.loc 1 185 27 is_stmt 0 view .LVU98
 376 0038 0323     		movs	r3, #3
 377 003a 0693     		str	r3, [sp, #24]
 186:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 378              		.loc 1 186 5 is_stmt 1 view .LVU99
 186:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 379              		.loc 1 186 31 is_stmt 0 view .LVU100
ARM GAS  /tmp/ccQfh3q7.s 			page 12


 380 003c 0423     		movs	r3, #4
 381 003e 0793     		str	r3, [sp, #28]
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 382              		.loc 1 187 5 is_stmt 1 view .LVU101
 383 0040 03A9     		add	r1, sp, #12
 384 0042 0848     		ldr	r0, .L26+8
 385              	.LVL15:
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 386              		.loc 1 187 5 is_stmt 0 view .LVU102
 387 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL16:
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 389              		.loc 1 190 5 is_stmt 1 view .LVU103
 390              	.LBB7:
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 391              		.loc 1 190 5 view .LVU104
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 392              		.loc 1 190 5 view .LVU105
 393 0048 E369     		ldr	r3, [r4, #28]
 394 004a 43F40013 		orr	r3, r3, #2097152
 395 004e E361     		str	r3, [r4, #28]
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 396              		.loc 1 190 5 view .LVU106
 397 0050 E369     		ldr	r3, [r4, #28]
 398 0052 03F40013 		and	r3, r3, #2097152
 399 0056 0293     		str	r3, [sp, #8]
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 400              		.loc 1 190 5 view .LVU107
 401 0058 029B     		ldr	r3, [sp, #8]
 402              	.LBE7:
 190:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 403              		.loc 1 190 5 view .LVU108
 404              		.loc 1 196 1 is_stmt 0 view .LVU109
 405 005a DDE7     		b	.L22
 406              	.L27:
 407              		.align	2
 408              	.L26:
 409 005c 00540040 		.word	1073763328
 410 0060 00100240 		.word	1073876992
 411 0064 00040048 		.word	1207960576
 412              		.cfi_endproc
 413              	.LFE126:
 415              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 416              		.align	1
 417              		.global	HAL_I2C_MspDeInit
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	HAL_I2C_MspDeInit:
 423              	.LVL17:
 424              	.LFB127:
 197:Core/Src/stm32f3xx_hal_msp.c **** 
 198:Core/Src/stm32f3xx_hal_msp.c **** /**
 199:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 200:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 201:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 202:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccQfh3q7.s 			page 13


 203:Core/Src/stm32f3xx_hal_msp.c **** */
 204:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 205:Core/Src/stm32f3xx_hal_msp.c **** {
 425              		.loc 1 205 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 206:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 429              		.loc 1 206 3 view .LVU111
 430              		.loc 1 206 10 is_stmt 0 view .LVU112
 431 0000 0268     		ldr	r2, [r0]
 432              		.loc 1 206 5 view .LVU113
 433 0002 0A4B     		ldr	r3, .L35
 434 0004 9A42     		cmp	r2, r3
 435 0006 00D0     		beq	.L34
 436 0008 7047     		bx	lr
 437              	.L34:
 205:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 438              		.loc 1 205 1 view .LVU114
 439 000a 10B5     		push	{r4, lr}
 440              	.LCFI11:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 4, -8
 443              		.cfi_offset 14, -4
 207:Core/Src/stm32f3xx_hal_msp.c ****   {
 208:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 209:Core/Src/stm32f3xx_hal_msp.c **** 
 210:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 211:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 212:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 444              		.loc 1 212 5 is_stmt 1 view .LVU115
 445 000c 084A     		ldr	r2, .L35+4
 446 000e D369     		ldr	r3, [r2, #28]
 447 0010 23F40013 		bic	r3, r3, #2097152
 448 0014 D361     		str	r3, [r2, #28]
 213:Core/Src/stm32f3xx_hal_msp.c **** 
 214:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 215:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 216:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 217:Core/Src/stm32f3xx_hal_msp.c ****     */
 218:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 449              		.loc 1 218 5 view .LVU116
 450 0016 074C     		ldr	r4, .L35+8
 451 0018 4021     		movs	r1, #64
 452 001a 2046     		mov	r0, r4
 453              	.LVL18:
 454              		.loc 1 218 5 is_stmt 0 view .LVU117
 455 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.LVL19:
 219:Core/Src/stm32f3xx_hal_msp.c **** 
 220:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 457              		.loc 1 220 5 is_stmt 1 view .LVU118
 458 0020 8021     		movs	r1, #128
 459 0022 2046     		mov	r0, r4
 460 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 461              	.LVL20:
 221:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccQfh3q7.s 			page 14


 222:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 223:Core/Src/stm32f3xx_hal_msp.c **** 
 224:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 225:Core/Src/stm32f3xx_hal_msp.c ****   }
 226:Core/Src/stm32f3xx_hal_msp.c **** 
 227:Core/Src/stm32f3xx_hal_msp.c **** }
 462              		.loc 1 227 1 is_stmt 0 view .LVU119
 463 0028 10BD     		pop	{r4, pc}
 464              	.L36:
 465 002a 00BF     		.align	2
 466              	.L35:
 467 002c 00540040 		.word	1073763328
 468 0030 00100240 		.word	1073876992
 469 0034 00040048 		.word	1207960576
 470              		.cfi_endproc
 471              	.LFE127:
 473              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 474              		.align	1
 475              		.global	HAL_TIM_Base_MspInit
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	HAL_TIM_Base_MspInit:
 481              	.LVL21:
 482              	.LFB128:
 228:Core/Src/stm32f3xx_hal_msp.c **** 
 229:Core/Src/stm32f3xx_hal_msp.c **** /**
 230:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 231:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 232:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 233:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32f3xx_hal_msp.c **** */
 235:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 236:Core/Src/stm32f3xx_hal_msp.c **** {
 483              		.loc 1 236 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 8
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 237:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 487              		.loc 1 237 3 view .LVU121
 488              		.loc 1 237 15 is_stmt 0 view .LVU122
 489 0000 0268     		ldr	r2, [r0]
 490              		.loc 1 237 5 view .LVU123
 491 0002 0E4B     		ldr	r3, .L44
 492 0004 9A42     		cmp	r2, r3
 493 0006 00D0     		beq	.L43
 494 0008 7047     		bx	lr
 495              	.L43:
 236:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 496              		.loc 1 236 1 view .LVU124
 497 000a 00B5     		push	{lr}
 498              	.LCFI12:
 499              		.cfi_def_cfa_offset 4
 500              		.cfi_offset 14, -4
 501 000c 83B0     		sub	sp, sp, #12
 502              	.LCFI13:
 503              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccQfh3q7.s 			page 15


 238:Core/Src/stm32f3xx_hal_msp.c ****   {
 239:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 240:Core/Src/stm32f3xx_hal_msp.c **** 
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 242:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 243:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 504              		.loc 1 243 5 is_stmt 1 view .LVU125
 505              	.LBB8:
 506              		.loc 1 243 5 view .LVU126
 507              		.loc 1 243 5 view .LVU127
 508 000e 03F56443 		add	r3, r3, #58368
 509 0012 9A69     		ldr	r2, [r3, #24]
 510 0014 42F40062 		orr	r2, r2, #2048
 511 0018 9A61     		str	r2, [r3, #24]
 512              		.loc 1 243 5 view .LVU128
 513 001a 9B69     		ldr	r3, [r3, #24]
 514 001c 03F40063 		and	r3, r3, #2048
 515 0020 0193     		str	r3, [sp, #4]
 516              		.loc 1 243 5 view .LVU129
 517 0022 019B     		ldr	r3, [sp, #4]
 518              	.LBE8:
 519              		.loc 1 243 5 view .LVU130
 244:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 245:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 520              		.loc 1 245 5 view .LVU131
 521 0024 0022     		movs	r2, #0
 522 0026 1146     		mov	r1, r2
 523 0028 1920     		movs	r0, #25
 524              	.LVL22:
 525              		.loc 1 245 5 is_stmt 0 view .LVU132
 526 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 527              	.LVL23:
 246:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 528              		.loc 1 246 5 is_stmt 1 view .LVU133
 529 002e 1920     		movs	r0, #25
 530 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 531              	.LVL24:
 247:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 248:Core/Src/stm32f3xx_hal_msp.c **** 
 249:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 250:Core/Src/stm32f3xx_hal_msp.c ****   }
 251:Core/Src/stm32f3xx_hal_msp.c **** 
 252:Core/Src/stm32f3xx_hal_msp.c **** }
 532              		.loc 1 252 1 is_stmt 0 view .LVU134
 533 0034 03B0     		add	sp, sp, #12
 534              	.LCFI14:
 535              		.cfi_def_cfa_offset 4
 536              		@ sp needed
 537 0036 5DF804FB 		ldr	pc, [sp], #4
 538              	.L45:
 539 003a 00BF     		.align	2
 540              	.L44:
 541 003c 002C0140 		.word	1073818624
 542              		.cfi_endproc
 543              	.LFE128:
 545              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 546              		.align	1
ARM GAS  /tmp/ccQfh3q7.s 			page 16


 547              		.global	HAL_TIM_MspPostInit
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 552              	HAL_TIM_MspPostInit:
 553              	.LVL25:
 554              	.LFB129:
 253:Core/Src/stm32f3xx_hal_msp.c **** 
 254:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 255:Core/Src/stm32f3xx_hal_msp.c **** {
 555              		.loc 1 255 1 is_stmt 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 24
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		.loc 1 255 1 is_stmt 0 view .LVU136
 560 0000 10B5     		push	{r4, lr}
 561              	.LCFI15:
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 4, -8
 564              		.cfi_offset 14, -4
 565 0002 86B0     		sub	sp, sp, #24
 566              	.LCFI16:
 567              		.cfi_def_cfa_offset 32
 256:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 568              		.loc 1 256 3 is_stmt 1 view .LVU137
 569              		.loc 1 256 20 is_stmt 0 view .LVU138
 570 0004 0023     		movs	r3, #0
 571 0006 0193     		str	r3, [sp, #4]
 572 0008 0293     		str	r3, [sp, #8]
 573 000a 0393     		str	r3, [sp, #12]
 574 000c 0493     		str	r3, [sp, #16]
 575 000e 0593     		str	r3, [sp, #20]
 257:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM1)
 576              		.loc 1 257 3 is_stmt 1 view .LVU139
 577              		.loc 1 257 10 is_stmt 0 view .LVU140
 578 0010 0268     		ldr	r2, [r0]
 579              		.loc 1 257 5 view .LVU141
 580 0012 154B     		ldr	r3, .L50
 581 0014 9A42     		cmp	r2, r3
 582 0016 01D0     		beq	.L49
 583              	.LVL26:
 584              	.L46:
 258:Core/Src/stm32f3xx_hal_msp.c ****   {
 259:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 260:Core/Src/stm32f3xx_hal_msp.c **** 
 261:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 262:Core/Src/stm32f3xx_hal_msp.c **** 
 263:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 264:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 265:Core/Src/stm32f3xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 266:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 267:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 268:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 269:Core/Src/stm32f3xx_hal_msp.c ****     */
 270:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 271:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQfh3q7.s 			page 17


 273:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 275:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276:Core/Src/stm32f3xx_hal_msp.c **** 
 277:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 278:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 282:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283:Core/Src/stm32f3xx_hal_msp.c **** 
 284:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 285:Core/Src/stm32f3xx_hal_msp.c **** 
 286:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 287:Core/Src/stm32f3xx_hal_msp.c ****   }
 288:Core/Src/stm32f3xx_hal_msp.c **** 
 289:Core/Src/stm32f3xx_hal_msp.c **** }
 585              		.loc 1 289 1 view .LVU142
 586 0018 06B0     		add	sp, sp, #24
 587              	.LCFI17:
 588              		.cfi_remember_state
 589              		.cfi_def_cfa_offset 8
 590              		@ sp needed
 591 001a 10BD     		pop	{r4, pc}
 592              	.LVL27:
 593              	.L49:
 594              	.LCFI18:
 595              		.cfi_restore_state
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 596              		.loc 1 263 5 is_stmt 1 view .LVU143
 597              	.LBB9:
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 598              		.loc 1 263 5 view .LVU144
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 599              		.loc 1 263 5 view .LVU145
 600 001c 03F56443 		add	r3, r3, #58368
 601 0020 5A69     		ldr	r2, [r3, #20]
 602 0022 42F40032 		orr	r2, r2, #131072
 603 0026 5A61     		str	r2, [r3, #20]
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 604              		.loc 1 263 5 view .LVU146
 605 0028 5B69     		ldr	r3, [r3, #20]
 606 002a 03F40033 		and	r3, r3, #131072
 607 002e 0093     		str	r3, [sp]
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 608              		.loc 1 263 5 view .LVU147
 609 0030 009B     		ldr	r3, [sp]
 610              	.LBE9:
 263:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 611              		.loc 1 263 5 view .LVU148
 270:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 612              		.loc 1 270 5 view .LVU149
 270:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613              		.loc 1 270 25 is_stmt 0 view .LVU150
 614 0032 4FF4E063 		mov	r3, #1792
 615 0036 0193     		str	r3, [sp, #4]
 271:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQfh3q7.s 			page 18


 616              		.loc 1 271 5 is_stmt 1 view .LVU151
 271:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 271 26 is_stmt 0 view .LVU152
 618 0038 0224     		movs	r4, #2
 619 003a 0294     		str	r4, [sp, #8]
 272:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 620              		.loc 1 272 5 is_stmt 1 view .LVU153
 273:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 621              		.loc 1 273 5 view .LVU154
 274:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 622              		.loc 1 274 5 view .LVU155
 274:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 623              		.loc 1 274 31 is_stmt 0 view .LVU156
 624 003c 0623     		movs	r3, #6
 625 003e 0593     		str	r3, [sp, #20]
 275:Core/Src/stm32f3xx_hal_msp.c **** 
 626              		.loc 1 275 5 is_stmt 1 view .LVU157
 627 0040 01A9     		add	r1, sp, #4
 628 0042 4FF09040 		mov	r0, #1207959552
 629              	.LVL28:
 275:Core/Src/stm32f3xx_hal_msp.c **** 
 630              		.loc 1 275 5 is_stmt 0 view .LVU158
 631 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL29:
 277:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 633              		.loc 1 277 5 is_stmt 1 view .LVU159
 277:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 634              		.loc 1 277 25 is_stmt 0 view .LVU160
 635 004a 4FF40063 		mov	r3, #2048
 636 004e 0193     		str	r3, [sp, #4]
 278:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637              		.loc 1 278 5 is_stmt 1 view .LVU161
 278:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 638              		.loc 1 278 26 is_stmt 0 view .LVU162
 639 0050 0294     		str	r4, [sp, #8]
 279:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 640              		.loc 1 279 5 is_stmt 1 view .LVU163
 279:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 641              		.loc 1 279 26 is_stmt 0 view .LVU164
 642 0052 0023     		movs	r3, #0
 643 0054 0393     		str	r3, [sp, #12]
 280:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 644              		.loc 1 280 5 is_stmt 1 view .LVU165
 280:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 645              		.loc 1 280 27 is_stmt 0 view .LVU166
 646 0056 0493     		str	r3, [sp, #16]
 281:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 647              		.loc 1 281 5 is_stmt 1 view .LVU167
 281:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 648              		.loc 1 281 31 is_stmt 0 view .LVU168
 649 0058 0B23     		movs	r3, #11
 650 005a 0593     		str	r3, [sp, #20]
 282:Core/Src/stm32f3xx_hal_msp.c **** 
 651              		.loc 1 282 5 is_stmt 1 view .LVU169
 652 005c 01A9     		add	r1, sp, #4
 653 005e 4FF09040 		mov	r0, #1207959552
 654 0062 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccQfh3q7.s 			page 19


 655              	.LVL30:
 656              		.loc 1 289 1 is_stmt 0 view .LVU170
 657 0066 D7E7     		b	.L46
 658              	.L51:
 659              		.align	2
 660              	.L50:
 661 0068 002C0140 		.word	1073818624
 662              		.cfi_endproc
 663              	.LFE129:
 665              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 666              		.align	1
 667              		.global	HAL_TIM_Base_MspDeInit
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 672              	HAL_TIM_Base_MspDeInit:
 673              	.LVL31:
 674              	.LFB130:
 290:Core/Src/stm32f3xx_hal_msp.c **** /**
 291:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 292:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 293:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 294:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 295:Core/Src/stm32f3xx_hal_msp.c **** */
 296:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 297:Core/Src/stm32f3xx_hal_msp.c **** {
 675              		.loc 1 297 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		.loc 1 297 1 is_stmt 0 view .LVU172
 680 0000 08B5     		push	{r3, lr}
 681              	.LCFI19:
 682              		.cfi_def_cfa_offset 8
 683              		.cfi_offset 3, -8
 684              		.cfi_offset 14, -4
 298:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 685              		.loc 1 298 3 is_stmt 1 view .LVU173
 686              		.loc 1 298 15 is_stmt 0 view .LVU174
 687 0002 0268     		ldr	r2, [r0]
 688              		.loc 1 298 5 view .LVU175
 689 0004 064B     		ldr	r3, .L56
 690 0006 9A42     		cmp	r2, r3
 691 0008 00D0     		beq	.L55
 692              	.LVL32:
 693              	.L52:
 299:Core/Src/stm32f3xx_hal_msp.c ****   {
 300:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 301:Core/Src/stm32f3xx_hal_msp.c **** 
 302:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 303:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 304:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 305:Core/Src/stm32f3xx_hal_msp.c **** 
 306:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 307:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 308:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 309:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccQfh3q7.s 			page 20


 310:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 311:Core/Src/stm32f3xx_hal_msp.c ****   }
 312:Core/Src/stm32f3xx_hal_msp.c **** 
 313:Core/Src/stm32f3xx_hal_msp.c **** }
 694              		.loc 1 313 1 view .LVU176
 695 000a 08BD     		pop	{r3, pc}
 696              	.LVL33:
 697              	.L55:
 304:Core/Src/stm32f3xx_hal_msp.c **** 
 698              		.loc 1 304 5 is_stmt 1 view .LVU177
 699 000c 054A     		ldr	r2, .L56+4
 700 000e 9369     		ldr	r3, [r2, #24]
 701 0010 23F40063 		bic	r3, r3, #2048
 702 0014 9361     		str	r3, [r2, #24]
 307:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 703              		.loc 1 307 5 view .LVU178
 704 0016 1920     		movs	r0, #25
 705              	.LVL34:
 307:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 706              		.loc 1 307 5 is_stmt 0 view .LVU179
 707 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 708              	.LVL35:
 709              		.loc 1 313 1 view .LVU180
 710 001c F5E7     		b	.L52
 711              	.L57:
 712 001e 00BF     		.align	2
 713              	.L56:
 714 0020 002C0140 		.word	1073818624
 715 0024 00100240 		.word	1073876992
 716              		.cfi_endproc
 717              	.LFE130:
 719              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 720              		.align	1
 721              		.global	HAL_UART_MspInit
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	HAL_UART_MspInit:
 727              	.LVL36:
 728              	.LFB131:
 314:Core/Src/stm32f3xx_hal_msp.c **** 
 315:Core/Src/stm32f3xx_hal_msp.c **** /**
 316:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 317:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 318:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 319:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 320:Core/Src/stm32f3xx_hal_msp.c **** */
 321:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 322:Core/Src/stm32f3xx_hal_msp.c **** {
 729              		.loc 1 322 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 32
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		.loc 1 322 1 is_stmt 0 view .LVU182
 734 0000 00B5     		push	{lr}
 735              	.LCFI20:
 736              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccQfh3q7.s 			page 21


 737              		.cfi_offset 14, -4
 738 0002 89B0     		sub	sp, sp, #36
 739              	.LCFI21:
 740              		.cfi_def_cfa_offset 40
 323:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 741              		.loc 1 323 3 is_stmt 1 view .LVU183
 742              		.loc 1 323 20 is_stmt 0 view .LVU184
 743 0004 0023     		movs	r3, #0
 744 0006 0393     		str	r3, [sp, #12]
 745 0008 0493     		str	r3, [sp, #16]
 746 000a 0593     		str	r3, [sp, #20]
 747 000c 0693     		str	r3, [sp, #24]
 748 000e 0793     		str	r3, [sp, #28]
 324:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 749              		.loc 1 324 3 is_stmt 1 view .LVU185
 750              		.loc 1 324 11 is_stmt 0 view .LVU186
 751 0010 0268     		ldr	r2, [r0]
 752              		.loc 1 324 5 view .LVU187
 753 0012 144B     		ldr	r3, .L62
 754 0014 9A42     		cmp	r2, r3
 755 0016 02D0     		beq	.L61
 756              	.LVL37:
 757              	.L58:
 325:Core/Src/stm32f3xx_hal_msp.c ****   {
 326:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 327:Core/Src/stm32f3xx_hal_msp.c **** 
 328:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 329:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 330:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 331:Core/Src/stm32f3xx_hal_msp.c **** 
 332:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 333:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 334:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 335:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 336:Core/Src/stm32f3xx_hal_msp.c ****     */
 337:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 338:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 340:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 341:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 342:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343:Core/Src/stm32f3xx_hal_msp.c **** 
 344:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 345:Core/Src/stm32f3xx_hal_msp.c **** 
 346:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 347:Core/Src/stm32f3xx_hal_msp.c ****   }
 348:Core/Src/stm32f3xx_hal_msp.c **** 
 349:Core/Src/stm32f3xx_hal_msp.c **** }
 758              		.loc 1 349 1 view .LVU188
 759 0018 09B0     		add	sp, sp, #36
 760              	.LCFI22:
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 001a 5DF804FB 		ldr	pc, [sp], #4
 765              	.LVL38:
 766              	.L61:
ARM GAS  /tmp/ccQfh3q7.s 			page 22


 767              	.LCFI23:
 768              		.cfi_restore_state
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 769              		.loc 1 330 5 is_stmt 1 view .LVU189
 770              	.LBB10:
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 771              		.loc 1 330 5 view .LVU190
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 772              		.loc 1 330 5 view .LVU191
 773 001e 03F5E633 		add	r3, r3, #117760
 774 0022 DA69     		ldr	r2, [r3, #28]
 775 0024 42F40032 		orr	r2, r2, #131072
 776 0028 DA61     		str	r2, [r3, #28]
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 777              		.loc 1 330 5 view .LVU192
 778 002a DA69     		ldr	r2, [r3, #28]
 779 002c 02F40032 		and	r2, r2, #131072
 780 0030 0192     		str	r2, [sp, #4]
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 781              		.loc 1 330 5 view .LVU193
 782 0032 019A     		ldr	r2, [sp, #4]
 783              	.LBE10:
 330:Core/Src/stm32f3xx_hal_msp.c **** 
 784              		.loc 1 330 5 view .LVU194
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 785              		.loc 1 332 5 view .LVU195
 786              	.LBB11:
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 787              		.loc 1 332 5 view .LVU196
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 788              		.loc 1 332 5 view .LVU197
 789 0034 5A69     		ldr	r2, [r3, #20]
 790 0036 42F40032 		orr	r2, r2, #131072
 791 003a 5A61     		str	r2, [r3, #20]
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 792              		.loc 1 332 5 view .LVU198
 793 003c 5B69     		ldr	r3, [r3, #20]
 794 003e 03F40033 		and	r3, r3, #131072
 795 0042 0293     		str	r3, [sp, #8]
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 796              		.loc 1 332 5 view .LVU199
 797 0044 029B     		ldr	r3, [sp, #8]
 798              	.LBE11:
 332:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 799              		.loc 1 332 5 view .LVU200
 337:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800              		.loc 1 337 5 view .LVU201
 337:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801              		.loc 1 337 25 is_stmt 0 view .LVU202
 802 0046 0C23     		movs	r3, #12
 803 0048 0393     		str	r3, [sp, #12]
 338:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 804              		.loc 1 338 5 is_stmt 1 view .LVU203
 338:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 805              		.loc 1 338 26 is_stmt 0 view .LVU204
 806 004a 0223     		movs	r3, #2
 807 004c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccQfh3q7.s 			page 23


 339:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 808              		.loc 1 339 5 is_stmt 1 view .LVU205
 340:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 809              		.loc 1 340 5 view .LVU206
 340:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 810              		.loc 1 340 27 is_stmt 0 view .LVU207
 811 004e 0323     		movs	r3, #3
 812 0050 0693     		str	r3, [sp, #24]
 341:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 813              		.loc 1 341 5 is_stmt 1 view .LVU208
 341:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 814              		.loc 1 341 31 is_stmt 0 view .LVU209
 815 0052 0723     		movs	r3, #7
 816 0054 0793     		str	r3, [sp, #28]
 342:Core/Src/stm32f3xx_hal_msp.c **** 
 817              		.loc 1 342 5 is_stmt 1 view .LVU210
 818 0056 03A9     		add	r1, sp, #12
 819 0058 4FF09040 		mov	r0, #1207959552
 820              	.LVL39:
 342:Core/Src/stm32f3xx_hal_msp.c **** 
 821              		.loc 1 342 5 is_stmt 0 view .LVU211
 822 005c FFF7FEFF 		bl	HAL_GPIO_Init
 823              	.LVL40:
 824              		.loc 1 349 1 view .LVU212
 825 0060 DAE7     		b	.L58
 826              	.L63:
 827 0062 00BF     		.align	2
 828              	.L62:
 829 0064 00440040 		.word	1073759232
 830              		.cfi_endproc
 831              	.LFE131:
 833              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 834              		.align	1
 835              		.global	HAL_UART_MspDeInit
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 840              	HAL_UART_MspDeInit:
 841              	.LVL41:
 842              	.LFB132:
 350:Core/Src/stm32f3xx_hal_msp.c **** 
 351:Core/Src/stm32f3xx_hal_msp.c **** /**
 352:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 353:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 354:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 355:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 356:Core/Src/stm32f3xx_hal_msp.c **** */
 357:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 358:Core/Src/stm32f3xx_hal_msp.c **** {
 843              		.loc 1 358 1 is_stmt 1 view -0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 0
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847              		.loc 1 358 1 is_stmt 0 view .LVU214
 848 0000 08B5     		push	{r3, lr}
 849              	.LCFI24:
 850              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccQfh3q7.s 			page 24


 851              		.cfi_offset 3, -8
 852              		.cfi_offset 14, -4
 359:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 853              		.loc 1 359 3 is_stmt 1 view .LVU215
 854              		.loc 1 359 11 is_stmt 0 view .LVU216
 855 0002 0268     		ldr	r2, [r0]
 856              		.loc 1 359 5 view .LVU217
 857 0004 074B     		ldr	r3, .L68
 858 0006 9A42     		cmp	r2, r3
 859 0008 00D0     		beq	.L67
 860              	.LVL42:
 861              	.L64:
 360:Core/Src/stm32f3xx_hal_msp.c ****   {
 361:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 362:Core/Src/stm32f3xx_hal_msp.c **** 
 363:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 364:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 365:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 366:Core/Src/stm32f3xx_hal_msp.c **** 
 367:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 368:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 369:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 370:Core/Src/stm32f3xx_hal_msp.c ****     */
 371:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 372:Core/Src/stm32f3xx_hal_msp.c **** 
 373:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 374:Core/Src/stm32f3xx_hal_msp.c **** 
 375:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 376:Core/Src/stm32f3xx_hal_msp.c ****   }
 377:Core/Src/stm32f3xx_hal_msp.c **** 
 378:Core/Src/stm32f3xx_hal_msp.c **** }
 862              		.loc 1 378 1 view .LVU218
 863 000a 08BD     		pop	{r3, pc}
 864              	.LVL43:
 865              	.L67:
 365:Core/Src/stm32f3xx_hal_msp.c **** 
 866              		.loc 1 365 5 is_stmt 1 view .LVU219
 867 000c 064A     		ldr	r2, .L68+4
 868 000e D369     		ldr	r3, [r2, #28]
 869 0010 23F40033 		bic	r3, r3, #131072
 870 0014 D361     		str	r3, [r2, #28]
 371:Core/Src/stm32f3xx_hal_msp.c **** 
 871              		.loc 1 371 5 view .LVU220
 872 0016 0C21     		movs	r1, #12
 873 0018 4FF09040 		mov	r0, #1207959552
 874              	.LVL44:
 371:Core/Src/stm32f3xx_hal_msp.c **** 
 875              		.loc 1 371 5 is_stmt 0 view .LVU221
 876 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 877              	.LVL45:
 878              		.loc 1 378 1 view .LVU222
 879 0020 F3E7     		b	.L64
 880              	.L69:
 881 0022 00BF     		.align	2
 882              	.L68:
 883 0024 00440040 		.word	1073759232
 884 0028 00100240 		.word	1073876992
ARM GAS  /tmp/ccQfh3q7.s 			page 25


 885              		.cfi_endproc
 886              	.LFE132:
 888              		.text
 889              	.Letext0:
 890              		.file 2 "/home/dqnk/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 891              		.file 3 "/home/dqnk/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 892              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 893              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 894              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 895              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 896              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 897              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 898              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 899              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 900              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 901              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 902              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 903              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccQfh3q7.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccQfh3q7.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQfh3q7.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccQfh3q7.s:82     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccQfh3q7.s:237    .text.HAL_ADC_MspInit:0000000000000098 $d
     /tmp/ccQfh3q7.s:243    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:249    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccQfh3q7.s:294    .text.HAL_ADC_MspDeInit:000000000000002c $d
     /tmp/ccQfh3q7.s:299    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:305    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccQfh3q7.s:409    .text.HAL_I2C_MspInit:000000000000005c $d
     /tmp/ccQfh3q7.s:416    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:422    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccQfh3q7.s:467    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccQfh3q7.s:474    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:480    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccQfh3q7.s:541    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccQfh3q7.s:546    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:552    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccQfh3q7.s:661    .text.HAL_TIM_MspPostInit:0000000000000068 $d
     /tmp/ccQfh3q7.s:666    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:672    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccQfh3q7.s:714    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccQfh3q7.s:720    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:726    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccQfh3q7.s:829    .text.HAL_UART_MspInit:0000000000000064 $d
     /tmp/ccQfh3q7.s:834    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccQfh3q7.s:840    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccQfh3q7.s:883    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
