
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018145                       # Number of seconds simulated
sim_ticks                                 18144615500                       # Number of ticks simulated
final_tick                                18281393500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81477                       # Simulator instruction rate (inst/s)
host_op_rate                                   153249                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53235583                       # Simulator tick rate (ticks/s)
host_mem_usage                                 792948                       # Number of bytes of host memory used
host_seconds                                   340.84                       # Real time elapsed on the host
sim_insts                                    27770408                       # Number of instructions simulated
sim_ops                                      52232821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        66240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1035                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1035                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       366831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     12764999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13131830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       366831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           366831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3650670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3650670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3650670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       366831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     12764999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16782499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1035                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 236544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  238272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               80                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18144572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    707.047619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   529.130587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.853958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           48     11.43%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28      6.67%     18.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      5.71%     23.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      6.43%     30.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      9.05%     39.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      5.24%     44.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.90%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.38%     48.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          215     51.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.224138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    353.336182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.379310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.348690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     27.59%     27.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11     18.97%     46.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     43.10%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      8.62%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17917250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                87217250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4847.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23597.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3365                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3813487.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2010960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1097250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17253600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4348080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1184944800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            668288520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10299115500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            12177058710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.199943                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17131106750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     605800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     405329500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   614625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11161800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1950480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1184944800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            560349900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10393798500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            12153946545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.926000                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17289529250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     605800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     246936750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements            220836                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10062214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            221348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.458798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.652272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.347728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20780448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20780448                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      6554364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6554364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3500185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3500185                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     10054549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10054549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     10054549                       # number of overall hits
system.cpu.dcache.overall_hits::total        10054549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       216919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        216919                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         8338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8338                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       225257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         225257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       225257                       # number of overall misses
system.cpu.dcache.overall_misses::total        225257                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2978140250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2978140250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    284403250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284403250                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3262543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3262543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3262543500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3262543500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      6771283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6771283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     10279806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10279806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     10279806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10279806                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.032035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032035                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002376                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021913                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13729.273369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13729.273369                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34109.288798                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34109.288798                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 14483.649787                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14483.649787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 14483.649787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14483.649787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       164812                       # number of writebacks
system.cpu.dcache.writebacks::total            164812                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         4420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4420                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         4420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         4420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4420                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       212499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212499                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       220837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       220837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       220837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       220837                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2496180500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2496180500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    270586750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    270586750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2766767250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2766767250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2766767250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2766767250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11746.787044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11746.787044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 32452.236747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32452.236747                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12528.549337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12528.549337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12528.549337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12528.549337                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                15                       # number of replacements
system.cpu.icache.tags.tagsinuse           176.017630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7082696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               281                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25205.323843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   174.997108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     1.020522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.001993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.343784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13867739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13867739                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      6933669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6933669                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      6933669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6933669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      6933669                       # number of overall hits
system.cpu.icache.overall_hits::total         6933669                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          148                       # number of overall misses
system.cpu.icache.overall_misses::total           148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     10714000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10714000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     10714000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10714000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     10714000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10714000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      6933817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6933817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      6933817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6933817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      6933817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6933817                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 72391.891892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72391.891892                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 72391.891892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72391.891892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 72391.891892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72391.891892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          107                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          107                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          107                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          107                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      8244250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8244250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      8244250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8244250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      8244250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8244250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77049.065421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77049.065421                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 77049.065421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77049.065421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 77049.065421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77049.065421                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1252                       # number of replacements
system.l2.tags.tagsinuse                  4069.430056                       # Cycle average of tags in use
system.l2.tags.total_refs                      371840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5069                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     73.355691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 455068750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3518.718826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.461621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.678604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.035233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   547.535771                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.859062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.133676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.931885                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3098145                       # Number of tag accesses
system.l2.tags.data_accesses                  3098145                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       211717                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  211719                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           164812                       # number of Writeback hits
system.l2.Writeback_hits::total                164812                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         5501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5501                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        217218                       # number of demand (read+write) hits
system.l2.demand_hits::total                   217220                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       217218                       # number of overall hits
system.l2.overall_hits::total                  217220                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          105                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          782                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   887                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2837                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          105                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3619                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3724                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          105                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3619                       # number of overall misses
system.l2.overall_misses::total                  3724                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      8116750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     60534000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        68650750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    204488250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     204488250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      8116750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    265022250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        273139000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      8116750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    265022250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       273139000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       212499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              212606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       164812                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            164812                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         8338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8338                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       220837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220944                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       220837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220944                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.981308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.003680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004172                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.340249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340249                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.981308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.016388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016855                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.981308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.016388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016855                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77302.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 77409.207161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77396.561443                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72079.044766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72079.044766                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77302.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73230.795800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73345.596133                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77302.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73230.795800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73345.596133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1035                       # number of writebacks
system.l2.writebacks::total                      1035                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              887                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2837                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3724                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      6831250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50771500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     57602750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    169037750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    169037750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6831250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    219809250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    226640500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6831250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    219809250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    226640500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.981308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.003680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004172                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.340249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.340249                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.981308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.016388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016855                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.981308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.016388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016855                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65059.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64925.191816                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64941.093574                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59583.274586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59583.274586                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65059.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60737.565626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60859.425349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65059.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60737.565626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60859.425349                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 886                       # Transaction distribution
system.membus.trans_dist::ReadResp                884                       # Transaction distribution
system.membus.trans_dist::Writeback              1035                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2837                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2837                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         8479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  304384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              4758                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4758                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9114000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19612500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3600807                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3600807                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22892                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3578096                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3577273                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.976999                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              81                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                 36289231                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      6958322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               28290675                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3600807                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3577354                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              29298419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           46533                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          461                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines           6933817                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     36280523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.517969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24380261     67.20%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2279746      6.28%     73.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           889583      2.45%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1625293      4.48%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           869005      2.40%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           906105      2.50%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2980660      8.22%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           450739      1.24%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1899131      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36280523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.099225                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.779589                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2200631                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      27451626                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            228473                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6376520                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23266                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts       52442305                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          23266                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4233599                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7812047                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           57                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4542243                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      19669304                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       52206430                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            83                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       19016248                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         565136                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72810001                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     117806920                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79437306                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           56                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      72526223                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           283778                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35237967                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     10218798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3509685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6819011                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3396341                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           52106366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           44                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          52042677                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued           37                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        97762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       247936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     36280523                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.434452                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.281252                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10694617     29.48%     29.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10799096     29.77%     59.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5574030     15.36%     74.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7119094     19.62%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1838630      5.07%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       174898      0.48%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        51936      0.14%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        28163      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           59      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36280523                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19574     99.93%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             12      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22971      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      34963731     67.18%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3375075      6.49%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           14      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10172138     19.55%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3508741      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       52042677                       # Type of FU issued
system.switch_cpus.iq.rate                   1.434108                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               19588                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000376                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    140385457                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     52204435                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     52018459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           45                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes           64                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       52039271                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              23                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3397894                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        70882                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores         1162                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23266                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2673584                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        217836                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     52106410                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        11011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      10218798                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      3509685                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          80972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        22560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        22991                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      52038744                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      10169192                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3933                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             13677896                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3532186                       # Number of branches executed
system.switch_cpus.iew.exec_stores            3508704                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.434000                       # Inst execution rate
system.switch_cpus.iew.wb_sent               52018650                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              52018475                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          33407511                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          45310618                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.433441                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.737300                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts        97772                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        22940                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     36255117                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.434519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.708970                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     19101800     52.69%     52.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3387638      9.34%     62.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        31314      0.09%     62.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6839203     18.86%     80.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6732547     18.57%     99.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2951      0.01%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68397      0.19%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        44688      0.12%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        46579      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36255117                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     27670407                       # Number of instructions committed
system.switch_cpus.commit.committedOps       52008648                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               13656439                       # Number of memory references committed
system.switch_cpus.commit.loads              10147916                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3531168                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  8                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51985982                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           40                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        22661      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34954535     67.21%     67.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3375000      6.49%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10147916     19.51%     93.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3508523      6.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     52008648                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         46579                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             88314958                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104238264                       # The number of ROB writes
system.switch_cpus.timesIdled                      76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    8708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            27670407                       # Number of Instructions Simulated
system.switch_cpus.committedOps              52008648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.311482                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.311482                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.762496                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.762496                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         79150049                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48329762                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads          17570077                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24208640                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads        20742528                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq             212606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            212603                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           164812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       606485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                606697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24681472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24688192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           385756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 385756    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             385756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          357690000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            176250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332074250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
