<h1>ECE287 Final Project (Digital Circuit Design)</h1>
Member: Qi Yu, Yusuke Oritate<br/>
Date: December 13, 2016<br/>
Type: In-class project. <br/>
Description: Quiz application implemented by using VHDL and DE2-115 board.<br/>
Environment: Windows or Linux operating system with suitable Verilog compiler (e.g. iVerilog) downloaded.<br/>
**Note: All the screenshots for the .bsf files (schematic) can be found here at:** https://github.com/oritaty/In-Class-Projects/tree/master/pics<br/>
<h2>Instruction</h2>
```html
```
<h2>Video (Demo)</h2>
[![IMAGE ALT TEXT HERE](https://img.youtube.com/vi/UgrsRJFS7Uc/0.jpg)](https://www.youtube.com/watch?v=UgrsRJFS7Uc)<br/>
URL: https://www.youtube.com/watch?v=UgrsRJFS7Uc&feature=youtu.be<br/>
