
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000067c  00800100  0000383a  000038ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000383a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012d  0080077c  0080077c  00003f4a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003f4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00004618  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  000046a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005fe6  00000000  00000000  00004960  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000170e  00000000  00000000  0000a946  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f60  00000000  00000000  0000c054  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d7c  00000000  00000000  0000dfb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001ae1  00000000  00000000  0000ed30  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003beb  00000000  00000000  00010811  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__ctors_end>
       4:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       8:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      10:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      14:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      18:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      1c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      20:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      24:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      28:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      2c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      30:	0c 94 38 1a 	jmp	0x3470	; 0x3470 <__vector_12>
      34:	0c 94 65 1a 	jmp	0x34ca	; 0x34ca <__vector_13>
      38:	0c 94 92 1a 	jmp	0x3524	; 0x3524 <__vector_14>
      3c:	0c 94 46 1b 	jmp	0x368c	; 0x368c <__vector_15>
      40:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      44:	0c 94 12 1a 	jmp	0x3424	; 0x3424 <__vector_17>
      48:	0c 94 c3 03 	jmp	0x786	; 0x786 <__vector_18>
      4c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      50:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      54:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      58:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      5c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      60:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      64:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      68:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      6c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      70:	0c 94 bf 1a 	jmp	0x357e	; 0x357e <__vector_28>
      74:	0c 94 ec 1a 	jmp	0x35d8	; 0x35d8 <__vector_29>
      78:	0c 94 19 1b 	jmp	0x3632	; 0x3632 <__vector_30>
      7c:	0c 94 50 1b 	jmp	0x36a0	; 0x36a0 <__vector_31>
      80:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      84:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      88:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      8c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      90:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      94:	89 0f       	add	r24, r25
      96:	92 0f       	add	r25, r18
      98:	9b 0f       	add	r25, r27
      9a:	ad 0f       	add	r26, r29
      9c:	a4 0f       	add	r26, r20
      9e:	b6 0f       	add	r27, r22
      a0:	bf 0f       	add	r27, r31
      a2:	c8 0f       	add	r28, r24
      a4:	d1 0f       	add	r29, r17
      a6:	15 11       	cpse	r17, r5
      a8:	da 0f       	add	r29, r26
      aa:	15 11       	cpse	r17, r5
      ac:	15 11       	cpse	r17, r5
      ae:	15 11       	cpse	r17, r5
      b0:	15 11       	cpse	r17, r5
      b2:	15 11       	cpse	r17, r5
      b4:	15 11       	cpse	r17, r5
      b6:	15 11       	cpse	r17, r5
      b8:	15 11       	cpse	r17, r5
      ba:	15 11       	cpse	r17, r5
      bc:	15 11       	cpse	r17, r5
      be:	e3 0f       	add	r30, r19
      c0:	ec 0f       	add	r30, r28
      c2:	f5 0f       	add	r31, r21
      c4:	fe 0f       	add	r31, r30
      c6:	07 10       	cpse	r0, r7
      c8:	10 10       	cpse	r1, r0
      ca:	19 10       	cpse	r1, r9
      cc:	15 11       	cpse	r17, r5
      ce:	15 11       	cpse	r17, r5
      d0:	15 11       	cpse	r17, r5
      d2:	15 11       	cpse	r17, r5
      d4:	15 11       	cpse	r17, r5
      d6:	15 11       	cpse	r17, r5
      d8:	15 11       	cpse	r17, r5
      da:	15 11       	cpse	r17, r5
      dc:	15 11       	cpse	r17, r5
      de:	15 11       	cpse	r17, r5
      e0:	15 11       	cpse	r17, r5
      e2:	15 11       	cpse	r17, r5
      e4:	15 11       	cpse	r17, r5
      e6:	15 11       	cpse	r17, r5
      e8:	15 11       	cpse	r17, r5
      ea:	15 11       	cpse	r17, r5
      ec:	15 11       	cpse	r17, r5
      ee:	15 11       	cpse	r17, r5
      f0:	15 11       	cpse	r17, r5
      f2:	15 11       	cpse	r17, r5
      f4:	15 11       	cpse	r17, r5
      f6:	15 11       	cpse	r17, r5
      f8:	15 11       	cpse	r17, r5
      fa:	15 11       	cpse	r17, r5
      fc:	15 11       	cpse	r17, r5
      fe:	15 11       	cpse	r17, r5
     100:	15 11       	cpse	r17, r5
     102:	15 11       	cpse	r17, r5
     104:	15 11       	cpse	r17, r5
     106:	15 11       	cpse	r17, r5
     108:	15 11       	cpse	r17, r5
     10a:	15 11       	cpse	r17, r5
     10c:	15 11       	cpse	r17, r5
     10e:	15 11       	cpse	r17, r5
     110:	15 11       	cpse	r17, r5
     112:	15 11       	cpse	r17, r5
     114:	15 11       	cpse	r17, r5
     116:	15 11       	cpse	r17, r5
     118:	15 11       	cpse	r17, r5
     11a:	15 11       	cpse	r17, r5
     11c:	15 11       	cpse	r17, r5
     11e:	15 11       	cpse	r17, r5
     120:	15 11       	cpse	r17, r5
     122:	15 11       	cpse	r17, r5
     124:	15 11       	cpse	r17, r5
     126:	15 11       	cpse	r17, r5
     128:	15 11       	cpse	r17, r5
     12a:	15 11       	cpse	r17, r5
     12c:	15 11       	cpse	r17, r5
     12e:	15 11       	cpse	r17, r5
     130:	15 11       	cpse	r17, r5
     132:	15 11       	cpse	r17, r5
     134:	15 11       	cpse	r17, r5
     136:	22 10       	cpse	r2, r2
     138:	2b 10       	cpse	r2, r11
     13a:	15 11       	cpse	r17, r5
     13c:	15 11       	cpse	r17, r5
     13e:	15 11       	cpse	r17, r5
     140:	15 11       	cpse	r17, r5
     142:	15 11       	cpse	r17, r5
     144:	15 11       	cpse	r17, r5
     146:	15 11       	cpse	r17, r5
     148:	34 10       	cpse	r3, r4
     14a:	3d 10       	cpse	r3, r13
     14c:	46 10       	cpse	r4, r6
     14e:	4f 10       	cpse	r4, r15
     150:	58 10       	cpse	r5, r8
     152:	61 10       	cpse	r6, r1
     154:	6a 10       	cpse	r6, r10
     156:	73 10       	cpse	r7, r3
     158:	7c 10       	cpse	r7, r12
     15a:	85 10       	cpse	r8, r5
     15c:	15 11       	cpse	r17, r5
     15e:	8e 10       	cpse	r8, r14
     160:	97 10       	cpse	r9, r7
     162:	a0 10       	cpse	r10, r0
     164:	a9 10       	cpse	r10, r9
     166:	b2 10       	cpse	r11, r2
     168:	bb 10       	cpse	r11, r11
     16a:	c4 10       	cpse	r12, r4
     16c:	cd 10       	cpse	r12, r13
     16e:	15 11       	cpse	r17, r5
     170:	15 11       	cpse	r17, r5
     172:	15 11       	cpse	r17, r5
     174:	15 11       	cpse	r17, r5
     176:	15 11       	cpse	r17, r5
     178:	15 11       	cpse	r17, r5
     17a:	15 11       	cpse	r17, r5
     17c:	15 11       	cpse	r17, r5
     17e:	15 11       	cpse	r17, r5
     180:	15 11       	cpse	r17, r5
     182:	15 11       	cpse	r17, r5
     184:	15 11       	cpse	r17, r5
     186:	15 11       	cpse	r17, r5
     188:	15 11       	cpse	r17, r5
     18a:	15 11       	cpse	r17, r5
     18c:	15 11       	cpse	r17, r5
     18e:	15 11       	cpse	r17, r5
     190:	15 11       	cpse	r17, r5
     192:	15 11       	cpse	r17, r5
     194:	15 11       	cpse	r17, r5
     196:	15 11       	cpse	r17, r5
     198:	15 11       	cpse	r17, r5
     19a:	15 11       	cpse	r17, r5
     19c:	15 11       	cpse	r17, r5
     19e:	15 11       	cpse	r17, r5
     1a0:	15 11       	cpse	r17, r5
     1a2:	15 11       	cpse	r17, r5
     1a4:	15 11       	cpse	r17, r5
     1a6:	15 11       	cpse	r17, r5
     1a8:	15 11       	cpse	r17, r5
     1aa:	15 11       	cpse	r17, r5
     1ac:	15 11       	cpse	r17, r5
     1ae:	15 11       	cpse	r17, r5
     1b0:	15 11       	cpse	r17, r5
     1b2:	15 11       	cpse	r17, r5
     1b4:	15 11       	cpse	r17, r5
     1b6:	15 11       	cpse	r17, r5
     1b8:	15 11       	cpse	r17, r5
     1ba:	15 11       	cpse	r17, r5
     1bc:	15 11       	cpse	r17, r5
     1be:	15 11       	cpse	r17, r5
     1c0:	15 11       	cpse	r17, r5
     1c2:	15 11       	cpse	r17, r5
     1c4:	15 11       	cpse	r17, r5
     1c6:	15 11       	cpse	r17, r5
     1c8:	15 11       	cpse	r17, r5
     1ca:	15 11       	cpse	r17, r5
     1cc:	15 11       	cpse	r17, r5
     1ce:	15 11       	cpse	r17, r5
     1d0:	15 11       	cpse	r17, r5
     1d2:	15 11       	cpse	r17, r5
     1d4:	15 11       	cpse	r17, r5
     1d6:	15 11       	cpse	r17, r5
     1d8:	15 11       	cpse	r17, r5
     1da:	15 11       	cpse	r17, r5
     1dc:	15 11       	cpse	r17, r5
     1de:	15 11       	cpse	r17, r5
     1e0:	15 11       	cpse	r17, r5
     1e2:	15 11       	cpse	r17, r5
     1e4:	15 11       	cpse	r17, r5
     1e6:	15 11       	cpse	r17, r5
     1e8:	15 11       	cpse	r17, r5
     1ea:	15 11       	cpse	r17, r5
     1ec:	15 11       	cpse	r17, r5
     1ee:	15 11       	cpse	r17, r5
     1f0:	15 11       	cpse	r17, r5
     1f2:	15 11       	cpse	r17, r5
     1f4:	15 11       	cpse	r17, r5
     1f6:	15 11       	cpse	r17, r5
     1f8:	15 11       	cpse	r17, r5
     1fa:	15 11       	cpse	r17, r5
     1fc:	15 11       	cpse	r17, r5
     1fe:	15 11       	cpse	r17, r5
     200:	15 11       	cpse	r17, r5
     202:	15 11       	cpse	r17, r5
     204:	15 11       	cpse	r17, r5
     206:	15 11       	cpse	r17, r5
     208:	15 11       	cpse	r17, r5
     20a:	15 11       	cpse	r17, r5
     20c:	15 11       	cpse	r17, r5
     20e:	15 11       	cpse	r17, r5
     210:	15 11       	cpse	r17, r5
     212:	15 11       	cpse	r17, r5
     214:	15 11       	cpse	r17, r5
     216:	15 11       	cpse	r17, r5
     218:	15 11       	cpse	r17, r5
     21a:	15 11       	cpse	r17, r5
     21c:	15 11       	cpse	r17, r5
     21e:	15 11       	cpse	r17, r5
     220:	15 11       	cpse	r17, r5
     222:	15 11       	cpse	r17, r5
     224:	15 11       	cpse	r17, r5
     226:	d6 10       	cpse	r13, r6
     228:	df 10       	cpse	r13, r15
     22a:	e8 10       	cpse	r14, r8
     22c:	f1 10       	cpse	r15, r1
     22e:	fa 10       	cpse	r15, r10
     230:	03 11       	cpse	r16, r3
     232:	15 11       	cpse	r17, r5
     234:	15 11       	cpse	r17, r5
     236:	15 11       	cpse	r17, r5
     238:	15 11       	cpse	r17, r5
     23a:	15 11       	cpse	r17, r5
     23c:	15 11       	cpse	r17, r5
     23e:	15 11       	cpse	r17, r5
     240:	15 11       	cpse	r17, r5
     242:	15 11       	cpse	r17, r5
     244:	15 11       	cpse	r17, r5
     246:	15 11       	cpse	r17, r5
     248:	15 11       	cpse	r17, r5
     24a:	15 11       	cpse	r17, r5
     24c:	15 11       	cpse	r17, r5
     24e:	15 11       	cpse	r17, r5
     250:	15 11       	cpse	r17, r5
     252:	15 11       	cpse	r17, r5
     254:	15 11       	cpse	r17, r5
     256:	15 11       	cpse	r17, r5
     258:	15 11       	cpse	r17, r5
     25a:	15 11       	cpse	r17, r5
     25c:	15 11       	cpse	r17, r5
     25e:	15 11       	cpse	r17, r5
     260:	15 11       	cpse	r17, r5
     262:	15 11       	cpse	r17, r5
     264:	15 11       	cpse	r17, r5
     266:	15 11       	cpse	r17, r5
     268:	15 11       	cpse	r17, r5
     26a:	15 11       	cpse	r17, r5
     26c:	15 11       	cpse	r17, r5
     26e:	15 11       	cpse	r17, r5
     270:	15 11       	cpse	r17, r5
     272:	15 11       	cpse	r17, r5
     274:	15 11       	cpse	r17, r5
     276:	15 11       	cpse	r17, r5
     278:	15 11       	cpse	r17, r5
     27a:	15 11       	cpse	r17, r5
     27c:	15 11       	cpse	r17, r5
     27e:	15 11       	cpse	r17, r5
     280:	15 11       	cpse	r17, r5
     282:	15 11       	cpse	r17, r5
     284:	15 11       	cpse	r17, r5
     286:	15 11       	cpse	r17, r5
     288:	15 11       	cpse	r17, r5
     28a:	15 11       	cpse	r17, r5
     28c:	15 11       	cpse	r17, r5
     28e:	15 11       	cpse	r17, r5
     290:	15 11       	cpse	r17, r5
     292:	0c 11       	cpse	r16, r12
     294:	85 14       	cp	r8, r5
     296:	cd 14       	cp	r12, r13
     298:	e8 14       	cp	r14, r8
     29a:	f6 14       	cp	r15, r6
     29c:	04 15       	cp	r16, r4
     29e:	10 15       	cp	r17, r0
     2a0:	1d 15       	cp	r17, r13
     2a2:	36 15       	cp	r19, r6
     2a4:	2a 15       	cp	r18, r10
     2a6:	42 15       	cp	r20, r2
     2a8:	4e 15       	cp	r20, r14
     2aa:	a7 14       	cp	r10, r7
     2ac:	90 14       	cp	r9, r0
     2ae:	6d 15       	cp	r22, r13
     2b0:	79 15       	cp	r23, r9
     2b2:	85 15       	cp	r24, r5
     2b4:	91 15       	cp	r25, r1
     2b6:	91 15       	cp	r25, r1
     2b8:	91 15       	cp	r25, r1
     2ba:	91 15       	cp	r25, r1
     2bc:	91 15       	cp	r25, r1
     2be:	91 15       	cp	r25, r1
     2c0:	91 15       	cp	r25, r1
     2c2:	91 15       	cp	r25, r1
     2c4:	91 15       	cp	r25, r1
     2c6:	91 15       	cp	r25, r1
     2c8:	91 15       	cp	r25, r1
     2ca:	91 15       	cp	r25, r1
     2cc:	91 15       	cp	r25, r1
     2ce:	91 15       	cp	r25, r1
     2d0:	91 15       	cp	r25, r1
     2d2:	91 15       	cp	r25, r1
     2d4:	91 15       	cp	r25, r1
     2d6:	91 15       	cp	r25, r1
     2d8:	91 15       	cp	r25, r1
     2da:	91 15       	cp	r25, r1
     2dc:	91 15       	cp	r25, r1
     2de:	91 15       	cp	r25, r1
     2e0:	91 15       	cp	r25, r1
     2e2:	91 15       	cp	r25, r1
     2e4:	91 15       	cp	r25, r1
     2e6:	91 15       	cp	r25, r1
     2e8:	91 15       	cp	r25, r1
     2ea:	91 15       	cp	r25, r1
     2ec:	91 15       	cp	r25, r1
     2ee:	91 15       	cp	r25, r1
     2f0:	91 15       	cp	r25, r1
     2f2:	91 15       	cp	r25, r1
     2f4:	91 15       	cp	r25, r1
     2f6:	91 15       	cp	r25, r1
     2f8:	91 15       	cp	r25, r1
     2fa:	5a 15       	cp	r21, r10
     2fc:	66 15       	cp	r22, r6

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	d8 e0       	ldi	r29, 0x08	; 8
     306:	de bf       	out	0x3e, r29	; 62
     308:	cd bf       	out	0x3d, r28	; 61

0000030a <__do_copy_data>:
     30a:	17 e0       	ldi	r17, 0x07	; 7
     30c:	a0 e0       	ldi	r26, 0x00	; 0
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	ea e3       	ldi	r30, 0x3A	; 58
     312:	f8 e3       	ldi	r31, 0x38	; 56
     314:	02 c0       	rjmp	.+4      	; 0x31a <__do_copy_data+0x10>
     316:	05 90       	lpm	r0, Z+
     318:	0d 92       	st	X+, r0
     31a:	ac 37       	cpi	r26, 0x7C	; 124
     31c:	b1 07       	cpc	r27, r17
     31e:	d9 f7       	brne	.-10     	; 0x316 <__do_copy_data+0xc>

00000320 <__do_clear_bss>:
     320:	18 e0       	ldi	r17, 0x08	; 8
     322:	ac e7       	ldi	r26, 0x7C	; 124
     324:	b7 e0       	ldi	r27, 0x07	; 7
     326:	01 c0       	rjmp	.+2      	; 0x32a <.do_clear_bss_start>

00000328 <.do_clear_bss_loop>:
     328:	1d 92       	st	X+, r1

0000032a <.do_clear_bss_start>:
     32a:	a9 3a       	cpi	r26, 0xA9	; 169
     32c:	b1 07       	cpc	r27, r17
     32e:	e1 f7       	brne	.-8      	; 0x328 <.do_clear_bss_loop>
     330:	0e 94 9e 01 	call	0x33c	; 0x33c <main>
     334:	0c 94 1b 1c 	jmp	0x3836	; 0x3836 <_exit>

00000338 <__bad_interrupt>:
     338:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000033c <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     33c:	0e 94 70 19 	call	0x32e0	; 0x32e0 <main_init>
	
	while(1){	
		wdt_reset();
     340:	a8 95       	wdr
		EventHandleEvent();
     342:	0e 94 be 17 	call	0x2f7c	; 0x2f7c <EventHandleEvent>
     346:	fc cf       	rjmp	.-8      	; 0x340 <main+0x4>

00000348 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     348:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     34a:	92 95       	swap	r25
     34c:	9f 70       	andi	r25, 0x0F	; 15
     34e:	90 fd       	sbrc	r25, 0
     350:	0b c0       	rjmp	.+22     	; 0x368 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     352:	e8 2f       	mov	r30, r24
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	eb 5e       	subi	r30, 0xEB	; 235
     360:	f7 4f       	sbci	r31, 0xF7	; 247
     362:	91 e0       	ldi	r25, 0x01	; 1
     364:	90 83       	st	Z, r25
     366:	09 c0       	rjmp	.+18     	; 0x37a <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     368:	e8 2f       	mov	r30, r24
     36a:	f0 e0       	ldi	r31, 0x00	; 0
     36c:	ee 0f       	add	r30, r30
     36e:	ff 1f       	adc	r31, r31
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	eb 5e       	subi	r30, 0xEB	; 235
     376:	f7 4f       	sbci	r31, 0xF7	; 247
     378:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     37a:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     37c:	92 95       	swap	r25
     37e:	96 95       	lsr	r25
     380:	97 70       	andi	r25, 0x07	; 7
     382:	90 fd       	sbrc	r25, 0
     384:	0b c0       	rjmp	.+22     	; 0x39c <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     386:	e8 2f       	mov	r30, r24
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	ee 0f       	add	r30, r30
     390:	ff 1f       	adc	r31, r31
     392:	eb 5e       	subi	r30, 0xEB	; 235
     394:	f7 4f       	sbci	r31, 0xF7	; 247
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	91 83       	std	Z+1, r25	; 0x01
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     39c:	e8 2f       	mov	r30, r24
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ee 0f       	add	r30, r30
     3a2:	ff 1f       	adc	r31, r31
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	eb 5e       	subi	r30, 0xEB	; 235
     3aa:	f7 4f       	sbci	r31, 0xF7	; 247
     3ac:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     3ae:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     3b0:	92 95       	swap	r25
     3b2:	96 95       	lsr	r25
     3b4:	96 95       	lsr	r25
     3b6:	93 70       	andi	r25, 0x03	; 3
     3b8:	90 fd       	sbrc	r25, 0
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     3bc:	e8 2f       	mov	r30, r24
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	ee 0f       	add	r30, r30
     3c2:	ff 1f       	adc	r31, r31
     3c4:	ee 0f       	add	r30, r30
     3c6:	ff 1f       	adc	r31, r31
     3c8:	eb 5e       	subi	r30, 0xEB	; 235
     3ca:	f7 4f       	sbci	r31, 0xF7	; 247
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	92 83       	std	Z+2, r25	; 0x02
     3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     3d2:	e8 2f       	mov	r30, r24
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	ee 0f       	add	r30, r30
     3d8:	ff 1f       	adc	r31, r31
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	eb 5e       	subi	r30, 0xEB	; 235
     3e0:	f7 4f       	sbci	r31, 0xF7	; 247
     3e2:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     3e4:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     3e6:	96 95       	lsr	r25
     3e8:	96 95       	lsr	r25
     3ea:	96 95       	lsr	r25
     3ec:	90 fd       	sbrc	r25, 0
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     3f0:	e8 2f       	mov	r30, r24
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	ee 0f       	add	r30, r30
     3f6:	ff 1f       	adc	r31, r31
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	eb 5e       	subi	r30, 0xEB	; 235
     3fe:	f7 4f       	sbci	r31, 0xF7	; 247
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	83 83       	std	Z+3, r24	; 0x03
     404:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     406:	e8 2f       	mov	r30, r24
     408:	f0 e0       	ldi	r31, 0x00	; 0
     40a:	ee 0f       	add	r30, r30
     40c:	ff 1f       	adc	r31, r31
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	eb 5e       	subi	r30, 0xEB	; 235
     414:	f7 4f       	sbci	r31, 0xF7	; 247
     416:	13 82       	std	Z+3, r1	; 0x03
     418:	08 95       	ret

0000041a <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     41a:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     41c:	76 9a       	sbi	0x0e, 6	; 14
}
     41e:	08 95       	ret

00000420 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     420:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     422:	77 9a       	sbi	0x0e, 7	; 14
}
     424:	08 95       	ret

00000426 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     426:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     428:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     42a:	08 95       	ret

0000042c <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     42c:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     42e:	6e 9a       	sbi	0x0d, 6	; 13
}
     430:	08 95       	ret

00000432 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     432:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     434:	6f 9a       	sbi	0x0d, 7	; 13
}
     436:	08 95       	ret

00000438 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     438:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     43a:	24 9a       	sbi	0x04, 4	; 4

}
     43c:	08 95       	ret

0000043e <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     43e:	80 91 37 08 	lds	r24, 0x0837
     442:	88 23       	and	r24, r24
     444:	21 f0       	breq	.+8      	; 0x44e <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     446:	10 92 37 08 	sts	0x0837, r1
		display_down();
     44a:	0e 94 1e 16 	call	0x2c3c	; 0x2c3c <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     44e:	80 91 36 08 	lds	r24, 0x0836
     452:	88 23       	and	r24, r24
     454:	71 f0       	breq	.+28     	; 0x472 <buttons_react+0x34>
		button_press[BUTTON_ID_DOWN]=0;
     456:	10 92 36 08 	sts	0x0836, r1
		display_up();		
     45a:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <display_up>
	}
	
	if(button_press[BUTTON_ID_DOWN]&&button_state[BUTTON_ID_UP]){
     45e:	80 91 36 08 	lds	r24, 0x0836
     462:	88 23       	and	r24, r24
     464:	31 f0       	breq	.+12     	; 0x472 <buttons_react+0x34>
     466:	80 91 1e 08 	lds	r24, 0x081E
     46a:	88 23       	and	r24, r24
     46c:	11 f0       	breq	.+4      	; 0x472 <buttons_react+0x34>
		display_overview();
     46e:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <display_overview>
	}		
		
	
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     472:	80 91 1b 08 	lds	r24, 0x081B
     476:	88 23       	and	r24, r24
     478:	21 f0       	breq	.+8      	; 0x482 <buttons_react+0x44>
		led_set(LED_ID_TC);
     47a:	85 e0       	ldi	r24, 0x05	; 5
     47c:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
     480:	03 c0       	rjmp	.+6      	; 0x488 <buttons_react+0x4a>
	}else{
		led_clear(LED_ID_TC);
     482:	85 e0       	ldi	r24, 0x05	; 5
     484:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     488:	80 91 18 08 	lds	r24, 0x0818
     48c:	88 23       	and	r24, r24
     48e:	21 f0       	breq	.+8      	; 0x498 <buttons_react+0x5a>
		led_set(LED_ID_RECUP);
     490:	87 e0       	ldi	r24, 0x07	; 7
     492:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
     496:	03 c0       	rjmp	.+6      	; 0x49e <buttons_react+0x60>
	}else{
		led_clear(LED_ID_RECUP);
     498:	87 e0       	ldi	r24, 0x07	; 7
     49a:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     49e:	80 91 1f 08 	lds	r24, 0x081F
     4a2:	88 23       	and	r24, r24
     4a4:	21 f0       	breq	.+8      	; 0x4ae <buttons_react+0x70>
		led_set(LED_ID_TV);
     4a6:	86 e0       	ldi	r24, 0x06	; 6
     4a8:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
     4ac:	03 c0       	rjmp	.+6      	; 0x4b4 <buttons_react+0x76>
	}else{
		led_clear(LED_ID_TV);
     4ae:	86 e0       	ldi	r24, 0x06	; 6
     4b0:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     4b4:	80 91 20 08 	lds	r24, 0x0820
     4b8:	88 23       	and	r24, r24
     4ba:	21 f0       	breq	.+8      	; 0x4c4 <buttons_react+0x86>
		led_set(LED_ID_AD);
     4bc:	89 e0       	ldi	r24, 0x09	; 9
     4be:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
     4c2:	03 c0       	rjmp	.+6      	; 0x4ca <buttons_react+0x8c>
	}else{
		led_clear(LED_ID_AD);
     4c4:	89 e0       	ldi	r24, 0x09	; 9
     4c6:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     4ca:	80 91 1c 08 	lds	r24, 0x081C
     4ce:	88 23       	and	r24, r24
     4d0:	21 f0       	breq	.+8      	; 0x4da <buttons_react+0x9c>
		led_set(LED_ID_KOBI);
     4d2:	88 e0       	ldi	r24, 0x08	; 8
     4d4:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
     4d8:	03 c0       	rjmp	.+6      	; 0x4e0 <buttons_react+0xa2>
	}else{
		led_clear(LED_ID_KOBI);
     4da:	88 e0       	ldi	r24, 0x08	; 8
     4dc:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     4e0:	80 91 1a 08 	lds	r24, 0x081A
     4e4:	88 23       	and	r24, r24
     4e6:	19 f0       	breq	.+6      	; 0x4ee <buttons_react+0xb0>
		radio_on();
     4e8:	0e 94 9a 19 	call	0x3334	; 0x3334 <radio_on>
     4ec:	02 c0       	rjmp	.+4      	; 0x4f2 <buttons_react+0xb4>
	}else{
		radio_off();
     4ee:	0e 94 9c 19 	call	0x3338	; 0x3338 <radio_off>
	}		
		
		
	
	
	button_key1=0;
     4f2:	10 92 7d 07 	sts	0x077D, r1
	if(button_state[BUTTON_ID_TMS]){
     4f6:	80 91 17 08 	lds	r24, 0x0817
     4fa:	88 23       	and	r24, r24
     4fc:	19 f0       	breq	.+6      	; 0x504 <buttons_react+0xc6>
		button_key1|=1;
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     504:	80 91 1b 08 	lds	r24, 0x081B
     508:	88 23       	and	r24, r24
     50a:	29 f0       	breq	.+10     	; 0x516 <buttons_react+0xd8>
		button_key1|=1<<1;
     50c:	80 91 7d 07 	lds	r24, 0x077D
     510:	82 60       	ori	r24, 0x02	; 2
     512:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     516:	80 91 18 08 	lds	r24, 0x0818
     51a:	88 23       	and	r24, r24
     51c:	29 f0       	breq	.+10     	; 0x528 <buttons_react+0xea>
		button_key1|=1<<2;
     51e:	80 91 7d 07 	lds	r24, 0x077D
     522:	84 60       	ori	r24, 0x04	; 4
     524:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     528:	80 91 1f 08 	lds	r24, 0x081F
     52c:	88 23       	and	r24, r24
     52e:	29 f0       	breq	.+10     	; 0x53a <buttons_react+0xfc>
		button_key1|=1<<3;
     530:	80 91 7d 07 	lds	r24, 0x077D
     534:	88 60       	ori	r24, 0x08	; 8
     536:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     53a:	80 91 1c 08 	lds	r24, 0x081C
     53e:	88 23       	and	r24, r24
     540:	29 f0       	breq	.+10     	; 0x54c <buttons_react+0x10e>
		button_key1|=1<<4;
     542:	80 91 7d 07 	lds	r24, 0x077D
     546:	80 61       	ori	r24, 0x10	; 16
     548:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     54c:	80 91 20 08 	lds	r24, 0x0820
     550:	88 23       	and	r24, r24
     552:	29 f0       	breq	.+10     	; 0x55e <buttons_react+0x120>
		button_key1|=1<<5;
     554:	80 91 7d 07 	lds	r24, 0x077D
     558:	80 62       	ori	r24, 0x20	; 32
     55a:	80 93 7d 07 	sts	0x077D, r24
	}
	
	button_key2=0;
     55e:	10 92 7c 07 	sts	0x077C, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     562:	80 91 15 08 	lds	r24, 0x0815
     566:	88 23       	and	r24, r24
     568:	19 f0       	breq	.+6      	; 0x570 <buttons_react+0x132>
		button_key2|=1;
     56a:	81 e0       	ldi	r24, 0x01	; 1
     56c:	80 93 7c 07 	sts	0x077C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     570:	80 91 16 08 	lds	r24, 0x0816
     574:	88 23       	and	r24, r24
     576:	29 f0       	breq	.+10     	; 0x582 <buttons_react+0x144>
		button_key2|=1<<1;
     578:	80 91 7c 07 	lds	r24, 0x077C
     57c:	82 60       	ori	r24, 0x02	; 2
     57e:	80 93 7c 07 	sts	0x077C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     582:	80 91 1a 08 	lds	r24, 0x081A
     586:	88 23       	and	r24, r24
     588:	29 f0       	breq	.+10     	; 0x594 <buttons_react+0x156>
		button_key2|=1<<3;
     58a:	80 91 7c 07 	lds	r24, 0x077C
     58e:	88 60       	ori	r24, 0x08	; 8
     590:	80 93 7c 07 	sts	0x077C, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     594:	80 91 19 08 	lds	r24, 0x0819
     598:	88 23       	and	r24, r24
     59a:	29 f0       	breq	.+10     	; 0x5a6 <buttons_react+0x168>
		button_key2|=1<<2;
     59c:	80 91 7c 07 	lds	r24, 0x077C
     5a0:	84 60       	ori	r24, 0x04	; 4
     5a2:	80 93 7c 07 	sts	0x077C, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     5a6:	80 91 1e 08 	lds	r24, 0x081E
     5aa:	88 23       	and	r24, r24
     5ac:	29 f0       	breq	.+10     	; 0x5b8 <buttons_react+0x17a>
		button_key2|=1<<4;
     5ae:	80 91 7c 07 	lds	r24, 0x077C
     5b2:	80 61       	ori	r24, 0x10	; 16
     5b4:	80 93 7c 07 	sts	0x077C, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     5b8:	80 91 1d 08 	lds	r24, 0x081D
     5bc:	88 23       	and	r24, r24
     5be:	29 f0       	breq	.+10     	; 0x5ca <buttons_react+0x18c>
		button_key2|=1<<5;
     5c0:	80 91 7c 07 	lds	r24, 0x077C
     5c4:	80 62       	ori	r24, 0x20	; 32
     5c6:	80 93 7c 07 	sts	0x077C, r24
     5ca:	08 95       	ret

000005cc <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     5cc:	85 b7       	in	r24, 0x35	; 53
     5ce:	8f 7e       	andi	r24, 0xEF	; 239
     5d0:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     5d2:	8d b1       	in	r24, 0x0d	; 13
     5d4:	8f 6b       	ori	r24, 0xBF	; 191
     5d6:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     5d8:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     5da:	8d b1       	in	r24, 0x0d	; 13
     5dc:	8f 67       	ori	r24, 0x7F	; 127
     5de:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     5e0:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     5e2:	84 b1       	in	r24, 0x04	; 4
     5e4:	8f 6e       	ori	r24, 0xEF	; 239
     5e6:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     5e8:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     5ea:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     5ec:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     5ee:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     5f0:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     5f2:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     5f4:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     5f6:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     5f8:	43 9a       	sbi	0x08, 3	; 8
     5fa:	ec e3       	ldi	r30, 0x3C	; 60
     5fc:	f8 e0       	ldi	r31, 0x08	; 8
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     5fe:	cf 01       	movw	r24, r30
     600:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     602:	21 e0       	ldi	r18, 0x01	; 1
     604:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     606:	e8 17       	cp	r30, r24
     608:	f9 07       	cpc	r31, r25
     60a:	e1 f7       	brne	.-8      	; 0x604 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     60c:	08 95       	ret

0000060e <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     60e:	cf 92       	push	r12
     610:	df 92       	push	r13
     612:	ef 92       	push	r14
     614:	ff 92       	push	r15
     616:	0f 93       	push	r16
     618:	1f 93       	push	r17
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
		
		
	col1_input_high();
     61e:	cd e0       	ldi	r28, 0x0D	; 13
     620:	d2 e0       	ldi	r29, 0x02	; 2
     622:	fe 01       	movw	r30, r28
     624:	09 95       	icall
	col2_input_high();
     626:	00 e1       	ldi	r16, 0x10	; 16
     628:	12 e0       	ldi	r17, 0x02	; 2
     62a:	f8 01       	movw	r30, r16
     62c:	09 95       	icall
	col3_input_high();
     62e:	0f 2e       	mov	r0, r31
     630:	f3 e1       	ldi	r31, 0x13	; 19
     632:	ef 2e       	mov	r14, r31
     634:	f2 e0       	ldi	r31, 0x02	; 2
     636:	ff 2e       	mov	r15, r31
     638:	f0 2d       	mov	r31, r0
     63a:	f7 01       	movw	r30, r14
     63c:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     63e:	f8 01       	movw	r30, r16
     640:	09 95       	icall
	col3_input_high();
     642:	f7 01       	movw	r30, r14
     644:	09 95       	icall
	col1_low();
     646:	0e 94 16 02 	call	0x42c	; 0x42c <col1_low>
	
		
	button_read_col(0);
     64a:	0f 2e       	mov	r0, r31
     64c:	f4 ea       	ldi	r31, 0xA4	; 164
     64e:	cf 2e       	mov	r12, r31
     650:	f1 e0       	ldi	r31, 0x01	; 1
     652:	df 2e       	mov	r13, r31
     654:	f0 2d       	mov	r31, r0
     656:	80 e0       	ldi	r24, 0x00	; 0
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	f6 01       	movw	r30, r12
     65c:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     65e:	fe 01       	movw	r30, r28
     660:	09 95       	icall
	col3_input_high();
     662:	f7 01       	movw	r30, r14
     664:	09 95       	icall
	col2_low();
     666:	0e 94 19 02 	call	0x432	; 0x432 <col2_low>
	
	button_read_col(1);
     66a:	81 e0       	ldi	r24, 0x01	; 1
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	f6 01       	movw	r30, r12
     670:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     672:	fe 01       	movw	r30, r28
     674:	09 95       	icall
	col2_input_high();
     676:	f8 01       	movw	r30, r16
     678:	09 95       	icall
	col3_low();	
     67a:	0e 94 1c 02 	call	0x438	; 0x438 <col3_low>
	
	button_read_col(2);
     67e:	82 e0       	ldi	r24, 0x02	; 2
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	f6 01       	movw	r30, r12
     684:	09 95       	icall
	
			
	col1_input_high();
     686:	fe 01       	movw	r30, r28
     688:	09 95       	icall
	col2_input_high();
     68a:	f8 01       	movw	r30, r16
     68c:	09 95       	icall
	col3_input_high();
     68e:	f7 01       	movw	r30, r14
     690:	09 95       	icall
     692:	e2 e2       	ldi	r30, 0x22	; 34
     694:	f8 e0       	ldi	r31, 0x08	; 8
     696:	a5 e1       	ldi	r26, 0x15	; 21
     698:	b8 e0       	ldi	r27, 0x08	; 8
     69a:	0c e3       	ldi	r16, 0x3C	; 60
     69c:	18 e0       	ldi	r17, 0x08	; 8
     69e:	8e e2       	ldi	r24, 0x2E	; 46
     6a0:	98 e0       	ldi	r25, 0x08	; 8
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     6a2:	af 01       	movw	r20, r30
     6a4:	44 5f       	subi	r20, 0xF4	; 244
     6a6:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     6a8:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     6aa:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     6ac:	60 81       	ld	r22, Z
     6ae:	66 23       	and	r22, r22
     6b0:	59 f4       	brne	.+22     	; 0x6c8 <button_multiplex_cycle+0xba>
     6b2:	6c 91       	ld	r22, X
     6b4:	61 30       	cpi	r22, 0x01	; 1
     6b6:	41 f4       	brne	.+16     	; 0x6c8 <button_multiplex_cycle+0xba>
     6b8:	e8 01       	movw	r28, r16
     6ba:	68 81       	ld	r22, Y
     6bc:	61 30       	cpi	r22, 0x01	; 1
     6be:	81 f4       	brne	.+32     	; 0x6e0 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     6c0:	ec 01       	movw	r28, r24
     6c2:	78 83       	st	Y, r23
			button_released[i]=0;
     6c4:	e8 01       	movw	r28, r16
     6c6:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     6c8:	e9 01       	movw	r28, r18
     6ca:	28 81       	ld	r18, Y
     6cc:	21 30       	cpi	r18, 0x01	; 1
     6ce:	41 f4       	brne	.+16     	; 0x6e0 <button_multiplex_cycle+0xd2>
     6d0:	2c 91       	ld	r18, X
     6d2:	22 23       	and	r18, r18
     6d4:	29 f4       	brne	.+10     	; 0x6e0 <button_multiplex_cycle+0xd2>
     6d6:	e8 01       	movw	r28, r16
     6d8:	28 81       	ld	r18, Y
     6da:	22 23       	and	r18, r18
     6dc:	09 f4       	brne	.+2      	; 0x6e0 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     6de:	78 83       	st	Y, r23
     6e0:	31 96       	adiw	r30, 0x01	; 1
     6e2:	11 96       	adiw	r26, 0x01	; 1
     6e4:	0f 5f       	subi	r16, 0xFF	; 255
     6e6:	1f 4f       	sbci	r17, 0xFF	; 255
     6e8:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     6ea:	e4 17       	cp	r30, r20
     6ec:	f5 07       	cpc	r31, r21
     6ee:	e9 f6       	brne	.-70     	; 0x6aa <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     6f0:	0e 94 1f 02 	call	0x43e	; 0x43e <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     6f4:	a2 e2       	ldi	r26, 0x22	; 34
     6f6:	b8 e0       	ldi	r27, 0x08	; 8
     6f8:	e5 e1       	ldi	r30, 0x15	; 21
     6fa:	f8 e0       	ldi	r31, 0x08	; 8
     6fc:	8c e0       	ldi	r24, 0x0C	; 12
     6fe:	01 90       	ld	r0, Z+
     700:	0d 92       	st	X+, r0
     702:	81 50       	subi	r24, 0x01	; 1
     704:	e1 f7       	brne	.-8      	; 0x6fe <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     706:	df 91       	pop	r29
     708:	cf 91       	pop	r28
     70a:	1f 91       	pop	r17
     70c:	0f 91       	pop	r16
     70e:	ff 90       	pop	r15
     710:	ef 90       	pop	r14
     712:	df 90       	pop	r13
     714:	cf 90       	pop	r12
     716:	08 95       	ret

00000718 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     718:	25 e1       	ldi	r18, 0x15	; 21
     71a:	38 e0       	ldi	r19, 0x08	; 8
     71c:	28 0f       	add	r18, r24
     71e:	31 1d       	adc	r19, r1
}
     720:	f9 01       	movw	r30, r18
     722:	80 81       	ld	r24, Z
     724:	08 95       	ret

00000726 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     726:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     728:	10 98       	cbi	0x02, 0	; 2
}
     72a:	08 95       	ret

0000072c <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     72c:	10 9a       	sbi	0x02, 0	; 2
}
     72e:	08 95       	ret

00000730 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     730:	10 98       	cbi	0x02, 0	; 2
}
     732:	08 95       	ret

00000734 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     734:	0e 94 96 03 	call	0x72c	; 0x72c <buzzer_on>
	buzz_cycles=18;
     738:	82 e1       	ldi	r24, 0x12	; 18
     73a:	80 93 7e 07 	sts	0x077E, r24
	buzzer_count=4;	
     73e:	84 e0       	ldi	r24, 0x04	; 4
     740:	80 93 7f 07 	sts	0x077F, r24
}
     744:	08 95       	ret

00000746 <CANSend>:
		CANGIE|=(1<<ENRX);
	}
}

void CANSend(void){
	can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     746:	e0 91 5b 08 	lds	r30, 0x085B
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	ee 0f       	add	r30, r30
     74e:	ff 1f       	adc	r31, r31
     750:	e7 5b       	subi	r30, 0xB7	; 183
     752:	f7 4f       	sbci	r31, 0xF7	; 247
     754:	a0 81       	ld	r26, Z
     756:	b1 81       	ldd	r27, Z+1	; 0x01
     758:	82 e0       	ldi	r24, 0x02	; 2
     75a:	11 96       	adiw	r26, 0x01	; 1
     75c:	8c 93       	st	X, r24
	if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     75e:	80 81       	ld	r24, Z
     760:	91 81       	ldd	r25, Z+1	; 0x01
     762:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
     766:	88 23       	and	r24, r24
     768:	31 f0       	breq	.+12     	; 0x776 <CANSend+0x30>
		can_Status=CAN_Ready;
     76a:	10 92 5a 08 	sts	0x085A, r1
		AddError(ERROR_CAN_ACCEPTED);
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
     774:	08 95       	ret
	}else{
		CANGIE|=(1<<ENERR);
     776:	eb ed       	ldi	r30, 0xDB	; 219
     778:	f0 e0       	ldi	r31, 0x00	; 0
     77a:	80 81       	ld	r24, Z
     77c:	88 60       	ori	r24, 0x08	; 8
     77e:	80 83       	st	Z, r24
		Timer0_Start();
     780:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <Timer0_Start>
     784:	08 95       	ret

00000786 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     786:	1f 92       	push	r1
     788:	0f 92       	push	r0
     78a:	0f b6       	in	r0, 0x3f	; 63
     78c:	0f 92       	push	r0
     78e:	11 24       	eor	r1, r1
     790:	2f 93       	push	r18
     792:	3f 93       	push	r19
     794:	4f 93       	push	r20
     796:	5f 93       	push	r21
     798:	6f 93       	push	r22
     79a:	7f 93       	push	r23
     79c:	8f 93       	push	r24
     79e:	9f 93       	push	r25
     7a0:	af 93       	push	r26
     7a2:	bf 93       	push	r27
     7a4:	ef 93       	push	r30
     7a6:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     7a8:	80 91 ee 00 	lds	r24, 0x00EE
	if(interrupts&(1<<TXOK)){
     7ac:	86 ff       	sbrs	r24, 6
     7ae:	09 c0       	rjmp	.+18     	; 0x7c2 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANTX);
     7b0:	89 e0       	ldi	r24, 0x09	; 9
     7b2:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     7b6:	ee ee       	ldi	r30, 0xEE	; 238
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	80 81       	ld	r24, Z
     7bc:	8f 7b       	andi	r24, 0xBF	; 191
     7be:	80 83       	st	Z, r24
     7c0:	15 c0       	rjmp	.+42     	; 0x7ec <__vector_18+0x66>
	}else{
		if(interrupts&(1<<RXOK)){
     7c2:	85 ff       	sbrs	r24, 5
     7c4:	09 c0       	rjmp	.+18     	; 0x7d8 <__vector_18+0x52>
			EventAddEvent(EVENT_CANRX);
     7c6:	8a e0       	ldi	r24, 0x0A	; 10
     7c8:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
			CANGIE&=~(1<<ENIT);
     7cc:	eb ed       	ldi	r30, 0xDB	; 219
     7ce:	f0 e0       	ldi	r31, 0x00	; 0
     7d0:	80 81       	ld	r24, Z
     7d2:	8f 77       	andi	r24, 0x7F	; 127
     7d4:	80 83       	st	Z, r24
     7d6:	0a c0       	rjmp	.+20     	; 0x7ec <__vector_18+0x66>
		}else{
			CANSTMOB=0x00;
     7d8:	10 92 ee 00 	sts	0x00EE, r1
			CANGIE&=~(1<<ENERR);
     7dc:	eb ed       	ldi	r30, 0xDB	; 219
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	80 81       	ld	r24, Z
     7e2:	87 7f       	andi	r24, 0xF7	; 247
     7e4:	80 83       	st	Z, r24
			EventAddEvent(EVENT_CANERROR);
     7e6:	87 e0       	ldi	r24, 0x07	; 7
     7e8:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
		}
	}
	return;
}
     7ec:	ff 91       	pop	r31
     7ee:	ef 91       	pop	r30
     7f0:	bf 91       	pop	r27
     7f2:	af 91       	pop	r26
     7f4:	9f 91       	pop	r25
     7f6:	8f 91       	pop	r24
     7f8:	7f 91       	pop	r23
     7fa:	6f 91       	pop	r22
     7fc:	5f 91       	pop	r21
     7fe:	4f 91       	pop	r20
     800:	3f 91       	pop	r19
     802:	2f 91       	pop	r18
     804:	0f 90       	pop	r0
     806:	0f be       	out	0x3f, r0	; 63
     808:	0f 90       	pop	r0
     80a:	1f 90       	pop	r1
     80c:	18 95       	reti

0000080e <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     80e:	85 e0       	ldi	r24, 0x05	; 5
     810:	0e 94 bf 07 	call	0xf7e	; 0xf7e <can_init>
	CANSTMOB=0;
     814:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE=((1<<ENRX)|(1<<ENTX)|(1<<ENIT));
     818:	80 eb       	ldi	r24, 0xB0	; 176
     81a:	80 93 db 00 	sts	0x00DB, r24
	CANIE1=0x7F;
     81e:	8f e7       	ldi	r24, 0x7F	; 127
     820:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     824:	8f ef       	ldi	r24, 0xFF	; 255
     826:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     82a:	10 92 59 08 	sts	0x0859, r1
	can_queue_tail=0;
     82e:	10 92 5b 08 	sts	0x085B, r1
	can_Status=CAN_Ready;
     832:	10 92 5a 08 	sts	0x085A, r1
	can_rx=0;
     836:	10 92 5d 08 	sts	0x085D, r1
     83a:	10 92 5c 08 	sts	0x085C, r1
}
     83e:	08 95       	ret

00000840 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     840:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     842:	70 87       	std	Z+8, r23	; 0x08
     844:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     846:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     848:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     84a:	53 83       	std	Z+3, r21	; 0x03
     84c:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=lenght;
     84e:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     850:	8f ef       	ldi	r24, 0xFF	; 255
     852:	97 e0       	ldi	r25, 0x07	; 7
     854:	a0 e0       	ldi	r26, 0x00	; 0
     856:	b0 e0       	ldi	r27, 0x00	; 0
     858:	82 87       	std	Z+10, r24	; 0x0a
     85a:	93 87       	std	Z+11, r25	; 0x0b
     85c:	a4 87       	std	Z+12, r26	; 0x0c
     85e:	b5 87       	std	Z+13, r27	; 0x0d
}
     860:	08 95       	ret

00000862 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     862:	90 93 5d 08 	sts	0x085D, r25
     866:	80 93 5c 08 	sts	0x085C, r24
	can_rx->cmd=CMD_RX_DATA;
     86a:	25 e0       	ldi	r18, 0x05	; 5
     86c:	fc 01       	movw	r30, r24
     86e:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     870:	80 91 5c 08 	lds	r24, 0x085C
     874:	90 91 5d 08 	lds	r25, 0x085D
     878:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
}
     87c:	08 95       	ret

0000087e <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     87e:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <can_get_status>
	CANGIE|=(1<<ENIT);
     882:	eb ed       	ldi	r30, 0xDB	; 219
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 81       	ld	r24, Z
     888:	80 68       	ori	r24, 0x80	; 128
     88a:	80 83       	st	Z, r24
	if(can_Status==CAN_Pending){
     88c:	80 91 5a 08 	lds	r24, 0x085A
     890:	82 30       	cpi	r24, 0x02	; 2
     892:	29 f4       	brne	.+10     	; 0x89e <CANGetData+0x20>
		can_Status=CAN_Send;
     894:	81 e0       	ldi	r24, 0x01	; 1
     896:	80 93 5a 08 	sts	0x085A, r24
		CANSend();
     89a:	0e 94 a3 03 	call	0x746	; 0x746 <CANSend>
     89e:	08 95       	ret

000008a0 <CANSendData>:
	}
}

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     8a0:	90 91 59 08 	lds	r25, 0x0859
     8a4:	80 91 5b 08 	lds	r24, 0x085B
     8a8:	98 17       	cp	r25, r24
     8aa:	69 f1       	breq	.+90     	; 0x906 <__stack+0x7>
		if(can_rx!=0){
     8ac:	80 91 5c 08 	lds	r24, 0x085C
     8b0:	90 91 5d 08 	lds	r25, 0x085D
     8b4:	00 97       	sbiw	r24, 0x00	; 0
     8b6:	c9 f0       	breq	.+50     	; 0x8ea <CANSendData+0x4a>
			CANGIE&=~(1<<ENRX);
     8b8:	eb ed       	ldi	r30, 0xDB	; 219
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	8f 7d       	andi	r24, 0xDF	; 223
     8c0:	80 83       	st	Z, r24
			can_rx->cmd=CMD_ABORT;
     8c2:	e0 91 5c 08 	lds	r30, 0x085C
     8c6:	f0 91 5d 08 	lds	r31, 0x085D
     8ca:	8c e0       	ldi	r24, 0x0C	; 12
     8cc:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     8ce:	80 91 5c 08 	lds	r24, 0x085C
     8d2:	90 91 5d 08 	lds	r25, 0x085D
     8d6:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
			while(can_get_status(can_rx)==CAN_STATUS_NOT_COMPLETED);
     8da:	80 91 5c 08 	lds	r24, 0x085C
     8de:	90 91 5d 08 	lds	r25, 0x085D
     8e2:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <can_get_status>
     8e6:	81 30       	cpi	r24, 0x01	; 1
     8e8:	c1 f3       	breq	.-16     	; 0x8da <CANSendData+0x3a>
		}
		if(CANGIE&(1<<ENIT)){
     8ea:	80 91 db 00 	lds	r24, 0x00DB
     8ee:	88 23       	and	r24, r24
     8f0:	34 f4       	brge	.+12     	; 0x8fe <CANSendData+0x5e>
			can_Status=CAN_Send;
     8f2:	81 e0       	ldi	r24, 0x01	; 1
     8f4:	80 93 5a 08 	sts	0x085A, r24
			CANSend();
     8f8:	0e 94 a3 03 	call	0x746	; 0x746 <CANSend>
     8fc:	08 95       	ret
		}else{
			can_Status=CAN_Pending;
     8fe:	82 e0       	ldi	r24, 0x02	; 2
     900:	80 93 5a 08 	sts	0x085A, r24
     904:	08 95       	ret
		}	
	}else if(can_rx!=0){
     906:	e0 91 5c 08 	lds	r30, 0x085C
     90a:	f0 91 5d 08 	lds	r31, 0x085D
     90e:	30 97       	sbiw	r30, 0x00	; 0
     910:	69 f0       	breq	.+26     	; 0x92c <__stack+0x2d>
		can_rx->cmd=CMD_RX_DATA;
     912:	85 e0       	ldi	r24, 0x05	; 5
     914:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     916:	80 91 5c 08 	lds	r24, 0x085C
     91a:	90 91 5d 08 	lds	r25, 0x085D
     91e:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
		CANGIE|=(1<<ENRX);
     922:	eb ed       	ldi	r30, 0xDB	; 219
     924:	f0 e0       	ldi	r31, 0x00	; 0
     926:	80 81       	ld	r24, Z
     928:	80 62       	ori	r24, 0x20	; 32
     92a:	80 83       	st	Z, r24
     92c:	08 95       	ret

0000092e <CANAddSendData>:
		CANGIE|=(1<<ENERR);
		Timer0_Start();
	}
}

void CANAddSendData(st_cmd_t* Tx){
     92e:	cf 93       	push	r28
     930:	df 93       	push	r29
     932:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     934:	e0 91 59 08 	lds	r30, 0x0859
     938:	f0 e0       	ldi	r31, 0x00	; 0
     93a:	cf 01       	movw	r24, r30
     93c:	01 96       	adiw	r24, 0x01	; 1
     93e:	68 e0       	ldi	r22, 0x08	; 8
     940:	70 e0       	ldi	r23, 0x00	; 0
     942:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
     946:	20 91 5b 08 	lds	r18, 0x085B
     94a:	30 e0       	ldi	r19, 0x00	; 0
     94c:	82 17       	cp	r24, r18
     94e:	93 07       	cpc	r25, r19
     950:	49 f0       	breq	.+18     	; 0x964 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     952:	ee 0f       	add	r30, r30
     954:	ff 1f       	adc	r31, r31
     956:	e7 5b       	subi	r30, 0xB7	; 183
     958:	f7 4f       	sbci	r31, 0xF7	; 247
     95a:	d1 83       	std	Z+1, r29	; 0x01
     95c:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     95e:	80 93 59 08 	sts	0x0859, r24
     962:	03 c0       	rjmp	.+6      	; 0x96a <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     964:	84 e0       	ldi	r24, 0x04	; 4
     966:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
	}
	if(can_Status==CAN_Ready){
     96a:	80 91 5a 08 	lds	r24, 0x085A
     96e:	88 23       	and	r24, r24
     970:	11 f4       	brne	.+4      	; 0x976 <CANAddSendData+0x48>
		CANSendData();
     972:	0e 94 50 04 	call	0x8a0	; 0x8a0 <CANSendData>
	}
}
     976:	df 91       	pop	r29
     978:	cf 91       	pop	r28
     97a:	08 95       	ret

0000097c <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     97c:	e0 91 5b 08 	lds	r30, 0x085B
     980:	f0 e0       	ldi	r31, 0x00	; 0
     982:	ee 0f       	add	r30, r30
     984:	ff 1f       	adc	r31, r31
     986:	e7 5b       	subi	r30, 0xB7	; 183
     988:	f7 4f       	sbci	r31, 0xF7	; 247
}
     98a:	80 81       	ld	r24, Z
     98c:	91 81       	ldd	r25, Z+1	; 0x01
     98e:	08 95       	ret

00000990 <CANSendNext>:

void CANSendNext(void){
	Timer0_Stop();
     990:	0e 94 66 1b 	call	0x36cc	; 0x36cc <Timer0_Stop>
#ifdef WDT_DELAY
	wdt_reset();
#endif
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     994:	e0 91 5b 08 	lds	r30, 0x085B
     998:	f0 e0       	ldi	r31, 0x00	; 0
     99a:	ee 0f       	add	r30, r30
     99c:	ff 1f       	adc	r31, r31
     99e:	e7 5b       	subi	r30, 0xB7	; 183
     9a0:	f7 4f       	sbci	r31, 0xF7	; 247
     9a2:	a0 81       	ld	r26, Z
     9a4:	b1 81       	ldd	r27, Z+1	; 0x01
     9a6:	8c e0       	ldi	r24, 0x0C	; 12
     9a8:	11 96       	adiw	r26, 0x01	; 1
     9aa:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     9ac:	80 81       	ld	r24, Z
     9ae:	91 81       	ldd	r25, Z+1	; 0x01
     9b0:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
	can_Status=CAN_Ready;
     9b4:	10 92 5a 08 	sts	0x085A, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     9b8:	80 91 5b 08 	lds	r24, 0x085B
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	01 96       	adiw	r24, 0x01	; 1
     9c0:	68 e0       	ldi	r22, 0x08	; 8
     9c2:	70 e0       	ldi	r23, 0x00	; 0
     9c4:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
     9c8:	80 93 5b 08 	sts	0x085B, r24
	CANSendData();
     9cc:	0e 94 50 04 	call	0x8a0	; 0x8a0 <CANSendData>
}
     9d0:	08 95       	ret

000009d2 <CANAbortCMD>:

void CANAbortCMD(void){
	if((can_Status==CAN_Send)||(can_Status==CAN_Pending)){
     9d2:	80 91 5a 08 	lds	r24, 0x085A
     9d6:	81 50       	subi	r24, 0x01	; 1
     9d8:	82 30       	cpi	r24, 0x02	; 2
     9da:	08 f5       	brcc	.+66     	; 0xa1e <CANAbortCMD+0x4c>
		Timer0_Stop();
     9dc:	0e 94 66 1b 	call	0x36cc	; 0x36cc <Timer0_Stop>
		can_queue[can_queue_tail]->cmd=CMD_ABORT;
     9e0:	e0 91 5b 08 	lds	r30, 0x085B
     9e4:	f0 e0       	ldi	r31, 0x00	; 0
     9e6:	ee 0f       	add	r30, r30
     9e8:	ff 1f       	adc	r31, r31
     9ea:	e7 5b       	subi	r30, 0xB7	; 183
     9ec:	f7 4f       	sbci	r31, 0xF7	; 247
     9ee:	a0 81       	ld	r26, Z
     9f0:	b1 81       	ldd	r27, Z+1	; 0x01
     9f2:	8c e0       	ldi	r24, 0x0C	; 12
     9f4:	11 96       	adiw	r26, 0x01	; 1
     9f6:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     9f8:	80 81       	ld	r24, Z
     9fa:	91 81       	ldd	r25, Z+1	; 0x01
     9fc:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <can_cmd>
		AddError(ERROR_CAN_SEND);
     a00:	82 e0       	ldi	r24, 0x02	; 2
     a02:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
		can_Status=CAN_Ready;
     a06:	10 92 5a 08 	sts	0x085A, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     a0a:	80 91 5b 08 	lds	r24, 0x085B
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	01 96       	adiw	r24, 0x01	; 1
     a12:	68 e0       	ldi	r22, 0x08	; 8
     a14:	70 e0       	ldi	r23, 0x00	; 0
     a16:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
     a1a:	80 93 5b 08 	sts	0x085B, r24
     a1e:	08 95       	ret

00000a20 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a20:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a22:	ad ee       	ldi	r26, 0xED	; 237
     a24:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     a26:	8e ee       	ldi	r24, 0xEE	; 238
     a28:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a2a:	32 2f       	mov	r19, r18
     a2c:	32 95       	swap	r19
     a2e:	30 7f       	andi	r19, 0xF0	; 240
     a30:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     a32:	fc 01       	movw	r30, r24
     a34:	11 92       	st	Z+, r1
     a36:	e8 3f       	cpi	r30, 0xF8	; 248
     a38:	f1 05       	cpc	r31, r1
     a3a:	e1 f7       	brne	.-8      	; 0xa34 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a3c:	2f 5f       	subi	r18, 0xFF	; 255
     a3e:	2f 30       	cpi	r18, 0x0F	; 15
     a40:	a1 f7       	brne	.-24     	; 0xa2a <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     a42:	08 95       	ret

00000a44 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     a44:	ed ee       	ldi	r30, 0xED	; 237
     a46:	f0 e0       	ldi	r31, 0x00	; 0
     a48:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a4a:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a4c:	80 91 ef 00 	lds	r24, 0x00EF
     a50:	80 7c       	andi	r24, 0xC0	; 192
     a52:	69 f0       	breq	.+26     	; 0xa6e <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a54:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     a56:	ad ee       	ldi	r26, 0xED	; 237
     a58:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a5a:	ef ee       	ldi	r30, 0xEF	; 239
     a5c:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a5e:	98 2f       	mov	r25, r24
     a60:	92 95       	swap	r25
     a62:	90 7f       	andi	r25, 0xF0	; 240
     a64:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a66:	90 81       	ld	r25, Z
     a68:	90 7c       	andi	r25, 0xC0	; 192
     a6a:	29 f4       	brne	.+10     	; 0xa76 <can_get_mob_free+0x32>
     a6c:	01 c0       	rjmp	.+2      	; 0xa70 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a6e:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     a70:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     a74:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a76:	8f 5f       	subi	r24, 0xFF	; 255
     a78:	8f 30       	cpi	r24, 0x0F	; 15
     a7a:	89 f7       	brne	.-30     	; 0xa5e <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     a7c:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     a80:	8f ef       	ldi	r24, 0xFF	; 255
}
     a82:	08 95       	ret

00000a84 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a84:	80 91 ef 00 	lds	r24, 0x00EF
     a88:	80 7c       	andi	r24, 0xC0	; 192
     a8a:	69 f0       	breq	.+26     	; 0xaa6 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a8c:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a90:	89 2f       	mov	r24, r25
     a92:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a94:	80 32       	cpi	r24, 0x20	; 32
     a96:	41 f0       	breq	.+16     	; 0xaa8 <can_get_mob_status+0x24>
     a98:	80 34       	cpi	r24, 0x40	; 64
     a9a:	31 f0       	breq	.+12     	; 0xaa8 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     a9c:	80 3a       	cpi	r24, 0xA0	; 160
     a9e:	21 f0       	breq	.+8      	; 0xaa8 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     aa0:	89 2f       	mov	r24, r25
     aa2:	8f 71       	andi	r24, 0x1F	; 31
     aa4:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     aa6:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     aa8:	08 95       	ret

00000aaa <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     aaa:	cf 93       	push	r28
     aac:	df 93       	push	r29
     aae:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ab0:	80 91 ef 00 	lds	r24, 0x00EF
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	8f 70       	andi	r24, 0x0F	; 15
     ab8:	90 70       	andi	r25, 0x00	; 0
     aba:	18 16       	cp	r1, r24
     abc:	19 06       	cpc	r1, r25
     abe:	a4 f4       	brge	.+40     	; 0xae8 <can_get_data+0x3e>
     ac0:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     ac2:	ea ef       	ldi	r30, 0xFA	; 250
     ac4:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ac6:	cf ee       	ldi	r28, 0xEF	; 239
     ac8:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     aca:	80 81       	ld	r24, Z
     acc:	da 01       	movw	r26, r20
     ace:	a6 0f       	add	r26, r22
     ad0:	b1 1d       	adc	r27, r1
     ad2:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ad4:	6f 5f       	subi	r22, 0xFF	; 255
     ad6:	88 81       	ld	r24, Y
     ad8:	26 2f       	mov	r18, r22
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	90 e0       	ldi	r25, 0x00	; 0
     ade:	8f 70       	andi	r24, 0x0F	; 15
     ae0:	90 70       	andi	r25, 0x00	; 0
     ae2:	28 17       	cp	r18, r24
     ae4:	39 07       	cpc	r19, r25
     ae6:	8c f3       	brlt	.-30     	; 0xaca <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     ae8:	df 91       	pop	r29
     aea:	cf 91       	pop	r28
     aec:	08 95       	ret

00000aee <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     aee:	2f 92       	push	r2
     af0:	3f 92       	push	r3
     af2:	4f 92       	push	r4
     af4:	5f 92       	push	r5
     af6:	6f 92       	push	r6
     af8:	7f 92       	push	r7
     afa:	8f 92       	push	r8
     afc:	9f 92       	push	r9
     afe:	af 92       	push	r10
     b00:	bf 92       	push	r11
     b02:	cf 92       	push	r12
     b04:	df 92       	push	r13
     b06:	ef 92       	push	r14
     b08:	ff 92       	push	r15
     b0a:	0f 93       	push	r16
     b0c:	1f 93       	push	r17
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	00 d0       	rcall	.+0      	; 0xb14 <can_auto_baudrate+0x26>
     b14:	00 d0       	rcall	.+0      	; 0xb16 <can_auto_baudrate+0x28>
     b16:	00 d0       	rcall	.+0      	; 0xb18 <can_auto_baudrate+0x2a>
     b18:	cd b7       	in	r28, 0x3d	; 61
     b1a:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     b1c:	88 23       	and	r24, r24
     b1e:	09 f4       	brne	.+2      	; 0xb22 <can_auto_baudrate+0x34>
     b20:	7c c0       	rjmp	.+248    	; 0xc1a <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     b22:	80 91 e2 00 	lds	r24, 0x00E2
     b26:	90 e0       	ldi	r25, 0x00	; 0
     b28:	8e 77       	andi	r24, 0x7E	; 126
     b2a:	90 70       	andi	r25, 0x00	; 0
     b2c:	95 95       	asr	r25
     b2e:	87 95       	ror	r24
     b30:	01 96       	adiw	r24, 0x01	; 1
     b32:	82 30       	cpi	r24, 0x02	; 2
     b34:	91 05       	cpc	r25, r1
     b36:	5c f0       	brlt	.+22     	; 0xb4e <can_auto_baudrate+0x60>
     b38:	80 91 e2 00 	lds	r24, 0x00E2
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	8e 77       	andi	r24, 0x7E	; 126
     b40:	90 70       	andi	r25, 0x00	; 0
     b42:	95 95       	asr	r25
     b44:	87 95       	ror	r24
     b46:	28 2f       	mov	r18, r24
     b48:	2f 5f       	subi	r18, 0xFF	; 255
     b4a:	29 83       	std	Y+1, r18	; 0x01
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <can_auto_baudrate+0x64>
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     b52:	80 91 e3 00 	lds	r24, 0x00E3
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	8e 70       	andi	r24, 0x0E	; 14
     b5a:	90 70       	andi	r25, 0x00	; 0
     b5c:	95 95       	asr	r25
     b5e:	87 95       	ror	r24
     b60:	01 96       	adiw	r24, 0x01	; 1
     b62:	82 30       	cpi	r24, 0x02	; 2
     b64:	91 05       	cpc	r25, r1
     b66:	54 f0       	brlt	.+20     	; 0xb7c <can_auto_baudrate+0x8e>
     b68:	80 91 e3 00 	lds	r24, 0x00E3
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	8e 70       	andi	r24, 0x0E	; 14
     b70:	90 70       	andi	r25, 0x00	; 0
     b72:	95 95       	asr	r25
     b74:	87 95       	ror	r24
     b76:	38 2e       	mov	r3, r24
     b78:	33 94       	inc	r3
     b7a:	02 c0       	rjmp	.+4      	; 0xb80 <can_auto_baudrate+0x92>
     b7c:	33 24       	eor	r3, r3
     b7e:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b80:	80 91 e4 00 	lds	r24, 0x00E4
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	8e 70       	andi	r24, 0x0E	; 14
     b88:	90 70       	andi	r25, 0x00	; 0
     b8a:	95 95       	asr	r25
     b8c:	87 95       	ror	r24
     b8e:	01 96       	adiw	r24, 0x01	; 1
     b90:	83 30       	cpi	r24, 0x03	; 3
     b92:	91 05       	cpc	r25, r1
     b94:	54 f0       	brlt	.+20     	; 0xbaa <can_auto_baudrate+0xbc>
     b96:	80 91 e4 00 	lds	r24, 0x00E4
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	8e 70       	andi	r24, 0x0E	; 14
     b9e:	90 70       	andi	r25, 0x00	; 0
     ba0:	95 95       	asr	r25
     ba2:	87 95       	ror	r24
     ba4:	78 2e       	mov	r7, r24
     ba6:	73 94       	inc	r7
     ba8:	03 c0       	rjmp	.+6      	; 0xbb0 <can_auto_baudrate+0xc2>
     baa:	77 24       	eor	r7, r7
     bac:	68 94       	set
     bae:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     bb0:	80 91 e4 00 	lds	r24, 0x00E4
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	80 77       	andi	r24, 0x70	; 112
     bb8:	90 70       	andi	r25, 0x00	; 0
     bba:	95 95       	asr	r25
     bbc:	87 95       	ror	r24
     bbe:	95 95       	asr	r25
     bc0:	87 95       	ror	r24
     bc2:	95 95       	asr	r25
     bc4:	87 95       	ror	r24
     bc6:	95 95       	asr	r25
     bc8:	87 95       	ror	r24
     bca:	01 96       	adiw	r24, 0x01	; 1
     bcc:	83 30       	cpi	r24, 0x03	; 3
     bce:	91 05       	cpc	r25, r1
     bd0:	84 f0       	brlt	.+32     	; 0xbf2 <can_auto_baudrate+0x104>
     bd2:	80 91 e4 00 	lds	r24, 0x00E4
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	80 77       	andi	r24, 0x70	; 112
     bda:	90 70       	andi	r25, 0x00	; 0
     bdc:	95 95       	asr	r25
     bde:	87 95       	ror	r24
     be0:	95 95       	asr	r25
     be2:	87 95       	ror	r24
     be4:	95 95       	asr	r25
     be6:	87 95       	ror	r24
     be8:	95 95       	asr	r25
     bea:	87 95       	ror	r24
     bec:	68 2e       	mov	r6, r24
     bee:	63 94       	inc	r6
     bf0:	03 c0       	rjmp	.+6      	; 0xbf8 <can_auto_baudrate+0x10a>
     bf2:	66 24       	eor	r6, r6
     bf4:	68 94       	set
     bf6:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     bf8:	87 2d       	mov	r24, r7
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	83 0d       	add	r24, r3
     bfe:	91 1d       	adc	r25, r1
     c00:	86 0d       	add	r24, r6
     c02:	91 1d       	adc	r25, r1
     c04:	01 96       	adiw	r24, 0x01	; 1
     c06:	88 30       	cpi	r24, 0x08	; 8
     c08:	91 05       	cpc	r25, r1
     c0a:	14 f4       	brge	.+4      	; 0xc10 <can_auto_baudrate+0x122>
     c0c:	88 e0       	ldi	r24, 0x08	; 8
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     c12:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     c14:	22 24       	eor	r2, r2
     c16:	23 94       	inc	r2
     c18:	10 c0       	rjmp	.+32     	; 0xc3a <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     c1a:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     c1c:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     c1e:	66 24       	eor	r6, r6
     c20:	68 94       	set
     c22:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     c24:	77 24       	eor	r7, r7
     c26:	68 94       	set
     c28:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     c2a:	98 e0       	ldi	r25, 0x08	; 8
     c2c:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     c2e:	0f 2e       	mov	r0, r31
     c30:	f3 e0       	ldi	r31, 0x03	; 3
     c32:	3f 2e       	mov	r3, r31
     c34:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     c36:	a1 e0       	ldi	r26, 0x01	; 1
     c38:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c3a:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     c3c:	ad ee       	ldi	r26, 0xED	; 237
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     c40:	8e ee       	ldi	r24, 0xEE	; 238
     c42:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     c44:	32 2f       	mov	r19, r18
     c46:	32 95       	swap	r19
     c48:	30 7f       	andi	r19, 0xF0	; 240
     c4a:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     c4c:	fc 01       	movw	r30, r24
     c4e:	11 92       	st	Z+, r1
     c50:	e8 3f       	cpi	r30, 0xF8	; 248
     c52:	f1 05       	cpc	r31, r1
     c54:	e1 f7       	brne	.-8      	; 0xc4e <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c56:	2f 5f       	subi	r18, 0xFF	; 255
     c58:	2f 30       	cpi	r18, 0x0F	; 15
     c5a:	a1 f7       	brne	.-24     	; 0xc44 <can_auto_baudrate+0x156>
     c5c:	a4 2e       	mov	r10, r20
     c5e:	62 2d       	mov	r22, r2
     c60:	dd 24       	eor	r13, r13
     c62:	88 24       	eor	r8, r8
     c64:	99 24       	eor	r9, r9
     c66:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     c68:	0f 2e       	mov	r0, r31
     c6a:	f8 ed       	ldi	r31, 0xD8	; 216
     c6c:	ef 2e       	mov	r14, r31
     c6e:	ff 24       	eor	r15, r15
     c70:	f0 2d       	mov	r31, r0
     c72:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c74:	e9 ed       	ldi	r30, 0xD9	; 217
     c76:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c78:	0a ed       	ldi	r16, 0xDA	; 218
     c7a:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c7c:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c7e:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c80:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     c82:	b2 e0       	ldi	r27, 0x02	; 2
     c84:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     c86:	88 e0       	ldi	r24, 0x08	; 8
     c88:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c8a:	91 e0       	ldi	r25, 0x01	; 1
     c8c:	a9 16       	cp	r10, r25
     c8e:	09 f0       	breq	.+2      	; 0xc92 <can_auto_baudrate+0x1a4>
     c90:	57 c0       	rjmp	.+174    	; 0xd40 <can_auto_baudrate+0x252>
        {
            Can_reset();
     c92:	d7 01       	movw	r26, r14
     c94:	5c 93       	st	X, r21
            conf_index++;
     c96:	08 94       	sec
     c98:	81 1c       	adc	r8, r1
     c9a:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     c9c:	89 81       	ldd	r24, Y+1	; 0x01
     c9e:	81 50       	subi	r24, 0x01	; 1
     ca0:	88 0f       	add	r24, r24
     ca2:	a2 ee       	ldi	r26, 0xE2	; 226
     ca4:	b0 e0       	ldi	r27, 0x00	; 0
     ca6:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     ca8:	86 2d       	mov	r24, r6
     caa:	86 95       	lsr	r24
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	01 97       	sbiw	r24, 0x01	; 1
     cb0:	2c 01       	movw	r4, r24
     cb2:	44 0c       	add	r4, r4
     cb4:	55 1c       	adc	r5, r5
     cb6:	44 0c       	add	r4, r4
     cb8:	55 1c       	adc	r5, r5
     cba:	44 0c       	add	r4, r4
     cbc:	55 1c       	adc	r5, r5
     cbe:	44 0c       	add	r4, r4
     cc0:	55 1c       	adc	r5, r5
     cc2:	44 0c       	add	r4, r4
     cc4:	55 1c       	adc	r5, r5
     cc6:	83 2d       	mov	r24, r3
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	01 97       	sbiw	r24, 0x01	; 1
     ccc:	88 0f       	add	r24, r24
     cce:	99 1f       	adc	r25, r25
     cd0:	84 29       	or	r24, r4
     cd2:	a3 ee       	ldi	r26, 0xE3	; 227
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     cd8:	86 2d       	mov	r24, r6
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	01 97       	sbiw	r24, 0x01	; 1
     cde:	2c 01       	movw	r4, r24
     ce0:	44 0c       	add	r4, r4
     ce2:	55 1c       	adc	r5, r5
     ce4:	44 0c       	add	r4, r4
     ce6:	55 1c       	adc	r5, r5
     ce8:	44 0c       	add	r4, r4
     cea:	55 1c       	adc	r5, r5
     cec:	44 0c       	add	r4, r4
     cee:	55 1c       	adc	r5, r5
     cf0:	87 2d       	mov	r24, r7
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	01 97       	sbiw	r24, 0x01	; 1
     cf6:	88 0f       	add	r24, r24
     cf8:	99 1f       	adc	r25, r25
     cfa:	84 29       	or	r24, r4
     cfc:	81 60       	ori	r24, 0x01	; 1
     cfe:	a4 ee       	ldi	r26, 0xE4	; 228
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     d04:	c4 01       	movw	r24, r8
     d06:	96 95       	lsr	r25
     d08:	87 95       	ror	r24
     d0a:	96 95       	lsr	r25
     d0c:	87 95       	ror	r24
     d0e:	96 95       	lsr	r25
     d10:	87 95       	ror	r24
     d12:	a5 ee       	ldi	r26, 0xE5	; 229
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     d18:	ad ee       	ldi	r26, 0xED	; 237
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     d1e:	ae ee       	ldi	r26, 0xEE	; 238
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     d24:	80 e8       	ldi	r24, 0x80	; 128
     d26:	af ee       	ldi	r26, 0xEF	; 239
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     d2c:	8a e0       	ldi	r24, 0x0A	; 10
     d2e:	d7 01       	movw	r26, r14
     d30:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     d32:	80 81       	ld	r24, Z
     d34:	82 ff       	sbrs	r24, 2
     d36:	fd cf       	rjmp	.-6      	; 0xd32 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     d38:	8f ef       	ldi	r24, 0xFF	; 255
     d3a:	d8 01       	movw	r26, r16
     d3c:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     d3e:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d40:	41 30       	cpi	r20, 0x01	; 1
     d42:	b1 f5       	brne	.+108    	; 0xdb0 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     d44:	ae ee       	ldi	r26, 0xEE	; 238
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	85 ff       	sbrs	r24, 5
     d4e:	0e c0       	rjmp	.+28     	; 0xd6c <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     d50:	af ee       	ldi	r26, 0xEF	; 239
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	8c 91       	ld	r24, X
     d56:	8f 73       	andi	r24, 0x3F	; 63
     d58:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d5a:	d7 01       	movw	r26, r14
     d5c:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d5e:	80 81       	ld	r24, Z
     d60:	82 fd       	sbrc	r24, 2
     d62:	fd cf       	rjmp	.-6      	; 0xd5e <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     d64:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     d66:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d68:	32 2f       	mov	r19, r18
     d6a:	be c0       	rjmp	.+380    	; 0xee8 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     d6c:	8f 71       	andi	r24, 0x1F	; 31
     d6e:	90 70       	andi	r25, 0x00	; 0
     d70:	00 97       	sbiw	r24, 0x00	; 0
     d72:	11 f0       	breq	.+4      	; 0xd78 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     d74:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d76:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     d78:	d8 01       	movw	r26, r16
     d7a:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     d7c:	55 24       	eor	r5, r5
     d7e:	45 fe       	sbrs	r4, 5
     d80:	0d c0       	rjmp	.+26     	; 0xd9c <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     d82:	77 23       	and	r23, r23
     d84:	29 f4       	brne	.+10     	; 0xd90 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d86:	8c 91       	ld	r24, X
     d88:	80 62       	ori	r24, 0x20	; 32
     d8a:	8c 93       	st	X, r24
                        ovrtim_flag++;
     d8c:	7c 2d       	mov	r23, r12
     d8e:	06 c0       	rjmp	.+12     	; 0xd9c <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d90:	d8 01       	movw	r26, r16
     d92:	8c 91       	ld	r24, X
     d94:	80 62       	ori	r24, 0x20	; 32
     d96:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     d98:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     d9a:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     d9c:	c2 01       	movw	r24, r4
     d9e:	8f 70       	andi	r24, 0x0F	; 15
     da0:	90 70       	andi	r25, 0x00	; 0
     da2:	00 97       	sbiw	r24, 0x00	; 0
     da4:	09 f0       	breq	.+2      	; 0xda8 <can_auto_baudrate+0x2ba>
     da6:	9d c0       	rjmp	.+314    	; 0xee2 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     da8:	41 30       	cpi	r20, 0x01	; 1
     daa:	61 f2       	breq	.-104    	; 0xd44 <can_auto_baudrate+0x256>
     dac:	35 2f       	mov	r19, r21
     dae:	01 c0       	rjmp	.+2      	; 0xdb2 <can_auto_baudrate+0x2c4>
     db0:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     db2:	61 30       	cpi	r22, 0x01	; 1
     db4:	09 f0       	breq	.+2      	; 0xdb8 <can_auto_baudrate+0x2ca>
     db6:	78 c0       	rjmp	.+240    	; 0xea8 <can_auto_baudrate+0x3ba>
     db8:	83 2f       	mov	r24, r19
     dba:	37 2d       	mov	r19, r7
     dbc:	7a 2c       	mov	r7, r10
     dbe:	ad 2c       	mov	r10, r13
     dc0:	d7 2e       	mov	r13, r23
     dc2:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     dc4:	21 10       	cpse	r2, r1
     dc6:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     dc8:	39 30       	cpi	r19, 0x09	; 9
     dca:	78 f1       	brcs	.+94     	; 0xe2a <can_auto_baudrate+0x33c>
     dcc:	b7 e0       	ldi	r27, 0x07	; 7
     dce:	b6 15       	cp	r27, r6
     dd0:	60 f5       	brcc	.+88     	; 0xe2a <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     dd2:	8a 81       	ldd	r24, Y+2	; 0x02
     dd4:	89 31       	cpi	r24, 0x19	; 25
     dd6:	31 f0       	breq	.+12     	; 0xde4 <can_auto_baudrate+0x2f6>
     dd8:	8f 5f       	subi	r24, 0xFF	; 255
     dda:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     ddc:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     dde:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     de0:	36 2d       	mov	r19, r6
     de2:	59 c0       	rjmp	.+178    	; 0xe96 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     de4:	99 81       	ldd	r25, Y+1	; 0x01
     de6:	90 34       	cpi	r25, 0x40	; 64
     de8:	41 f0       	breq	.+16     	; 0xdfa <can_auto_baudrate+0x30c>
     dea:	9f 5f       	subi	r25, 0xFF	; 255
     dec:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dee:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     df0:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     df2:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     df4:	ae 81       	ldd	r26, Y+6	; 0x06
     df6:	aa 83       	std	Y+2, r26	; 0x02
     df8:	4e c0       	rjmp	.+156    	; 0xe96 <can_auto_baudrate+0x3a8>
     dfa:	a7 2c       	mov	r10, r7
     dfc:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     dfe:	af ee       	ldi	r26, 0xEF	; 239
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	8c 91       	ld	r24, X
     e04:	8f 73       	andi	r24, 0x3F	; 63
     e06:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     e08:	d7 01       	movw	r26, r14
     e0a:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     e0c:	80 81       	ld	r24, Z
     e0e:	82 fd       	sbrc	r24, 2
     e10:	fd cf       	rjmp	.-6      	; 0xe0c <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     e12:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     e14:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     e16:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     e18:	66 24       	eor	r6, r6
     e1a:	68 94       	set
     e1c:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     e1e:	77 24       	eor	r7, r7
     e20:	68 94       	set
     e22:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     e24:	b8 e0       	ldi	r27, 0x08	; 8
     e26:	ba 83       	std	Y+2, r27	; 0x02
     e28:	69 c0       	rjmp	.+210    	; 0xefc <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     e2a:	36 30       	cpi	r19, 0x06	; 6
     e2c:	58 f0       	brcs	.+22     	; 0xe44 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     e2e:	43 2e       	mov	r4, r19
     e30:	55 24       	eor	r5, r5
     e32:	86 2d       	mov	r24, r6
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	01 96       	adiw	r24, 0x01	; 1
     e38:	84 15       	cp	r24, r4
     e3a:	95 05       	cpc	r25, r5
     e3c:	24 f4       	brge	.+8      	; 0xe46 <can_auto_baudrate+0x358>
     e3e:	63 94       	inc	r6
     e40:	36 2d       	mov	r19, r6
     e42:	01 c0       	rjmp	.+2      	; 0xe46 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     e44:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     e46:	36 2c       	mov	r3, r6
     e48:	33 0e       	add	r3, r19
     e4a:	30 94       	com	r3
     e4c:	8a 81       	ldd	r24, Y+2	; 0x02
     e4e:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     e50:	83 2d       	mov	r24, r3
     e52:	81 50       	subi	r24, 0x01	; 1
     e54:	88 30       	cpi	r24, 0x08	; 8
     e56:	e0 f4       	brcc	.+56     	; 0xe90 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     e58:	46 2c       	mov	r4, r6
     e5a:	55 24       	eor	r5, r5
     e5c:	83 2d       	mov	r24, r3
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	dc 01       	movw	r26, r24
     e62:	11 96       	adiw	r26, 0x01	; 1
     e64:	a3 0f       	add	r26, r19
     e66:	b1 1d       	adc	r27, r1
     e68:	bd 83       	std	Y+5, r27	; 0x05
     e6a:	ac 83       	std	Y+4, r26	; 0x04
     e6c:	c2 01       	movw	r24, r4
     e6e:	88 0f       	add	r24, r24
     e70:	99 1f       	adc	r25, r25
     e72:	88 0f       	add	r24, r24
     e74:	99 1f       	adc	r25, r25
     e76:	8a 17       	cp	r24, r26
     e78:	9b 07       	cpc	r25, r27
     e7a:	64 f0       	brlt	.+24     	; 0xe94 <can_auto_baudrate+0x3a6>
     e7c:	c2 01       	movw	r24, r4
     e7e:	88 0f       	add	r24, r24
     e80:	99 1f       	adc	r25, r25
     e82:	84 0d       	add	r24, r4
     e84:	95 1d       	adc	r25, r5
     e86:	a8 17       	cp	r26, r24
     e88:	b9 07       	cpc	r27, r25
     e8a:	84 f5       	brge	.+96     	; 0xeec <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e8c:	2c 2c       	mov	r2, r12
     e8e:	03 c0       	rjmp	.+6      	; 0xe96 <can_auto_baudrate+0x3a8>
     e90:	2c 2c       	mov	r2, r12
     e92:	01 c0       	rjmp	.+2      	; 0xe96 <can_auto_baudrate+0x3a8>
     e94:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     e96:	61 30       	cpi	r22, 0x01	; 1
     e98:	09 f4       	brne	.+2      	; 0xe9c <can_auto_baudrate+0x3ae>
     e9a:	94 cf       	rjmp	.-216    	; 0xdc4 <can_auto_baudrate+0x2d6>
     e9c:	87 2f       	mov	r24, r23
     e9e:	7d 2d       	mov	r23, r13
     ea0:	da 2c       	mov	r13, r10
     ea2:	a7 2c       	mov	r10, r7
     ea4:	73 2e       	mov	r7, r19
     ea6:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     ea8:	31 30       	cpi	r19, 0x01	; 1
     eaa:	09 f4       	brne	.+2      	; 0xeae <can_auto_baudrate+0x3c0>
     eac:	ee ce       	rjmp	.-548    	; 0xc8a <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     eae:	8d 2d       	mov	r24, r13
     eb0:	26 96       	adiw	r28, 0x06	; 6
     eb2:	0f b6       	in	r0, 0x3f	; 63
     eb4:	f8 94       	cli
     eb6:	de bf       	out	0x3e, r29	; 62
     eb8:	0f be       	out	0x3f, r0	; 63
     eba:	cd bf       	out	0x3d, r28	; 61
     ebc:	df 91       	pop	r29
     ebe:	cf 91       	pop	r28
     ec0:	1f 91       	pop	r17
     ec2:	0f 91       	pop	r16
     ec4:	ff 90       	pop	r15
     ec6:	ef 90       	pop	r14
     ec8:	df 90       	pop	r13
     eca:	cf 90       	pop	r12
     ecc:	bf 90       	pop	r11
     ece:	af 90       	pop	r10
     ed0:	9f 90       	pop	r9
     ed2:	8f 90       	pop	r8
     ed4:	7f 90       	pop	r7
     ed6:	6f 90       	pop	r6
     ed8:	5f 90       	pop	r5
     eda:	4f 90       	pop	r4
     edc:	3f 90       	pop	r3
     ede:	2f 90       	pop	r2
     ee0:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     ee2:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     ee4:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ee6:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ee8:	42 2f       	mov	r20, r18
     eea:	63 cf       	rjmp	.-314    	; 0xdb2 <can_auto_baudrate+0x2c4>
     eec:	87 2f       	mov	r24, r23
     eee:	7d 2d       	mov	r23, r13
     ef0:	da 2c       	mov	r13, r10
     ef2:	a7 2c       	mov	r10, r7
     ef4:	73 2e       	mov	r7, r19
     ef6:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     ef8:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     efa:	25 2e       	mov	r2, r21
     efc:	62 2f       	mov	r22, r18
     efe:	d4 cf       	rjmp	.-88     	; 0xea8 <can_auto_baudrate+0x3ba>

00000f00 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     f00:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     f04:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     f08:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	08 95       	ret

00000f10 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     f10:	91 e0       	ldi	r25, 0x01	; 1
     f12:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     f16:	85 30       	cpi	r24, 0x05	; 5
     f18:	31 f4       	brne	.+12     	; 0xf26 <can_fixed_baudrate+0x16>
     f1a:	82 e0       	ldi	r24, 0x02	; 2
     f1c:	68 e0       	ldi	r22, 0x08	; 8
     f1e:	45 e2       	ldi	r20, 0x25	; 37
     f20:	0e 94 80 07 	call	0xf00	; 0xf00 <Can_conf_bt_flex>
     f24:	06 c0       	rjmp	.+12     	; 0xf32 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     f26:	10 92 e2 00 	sts	0x00E2, r1
     f2a:	10 92 e3 00 	sts	0x00E3, r1
     f2e:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	08 95       	ret

00000f36 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     f36:	0f 93       	push	r16
     f38:	1f 93       	push	r17
     f3a:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     f3c:	87 85       	ldd	r24, Z+15	; 0x0f
     f3e:	88 23       	and	r24, r24
     f40:	91 f4       	brne	.+36     	; 0xf66 <get_idmask+0x30>
		mask = cmd->id_mask;
     f42:	02 85       	ldd	r16, Z+10	; 0x0a
     f44:	13 85       	ldd	r17, Z+11	; 0x0b
     f46:	24 85       	ldd	r18, Z+12	; 0x0c
     f48:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     f4a:	0f 2e       	mov	r0, r31
     f4c:	f2 e1       	ldi	r31, 0x12	; 18
     f4e:	00 0f       	add	r16, r16
     f50:	11 1f       	adc	r17, r17
     f52:	22 1f       	adc	r18, r18
     f54:	33 1f       	adc	r19, r19
     f56:	fa 95       	dec	r31
     f58:	d1 f7       	brne	.-12     	; 0xf4e <get_idmask+0x18>
     f5a:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     f5c:	0f 6f       	ori	r16, 0xFF	; 255
     f5e:	1f 6f       	ori	r17, 0xFF	; 255
     f60:	23 60       	ori	r18, 0x03	; 3
     f62:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     f64:	05 c0       	rjmp	.+10     	; 0xf70 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     f66:	02 85       	ldd	r16, Z+10	; 0x0a
     f68:	13 85       	ldd	r17, Z+11	; 0x0b
     f6a:	24 85       	ldd	r18, Z+12	; 0x0c
     f6c:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     f6e:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     f70:	60 2f       	mov	r22, r16
     f72:	71 2f       	mov	r23, r17
     f74:	82 2f       	mov	r24, r18
     f76:	93 2f       	mov	r25, r19
     f78:	1f 91       	pop	r17
     f7a:	0f 91       	pop	r16
     f7c:	08 95       	ret

00000f7e <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f7e:	0e 94 88 07 	call	0xf10	; 0xf10 <can_fixed_baudrate>
     f82:	88 23       	and	r24, r24
     f84:	49 f0       	breq	.+18     	; 0xf98 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     f86:	0e 94 10 05 	call	0xa20	; 0xa20 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     f8a:	e8 ed       	ldi	r30, 0xD8	; 216
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	82 60       	ori	r24, 0x02	; 2
     f92:	80 83       	st	Z, r24
    return (1);
     f94:	81 e0       	ldi	r24, 0x01	; 1
     f96:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f98:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     f9a:	08 95       	ret

00000f9c <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     f9c:	e8 ed       	ldi	r30, 0xD8	; 216
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	8d 7f       	andi	r24, 0xFD	; 253
     fa4:	80 83       	st	Z, r24
}
     fa6:	08 95       	ret

00000fa8 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     fa8:	0f 93       	push	r16
     faa:	1f 93       	push	r17
     fac:	cf 93       	push	r28
     fae:	df 93       	push	r29
     fb0:	00 d0       	rcall	.+0      	; 0xfb2 <can_cmd+0xa>
     fb2:	00 d0       	rcall	.+0      	; 0xfb4 <can_cmd+0xc>
     fb4:	cd b7       	in	r28, 0x3d	; 61
     fb6:	de b7       	in	r29, 0x3e	; 62
     fb8:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     fba:	dc 01       	movw	r26, r24
     fbc:	11 96       	adiw	r26, 0x01	; 1
     fbe:	8c 91       	ld	r24, X
     fc0:	11 97       	sbiw	r26, 0x01	; 1
     fc2:	8c 30       	cpi	r24, 0x0C	; 12
     fc4:	b1 f4       	brne	.+44     	; 0xff2 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     fc6:	19 96       	adiw	r26, 0x09	; 9
     fc8:	8c 91       	ld	r24, X
     fca:	19 97       	sbiw	r26, 0x09	; 9
     fcc:	80 36       	cpi	r24, 0x60	; 96
     fce:	69 f4       	brne	.+26     	; 0xfea <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     fd0:	8c 91       	ld	r24, X
     fd2:	82 95       	swap	r24
     fd4:	80 7f       	andi	r24, 0xF0	; 240
     fd6:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     fda:	ef ee       	ldi	r30, 0xEF	; 239
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	8f 73       	andi	r24, 0x3F	; 63
     fe2:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     fe4:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     fe8:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     fea:	f8 01       	movw	r30, r16
     fec:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	ac c5       	rjmp	.+2904   	; 0x1b4a <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     ff2:	0e 94 22 05 	call	0xa44	; 0xa44 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ff6:	8f 3f       	cpi	r24, 0xFF	; 255
     ff8:	09 f4       	brne	.+2      	; 0xffc <can_cmd+0x54>
     ffa:	a1 c5       	rjmp	.+2882   	; 0x1b3e <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     ffc:	90 e6       	ldi	r25, 0x60	; 96
     ffe:	d8 01       	movw	r26, r16
    1000:	19 96       	adiw	r26, 0x09	; 9
    1002:	9c 93       	st	X, r25
    1004:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
    1006:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
    1008:	82 95       	swap	r24
    100a:	80 7f       	andi	r24, 0xF0	; 240
    100c:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
    1010:	ee ee       	ldi	r30, 0xEE	; 238
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	11 92       	st	Z+, r1
    1016:	e8 3f       	cpi	r30, 0xF8	; 248
    1018:	f1 05       	cpc	r31, r1
    101a:	e1 f7       	brne	.-8      	; 0x1014 <can_cmd+0x6c>
          
      switch (cmd->cmd)
    101c:	f8 01       	movw	r30, r16
    101e:	81 81       	ldd	r24, Z+1	; 0x01
    1020:	86 30       	cpi	r24, 0x06	; 6
    1022:	09 f4       	brne	.+2      	; 0x1026 <can_cmd+0x7e>
    1024:	56 c2       	rjmp	.+1196   	; 0x14d2 <can_cmd+0x52a>
    1026:	87 30       	cpi	r24, 0x07	; 7
    1028:	90 f4       	brcc	.+36     	; 0x104e <can_cmd+0xa6>
    102a:	83 30       	cpi	r24, 0x03	; 3
    102c:	09 f4       	brne	.+2      	; 0x1030 <can_cmd+0x88>
    102e:	12 c1       	rjmp	.+548    	; 0x1254 <can_cmd+0x2ac>
    1030:	84 30       	cpi	r24, 0x04	; 4
    1032:	30 f4       	brcc	.+12     	; 0x1040 <can_cmd+0x98>
    1034:	81 30       	cpi	r24, 0x01	; 1
    1036:	11 f1       	breq	.+68     	; 0x107c <can_cmd+0xd4>
    1038:	82 30       	cpi	r24, 0x02	; 2
    103a:	09 f0       	breq	.+2      	; 0x103e <can_cmd+0x96>
    103c:	7c c5       	rjmp	.+2808   	; 0x1b36 <can_cmd+0xb8e>
    103e:	98 c0       	rjmp	.+304    	; 0x1170 <can_cmd+0x1c8>
    1040:	84 30       	cpi	r24, 0x04	; 4
    1042:	09 f4       	brne	.+2      	; 0x1046 <can_cmd+0x9e>
    1044:	67 c1       	rjmp	.+718    	; 0x1314 <can_cmd+0x36c>
    1046:	85 30       	cpi	r24, 0x05	; 5
    1048:	09 f0       	breq	.+2      	; 0x104c <can_cmd+0xa4>
    104a:	75 c5       	rjmp	.+2794   	; 0x1b36 <can_cmd+0xb8e>
    104c:	aa c1       	rjmp	.+852    	; 0x13a2 <can_cmd+0x3fa>
    104e:	89 30       	cpi	r24, 0x09	; 9
    1050:	09 f4       	brne	.+2      	; 0x1054 <can_cmd+0xac>
    1052:	be c3       	rjmp	.+1916   	; 0x17d0 <can_cmd+0x828>
    1054:	8a 30       	cpi	r24, 0x0A	; 10
    1056:	38 f4       	brcc	.+14     	; 0x1066 <can_cmd+0xbe>
    1058:	87 30       	cpi	r24, 0x07	; 7
    105a:	09 f4       	brne	.+2      	; 0x105e <can_cmd+0xb6>
    105c:	8f c2       	rjmp	.+1310   	; 0x157c <can_cmd+0x5d4>
    105e:	88 30       	cpi	r24, 0x08	; 8
    1060:	09 f0       	breq	.+2      	; 0x1064 <can_cmd+0xbc>
    1062:	69 c5       	rjmp	.+2770   	; 0x1b36 <can_cmd+0xb8e>
    1064:	1b c3       	rjmp	.+1590   	; 0x169c <can_cmd+0x6f4>
    1066:	8a 30       	cpi	r24, 0x0A	; 10
    1068:	21 f0       	breq	.+8      	; 0x1072 <can_cmd+0xca>
    106a:	8b 30       	cpi	r24, 0x0B	; 11
    106c:	09 f0       	breq	.+2      	; 0x1070 <can_cmd+0xc8>
    106e:	63 c5       	rjmp	.+2758   	; 0x1b36 <can_cmd+0xb8e>
    1070:	b1 c4       	rjmp	.+2402   	; 0x19d4 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1072:	86 81       	ldd	r24, Z+6	; 0x06
    1074:	88 23       	and	r24, r24
    1076:	09 f0       	breq	.+2      	; 0x107a <can_cmd+0xd2>
    1078:	49 c4       	rjmp	.+2194   	; 0x190c <can_cmd+0x964>
    107a:	57 c4       	rjmp	.+2222   	; 0x192a <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    107c:	f8 01       	movw	r30, r16
    107e:	87 85       	ldd	r24, Z+15	; 0x0f
    1080:	88 23       	and	r24, r24
    1082:	69 f1       	breq	.+90     	; 0x10de <can_cmd+0x136>
    1084:	94 81       	ldd	r25, Z+4	; 0x04
    1086:	92 95       	swap	r25
    1088:	96 95       	lsr	r25
    108a:	97 70       	andi	r25, 0x07	; 7
    108c:	85 81       	ldd	r24, Z+5	; 0x05
    108e:	88 0f       	add	r24, r24
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	89 0f       	add	r24, r25
    1096:	80 93 f3 00 	sts	0x00F3, r24
    109a:	93 81       	ldd	r25, Z+3	; 0x03
    109c:	92 95       	swap	r25
    109e:	96 95       	lsr	r25
    10a0:	97 70       	andi	r25, 0x07	; 7
    10a2:	84 81       	ldd	r24, Z+4	; 0x04
    10a4:	88 0f       	add	r24, r24
    10a6:	88 0f       	add	r24, r24
    10a8:	88 0f       	add	r24, r24
    10aa:	89 0f       	add	r24, r25
    10ac:	80 93 f2 00 	sts	0x00F2, r24
    10b0:	92 81       	ldd	r25, Z+2	; 0x02
    10b2:	92 95       	swap	r25
    10b4:	96 95       	lsr	r25
    10b6:	97 70       	andi	r25, 0x07	; 7
    10b8:	83 81       	ldd	r24, Z+3	; 0x03
    10ba:	88 0f       	add	r24, r24
    10bc:	88 0f       	add	r24, r24
    10be:	88 0f       	add	r24, r24
    10c0:	89 0f       	add	r24, r25
    10c2:	80 93 f1 00 	sts	0x00F1, r24
    10c6:	82 81       	ldd	r24, Z+2	; 0x02
    10c8:	88 0f       	add	r24, r24
    10ca:	88 0f       	add	r24, r24
    10cc:	88 0f       	add	r24, r24
    10ce:	80 93 f0 00 	sts	0x00F0, r24
    10d2:	ef ee       	ldi	r30, 0xEF	; 239
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
    10d8:	80 61       	ori	r24, 0x10	; 16
    10da:	80 83       	st	Z, r24
    10dc:	16 c0       	rjmp	.+44     	; 0x110a <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    10de:	92 81       	ldd	r25, Z+2	; 0x02
    10e0:	96 95       	lsr	r25
    10e2:	96 95       	lsr	r25
    10e4:	96 95       	lsr	r25
    10e6:	83 81       	ldd	r24, Z+3	; 0x03
    10e8:	82 95       	swap	r24
    10ea:	88 0f       	add	r24, r24
    10ec:	80 7e       	andi	r24, 0xE0	; 224
    10ee:	89 0f       	add	r24, r25
    10f0:	80 93 f3 00 	sts	0x00F3, r24
    10f4:	82 81       	ldd	r24, Z+2	; 0x02
    10f6:	82 95       	swap	r24
    10f8:	88 0f       	add	r24, r24
    10fa:	80 7e       	andi	r24, 0xE0	; 224
    10fc:	80 93 f2 00 	sts	0x00F2, r24
    1100:	ef ee       	ldi	r30, 0xEF	; 239
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	8f 7e       	andi	r24, 0xEF	; 239
    1108:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    110a:	f8 01       	movw	r30, r16
    110c:	86 81       	ldd	r24, Z+6	; 0x06
    110e:	88 23       	and	r24, r24
    1110:	79 f0       	breq	.+30     	; 0x1130 <can_cmd+0x188>
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	2a ef       	ldi	r18, 0xFA	; 250
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	f8 01       	movw	r30, r16
    111a:	a7 81       	ldd	r26, Z+7	; 0x07
    111c:	b0 85       	ldd	r27, Z+8	; 0x08
    111e:	a8 0f       	add	r26, r24
    1120:	b1 1d       	adc	r27, r1
    1122:	9c 91       	ld	r25, X
    1124:	d9 01       	movw	r26, r18
    1126:	9c 93       	st	X, r25
    1128:	8f 5f       	subi	r24, 0xFF	; 255
    112a:	96 81       	ldd	r25, Z+6	; 0x06
    112c:	89 17       	cp	r24, r25
    112e:	a0 f3       	brcs	.-24     	; 0x1118 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    1130:	f8 01       	movw	r30, r16
    1132:	86 85       	ldd	r24, Z+14	; 0x0e
    1134:	88 23       	and	r24, r24
    1136:	31 f0       	breq	.+12     	; 0x1144 <can_cmd+0x19c>
    1138:	e0 ef       	ldi	r30, 0xF0	; 240
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	84 60       	ori	r24, 0x04	; 4
    1140:	80 83       	st	Z, r24
    1142:	05 c0       	rjmp	.+10     	; 0x114e <can_cmd+0x1a6>
            else Can_clear_rtr();    
    1144:	e0 ef       	ldi	r30, 0xF0	; 240
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	8b 7f       	andi	r24, 0xFB	; 251
    114c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    114e:	ef ee       	ldi	r30, 0xEF	; 239
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	90 81       	ld	r25, Z
    1154:	d8 01       	movw	r26, r16
    1156:	16 96       	adiw	r26, 0x06	; 6
    1158:	8c 91       	ld	r24, X
    115a:	16 97       	sbiw	r26, 0x06	; 6
    115c:	89 2b       	or	r24, r25
    115e:	80 83       	st	Z, r24
          Can_config_tx();
    1160:	80 81       	ld	r24, Z
    1162:	8f 73       	andi	r24, 0x3F	; 63
    1164:	80 83       	st	Z, r24
    1166:	80 81       	ld	r24, Z
    1168:	80 64       	ori	r24, 0x40	; 64
    116a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    116c:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    116e:	ed c4       	rjmp	.+2522   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1170:	f8 01       	movw	r30, r16
    1172:	87 85       	ldd	r24, Z+15	; 0x0f
    1174:	88 23       	and	r24, r24
    1176:	69 f1       	breq	.+90     	; 0x11d2 <can_cmd+0x22a>
    1178:	94 81       	ldd	r25, Z+4	; 0x04
    117a:	92 95       	swap	r25
    117c:	96 95       	lsr	r25
    117e:	97 70       	andi	r25, 0x07	; 7
    1180:	85 81       	ldd	r24, Z+5	; 0x05
    1182:	88 0f       	add	r24, r24
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	89 0f       	add	r24, r25
    118a:	80 93 f3 00 	sts	0x00F3, r24
    118e:	93 81       	ldd	r25, Z+3	; 0x03
    1190:	92 95       	swap	r25
    1192:	96 95       	lsr	r25
    1194:	97 70       	andi	r25, 0x07	; 7
    1196:	84 81       	ldd	r24, Z+4	; 0x04
    1198:	88 0f       	add	r24, r24
    119a:	88 0f       	add	r24, r24
    119c:	88 0f       	add	r24, r24
    119e:	89 0f       	add	r24, r25
    11a0:	80 93 f2 00 	sts	0x00F2, r24
    11a4:	92 81       	ldd	r25, Z+2	; 0x02
    11a6:	92 95       	swap	r25
    11a8:	96 95       	lsr	r25
    11aa:	97 70       	andi	r25, 0x07	; 7
    11ac:	83 81       	ldd	r24, Z+3	; 0x03
    11ae:	88 0f       	add	r24, r24
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	89 0f       	add	r24, r25
    11b6:	80 93 f1 00 	sts	0x00F1, r24
    11ba:	82 81       	ldd	r24, Z+2	; 0x02
    11bc:	88 0f       	add	r24, r24
    11be:	88 0f       	add	r24, r24
    11c0:	88 0f       	add	r24, r24
    11c2:	80 93 f0 00 	sts	0x00F0, r24
    11c6:	ef ee       	ldi	r30, 0xEF	; 239
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	80 61       	ori	r24, 0x10	; 16
    11ce:	80 83       	st	Z, r24
    11d0:	16 c0       	rjmp	.+44     	; 0x11fe <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    11d2:	92 81       	ldd	r25, Z+2	; 0x02
    11d4:	96 95       	lsr	r25
    11d6:	96 95       	lsr	r25
    11d8:	96 95       	lsr	r25
    11da:	83 81       	ldd	r24, Z+3	; 0x03
    11dc:	82 95       	swap	r24
    11de:	88 0f       	add	r24, r24
    11e0:	80 7e       	andi	r24, 0xE0	; 224
    11e2:	89 0f       	add	r24, r25
    11e4:	80 93 f3 00 	sts	0x00F3, r24
    11e8:	82 81       	ldd	r24, Z+2	; 0x02
    11ea:	82 95       	swap	r24
    11ec:	88 0f       	add	r24, r24
    11ee:	80 7e       	andi	r24, 0xE0	; 224
    11f0:	80 93 f2 00 	sts	0x00F2, r24
    11f4:	ef ee       	ldi	r30, 0xEF	; 239
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	8f 7e       	andi	r24, 0xEF	; 239
    11fc:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    11fe:	f8 01       	movw	r30, r16
    1200:	86 81       	ldd	r24, Z+6	; 0x06
    1202:	88 23       	and	r24, r24
    1204:	79 f0       	breq	.+30     	; 0x1224 <can_cmd+0x27c>
    1206:	80 e0       	ldi	r24, 0x00	; 0
    1208:	2a ef       	ldi	r18, 0xFA	; 250
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	f8 01       	movw	r30, r16
    120e:	a7 81       	ldd	r26, Z+7	; 0x07
    1210:	b0 85       	ldd	r27, Z+8	; 0x08
    1212:	a8 0f       	add	r26, r24
    1214:	b1 1d       	adc	r27, r1
    1216:	9c 91       	ld	r25, X
    1218:	d9 01       	movw	r26, r18
    121a:	9c 93       	st	X, r25
    121c:	8f 5f       	subi	r24, 0xFF	; 255
    121e:	96 81       	ldd	r25, Z+6	; 0x06
    1220:	89 17       	cp	r24, r25
    1222:	a0 f3       	brcs	.-24     	; 0x120c <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    1224:	f8 01       	movw	r30, r16
    1226:	16 86       	std	Z+14, r1	; 0x0e
    1228:	e0 ef       	ldi	r30, 0xF0	; 240
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	8b 7f       	andi	r24, 0xFB	; 251
    1230:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1232:	ef ee       	ldi	r30, 0xEF	; 239
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	90 81       	ld	r25, Z
    1238:	d8 01       	movw	r26, r16
    123a:	16 96       	adiw	r26, 0x06	; 6
    123c:	8c 91       	ld	r24, X
    123e:	16 97       	sbiw	r26, 0x06	; 6
    1240:	89 2b       	or	r24, r25
    1242:	80 83       	st	Z, r24
          Can_config_tx();
    1244:	80 81       	ld	r24, Z
    1246:	8f 73       	andi	r24, 0x3F	; 63
    1248:	80 83       	st	Z, r24
    124a:	80 81       	ld	r24, Z
    124c:	80 64       	ori	r24, 0x40	; 64
    124e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1250:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1252:	7b c4       	rjmp	.+2294   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1254:	f8 01       	movw	r30, r16
    1256:	87 85       	ldd	r24, Z+15	; 0x0f
    1258:	88 23       	and	r24, r24
    125a:	69 f1       	breq	.+90     	; 0x12b6 <can_cmd+0x30e>
    125c:	94 81       	ldd	r25, Z+4	; 0x04
    125e:	92 95       	swap	r25
    1260:	96 95       	lsr	r25
    1262:	97 70       	andi	r25, 0x07	; 7
    1264:	85 81       	ldd	r24, Z+5	; 0x05
    1266:	88 0f       	add	r24, r24
    1268:	88 0f       	add	r24, r24
    126a:	88 0f       	add	r24, r24
    126c:	89 0f       	add	r24, r25
    126e:	80 93 f3 00 	sts	0x00F3, r24
    1272:	93 81       	ldd	r25, Z+3	; 0x03
    1274:	92 95       	swap	r25
    1276:	96 95       	lsr	r25
    1278:	97 70       	andi	r25, 0x07	; 7
    127a:	84 81       	ldd	r24, Z+4	; 0x04
    127c:	88 0f       	add	r24, r24
    127e:	88 0f       	add	r24, r24
    1280:	88 0f       	add	r24, r24
    1282:	89 0f       	add	r24, r25
    1284:	80 93 f2 00 	sts	0x00F2, r24
    1288:	92 81       	ldd	r25, Z+2	; 0x02
    128a:	92 95       	swap	r25
    128c:	96 95       	lsr	r25
    128e:	97 70       	andi	r25, 0x07	; 7
    1290:	83 81       	ldd	r24, Z+3	; 0x03
    1292:	88 0f       	add	r24, r24
    1294:	88 0f       	add	r24, r24
    1296:	88 0f       	add	r24, r24
    1298:	89 0f       	add	r24, r25
    129a:	80 93 f1 00 	sts	0x00F1, r24
    129e:	82 81       	ldd	r24, Z+2	; 0x02
    12a0:	88 0f       	add	r24, r24
    12a2:	88 0f       	add	r24, r24
    12a4:	88 0f       	add	r24, r24
    12a6:	80 93 f0 00 	sts	0x00F0, r24
    12aa:	ef ee       	ldi	r30, 0xEF	; 239
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	80 61       	ori	r24, 0x10	; 16
    12b2:	80 83       	st	Z, r24
    12b4:	16 c0       	rjmp	.+44     	; 0x12e2 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    12b6:	92 81       	ldd	r25, Z+2	; 0x02
    12b8:	96 95       	lsr	r25
    12ba:	96 95       	lsr	r25
    12bc:	96 95       	lsr	r25
    12be:	83 81       	ldd	r24, Z+3	; 0x03
    12c0:	82 95       	swap	r24
    12c2:	88 0f       	add	r24, r24
    12c4:	80 7e       	andi	r24, 0xE0	; 224
    12c6:	89 0f       	add	r24, r25
    12c8:	80 93 f3 00 	sts	0x00F3, r24
    12cc:	82 81       	ldd	r24, Z+2	; 0x02
    12ce:	82 95       	swap	r24
    12d0:	88 0f       	add	r24, r24
    12d2:	80 7e       	andi	r24, 0xE0	; 224
    12d4:	80 93 f2 00 	sts	0x00F2, r24
    12d8:	ef ee       	ldi	r30, 0xEF	; 239
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	8f 7e       	andi	r24, 0xEF	; 239
    12e0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	f8 01       	movw	r30, r16
    12e6:	86 87       	std	Z+14, r24	; 0x0e
    12e8:	e0 ef       	ldi	r30, 0xF0	; 240
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	80 81       	ld	r24, Z
    12ee:	84 60       	ori	r24, 0x04	; 4
    12f0:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    12f2:	ef ee       	ldi	r30, 0xEF	; 239
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	90 81       	ld	r25, Z
    12f8:	d8 01       	movw	r26, r16
    12fa:	16 96       	adiw	r26, 0x06	; 6
    12fc:	8c 91       	ld	r24, X
    12fe:	16 97       	sbiw	r26, 0x06	; 6
    1300:	89 2b       	or	r24, r25
    1302:	80 83       	st	Z, r24
          Can_config_tx();
    1304:	80 81       	ld	r24, Z
    1306:	8f 73       	andi	r24, 0x3F	; 63
    1308:	80 83       	st	Z, r24
    130a:	80 81       	ld	r24, Z
    130c:	80 64       	ori	r24, 0x40	; 64
    130e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1310:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1312:	1b c4       	rjmp	.+2102   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1314:	8f ef       	ldi	r24, 0xFF	; 255
    1316:	9f ef       	ldi	r25, 0xFF	; 255
    1318:	dc 01       	movw	r26, r24
    131a:	89 83       	std	Y+1, r24	; 0x01
    131c:	9a 83       	std	Y+2, r25	; 0x02
    131e:	ab 83       	std	Y+3, r26	; 0x03
    1320:	bc 83       	std	Y+4, r27	; 0x04
    1322:	9b 81       	ldd	r25, Y+3	; 0x03
    1324:	92 95       	swap	r25
    1326:	96 95       	lsr	r25
    1328:	97 70       	andi	r25, 0x07	; 7
    132a:	8c 81       	ldd	r24, Y+4	; 0x04
    132c:	88 0f       	add	r24, r24
    132e:	88 0f       	add	r24, r24
    1330:	88 0f       	add	r24, r24
    1332:	89 0f       	add	r24, r25
    1334:	80 93 f7 00 	sts	0x00F7, r24
    1338:	9a 81       	ldd	r25, Y+2	; 0x02
    133a:	92 95       	swap	r25
    133c:	96 95       	lsr	r25
    133e:	97 70       	andi	r25, 0x07	; 7
    1340:	8b 81       	ldd	r24, Y+3	; 0x03
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	89 0f       	add	r24, r25
    134a:	80 93 f6 00 	sts	0x00F6, r24
    134e:	99 81       	ldd	r25, Y+1	; 0x01
    1350:	92 95       	swap	r25
    1352:	96 95       	lsr	r25
    1354:	97 70       	andi	r25, 0x07	; 7
    1356:	8a 81       	ldd	r24, Y+2	; 0x02
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	89 0f       	add	r24, r25
    1360:	80 93 f5 00 	sts	0x00F5, r24
    1364:	89 81       	ldd	r24, Y+1	; 0x01
    1366:	88 0f       	add	r24, r24
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	24 ef       	ldi	r18, 0xF4	; 244
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	f9 01       	movw	r30, r18
    1372:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1374:	ef ee       	ldi	r30, 0xEF	; 239
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	90 81       	ld	r25, Z
    137a:	d8 01       	movw	r26, r16
    137c:	16 96       	adiw	r26, 0x06	; 6
    137e:	8c 91       	ld	r24, X
    1380:	89 2b       	or	r24, r25
    1382:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1384:	d9 01       	movw	r26, r18
    1386:	8c 91       	ld	r24, X
    1388:	8b 7f       	andi	r24, 0xFB	; 251
    138a:	8c 93       	st	X, r24
          Can_clear_idemsk();
    138c:	8c 91       	ld	r24, X
    138e:	8e 7f       	andi	r24, 0xFE	; 254
    1390:	8c 93       	st	X, r24
          Can_config_rx();       
    1392:	80 81       	ld	r24, Z
    1394:	8f 73       	andi	r24, 0x3F	; 63
    1396:	80 83       	st	Z, r24
    1398:	80 81       	ld	r24, Z
    139a:	80 68       	ori	r24, 0x80	; 128
    139c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    139e:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    13a0:	d4 c3       	rjmp	.+1960   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13a2:	f8 01       	movw	r30, r16
    13a4:	87 85       	ldd	r24, Z+15	; 0x0f
    13a6:	88 23       	and	r24, r24
    13a8:	69 f1       	breq	.+90     	; 0x1404 <can_cmd+0x45c>
    13aa:	94 81       	ldd	r25, Z+4	; 0x04
    13ac:	92 95       	swap	r25
    13ae:	96 95       	lsr	r25
    13b0:	97 70       	andi	r25, 0x07	; 7
    13b2:	85 81       	ldd	r24, Z+5	; 0x05
    13b4:	88 0f       	add	r24, r24
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	89 0f       	add	r24, r25
    13bc:	80 93 f3 00 	sts	0x00F3, r24
    13c0:	93 81       	ldd	r25, Z+3	; 0x03
    13c2:	92 95       	swap	r25
    13c4:	96 95       	lsr	r25
    13c6:	97 70       	andi	r25, 0x07	; 7
    13c8:	84 81       	ldd	r24, Z+4	; 0x04
    13ca:	88 0f       	add	r24, r24
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	89 0f       	add	r24, r25
    13d2:	80 93 f2 00 	sts	0x00F2, r24
    13d6:	92 81       	ldd	r25, Z+2	; 0x02
    13d8:	92 95       	swap	r25
    13da:	96 95       	lsr	r25
    13dc:	97 70       	andi	r25, 0x07	; 7
    13de:	83 81       	ldd	r24, Z+3	; 0x03
    13e0:	88 0f       	add	r24, r24
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	89 0f       	add	r24, r25
    13e8:	80 93 f1 00 	sts	0x00F1, r24
    13ec:	82 81       	ldd	r24, Z+2	; 0x02
    13ee:	88 0f       	add	r24, r24
    13f0:	88 0f       	add	r24, r24
    13f2:	88 0f       	add	r24, r24
    13f4:	80 93 f0 00 	sts	0x00F0, r24
    13f8:	ef ee       	ldi	r30, 0xEF	; 239
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	80 61       	ori	r24, 0x10	; 16
    1400:	80 83       	st	Z, r24
    1402:	16 c0       	rjmp	.+44     	; 0x1430 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1404:	92 81       	ldd	r25, Z+2	; 0x02
    1406:	96 95       	lsr	r25
    1408:	96 95       	lsr	r25
    140a:	96 95       	lsr	r25
    140c:	83 81       	ldd	r24, Z+3	; 0x03
    140e:	82 95       	swap	r24
    1410:	88 0f       	add	r24, r24
    1412:	80 7e       	andi	r24, 0xE0	; 224
    1414:	89 0f       	add	r24, r25
    1416:	80 93 f3 00 	sts	0x00F3, r24
    141a:	82 81       	ldd	r24, Z+2	; 0x02
    141c:	82 95       	swap	r24
    141e:	88 0f       	add	r24, r24
    1420:	80 7e       	andi	r24, 0xE0	; 224
    1422:	80 93 f2 00 	sts	0x00F2, r24
    1426:	ef ee       	ldi	r30, 0xEF	; 239
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	8f 7e       	andi	r24, 0xEF	; 239
    142e:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    1430:	8f ef       	ldi	r24, 0xFF	; 255
    1432:	9f ef       	ldi	r25, 0xFF	; 255
    1434:	dc 01       	movw	r26, r24
    1436:	89 83       	std	Y+1, r24	; 0x01
    1438:	9a 83       	std	Y+2, r25	; 0x02
    143a:	ab 83       	std	Y+3, r26	; 0x03
    143c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    143e:	9b 81       	ldd	r25, Y+3	; 0x03
    1440:	92 95       	swap	r25
    1442:	96 95       	lsr	r25
    1444:	97 70       	andi	r25, 0x07	; 7
    1446:	8c 81       	ldd	r24, Y+4	; 0x04
    1448:	88 0f       	add	r24, r24
    144a:	88 0f       	add	r24, r24
    144c:	88 0f       	add	r24, r24
    144e:	89 0f       	add	r24, r25
    1450:	80 93 f7 00 	sts	0x00F7, r24
    1454:	9a 81       	ldd	r25, Y+2	; 0x02
    1456:	92 95       	swap	r25
    1458:	96 95       	lsr	r25
    145a:	97 70       	andi	r25, 0x07	; 7
    145c:	8b 81       	ldd	r24, Y+3	; 0x03
    145e:	88 0f       	add	r24, r24
    1460:	88 0f       	add	r24, r24
    1462:	88 0f       	add	r24, r24
    1464:	89 0f       	add	r24, r25
    1466:	80 93 f6 00 	sts	0x00F6, r24
    146a:	99 81       	ldd	r25, Y+1	; 0x01
    146c:	92 95       	swap	r25
    146e:	96 95       	lsr	r25
    1470:	97 70       	andi	r25, 0x07	; 7
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	88 0f       	add	r24, r24
    1476:	88 0f       	add	r24, r24
    1478:	88 0f       	add	r24, r24
    147a:	89 0f       	add	r24, r25
    147c:	80 93 f5 00 	sts	0x00F5, r24
    1480:	89 81       	ldd	r24, Y+1	; 0x01
    1482:	88 0f       	add	r24, r24
    1484:	88 0f       	add	r24, r24
    1486:	88 0f       	add	r24, r24
    1488:	44 ef       	ldi	r20, 0xF4	; 244
    148a:	50 e0       	ldi	r21, 0x00	; 0
    148c:	fa 01       	movw	r30, r20
    148e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1490:	ef ee       	ldi	r30, 0xEF	; 239
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	90 81       	ld	r25, Z
    1496:	d8 01       	movw	r26, r16
    1498:	16 96       	adiw	r26, 0x06	; 6
    149a:	8c 91       	ld	r24, X
    149c:	16 97       	sbiw	r26, 0x06	; 6
    149e:	89 2b       	or	r24, r25
    14a0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    14a2:	1e 96       	adiw	r26, 0x0e	; 14
    14a4:	1c 92       	st	X, r1
    14a6:	da 01       	movw	r26, r20
    14a8:	8c 91       	ld	r24, X
    14aa:	84 60       	ori	r24, 0x04	; 4
    14ac:	8c 93       	st	X, r24
    14ae:	80 ef       	ldi	r24, 0xF0	; 240
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	dc 01       	movw	r26, r24
    14b4:	2c 91       	ld	r18, X
    14b6:	2b 7f       	andi	r18, 0xFB	; 251
    14b8:	2c 93       	st	X, r18
          Can_set_idemsk();
    14ba:	da 01       	movw	r26, r20
    14bc:	8c 91       	ld	r24, X
    14be:	81 60       	ori	r24, 0x01	; 1
    14c0:	8c 93       	st	X, r24
          Can_config_rx()    
    14c2:	80 81       	ld	r24, Z
    14c4:	8f 73       	andi	r24, 0x3F	; 63
    14c6:	80 83       	st	Z, r24
    14c8:	80 81       	ld	r24, Z
    14ca:	80 68       	ori	r24, 0x80	; 128
    14cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14ce:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    14d0:	3c c3       	rjmp	.+1656   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    14d2:	8f ef       	ldi	r24, 0xFF	; 255
    14d4:	9f ef       	ldi	r25, 0xFF	; 255
    14d6:	dc 01       	movw	r26, r24
    14d8:	89 83       	std	Y+1, r24	; 0x01
    14da:	9a 83       	std	Y+2, r25	; 0x02
    14dc:	ab 83       	std	Y+3, r26	; 0x03
    14de:	bc 83       	std	Y+4, r27	; 0x04
    14e0:	9b 81       	ldd	r25, Y+3	; 0x03
    14e2:	92 95       	swap	r25
    14e4:	96 95       	lsr	r25
    14e6:	97 70       	andi	r25, 0x07	; 7
    14e8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	89 0f       	add	r24, r25
    14f2:	80 93 f7 00 	sts	0x00F7, r24
    14f6:	9a 81       	ldd	r25, Y+2	; 0x02
    14f8:	92 95       	swap	r25
    14fa:	96 95       	lsr	r25
    14fc:	97 70       	andi	r25, 0x07	; 7
    14fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1500:	88 0f       	add	r24, r24
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	89 0f       	add	r24, r25
    1508:	80 93 f6 00 	sts	0x00F6, r24
    150c:	99 81       	ldd	r25, Y+1	; 0x01
    150e:	92 95       	swap	r25
    1510:	96 95       	lsr	r25
    1512:	97 70       	andi	r25, 0x07	; 7
    1514:	8a 81       	ldd	r24, Y+2	; 0x02
    1516:	88 0f       	add	r24, r24
    1518:	88 0f       	add	r24, r24
    151a:	88 0f       	add	r24, r24
    151c:	89 0f       	add	r24, r25
    151e:	80 93 f5 00 	sts	0x00F5, r24
    1522:	89 81       	ldd	r24, Y+1	; 0x01
    1524:	88 0f       	add	r24, r24
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	44 ef       	ldi	r20, 0xF4	; 244
    152c:	50 e0       	ldi	r21, 0x00	; 0
    152e:	fa 01       	movw	r30, r20
    1530:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1532:	ef ee       	ldi	r30, 0xEF	; 239
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	90 81       	ld	r25, Z
    1538:	d8 01       	movw	r26, r16
    153a:	16 96       	adiw	r26, 0x06	; 6
    153c:	8c 91       	ld	r24, X
    153e:	16 97       	sbiw	r26, 0x06	; 6
    1540:	89 2b       	or	r24, r25
    1542:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1544:	81 e0       	ldi	r24, 0x01	; 1
    1546:	1e 96       	adiw	r26, 0x0e	; 14
    1548:	8c 93       	st	X, r24
    154a:	da 01       	movw	r26, r20
    154c:	8c 91       	ld	r24, X
    154e:	84 60       	ori	r24, 0x04	; 4
    1550:	8c 93       	st	X, r24
    1552:	80 ef       	ldi	r24, 0xF0	; 240
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	dc 01       	movw	r26, r24
    1558:	2c 91       	ld	r18, X
    155a:	24 60       	ori	r18, 0x04	; 4
    155c:	2c 93       	st	X, r18
          Can_clear_rplv();
    155e:	80 81       	ld	r24, Z
    1560:	8f 7d       	andi	r24, 0xDF	; 223
    1562:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1564:	da 01       	movw	r26, r20
    1566:	8c 91       	ld	r24, X
    1568:	8e 7f       	andi	r24, 0xFE	; 254
    156a:	8c 93       	st	X, r24
          Can_config_rx();       
    156c:	80 81       	ld	r24, Z
    156e:	8f 73       	andi	r24, 0x3F	; 63
    1570:	80 83       	st	Z, r24
    1572:	80 81       	ld	r24, Z
    1574:	80 68       	ori	r24, 0x80	; 128
    1576:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1578:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    157a:	e7 c2       	rjmp	.+1486   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    157c:	f8 01       	movw	r30, r16
    157e:	87 85       	ldd	r24, Z+15	; 0x0f
    1580:	88 23       	and	r24, r24
    1582:	69 f1       	breq	.+90     	; 0x15de <can_cmd+0x636>
    1584:	94 81       	ldd	r25, Z+4	; 0x04
    1586:	92 95       	swap	r25
    1588:	96 95       	lsr	r25
    158a:	97 70       	andi	r25, 0x07	; 7
    158c:	85 81       	ldd	r24, Z+5	; 0x05
    158e:	88 0f       	add	r24, r24
    1590:	88 0f       	add	r24, r24
    1592:	88 0f       	add	r24, r24
    1594:	89 0f       	add	r24, r25
    1596:	80 93 f3 00 	sts	0x00F3, r24
    159a:	93 81       	ldd	r25, Z+3	; 0x03
    159c:	92 95       	swap	r25
    159e:	96 95       	lsr	r25
    15a0:	97 70       	andi	r25, 0x07	; 7
    15a2:	84 81       	ldd	r24, Z+4	; 0x04
    15a4:	88 0f       	add	r24, r24
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	89 0f       	add	r24, r25
    15ac:	80 93 f2 00 	sts	0x00F2, r24
    15b0:	92 81       	ldd	r25, Z+2	; 0x02
    15b2:	92 95       	swap	r25
    15b4:	96 95       	lsr	r25
    15b6:	97 70       	andi	r25, 0x07	; 7
    15b8:	83 81       	ldd	r24, Z+3	; 0x03
    15ba:	88 0f       	add	r24, r24
    15bc:	88 0f       	add	r24, r24
    15be:	88 0f       	add	r24, r24
    15c0:	89 0f       	add	r24, r25
    15c2:	80 93 f1 00 	sts	0x00F1, r24
    15c6:	82 81       	ldd	r24, Z+2	; 0x02
    15c8:	88 0f       	add	r24, r24
    15ca:	88 0f       	add	r24, r24
    15cc:	88 0f       	add	r24, r24
    15ce:	80 93 f0 00 	sts	0x00F0, r24
    15d2:	ef ee       	ldi	r30, 0xEF	; 239
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	80 61       	ori	r24, 0x10	; 16
    15da:	80 83       	st	Z, r24
    15dc:	16 c0       	rjmp	.+44     	; 0x160a <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    15de:	92 81       	ldd	r25, Z+2	; 0x02
    15e0:	96 95       	lsr	r25
    15e2:	96 95       	lsr	r25
    15e4:	96 95       	lsr	r25
    15e6:	83 81       	ldd	r24, Z+3	; 0x03
    15e8:	82 95       	swap	r24
    15ea:	88 0f       	add	r24, r24
    15ec:	80 7e       	andi	r24, 0xE0	; 224
    15ee:	89 0f       	add	r24, r25
    15f0:	80 93 f3 00 	sts	0x00F3, r24
    15f4:	82 81       	ldd	r24, Z+2	; 0x02
    15f6:	82 95       	swap	r24
    15f8:	88 0f       	add	r24, r24
    15fa:	80 7e       	andi	r24, 0xE0	; 224
    15fc:	80 93 f2 00 	sts	0x00F2, r24
    1600:	ef ee       	ldi	r30, 0xEF	; 239
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	80 81       	ld	r24, Z
    1606:	8f 7e       	andi	r24, 0xEF	; 239
    1608:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    160a:	c8 01       	movw	r24, r16
    160c:	0e 94 9b 07 	call	0xf36	; 0xf36 <get_idmask>
    1610:	dc 01       	movw	r26, r24
    1612:	cb 01       	movw	r24, r22
    1614:	89 83       	std	Y+1, r24	; 0x01
    1616:	9a 83       	std	Y+2, r25	; 0x02
    1618:	ab 83       	std	Y+3, r26	; 0x03
    161a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    161c:	9b 81       	ldd	r25, Y+3	; 0x03
    161e:	92 95       	swap	r25
    1620:	96 95       	lsr	r25
    1622:	97 70       	andi	r25, 0x07	; 7
    1624:	8c 81       	ldd	r24, Y+4	; 0x04
    1626:	88 0f       	add	r24, r24
    1628:	88 0f       	add	r24, r24
    162a:	88 0f       	add	r24, r24
    162c:	89 0f       	add	r24, r25
    162e:	80 93 f7 00 	sts	0x00F7, r24
    1632:	9a 81       	ldd	r25, Y+2	; 0x02
    1634:	92 95       	swap	r25
    1636:	96 95       	lsr	r25
    1638:	97 70       	andi	r25, 0x07	; 7
    163a:	8b 81       	ldd	r24, Y+3	; 0x03
    163c:	88 0f       	add	r24, r24
    163e:	88 0f       	add	r24, r24
    1640:	88 0f       	add	r24, r24
    1642:	89 0f       	add	r24, r25
    1644:	80 93 f6 00 	sts	0x00F6, r24
    1648:	99 81       	ldd	r25, Y+1	; 0x01
    164a:	92 95       	swap	r25
    164c:	96 95       	lsr	r25
    164e:	97 70       	andi	r25, 0x07	; 7
    1650:	8a 81       	ldd	r24, Y+2	; 0x02
    1652:	88 0f       	add	r24, r24
    1654:	88 0f       	add	r24, r24
    1656:	88 0f       	add	r24, r24
    1658:	89 0f       	add	r24, r25
    165a:	80 93 f5 00 	sts	0x00F5, r24
    165e:	89 81       	ldd	r24, Y+1	; 0x01
    1660:	88 0f       	add	r24, r24
    1662:	88 0f       	add	r24, r24
    1664:	88 0f       	add	r24, r24
    1666:	24 ef       	ldi	r18, 0xF4	; 244
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	f9 01       	movw	r30, r18
    166c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    166e:	ef ee       	ldi	r30, 0xEF	; 239
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	90 81       	ld	r25, Z
    1674:	d8 01       	movw	r26, r16
    1676:	16 96       	adiw	r26, 0x06	; 6
    1678:	8c 91       	ld	r24, X
    167a:	89 2b       	or	r24, r25
    167c:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    167e:	d9 01       	movw	r26, r18
    1680:	8c 91       	ld	r24, X
    1682:	8b 7f       	andi	r24, 0xFB	; 251
    1684:	8c 93       	st	X, r24
          Can_set_idemsk();
    1686:	8c 91       	ld	r24, X
    1688:	81 60       	ori	r24, 0x01	; 1
    168a:	8c 93       	st	X, r24
          Can_config_rx();       
    168c:	80 81       	ld	r24, Z
    168e:	8f 73       	andi	r24, 0x3F	; 63
    1690:	80 83       	st	Z, r24
    1692:	80 81       	ld	r24, Z
    1694:	80 68       	ori	r24, 0x80	; 128
    1696:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1698:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    169a:	57 c2       	rjmp	.+1198   	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    169c:	f8 01       	movw	r30, r16
    169e:	87 85       	ldd	r24, Z+15	; 0x0f
    16a0:	88 23       	and	r24, r24
    16a2:	69 f1       	breq	.+90     	; 0x16fe <can_cmd+0x756>
    16a4:	94 81       	ldd	r25, Z+4	; 0x04
    16a6:	92 95       	swap	r25
    16a8:	96 95       	lsr	r25
    16aa:	97 70       	andi	r25, 0x07	; 7
    16ac:	85 81       	ldd	r24, Z+5	; 0x05
    16ae:	88 0f       	add	r24, r24
    16b0:	88 0f       	add	r24, r24
    16b2:	88 0f       	add	r24, r24
    16b4:	89 0f       	add	r24, r25
    16b6:	80 93 f3 00 	sts	0x00F3, r24
    16ba:	93 81       	ldd	r25, Z+3	; 0x03
    16bc:	92 95       	swap	r25
    16be:	96 95       	lsr	r25
    16c0:	97 70       	andi	r25, 0x07	; 7
    16c2:	84 81       	ldd	r24, Z+4	; 0x04
    16c4:	88 0f       	add	r24, r24
    16c6:	88 0f       	add	r24, r24
    16c8:	88 0f       	add	r24, r24
    16ca:	89 0f       	add	r24, r25
    16cc:	80 93 f2 00 	sts	0x00F2, r24
    16d0:	92 81       	ldd	r25, Z+2	; 0x02
    16d2:	92 95       	swap	r25
    16d4:	96 95       	lsr	r25
    16d6:	97 70       	andi	r25, 0x07	; 7
    16d8:	83 81       	ldd	r24, Z+3	; 0x03
    16da:	88 0f       	add	r24, r24
    16dc:	88 0f       	add	r24, r24
    16de:	88 0f       	add	r24, r24
    16e0:	89 0f       	add	r24, r25
    16e2:	80 93 f1 00 	sts	0x00F1, r24
    16e6:	82 81       	ldd	r24, Z+2	; 0x02
    16e8:	88 0f       	add	r24, r24
    16ea:	88 0f       	add	r24, r24
    16ec:	88 0f       	add	r24, r24
    16ee:	80 93 f0 00 	sts	0x00F0, r24
    16f2:	ef ee       	ldi	r30, 0xEF	; 239
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	80 61       	ori	r24, 0x10	; 16
    16fa:	80 83       	st	Z, r24
    16fc:	16 c0       	rjmp	.+44     	; 0x172a <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    16fe:	92 81       	ldd	r25, Z+2	; 0x02
    1700:	96 95       	lsr	r25
    1702:	96 95       	lsr	r25
    1704:	96 95       	lsr	r25
    1706:	83 81       	ldd	r24, Z+3	; 0x03
    1708:	82 95       	swap	r24
    170a:	88 0f       	add	r24, r24
    170c:	80 7e       	andi	r24, 0xE0	; 224
    170e:	89 0f       	add	r24, r25
    1710:	80 93 f3 00 	sts	0x00F3, r24
    1714:	82 81       	ldd	r24, Z+2	; 0x02
    1716:	82 95       	swap	r24
    1718:	88 0f       	add	r24, r24
    171a:	80 7e       	andi	r24, 0xE0	; 224
    171c:	80 93 f2 00 	sts	0x00F2, r24
    1720:	ef ee       	ldi	r30, 0xEF	; 239
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	80 81       	ld	r24, Z
    1726:	8f 7e       	andi	r24, 0xEF	; 239
    1728:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    172a:	c8 01       	movw	r24, r16
    172c:	0e 94 9b 07 	call	0xf36	; 0xf36 <get_idmask>
    1730:	dc 01       	movw	r26, r24
    1732:	cb 01       	movw	r24, r22
    1734:	89 83       	std	Y+1, r24	; 0x01
    1736:	9a 83       	std	Y+2, r25	; 0x02
    1738:	ab 83       	std	Y+3, r26	; 0x03
    173a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    173c:	9b 81       	ldd	r25, Y+3	; 0x03
    173e:	92 95       	swap	r25
    1740:	96 95       	lsr	r25
    1742:	97 70       	andi	r25, 0x07	; 7
    1744:	8c 81       	ldd	r24, Y+4	; 0x04
    1746:	88 0f       	add	r24, r24
    1748:	88 0f       	add	r24, r24
    174a:	88 0f       	add	r24, r24
    174c:	89 0f       	add	r24, r25
    174e:	80 93 f7 00 	sts	0x00F7, r24
    1752:	9a 81       	ldd	r25, Y+2	; 0x02
    1754:	92 95       	swap	r25
    1756:	96 95       	lsr	r25
    1758:	97 70       	andi	r25, 0x07	; 7
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	88 0f       	add	r24, r24
    175e:	88 0f       	add	r24, r24
    1760:	88 0f       	add	r24, r24
    1762:	89 0f       	add	r24, r25
    1764:	80 93 f6 00 	sts	0x00F6, r24
    1768:	99 81       	ldd	r25, Y+1	; 0x01
    176a:	92 95       	swap	r25
    176c:	96 95       	lsr	r25
    176e:	97 70       	andi	r25, 0x07	; 7
    1770:	8a 81       	ldd	r24, Y+2	; 0x02
    1772:	88 0f       	add	r24, r24
    1774:	88 0f       	add	r24, r24
    1776:	88 0f       	add	r24, r24
    1778:	89 0f       	add	r24, r25
    177a:	80 93 f5 00 	sts	0x00F5, r24
    177e:	89 81       	ldd	r24, Y+1	; 0x01
    1780:	88 0f       	add	r24, r24
    1782:	88 0f       	add	r24, r24
    1784:	88 0f       	add	r24, r24
    1786:	44 ef       	ldi	r20, 0xF4	; 244
    1788:	50 e0       	ldi	r21, 0x00	; 0
    178a:	fa 01       	movw	r30, r20
    178c:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    178e:	ef ee       	ldi	r30, 0xEF	; 239
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	90 81       	ld	r25, Z
    1794:	d8 01       	movw	r26, r16
    1796:	16 96       	adiw	r26, 0x06	; 6
    1798:	8c 91       	ld	r24, X
    179a:	16 97       	sbiw	r26, 0x06	; 6
    179c:	89 2b       	or	r24, r25
    179e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    17a0:	1e 96       	adiw	r26, 0x0e	; 14
    17a2:	1c 92       	st	X, r1
    17a4:	da 01       	movw	r26, r20
    17a6:	8c 91       	ld	r24, X
    17a8:	84 60       	ori	r24, 0x04	; 4
    17aa:	8c 93       	st	X, r24
    17ac:	80 ef       	ldi	r24, 0xF0	; 240
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	dc 01       	movw	r26, r24
    17b2:	2c 91       	ld	r18, X
    17b4:	2b 7f       	andi	r18, 0xFB	; 251
    17b6:	2c 93       	st	X, r18
          Can_set_idemsk();
    17b8:	da 01       	movw	r26, r20
    17ba:	8c 91       	ld	r24, X
    17bc:	81 60       	ori	r24, 0x01	; 1
    17be:	8c 93       	st	X, r24
          Can_config_rx();       
    17c0:	80 81       	ld	r24, Z
    17c2:	8f 73       	andi	r24, 0x3F	; 63
    17c4:	80 83       	st	Z, r24
    17c6:	80 81       	ld	r24, Z
    17c8:	80 68       	ori	r24, 0x80	; 128
    17ca:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17cc:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    17ce:	bd c1       	rjmp	.+890    	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    17d0:	f8 01       	movw	r30, r16
    17d2:	87 85       	ldd	r24, Z+15	; 0x0f
    17d4:	88 23       	and	r24, r24
    17d6:	69 f1       	breq	.+90     	; 0x1832 <can_cmd+0x88a>
    17d8:	94 81       	ldd	r25, Z+4	; 0x04
    17da:	92 95       	swap	r25
    17dc:	96 95       	lsr	r25
    17de:	97 70       	andi	r25, 0x07	; 7
    17e0:	85 81       	ldd	r24, Z+5	; 0x05
    17e2:	88 0f       	add	r24, r24
    17e4:	88 0f       	add	r24, r24
    17e6:	88 0f       	add	r24, r24
    17e8:	89 0f       	add	r24, r25
    17ea:	80 93 f3 00 	sts	0x00F3, r24
    17ee:	93 81       	ldd	r25, Z+3	; 0x03
    17f0:	92 95       	swap	r25
    17f2:	96 95       	lsr	r25
    17f4:	97 70       	andi	r25, 0x07	; 7
    17f6:	84 81       	ldd	r24, Z+4	; 0x04
    17f8:	88 0f       	add	r24, r24
    17fa:	88 0f       	add	r24, r24
    17fc:	88 0f       	add	r24, r24
    17fe:	89 0f       	add	r24, r25
    1800:	80 93 f2 00 	sts	0x00F2, r24
    1804:	92 81       	ldd	r25, Z+2	; 0x02
    1806:	92 95       	swap	r25
    1808:	96 95       	lsr	r25
    180a:	97 70       	andi	r25, 0x07	; 7
    180c:	83 81       	ldd	r24, Z+3	; 0x03
    180e:	88 0f       	add	r24, r24
    1810:	88 0f       	add	r24, r24
    1812:	88 0f       	add	r24, r24
    1814:	89 0f       	add	r24, r25
    1816:	80 93 f1 00 	sts	0x00F1, r24
    181a:	82 81       	ldd	r24, Z+2	; 0x02
    181c:	88 0f       	add	r24, r24
    181e:	88 0f       	add	r24, r24
    1820:	88 0f       	add	r24, r24
    1822:	80 93 f0 00 	sts	0x00F0, r24
    1826:	ef ee       	ldi	r30, 0xEF	; 239
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	80 61       	ori	r24, 0x10	; 16
    182e:	80 83       	st	Z, r24
    1830:	16 c0       	rjmp	.+44     	; 0x185e <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1832:	92 81       	ldd	r25, Z+2	; 0x02
    1834:	96 95       	lsr	r25
    1836:	96 95       	lsr	r25
    1838:	96 95       	lsr	r25
    183a:	83 81       	ldd	r24, Z+3	; 0x03
    183c:	82 95       	swap	r24
    183e:	88 0f       	add	r24, r24
    1840:	80 7e       	andi	r24, 0xE0	; 224
    1842:	89 0f       	add	r24, r25
    1844:	80 93 f3 00 	sts	0x00F3, r24
    1848:	82 81       	ldd	r24, Z+2	; 0x02
    184a:	82 95       	swap	r24
    184c:	88 0f       	add	r24, r24
    184e:	80 7e       	andi	r24, 0xE0	; 224
    1850:	80 93 f2 00 	sts	0x00F2, r24
    1854:	ef ee       	ldi	r30, 0xEF	; 239
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	8f 7e       	andi	r24, 0xEF	; 239
    185c:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    185e:	c8 01       	movw	r24, r16
    1860:	0e 94 9b 07 	call	0xf36	; 0xf36 <get_idmask>
    1864:	dc 01       	movw	r26, r24
    1866:	cb 01       	movw	r24, r22
    1868:	89 83       	std	Y+1, r24	; 0x01
    186a:	9a 83       	std	Y+2, r25	; 0x02
    186c:	ab 83       	std	Y+3, r26	; 0x03
    186e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1870:	9b 81       	ldd	r25, Y+3	; 0x03
    1872:	92 95       	swap	r25
    1874:	96 95       	lsr	r25
    1876:	97 70       	andi	r25, 0x07	; 7
    1878:	8c 81       	ldd	r24, Y+4	; 0x04
    187a:	88 0f       	add	r24, r24
    187c:	88 0f       	add	r24, r24
    187e:	88 0f       	add	r24, r24
    1880:	89 0f       	add	r24, r25
    1882:	80 93 f7 00 	sts	0x00F7, r24
    1886:	9a 81       	ldd	r25, Y+2	; 0x02
    1888:	92 95       	swap	r25
    188a:	96 95       	lsr	r25
    188c:	97 70       	andi	r25, 0x07	; 7
    188e:	8b 81       	ldd	r24, Y+3	; 0x03
    1890:	88 0f       	add	r24, r24
    1892:	88 0f       	add	r24, r24
    1894:	88 0f       	add	r24, r24
    1896:	89 0f       	add	r24, r25
    1898:	80 93 f6 00 	sts	0x00F6, r24
    189c:	99 81       	ldd	r25, Y+1	; 0x01
    189e:	92 95       	swap	r25
    18a0:	96 95       	lsr	r25
    18a2:	97 70       	andi	r25, 0x07	; 7
    18a4:	8a 81       	ldd	r24, Y+2	; 0x02
    18a6:	88 0f       	add	r24, r24
    18a8:	88 0f       	add	r24, r24
    18aa:	88 0f       	add	r24, r24
    18ac:	89 0f       	add	r24, r25
    18ae:	80 93 f5 00 	sts	0x00F5, r24
    18b2:	89 81       	ldd	r24, Y+1	; 0x01
    18b4:	88 0f       	add	r24, r24
    18b6:	88 0f       	add	r24, r24
    18b8:	88 0f       	add	r24, r24
    18ba:	44 ef       	ldi	r20, 0xF4	; 244
    18bc:	50 e0       	ldi	r21, 0x00	; 0
    18be:	fa 01       	movw	r30, r20
    18c0:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    18c2:	ef ee       	ldi	r30, 0xEF	; 239
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	90 81       	ld	r25, Z
    18c8:	d8 01       	movw	r26, r16
    18ca:	16 96       	adiw	r26, 0x06	; 6
    18cc:	8c 91       	ld	r24, X
    18ce:	16 97       	sbiw	r26, 0x06	; 6
    18d0:	89 2b       	or	r24, r25
    18d2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    18d4:	81 e0       	ldi	r24, 0x01	; 1
    18d6:	1e 96       	adiw	r26, 0x0e	; 14
    18d8:	8c 93       	st	X, r24
    18da:	da 01       	movw	r26, r20
    18dc:	8c 91       	ld	r24, X
    18de:	84 60       	ori	r24, 0x04	; 4
    18e0:	8c 93       	st	X, r24
    18e2:	80 ef       	ldi	r24, 0xF0	; 240
    18e4:	90 e0       	ldi	r25, 0x00	; 0
    18e6:	dc 01       	movw	r26, r24
    18e8:	2c 91       	ld	r18, X
    18ea:	24 60       	ori	r18, 0x04	; 4
    18ec:	2c 93       	st	X, r18
          Can_clear_rplv();
    18ee:	80 81       	ld	r24, Z
    18f0:	8f 7d       	andi	r24, 0xDF	; 223
    18f2:	80 83       	st	Z, r24
          Can_set_idemsk();
    18f4:	da 01       	movw	r26, r20
    18f6:	8c 91       	ld	r24, X
    18f8:	81 60       	ori	r24, 0x01	; 1
    18fa:	8c 93       	st	X, r24
          Can_config_rx();       
    18fc:	80 81       	ld	r24, Z
    18fe:	8f 73       	andi	r24, 0x3F	; 63
    1900:	80 83       	st	Z, r24
    1902:	80 81       	ld	r24, Z
    1904:	80 68       	ori	r24, 0x80	; 128
    1906:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1908:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    190a:	1f c1       	rjmp	.+574    	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    190c:	80 e0       	ldi	r24, 0x00	; 0
    190e:	2a ef       	ldi	r18, 0xFA	; 250
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	f8 01       	movw	r30, r16
    1914:	a7 81       	ldd	r26, Z+7	; 0x07
    1916:	b0 85       	ldd	r27, Z+8	; 0x08
    1918:	a8 0f       	add	r26, r24
    191a:	b1 1d       	adc	r27, r1
    191c:	9c 91       	ld	r25, X
    191e:	d9 01       	movw	r26, r18
    1920:	9c 93       	st	X, r25
    1922:	8f 5f       	subi	r24, 0xFF	; 255
    1924:	96 81       	ldd	r25, Z+6	; 0x06
    1926:	89 17       	cp	r24, r25
    1928:	a0 f3       	brcs	.-24     	; 0x1912 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    192a:	8f ef       	ldi	r24, 0xFF	; 255
    192c:	9f ef       	ldi	r25, 0xFF	; 255
    192e:	dc 01       	movw	r26, r24
    1930:	89 83       	std	Y+1, r24	; 0x01
    1932:	9a 83       	std	Y+2, r25	; 0x02
    1934:	ab 83       	std	Y+3, r26	; 0x03
    1936:	bc 83       	std	Y+4, r27	; 0x04
    1938:	9b 81       	ldd	r25, Y+3	; 0x03
    193a:	92 95       	swap	r25
    193c:	96 95       	lsr	r25
    193e:	97 70       	andi	r25, 0x07	; 7
    1940:	8c 81       	ldd	r24, Y+4	; 0x04
    1942:	88 0f       	add	r24, r24
    1944:	88 0f       	add	r24, r24
    1946:	88 0f       	add	r24, r24
    1948:	89 0f       	add	r24, r25
    194a:	80 93 f7 00 	sts	0x00F7, r24
    194e:	9a 81       	ldd	r25, Y+2	; 0x02
    1950:	92 95       	swap	r25
    1952:	96 95       	lsr	r25
    1954:	97 70       	andi	r25, 0x07	; 7
    1956:	8b 81       	ldd	r24, Y+3	; 0x03
    1958:	88 0f       	add	r24, r24
    195a:	88 0f       	add	r24, r24
    195c:	88 0f       	add	r24, r24
    195e:	89 0f       	add	r24, r25
    1960:	80 93 f6 00 	sts	0x00F6, r24
    1964:	99 81       	ldd	r25, Y+1	; 0x01
    1966:	92 95       	swap	r25
    1968:	96 95       	lsr	r25
    196a:	97 70       	andi	r25, 0x07	; 7
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	88 0f       	add	r24, r24
    1970:	88 0f       	add	r24, r24
    1972:	88 0f       	add	r24, r24
    1974:	89 0f       	add	r24, r25
    1976:	80 93 f5 00 	sts	0x00F5, r24
    197a:	89 81       	ldd	r24, Y+1	; 0x01
    197c:	88 0f       	add	r24, r24
    197e:	88 0f       	add	r24, r24
    1980:	88 0f       	add	r24, r24
    1982:	44 ef       	ldi	r20, 0xF4	; 244
    1984:	50 e0       	ldi	r21, 0x00	; 0
    1986:	fa 01       	movw	r30, r20
    1988:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    198a:	ef ee       	ldi	r30, 0xEF	; 239
    198c:	f0 e0       	ldi	r31, 0x00	; 0
    198e:	90 81       	ld	r25, Z
    1990:	d8 01       	movw	r26, r16
    1992:	16 96       	adiw	r26, 0x06	; 6
    1994:	8c 91       	ld	r24, X
    1996:	16 97       	sbiw	r26, 0x06	; 6
    1998:	89 2b       	or	r24, r25
    199a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	1e 96       	adiw	r26, 0x0e	; 14
    19a0:	8c 93       	st	X, r24
    19a2:	da 01       	movw	r26, r20
    19a4:	8c 91       	ld	r24, X
    19a6:	84 60       	ori	r24, 0x04	; 4
    19a8:	8c 93       	st	X, r24
    19aa:	80 ef       	ldi	r24, 0xF0	; 240
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	dc 01       	movw	r26, r24
    19b0:	2c 91       	ld	r18, X
    19b2:	24 60       	ori	r18, 0x04	; 4
    19b4:	2c 93       	st	X, r18
          Can_set_rplv();
    19b6:	80 81       	ld	r24, Z
    19b8:	80 62       	ori	r24, 0x20	; 32
    19ba:	80 83       	st	Z, r24
          Can_clear_idemsk();
    19bc:	da 01       	movw	r26, r20
    19be:	8c 91       	ld	r24, X
    19c0:	8e 7f       	andi	r24, 0xFE	; 254
    19c2:	8c 93       	st	X, r24
          Can_config_rx();       
    19c4:	80 81       	ld	r24, Z
    19c6:	8f 73       	andi	r24, 0x3F	; 63
    19c8:	80 83       	st	Z, r24
    19ca:	80 81       	ld	r24, Z
    19cc:	80 68       	ori	r24, 0x80	; 128
    19ce:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    19d0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    19d2:	bb c0       	rjmp	.+374    	; 0x1b4a <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    19d4:	f8 01       	movw	r30, r16
    19d6:	87 85       	ldd	r24, Z+15	; 0x0f
    19d8:	88 23       	and	r24, r24
    19da:	69 f1       	breq	.+90     	; 0x1a36 <can_cmd+0xa8e>
    19dc:	94 81       	ldd	r25, Z+4	; 0x04
    19de:	92 95       	swap	r25
    19e0:	96 95       	lsr	r25
    19e2:	97 70       	andi	r25, 0x07	; 7
    19e4:	85 81       	ldd	r24, Z+5	; 0x05
    19e6:	88 0f       	add	r24, r24
    19e8:	88 0f       	add	r24, r24
    19ea:	88 0f       	add	r24, r24
    19ec:	89 0f       	add	r24, r25
    19ee:	80 93 f3 00 	sts	0x00F3, r24
    19f2:	93 81       	ldd	r25, Z+3	; 0x03
    19f4:	92 95       	swap	r25
    19f6:	96 95       	lsr	r25
    19f8:	97 70       	andi	r25, 0x07	; 7
    19fa:	84 81       	ldd	r24, Z+4	; 0x04
    19fc:	88 0f       	add	r24, r24
    19fe:	88 0f       	add	r24, r24
    1a00:	88 0f       	add	r24, r24
    1a02:	89 0f       	add	r24, r25
    1a04:	80 93 f2 00 	sts	0x00F2, r24
    1a08:	92 81       	ldd	r25, Z+2	; 0x02
    1a0a:	92 95       	swap	r25
    1a0c:	96 95       	lsr	r25
    1a0e:	97 70       	andi	r25, 0x07	; 7
    1a10:	83 81       	ldd	r24, Z+3	; 0x03
    1a12:	88 0f       	add	r24, r24
    1a14:	88 0f       	add	r24, r24
    1a16:	88 0f       	add	r24, r24
    1a18:	89 0f       	add	r24, r25
    1a1a:	80 93 f1 00 	sts	0x00F1, r24
    1a1e:	82 81       	ldd	r24, Z+2	; 0x02
    1a20:	88 0f       	add	r24, r24
    1a22:	88 0f       	add	r24, r24
    1a24:	88 0f       	add	r24, r24
    1a26:	80 93 f0 00 	sts	0x00F0, r24
    1a2a:	ef ee       	ldi	r30, 0xEF	; 239
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
    1a30:	80 61       	ori	r24, 0x10	; 16
    1a32:	80 83       	st	Z, r24
    1a34:	16 c0       	rjmp	.+44     	; 0x1a62 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1a36:	92 81       	ldd	r25, Z+2	; 0x02
    1a38:	96 95       	lsr	r25
    1a3a:	96 95       	lsr	r25
    1a3c:	96 95       	lsr	r25
    1a3e:	83 81       	ldd	r24, Z+3	; 0x03
    1a40:	82 95       	swap	r24
    1a42:	88 0f       	add	r24, r24
    1a44:	80 7e       	andi	r24, 0xE0	; 224
    1a46:	89 0f       	add	r24, r25
    1a48:	80 93 f3 00 	sts	0x00F3, r24
    1a4c:	82 81       	ldd	r24, Z+2	; 0x02
    1a4e:	82 95       	swap	r24
    1a50:	88 0f       	add	r24, r24
    1a52:	80 7e       	andi	r24, 0xE0	; 224
    1a54:	80 93 f2 00 	sts	0x00F2, r24
    1a58:	ef ee       	ldi	r30, 0xEF	; 239
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	80 81       	ld	r24, Z
    1a5e:	8f 7e       	andi	r24, 0xEF	; 239
    1a60:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1a62:	f8 01       	movw	r30, r16
    1a64:	86 81       	ldd	r24, Z+6	; 0x06
    1a66:	88 23       	and	r24, r24
    1a68:	79 f0       	breq	.+30     	; 0x1a88 <can_cmd+0xae0>
    1a6a:	80 e0       	ldi	r24, 0x00	; 0
    1a6c:	2a ef       	ldi	r18, 0xFA	; 250
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	f8 01       	movw	r30, r16
    1a72:	a7 81       	ldd	r26, Z+7	; 0x07
    1a74:	b0 85       	ldd	r27, Z+8	; 0x08
    1a76:	a8 0f       	add	r26, r24
    1a78:	b1 1d       	adc	r27, r1
    1a7a:	9c 91       	ld	r25, X
    1a7c:	d9 01       	movw	r26, r18
    1a7e:	9c 93       	st	X, r25
    1a80:	8f 5f       	subi	r24, 0xFF	; 255
    1a82:	96 81       	ldd	r25, Z+6	; 0x06
    1a84:	89 17       	cp	r24, r25
    1a86:	a0 f3       	brcs	.-24     	; 0x1a70 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1a88:	c8 01       	movw	r24, r16
    1a8a:	0e 94 9b 07 	call	0xf36	; 0xf36 <get_idmask>
    1a8e:	dc 01       	movw	r26, r24
    1a90:	cb 01       	movw	r24, r22
    1a92:	89 83       	std	Y+1, r24	; 0x01
    1a94:	9a 83       	std	Y+2, r25	; 0x02
    1a96:	ab 83       	std	Y+3, r26	; 0x03
    1a98:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1a9a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a9c:	92 95       	swap	r25
    1a9e:	96 95       	lsr	r25
    1aa0:	97 70       	andi	r25, 0x07	; 7
    1aa2:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa4:	88 0f       	add	r24, r24
    1aa6:	88 0f       	add	r24, r24
    1aa8:	88 0f       	add	r24, r24
    1aaa:	89 0f       	add	r24, r25
    1aac:	80 93 f7 00 	sts	0x00F7, r24
    1ab0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab2:	92 95       	swap	r25
    1ab4:	96 95       	lsr	r25
    1ab6:	97 70       	andi	r25, 0x07	; 7
    1ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aba:	88 0f       	add	r24, r24
    1abc:	88 0f       	add	r24, r24
    1abe:	88 0f       	add	r24, r24
    1ac0:	89 0f       	add	r24, r25
    1ac2:	80 93 f6 00 	sts	0x00F6, r24
    1ac6:	99 81       	ldd	r25, Y+1	; 0x01
    1ac8:	92 95       	swap	r25
    1aca:	96 95       	lsr	r25
    1acc:	97 70       	andi	r25, 0x07	; 7
    1ace:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad0:	88 0f       	add	r24, r24
    1ad2:	88 0f       	add	r24, r24
    1ad4:	88 0f       	add	r24, r24
    1ad6:	89 0f       	add	r24, r25
    1ad8:	80 93 f5 00 	sts	0x00F5, r24
    1adc:	89 81       	ldd	r24, Y+1	; 0x01
    1ade:	88 0f       	add	r24, r24
    1ae0:	88 0f       	add	r24, r24
    1ae2:	88 0f       	add	r24, r24
    1ae4:	44 ef       	ldi	r20, 0xF4	; 244
    1ae6:	50 e0       	ldi	r21, 0x00	; 0
    1ae8:	fa 01       	movw	r30, r20
    1aea:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1aec:	ef ee       	ldi	r30, 0xEF	; 239
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	90 81       	ld	r25, Z
    1af2:	d8 01       	movw	r26, r16
    1af4:	16 96       	adiw	r26, 0x06	; 6
    1af6:	8c 91       	ld	r24, X
    1af8:	16 97       	sbiw	r26, 0x06	; 6
    1afa:	89 2b       	or	r24, r25
    1afc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	1e 96       	adiw	r26, 0x0e	; 14
    1b02:	8c 93       	st	X, r24
    1b04:	da 01       	movw	r26, r20
    1b06:	8c 91       	ld	r24, X
    1b08:	84 60       	ori	r24, 0x04	; 4
    1b0a:	8c 93       	st	X, r24
    1b0c:	80 ef       	ldi	r24, 0xF0	; 240
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	dc 01       	movw	r26, r24
    1b12:	2c 91       	ld	r18, X
    1b14:	24 60       	ori	r18, 0x04	; 4
    1b16:	2c 93       	st	X, r18
          Can_set_rplv();
    1b18:	80 81       	ld	r24, Z
    1b1a:	80 62       	ori	r24, 0x20	; 32
    1b1c:	80 83       	st	Z, r24
          Can_set_idemsk();
    1b1e:	da 01       	movw	r26, r20
    1b20:	8c 91       	ld	r24, X
    1b22:	81 60       	ori	r24, 0x01	; 1
    1b24:	8c 93       	st	X, r24
          Can_config_rx();       
    1b26:	80 81       	ld	r24, Z
    1b28:	8f 73       	andi	r24, 0x3F	; 63
    1b2a:	80 83       	st	Z, r24
    1b2c:	80 81       	ld	r24, Z
    1b2e:	80 68       	ori	r24, 0x80	; 128
    1b30:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b32:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1b34:	0a c0       	rjmp	.+20     	; 0x1b4a <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1b36:	f8 01       	movw	r30, r16
    1b38:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b3a:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1b3c:	06 c0       	rjmp	.+12     	; 0x1b4a <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1b3e:	8f e1       	ldi	r24, 0x1F	; 31
    1b40:	d8 01       	movw	r26, r16
    1b42:	19 96       	adiw	r26, 0x09	; 9
    1b44:	8c 93       	st	X, r24
    1b46:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1b48:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	df 91       	pop	r29
    1b54:	cf 91       	pop	r28
    1b56:	1f 91       	pop	r17
    1b58:	0f 91       	pop	r16
    1b5a:	08 95       	ret

00001b5c <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1b5c:	ef 92       	push	r14
    1b5e:	ff 92       	push	r15
    1b60:	1f 93       	push	r17
    1b62:	cf 93       	push	r28
    1b64:	df 93       	push	r29
    1b66:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1b68:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1b6a:	88 23       	and	r24, r24
    1b6c:	09 f4       	brne	.+2      	; 0x1b70 <can_get_status+0x14>
    1b6e:	96 c0       	rjmp	.+300    	; 0x1c9c <can_get_status+0x140>
    1b70:	8f 31       	cpi	r24, 0x1F	; 31
    1b72:	09 f4       	brne	.+2      	; 0x1b76 <can_get_status+0x1a>
    1b74:	95 c0       	rjmp	.+298    	; 0x1ca0 <can_get_status+0x144>
    1b76:	8f 3f       	cpi	r24, 0xFF	; 255
    1b78:	09 f4       	brne	.+2      	; 0x1b7c <can_get_status+0x20>
    1b7a:	94 c0       	rjmp	.+296    	; 0x1ca4 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1b7c:	88 81       	ld	r24, Y
    1b7e:	82 95       	swap	r24
    1b80:	80 7f       	andi	r24, 0xF0	; 240
    1b82:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1b86:	0e 94 42 05 	call	0xa84	; 0xa84 <can_get_mob_status>
    1b8a:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1b8c:	80 32       	cpi	r24, 0x20	; 32
    1b8e:	61 f0       	breq	.+24     	; 0x1ba8 <can_get_status+0x4c>
    1b90:	81 32       	cpi	r24, 0x21	; 33
    1b92:	20 f4       	brcc	.+8      	; 0x1b9c <can_get_status+0x40>
    1b94:	88 23       	and	r24, r24
    1b96:	09 f4       	brne	.+2      	; 0x1b9a <can_get_status+0x3e>
    1b98:	87 c0       	rjmp	.+270    	; 0x1ca8 <can_get_status+0x14c>
    1b9a:	76 c0       	rjmp	.+236    	; 0x1c88 <can_get_status+0x12c>
    1b9c:	80 34       	cpi	r24, 0x40	; 64
    1b9e:	09 f4       	brne	.+2      	; 0x1ba2 <can_get_status+0x46>
    1ba0:	68 c0       	rjmp	.+208    	; 0x1c72 <can_get_status+0x116>
    1ba2:	80 3a       	cpi	r24, 0xA0	; 160
    1ba4:	09 f0       	breq	.+2      	; 0x1ba8 <can_get_status+0x4c>
    1ba6:	70 c0       	rjmp	.+224    	; 0x1c88 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1ba8:	0f 2e       	mov	r0, r31
    1baa:	ff ee       	ldi	r31, 0xEF	; 239
    1bac:	ef 2e       	mov	r14, r31
    1bae:	ff 24       	eor	r15, r15
    1bb0:	f0 2d       	mov	r31, r0
    1bb2:	f7 01       	movw	r30, r14
    1bb4:	80 81       	ld	r24, Z
    1bb6:	8f 70       	andi	r24, 0x0F	; 15
    1bb8:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1bba:	8f 81       	ldd	r24, Y+7	; 0x07
    1bbc:	98 85       	ldd	r25, Y+8	; 0x08
    1bbe:	0e 94 55 05 	call	0xaaa	; 0xaaa <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1bc2:	80 91 f0 00 	lds	r24, 0x00F0
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	84 70       	andi	r24, 0x04	; 4
    1bca:	90 70       	andi	r25, 0x00	; 0
    1bcc:	95 95       	asr	r25
    1bce:	87 95       	ror	r24
    1bd0:	95 95       	asr	r25
    1bd2:	87 95       	ror	r24
    1bd4:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1bd6:	f7 01       	movw	r30, r14
    1bd8:	80 81       	ld	r24, Z
    1bda:	84 ff       	sbrs	r24, 4
    1bdc:	2d c0       	rjmp	.+90     	; 0x1c38 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1bde:	81 e0       	ldi	r24, 0x01	; 1
    1be0:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1be2:	e3 ef       	ldi	r30, 0xF3	; 243
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	86 95       	lsr	r24
    1bea:	86 95       	lsr	r24
    1bec:	86 95       	lsr	r24
    1bee:	8d 83       	std	Y+5, r24	; 0x05
    1bf0:	a2 ef       	ldi	r26, 0xF2	; 242
    1bf2:	b0 e0       	ldi	r27, 0x00	; 0
    1bf4:	8c 91       	ld	r24, X
    1bf6:	90 81       	ld	r25, Z
    1bf8:	92 95       	swap	r25
    1bfa:	99 0f       	add	r25, r25
    1bfc:	90 7e       	andi	r25, 0xE0	; 224
    1bfe:	86 95       	lsr	r24
    1c00:	86 95       	lsr	r24
    1c02:	86 95       	lsr	r24
    1c04:	89 0f       	add	r24, r25
    1c06:	8c 83       	std	Y+4, r24	; 0x04
    1c08:	e1 ef       	ldi	r30, 0xF1	; 241
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	9c 91       	ld	r25, X
    1c10:	92 95       	swap	r25
    1c12:	99 0f       	add	r25, r25
    1c14:	90 7e       	andi	r25, 0xE0	; 224
    1c16:	86 95       	lsr	r24
    1c18:	86 95       	lsr	r24
    1c1a:	86 95       	lsr	r24
    1c1c:	89 0f       	add	r24, r25
    1c1e:	8b 83       	std	Y+3, r24	; 0x03
    1c20:	80 91 f0 00 	lds	r24, 0x00F0
    1c24:	90 81       	ld	r25, Z
    1c26:	92 95       	swap	r25
    1c28:	99 0f       	add	r25, r25
    1c2a:	90 7e       	andi	r25, 0xE0	; 224
    1c2c:	86 95       	lsr	r24
    1c2e:	86 95       	lsr	r24
    1c30:	86 95       	lsr	r24
    1c32:	89 0f       	add	r24, r25
    1c34:	8a 83       	std	Y+2, r24	; 0x02
    1c36:	13 c0       	rjmp	.+38     	; 0x1c5e <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1c38:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1c3a:	e3 ef       	ldi	r30, 0xF3	; 243
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	80 81       	ld	r24, Z
    1c40:	82 95       	swap	r24
    1c42:	86 95       	lsr	r24
    1c44:	87 70       	andi	r24, 0x07	; 7
    1c46:	8b 83       	std	Y+3, r24	; 0x03
    1c48:	80 91 f2 00 	lds	r24, 0x00F2
    1c4c:	90 81       	ld	r25, Z
    1c4e:	99 0f       	add	r25, r25
    1c50:	99 0f       	add	r25, r25
    1c52:	99 0f       	add	r25, r25
    1c54:	82 95       	swap	r24
    1c56:	86 95       	lsr	r24
    1c58:	87 70       	andi	r24, 0x07	; 7
    1c5a:	89 0f       	add	r24, r25
    1c5c:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1c5e:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c60:	ef ee       	ldi	r30, 0xEF	; 239
    1c62:	f0 e0       	ldi	r31, 0x00	; 0
    1c64:	80 81       	ld	r24, Z
    1c66:	8f 73       	andi	r24, 0x3F	; 63
    1c68:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c6a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c6e:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c70:	1c c0       	rjmp	.+56     	; 0x1caa <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1c72:	80 e4       	ldi	r24, 0x40	; 64
    1c74:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c76:	ef ee       	ldi	r30, 0xEF	; 239
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	8f 73       	andi	r24, 0x3F	; 63
    1c7e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c80:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c84:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c86:	11 c0       	rjmp	.+34     	; 0x1caa <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1c88:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c8a:	ef ee       	ldi	r30, 0xEF	; 239
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	80 81       	ld	r24, Z
    1c90:	8f 73       	andi	r24, 0x3F	; 63
    1c92:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c94:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1c98:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1c9a:	07 c0       	rjmp	.+14     	; 0x1caa <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1c9c:	82 e0       	ldi	r24, 0x02	; 2
    1c9e:	05 c0       	rjmp	.+10     	; 0x1caa <can_get_status+0x14e>
    1ca0:	82 e0       	ldi	r24, 0x02	; 2
    1ca2:	03 c0       	rjmp	.+6      	; 0x1caa <can_get_status+0x14e>
    1ca4:	82 e0       	ldi	r24, 0x02	; 2
    1ca6:	01 c0       	rjmp	.+2      	; 0x1caa <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1ca8:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1caa:	df 91       	pop	r29
    1cac:	cf 91       	pop	r28
    1cae:	1f 91       	pop	r17
    1cb0:	ff 90       	pop	r15
    1cb2:	ef 90       	pop	r14
    1cb4:	08 95       	ret

00001cb6 <display_make_display_line_min_av_max_volt>:
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
}/* end display_make_display_line_percent */

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1cb6:	cf 93       	push	r28
    1cb8:	fc 01       	movw	r30, r24
    1cba:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cbc:	c4 e6       	ldi	r28, 0x64	; 100
    1cbe:	86 2f       	mov	r24, r22
    1cc0:	6c 2f       	mov	r22, r28
    1cc2:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1cc6:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cc8:	80 83       	st	Z, r24
    1cca:	be e2       	ldi	r27, 0x2E	; 46
    1ccc:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cce:	5a e0       	ldi	r21, 0x0A	; 10
    1cd0:	83 2f       	mov	r24, r19
    1cd2:	65 2f       	mov	r22, r21
    1cd4:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1cd8:	39 2f       	mov	r19, r25
    1cda:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1cde:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce0:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ce2:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce4:	33 83       	std	Z+3, r19	; 0x03
    1ce6:	a6 e5       	ldi	r26, 0x56	; 86
    1ce8:	a4 83       	std	Z+4, r26	; 0x04
    1cea:	30 e2       	ldi	r19, 0x20	; 32
    1cec:	35 83       	std	Z+5, r19	; 0x05
    1cee:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cf0:	84 2f       	mov	r24, r20
    1cf2:	6c 2f       	mov	r22, r28
    1cf4:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1cf8:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cfa:	87 83       	std	Z+7, r24	; 0x07
    1cfc:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cfe:	84 2f       	mov	r24, r20
    1d00:	65 2f       	mov	r22, r21
    1d02:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d06:	49 2f       	mov	r20, r25
    1d08:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d0c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d0e:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d10:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d12:	42 87       	std	Z+10, r20	; 0x0a
    1d14:	a3 87       	std	Z+11, r26	; 0x0b
    1d16:	34 87       	std	Z+12, r19	; 0x0c
    1d18:	35 87       	std	Z+13, r19	; 0x0d
    1d1a:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d1c:	82 2f       	mov	r24, r18
    1d1e:	6c 2f       	mov	r22, r28
    1d20:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d24:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d26:	87 87       	std	Z+15, r24	; 0x0f
    1d28:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d2a:	82 2f       	mov	r24, r18
    1d2c:	65 2f       	mov	r22, r21
    1d2e:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d32:	29 2f       	mov	r18, r25
    1d34:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d38:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d3a:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d3c:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d3e:	22 8b       	std	Z+18, r18	; 0x12
    1d40:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1d42:	cf 91       	pop	r28
    1d44:	08 95       	ret

00001d46 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d46:	1f 93       	push	r17
    1d48:	cf 93       	push	r28
    1d4a:	df 93       	push	r29
    1d4c:	cd b7       	in	r28, 0x3d	; 61
    1d4e:	de b7       	in	r29, 0x3e	; 62
    1d50:	64 97       	sbiw	r28, 0x14	; 20
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	f8 94       	cli
    1d56:	de bf       	out	0x3e, r29	; 62
    1d58:	0f be       	out	0x3f, r0	; 63
    1d5a:	cd bf       	out	0x3d, r28	; 61
    1d5c:	58 2f       	mov	r21, r24
    1d5e:	19 2f       	mov	r17, r25
    1d60:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1d62:	ce 01       	movw	r24, r28
    1d64:	01 96       	adiw	r24, 0x01	; 1
    1d66:	e0 e0       	ldi	r30, 0x00	; 0
    1d68:	f1 e0       	ldi	r31, 0x01	; 1
    1d6a:	24 e1       	ldi	r18, 0x14	; 20
    1d6c:	01 90       	ld	r0, Z+
    1d6e:	dc 01       	movw	r26, r24
    1d70:	0d 92       	st	X+, r0
    1d72:	cd 01       	movw	r24, r26
    1d74:	21 50       	subi	r18, 0x01	; 1
    1d76:	d1 f7       	brne	.-12     	; 0x1d6c <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d78:	84 2f       	mov	r24, r20
    1d7a:	6a e0       	ldi	r22, 0x0A	; 10
    1d7c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d80:	b8 2f       	mov	r27, r24
    1d82:	6b e0       	ldi	r22, 0x0B	; 11
    1d84:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1d88:	29 2f       	mov	r18, r25
    1d8a:	30 e0       	ldi	r19, 0x00	; 0
    1d8c:	12 16       	cp	r1, r18
    1d8e:	13 06       	cpc	r1, r19
    1d90:	44 f0       	brlt	.+16     	; 0x1da2 <display_make_display_line_percent_bar+0x5c>
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d96:	fe 01       	movw	r30, r28
    1d98:	e2 0f       	add	r30, r18
    1d9a:	f3 1f       	adc	r31, r19
    1d9c:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1d9e:	8a e2       	ldi	r24, 0x2A	; 42
    1da0:	0f c0       	rjmp	.+30     	; 0x1dc0 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1da2:	fe 01       	movw	r30, r28
    1da4:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1da6:	bf 01       	movw	r22, r30
    1da8:	69 0f       	add	r22, r25
    1daa:	71 1d       	adc	r23, r1
    1dac:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1dae:	66 e1       	ldi	r22, 0x16	; 22
    1db0:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1db2:	e8 17       	cp	r30, r24
    1db4:	f9 07       	cpc	r31, r25
    1db6:	e1 f7       	brne	.-8      	; 0x1db0 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1db8:	2a 30       	cpi	r18, 0x0A	; 10
    1dba:	31 05       	cpc	r19, r1
    1dbc:	64 f3       	brlt	.-40     	; 0x1d96 <display_make_display_line_percent_bar+0x50>
    1dbe:	06 c0       	rjmp	.+12     	; 0x1dcc <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1dc0:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dc2:	2f 5f       	subi	r18, 0xFF	; 255
    1dc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc6:	2a 30       	cpi	r18, 0x0A	; 10
    1dc8:	31 05       	cpc	r19, r1
    1dca:	d4 f3       	brlt	.-12     	; 0x1dc0 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1dcc:	44 56       	subi	r20, 0x64	; 100
    1dce:	44 36       	cpi	r20, 0x64	; 100
    1dd0:	30 f4       	brcc	.+12     	; 0x1dde <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1dd2:	fe 01       	movw	r30, r28
    1dd4:	e2 0f       	add	r30, r18
    1dd6:	f3 1f       	adc	r31, r19
    1dd8:	81 e3       	ldi	r24, 0x31	; 49
    1dda:	86 83       	std	Z+6, r24	; 0x06
    1ddc:	05 c0       	rjmp	.+10     	; 0x1de8 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1dde:	fe 01       	movw	r30, r28
    1de0:	e2 0f       	add	r30, r18
    1de2:	f3 1f       	adc	r31, r19
    1de4:	80 e2       	ldi	r24, 0x20	; 32
    1de6:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1de8:	fe 01       	movw	r30, r28
    1dea:	e2 0f       	add	r30, r18
    1dec:	f3 1f       	adc	r31, r19
    1dee:	8b 2f       	mov	r24, r27
    1df0:	6a e0       	ldi	r22, 0x0A	; 10
    1df2:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1df6:	90 5d       	subi	r25, 0xD0	; 208
    1df8:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1dfa:	fe 01       	movw	r30, r28
    1dfc:	e2 0f       	add	r30, r18
    1dfe:	f3 1f       	adc	r31, r19
    1e00:	80 e3       	ldi	r24, 0x30	; 48
    1e02:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1e04:	85 e2       	ldi	r24, 0x25	; 37
    1e06:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1e08:	e5 2f       	mov	r30, r21
    1e0a:	f1 2f       	mov	r31, r17
    1e0c:	de 01       	movw	r26, r28
    1e0e:	11 96       	adiw	r26, 0x01	; 1
    1e10:	84 e1       	ldi	r24, 0x14	; 20
    1e12:	0d 90       	ld	r0, X+
    1e14:	01 92       	st	Z+, r0
    1e16:	81 50       	subi	r24, 0x01	; 1
    1e18:	e1 f7       	brne	.-8      	; 0x1e12 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1e1a:	64 96       	adiw	r28, 0x14	; 20
    1e1c:	0f b6       	in	r0, 0x3f	; 63
    1e1e:	f8 94       	cli
    1e20:	de bf       	out	0x3e, r29	; 62
    1e22:	0f be       	out	0x3f, r0	; 63
    1e24:	cd bf       	out	0x3d, r28	; 61
    1e26:	df 91       	pop	r29
    1e28:	cf 91       	pop	r28
    1e2a:	1f 91       	pop	r17
    1e2c:	08 95       	ret

00001e2e <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1e2e:	fc 01       	movw	r30, r24
    1e30:	86 2f       	mov	r24, r22
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
	memcpy(dpl,dpl_volt,20);
    1e32:	30 e2       	ldi	r19, 0x20	; 32
    1e34:	30 83       	st	Z, r19
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e36:	5a e0       	ldi	r21, 0x0A	; 10
    1e38:	65 2f       	mov	r22, r21
    1e3a:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e3e:	a9 2f       	mov	r26, r25
    1e40:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e44:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e46:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e48:	a0 5d       	subi	r26, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e4a:	a2 83       	std	Z+2, r26	; 0x02
    1e4c:	b0 eb       	ldi	r27, 0xB0	; 176
    1e4e:	b3 83       	std	Z+3, r27	; 0x03
    1e50:	a3 e4       	ldi	r26, 0x43	; 67
    1e52:	a4 83       	std	Z+4, r26	; 0x04
    1e54:	35 83       	std	Z+5, r19	; 0x05
    1e56:	36 83       	std	Z+6, r19	; 0x06
    1e58:	37 83       	std	Z+7, r19	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e5a:	84 2f       	mov	r24, r20
    1e5c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e60:	49 2f       	mov	r20, r25
    1e62:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e66:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e68:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e6a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e6c:	41 87       	std	Z+9, r20	; 0x09
    1e6e:	b2 87       	std	Z+10, r27	; 0x0a
    1e70:	a3 87       	std	Z+11, r26	; 0x0b
    1e72:	34 87       	std	Z+12, r19	; 0x0c
    1e74:	35 87       	std	Z+13, r19	; 0x0d
    1e76:	36 87       	std	Z+14, r19	; 0x0e
    1e78:	37 87       	std	Z+15, r19	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e7a:	82 2f       	mov	r24, r18
    1e7c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e80:	29 2f       	mov	r18, r25
    1e82:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1e86:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e88:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e8a:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e8c:	21 8b       	std	Z+17, r18	; 0x11
    1e8e:	b2 8b       	std	Z+18, r27	; 0x12
    1e90:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1e92:	08 95       	ret

00001e94 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1e94:	fc 01       	movw	r30, r24
    1e96:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1e98:	20 e2       	ldi	r18, 0x20	; 32
    1e9a:	20 83       	st	Z, r18
    1e9c:	21 83       	std	Z+1, r18	; 0x01
    1e9e:	22 83       	std	Z+2, r18	; 0x02
    1ea0:	23 83       	std	Z+3, r18	; 0x03
    1ea2:	24 83       	std	Z+4, r18	; 0x04
    1ea4:	25 83       	std	Z+5, r18	; 0x05
    1ea6:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ea8:	86 2f       	mov	r24, r22
    1eaa:	64 e6       	ldi	r22, 0x64	; 100
    1eac:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1eb0:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eb2:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1eb4:	3a e0       	ldi	r19, 0x0A	; 10
    1eb6:	84 2f       	mov	r24, r20
    1eb8:	63 2f       	mov	r22, r19
    1eba:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1ebe:	49 2f       	mov	r20, r25
    1ec0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    1ec4:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ec6:	90 87       	std	Z+8, r25	; 0x08
    1ec8:	8e e2       	ldi	r24, 0x2E	; 46
    1eca:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ecc:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ece:	42 87       	std	Z+10, r20	; 0x0a
    1ed0:	86 e5       	ldi	r24, 0x56	; 86
    1ed2:	83 87       	std	Z+11, r24	; 0x0b
    1ed4:	24 87       	std	Z+12, r18	; 0x0c
    1ed6:	25 87       	std	Z+13, r18	; 0x0d
    1ed8:	26 87       	std	Z+14, r18	; 0x0e
    1eda:	27 87       	std	Z+15, r18	; 0x0f
    1edc:	20 8b       	std	Z+16, r18	; 0x10
    1ede:	21 8b       	std	Z+17, r18	; 0x11
    1ee0:	22 8b       	std	Z+18, r18	; 0x12
    1ee2:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1ee4:	08 95       	ret

00001ee6 <display_make_display_line_error_or_message>:
	
} /*end display_make_display_line_motor_temp*/



void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1ee6:	1f 93       	push	r17
    1ee8:	cf 93       	push	r28
    1eea:	df 93       	push	r29
    1eec:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1eee:	36 2f       	mov	r19, r22
    1ef0:	3a 50       	subi	r19, 0x0A	; 10
    1ef2:	3a 30       	cpi	r19, 0x0A	; 10
    1ef4:	18 f0       	brcs	.+6      	; 0x1efc <display_make_display_line_error_or_message+0x16>
    1ef6:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1ef8:	10 e0       	ldi	r17, 0x00	; 0
    1efa:	01 c0       	rjmp	.+2      	; 0x1efe <display_make_display_line_error_or_message+0x18>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1efc:	11 e0       	ldi	r17, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1efe:	e3 2f       	mov	r30, r19
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	e6 5b       	subi	r30, 0xB6	; 182
    1f04:	ff 4f       	sbci	r31, 0xFF	; 255
    1f06:	ee 0f       	add	r30, r30
    1f08:	ff 1f       	adc	r31, r31
    1f0a:	05 90       	lpm	r0, Z+
    1f0c:	f4 91       	lpm	r31, Z
    1f0e:	e0 2d       	mov	r30, r0
    1f10:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1f12:	fe 01       	movw	r30, r28
    1f14:	a8 e6       	ldi	r26, 0x68	; 104
    1f16:	b7 e0       	ldi	r27, 0x07	; 7
    1f18:	84 e1       	ldi	r24, 0x14	; 20
    1f1a:	0d 90       	ld	r0, X+
    1f1c:	01 92       	st	Z+, r0
    1f1e:	81 50       	subi	r24, 0x01	; 1
    1f20:	e1 f7       	brne	.-8      	; 0x1f1a <display_make_display_line_error_or_message+0x34>
    1f22:	8b c1       	rjmp	.+790    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1f24:	fe 01       	movw	r30, r28
    1f26:	a4 e5       	ldi	r26, 0x54	; 84
    1f28:	b7 e0       	ldi	r27, 0x07	; 7
    1f2a:	84 e1       	ldi	r24, 0x14	; 20
    1f2c:	0d 90       	ld	r0, X+
    1f2e:	01 92       	st	Z+, r0
    1f30:	81 50       	subi	r24, 0x01	; 1
    1f32:	e1 f7       	brne	.-8      	; 0x1f2c <display_make_display_line_error_or_message+0x46>
    1f34:	82 c1       	rjmp	.+772    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1f36:	fe 01       	movw	r30, r28
    1f38:	ac e2       	ldi	r26, 0x2C	; 44
    1f3a:	b7 e0       	ldi	r27, 0x07	; 7
    1f3c:	84 e1       	ldi	r24, 0x14	; 20
    1f3e:	0d 90       	ld	r0, X+
    1f40:	01 92       	st	Z+, r0
    1f42:	81 50       	subi	r24, 0x01	; 1
    1f44:	e1 f7       	brne	.-8      	; 0x1f3e <display_make_display_line_error_or_message+0x58>
    1f46:	79 c1       	rjmp	.+754    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1f48:	fe 01       	movw	r30, r28
    1f4a:	a8 e1       	ldi	r26, 0x18	; 24
    1f4c:	b7 e0       	ldi	r27, 0x07	; 7
    1f4e:	84 e1       	ldi	r24, 0x14	; 20
    1f50:	0d 90       	ld	r0, X+
    1f52:	01 92       	st	Z+, r0
    1f54:	81 50       	subi	r24, 0x01	; 1
    1f56:	e1 f7       	brne	.-8      	; 0x1f50 <display_make_display_line_error_or_message+0x6a>
    1f58:	70 c1       	rjmp	.+736    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1f5a:	fe 01       	movw	r30, r28
    1f5c:	a4 e0       	ldi	r26, 0x04	; 4
    1f5e:	b7 e0       	ldi	r27, 0x07	; 7
    1f60:	84 e1       	ldi	r24, 0x14	; 20
    1f62:	0d 90       	ld	r0, X+
    1f64:	01 92       	st	Z+, r0
    1f66:	81 50       	subi	r24, 0x01	; 1
    1f68:	e1 f7       	brne	.-8      	; 0x1f62 <display_make_display_line_error_or_message+0x7c>
    1f6a:	67 c1       	rjmp	.+718    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_RELAY:
			memcpy(dpl,display_line_error_bms_relay,20);
    1f6c:	fe 01       	movw	r30, r28
    1f6e:	a8 e7       	ldi	r26, 0x78	; 120
    1f70:	b6 e0       	ldi	r27, 0x06	; 6
    1f72:	84 e1       	ldi	r24, 0x14	; 20
    1f74:	0d 90       	ld	r0, X+
    1f76:	01 92       	st	Z+, r0
    1f78:	81 50       	subi	r24, 0x01	; 1
    1f7a:	e1 f7       	brne	.-8      	; 0x1f74 <display_make_display_line_error_or_message+0x8e>
    1f7c:	5e c1       	rjmp	.+700    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1f7e:	fe 01       	movw	r30, r28
    1f80:	a0 ef       	ldi	r26, 0xF0	; 240
    1f82:	b6 e0       	ldi	r27, 0x06	; 6
    1f84:	84 e1       	ldi	r24, 0x14	; 20
    1f86:	0d 90       	ld	r0, X+
    1f88:	01 92       	st	Z+, r0
    1f8a:	81 50       	subi	r24, 0x01	; 1
    1f8c:	e1 f7       	brne	.-8      	; 0x1f86 <display_make_display_line_error_or_message+0xa0>
    1f8e:	55 c1       	rjmp	.+682    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1f90:	fe 01       	movw	r30, r28
    1f92:	ac ed       	ldi	r26, 0xDC	; 220
    1f94:	b6 e0       	ldi	r27, 0x06	; 6
    1f96:	84 e1       	ldi	r24, 0x14	; 20
    1f98:	0d 90       	ld	r0, X+
    1f9a:	01 92       	st	Z+, r0
    1f9c:	81 50       	subi	r24, 0x01	; 1
    1f9e:	e1 f7       	brne	.-8      	; 0x1f98 <display_make_display_line_error_or_message+0xb2>
    1fa0:	4c c1       	rjmp	.+664    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	a8 ec       	ldi	r26, 0xC8	; 200
    1fa6:	b6 e0       	ldi	r27, 0x06	; 6
    1fa8:	84 e1       	ldi	r24, 0x14	; 20
    1faa:	0d 90       	ld	r0, X+
    1fac:	01 92       	st	Z+, r0
    1fae:	81 50       	subi	r24, 0x01	; 1
    1fb0:	e1 f7       	brne	.-8      	; 0x1faa <display_make_display_line_error_or_message+0xc4>
    1fb2:	43 c1       	rjmp	.+646    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1fb4:	fe 01       	movw	r30, r28
    1fb6:	a4 eb       	ldi	r26, 0xB4	; 180
    1fb8:	b6 e0       	ldi	r27, 0x06	; 6
    1fba:	84 e1       	ldi	r24, 0x14	; 20
    1fbc:	0d 90       	ld	r0, X+
    1fbe:	01 92       	st	Z+, r0
    1fc0:	81 50       	subi	r24, 0x01	; 1
    1fc2:	e1 f7       	brne	.-8      	; 0x1fbc <display_make_display_line_error_or_message+0xd6>
    1fc4:	3a c1       	rjmp	.+628    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;		
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_error_bms_undervoltage,20);
    1fc6:	fe 01       	movw	r30, r28
    1fc8:	a0 e0       	ldi	r26, 0x00	; 0
    1fca:	b6 e0       	ldi	r27, 0x06	; 6
    1fcc:	84 e1       	ldi	r24, 0x14	; 20
    1fce:	0d 90       	ld	r0, X+
    1fd0:	01 92       	st	Z+, r0
    1fd2:	81 50       	subi	r24, 0x01	; 1
    1fd4:	e1 f7       	brne	.-8      	; 0x1fce <display_make_display_line_error_or_message+0xe8>
    1fd6:	31 c1       	rjmp	.+610    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_error_bms_overcurrent,20);
    1fd8:	fe 01       	movw	r30, r28
    1fda:	ac ee       	ldi	r26, 0xEC	; 236
    1fdc:	b5 e0       	ldi	r27, 0x05	; 5
    1fde:	84 e1       	ldi	r24, 0x14	; 20
    1fe0:	0d 90       	ld	r0, X+
    1fe2:	01 92       	st	Z+, r0
    1fe4:	81 50       	subi	r24, 0x01	; 1
    1fe6:	e1 f7       	brne	.-8      	; 0x1fe0 <display_make_display_line_error_or_message+0xfa>
    1fe8:	28 c1       	rjmp	.+592    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_error_bms_overtemp,20);
    1fea:	fe 01       	movw	r30, r28
    1fec:	a8 ed       	ldi	r26, 0xD8	; 216
    1fee:	b5 e0       	ldi	r27, 0x05	; 5
    1ff0:	84 e1       	ldi	r24, 0x14	; 20
    1ff2:	0d 90       	ld	r0, X+
    1ff4:	01 92       	st	Z+, r0
    1ff6:	81 50       	subi	r24, 0x01	; 1
    1ff8:	e1 f7       	brne	.-8      	; 0x1ff2 <display_make_display_line_error_or_message+0x10c>
    1ffa:	1f c1       	rjmp	.+574    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_DISCHARGE_TEMP:
			memcpy(dpl,display_line_error_bms_dischargetemp,20);
    1ffc:	fe 01       	movw	r30, r28
    1ffe:	a4 ec       	ldi	r26, 0xC4	; 196
    2000:	b5 e0       	ldi	r27, 0x05	; 5
    2002:	84 e1       	ldi	r24, 0x14	; 20
    2004:	0d 90       	ld	r0, X+
    2006:	01 92       	st	Z+, r0
    2008:	81 50       	subi	r24, 0x01	; 1
    200a:	e1 f7       	brne	.-8      	; 0x2004 <display_make_display_line_error_or_message+0x11e>
    200c:	16 c1       	rjmp	.+556    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_TOTAL_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_total_voltage_low,20);
    200e:	fe 01       	movw	r30, r28
    2010:	ac e3       	ldi	r26, 0x3C	; 60
    2012:	b6 e0       	ldi	r27, 0x06	; 6
    2014:	84 e1       	ldi	r24, 0x14	; 20
    2016:	0d 90       	ld	r0, X+
    2018:	01 92       	st	Z+, r0
    201a:	81 50       	subi	r24, 0x01	; 1
    201c:	e1 f7       	brne	.-8      	; 0x2016 <display_make_display_line_error_or_message+0x130>
    201e:	0d c1       	rjmp	.+538    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_SHUNT_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_shunt_voltage_low,20);
    2020:	fe 01       	movw	r30, r28
    2022:	a8 e2       	ldi	r26, 0x28	; 40
    2024:	b6 e0       	ldi	r27, 0x06	; 6
    2026:	84 e1       	ldi	r24, 0x14	; 20
    2028:	0d 90       	ld	r0, X+
    202a:	01 92       	st	Z+, r0
    202c:	81 50       	subi	r24, 0x01	; 1
    202e:	e1 f7       	brne	.-8      	; 0x2028 <display_make_display_line_error_or_message+0x142>
    2030:	04 c1       	rjmp	.+520    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_DC_LINK_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_dc_link_voltage_low,20);
    2032:	fe 01       	movw	r30, r28
    2034:	a4 e1       	ldi	r26, 0x14	; 20
    2036:	b6 e0       	ldi	r27, 0x06	; 6
    2038:	84 e1       	ldi	r24, 0x14	; 20
    203a:	0d 90       	ld	r0, X+
    203c:	01 92       	st	Z+, r0
    203e:	81 50       	subi	r24, 0x01	; 1
    2040:	e1 f7       	brne	.-8      	; 0x203a <display_make_display_line_error_or_message+0x154>
    2042:	fb c0       	rjmp	.+502    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_THROTTLE_FAIL:
			memcpy(dpl,display_line_throttle_fail,20);
    2044:	fe 01       	movw	r30, r28
    2046:	a0 eb       	ldi	r26, 0xB0	; 176
    2048:	b5 e0       	ldi	r27, 0x05	; 5
    204a:	84 e1       	ldi	r24, 0x14	; 20
    204c:	0d 90       	ld	r0, X+
    204e:	01 92       	st	Z+, r0
    2050:	81 50       	subi	r24, 0x01	; 1
    2052:	e1 f7       	brne	.-8      	; 0x204c <display_make_display_line_error_or_message+0x166>
    2054:	f2 c0       	rjmp	.+484    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BRAKE_FORCE_FAIL:
			memcpy(dpl,display_line_brake_force_fail,20);
    2056:	fe 01       	movw	r30, r28
    2058:	ac e9       	ldi	r26, 0x9C	; 156
    205a:	b5 e0       	ldi	r27, 0x05	; 5
    205c:	84 e1       	ldi	r24, 0x14	; 20
    205e:	0d 90       	ld	r0, X+
    2060:	01 92       	st	Z+, r0
    2062:	81 50       	subi	r24, 0x01	; 1
    2064:	e1 f7       	brne	.-8      	; 0x205e <display_make_display_line_error_or_message+0x178>
    2066:	e9 c0       	rjmp	.+466    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    2068:	fe 01       	movw	r30, r28
    206a:	a8 e8       	ldi	r26, 0x88	; 136
    206c:	b5 e0       	ldi	r27, 0x05	; 5
    206e:	84 e1       	ldi	r24, 0x14	; 20
    2070:	0d 90       	ld	r0, X+
    2072:	01 92       	st	Z+, r0
    2074:	81 50       	subi	r24, 0x01	; 1
    2076:	e1 f7       	brne	.-8      	; 0x2070 <display_make_display_line_error_or_message+0x18a>
    2078:	e0 c0       	rjmp	.+448    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    207a:	fe 01       	movw	r30, r28
    207c:	a4 e7       	ldi	r26, 0x74	; 116
    207e:	b5 e0       	ldi	r27, 0x05	; 5
    2080:	84 e1       	ldi	r24, 0x14	; 20
    2082:	0d 90       	ld	r0, X+
    2084:	01 92       	st	Z+, r0
    2086:	81 50       	subi	r24, 0x01	; 1
    2088:	e1 f7       	brne	.-8      	; 0x2082 <display_make_display_line_error_or_message+0x19c>
    208a:	d7 c0       	rjmp	.+430    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    208c:	fe 01       	movw	r30, r28
    208e:	a0 e6       	ldi	r26, 0x60	; 96
    2090:	b5 e0       	ldi	r27, 0x05	; 5
    2092:	84 e1       	ldi	r24, 0x14	; 20
    2094:	0d 90       	ld	r0, X+
    2096:	01 92       	st	Z+, r0
    2098:	81 50       	subi	r24, 0x01	; 1
    209a:	e1 f7       	brne	.-8      	; 0x2094 <display_make_display_line_error_or_message+0x1ae>
    209c:	ce c0       	rjmp	.+412    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    209e:	fe 01       	movw	r30, r28
    20a0:	ac e4       	ldi	r26, 0x4C	; 76
    20a2:	b5 e0       	ldi	r27, 0x05	; 5
    20a4:	84 e1       	ldi	r24, 0x14	; 20
    20a6:	0d 90       	ld	r0, X+
    20a8:	01 92       	st	Z+, r0
    20aa:	81 50       	subi	r24, 0x01	; 1
    20ac:	e1 f7       	brne	.-8      	; 0x20a6 <display_make_display_line_error_or_message+0x1c0>
    20ae:	c5 c0       	rjmp	.+394    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    20b0:	fe 01       	movw	r30, r28
    20b2:	a8 e3       	ldi	r26, 0x38	; 56
    20b4:	b5 e0       	ldi	r27, 0x05	; 5
    20b6:	84 e1       	ldi	r24, 0x14	; 20
    20b8:	0d 90       	ld	r0, X+
    20ba:	01 92       	st	Z+, r0
    20bc:	81 50       	subi	r24, 0x01	; 1
    20be:	e1 f7       	brne	.-8      	; 0x20b8 <display_make_display_line_error_or_message+0x1d2>
    20c0:	bc c0       	rjmp	.+376    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    20c2:	fe 01       	movw	r30, r28
    20c4:	a4 e2       	ldi	r26, 0x24	; 36
    20c6:	b5 e0       	ldi	r27, 0x05	; 5
    20c8:	84 e1       	ldi	r24, 0x14	; 20
    20ca:	0d 90       	ld	r0, X+
    20cc:	01 92       	st	Z+, r0
    20ce:	81 50       	subi	r24, 0x01	; 1
    20d0:	e1 f7       	brne	.-8      	; 0x20ca <display_make_display_line_error_or_message+0x1e4>
    20d2:	b3 c0       	rjmp	.+358    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    20d4:	fe 01       	movw	r30, r28
    20d6:	a0 e1       	ldi	r26, 0x10	; 16
    20d8:	b5 e0       	ldi	r27, 0x05	; 5
    20da:	84 e1       	ldi	r24, 0x14	; 20
    20dc:	0d 90       	ld	r0, X+
    20de:	01 92       	st	Z+, r0
    20e0:	81 50       	subi	r24, 0x01	; 1
    20e2:	e1 f7       	brne	.-8      	; 0x20dc <display_make_display_line_error_or_message+0x1f6>
    20e4:	aa c0       	rjmp	.+340    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRp_meltdown:
			memcpy(dpl,display_line_error_airp_melt_down,20);
    20e6:	fe 01       	movw	r30, r28
    20e8:	a8 ee       	ldi	r26, 0xE8	; 232
    20ea:	b4 e0       	ldi	r27, 0x04	; 4
    20ec:	84 e1       	ldi	r24, 0x14	; 20
    20ee:	0d 90       	ld	r0, X+
    20f0:	01 92       	st	Z+, r0
    20f2:	81 50       	subi	r24, 0x01	; 1
    20f4:	e1 f7       	brne	.-8      	; 0x20ee <display_make_display_line_error_or_message+0x208>
    20f6:	a1 c0       	rjmp	.+322    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRn_meltdown:
			memcpy(dpl,display_line_error_airn_melt_down,20);
    20f8:	fe 01       	movw	r30, r28
    20fa:	a4 ed       	ldi	r26, 0xD4	; 212
    20fc:	b4 e0       	ldi	r27, 0x04	; 4
    20fe:	84 e1       	ldi	r24, 0x14	; 20
    2100:	0d 90       	ld	r0, X+
    2102:	01 92       	st	Z+, r0
    2104:	81 50       	subi	r24, 0x01	; 1
    2106:	e1 f7       	brne	.-8      	; 0x2100 <display_make_display_line_error_or_message+0x21a>
    2108:	98 c0       	rjmp	.+304    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRror:
			memcpy(dpl,display_line_error_air_ror,20);
    210a:	fe 01       	movw	r30, r28
    210c:	ac ef       	ldi	r26, 0xFC	; 252
    210e:	b4 e0       	ldi	r27, 0x04	; 4
    2110:	84 e1       	ldi	r24, 0x14	; 20
    2112:	0d 90       	ld	r0, X+
    2114:	01 92       	st	Z+, r0
    2116:	81 50       	subi	r24, 0x01	; 1
    2118:	e1 f7       	brne	.-8      	; 0x2112 <display_make_display_line_error_or_message+0x22c>
    211a:	8f c0       	rjmp	.+286    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    211c:	fe 01       	movw	r30, r28
    211e:	a0 ec       	ldi	r26, 0xC0	; 192
    2120:	b4 e0       	ldi	r27, 0x04	; 4
    2122:	84 e1       	ldi	r24, 0x14	; 20
    2124:	0d 90       	ld	r0, X+
    2126:	01 92       	st	Z+, r0
    2128:	81 50       	subi	r24, 0x01	; 1
    212a:	e1 f7       	brne	.-8      	; 0x2124 <display_make_display_line_error_or_message+0x23e>
    212c:	86 c0       	rjmp	.+268    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    212e:	fe 01       	movw	r30, r28
    2130:	ac ea       	ldi	r26, 0xAC	; 172
    2132:	b4 e0       	ldi	r27, 0x04	; 4
    2134:	84 e1       	ldi	r24, 0x14	; 20
    2136:	0d 90       	ld	r0, X+
    2138:	01 92       	st	Z+, r0
    213a:	81 50       	subi	r24, 0x01	; 1
    213c:	e1 f7       	brne	.-8      	; 0x2136 <display_make_display_line_error_or_message+0x250>
    213e:	7d c0       	rjmp	.+250    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharging,20);
    2140:	fe 01       	movw	r30, r28
    2142:	a8 e9       	ldi	r26, 0x98	; 152
    2144:	b4 e0       	ldi	r27, 0x04	; 4
    2146:	84 e1       	ldi	r24, 0x14	; 20
    2148:	0d 90       	ld	r0, X+
    214a:	01 92       	st	Z+, r0
    214c:	81 50       	subi	r24, 0x01	; 1
    214e:	e1 f7       	brne	.-8      	; 0x2148 <display_make_display_line_error_or_message+0x262>
    2150:	74 c0       	rjmp	.+232    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGED:
			memcpy(dpl,display_line_message_precharged,20);
    2152:	fe 01       	movw	r30, r28
    2154:	a4 e8       	ldi	r26, 0x84	; 132
    2156:	b4 e0       	ldi	r27, 0x04	; 4
    2158:	84 e1       	ldi	r24, 0x14	; 20
    215a:	0d 90       	ld	r0, X+
    215c:	01 92       	st	Z+, r0
    215e:	81 50       	subi	r24, 0x01	; 1
    2160:	e1 f7       	brne	.-8      	; 0x215a <display_make_display_line_error_or_message+0x274>
    2162:	6b c0       	rjmp	.+214    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_starting_motor_controller,20);
    2164:	fe 01       	movw	r30, r28
    2166:	a0 e7       	ldi	r26, 0x70	; 112
    2168:	b4 e0       	ldi	r27, 0x04	; 4
    216a:	84 e1       	ldi	r24, 0x14	; 20
    216c:	0d 90       	ld	r0, X+
    216e:	01 92       	st	Z+, r0
    2170:	81 50       	subi	r24, 0x01	; 1
    2172:	e1 f7       	brne	.-8      	; 0x216c <display_make_display_line_error_or_message+0x286>
    2174:	62 c0       	rjmp	.+196    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    2176:	fe 01       	movw	r30, r28
    2178:	ac e5       	ldi	r26, 0x5C	; 92
    217a:	b4 e0       	ldi	r27, 0x04	; 4
    217c:	84 e1       	ldi	r24, 0x14	; 20
    217e:	0d 90       	ld	r0, X+
    2180:	01 92       	st	Z+, r0
    2182:	81 50       	subi	r24, 0x01	; 1
    2184:	e1 f7       	brne	.-8      	; 0x217e <display_make_display_line_error_or_message+0x298>
    2186:	59 c0       	rjmp	.+178    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MANUAL_MC:
			memcpy(dpl,display_line_message_manual_mc,20);
    2188:	fe 01       	movw	r30, r28
    218a:	a8 e4       	ldi	r26, 0x48	; 72
    218c:	b4 e0       	ldi	r27, 0x04	; 4
    218e:	84 e1       	ldi	r24, 0x14	; 20
    2190:	0d 90       	ld	r0, X+
    2192:	01 92       	st	Z+, r0
    2194:	81 50       	subi	r24, 0x01	; 1
    2196:	e1 f7       	brne	.-8      	; 0x2190 <display_make_display_line_error_or_message+0x2aa>
    2198:	50 c0       	rjmp	.+160    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGE_ONLY:
			memcpy(dpl,display_line_message_precharge_only,20);
    219a:	fe 01       	movw	r30, r28
    219c:	a4 e3       	ldi	r26, 0x34	; 52
    219e:	b4 e0       	ldi	r27, 0x04	; 4
    21a0:	84 e1       	ldi	r24, 0x14	; 20
    21a2:	0d 90       	ld	r0, X+
    21a4:	01 92       	st	Z+, r0
    21a6:	81 50       	subi	r24, 0x01	; 1
    21a8:	e1 f7       	brne	.-8      	; 0x21a2 <display_make_display_line_error_or_message+0x2bc>
    21aa:	47 c0       	rjmp	.+142    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    21ac:	fe 01       	movw	r30, r28
    21ae:	a0 e2       	ldi	r26, 0x20	; 32
    21b0:	b4 e0       	ldi	r27, 0x04	; 4
    21b2:	84 e1       	ldi	r24, 0x14	; 20
    21b4:	0d 90       	ld	r0, X+
    21b6:	01 92       	st	Z+, r0
    21b8:	81 50       	subi	r24, 0x01	; 1
    21ba:	e1 f7       	brne	.-8      	; 0x21b4 <display_make_display_line_error_or_message+0x2ce>
    21bc:	3e c0       	rjmp	.+124    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    21be:	fe 01       	movw	r30, r28
    21c0:	ac e0       	ldi	r26, 0x0C	; 12
    21c2:	b4 e0       	ldi	r27, 0x04	; 4
    21c4:	84 e1       	ldi	r24, 0x14	; 20
    21c6:	0d 90       	ld	r0, X+
    21c8:	01 92       	st	Z+, r0
    21ca:	81 50       	subi	r24, 0x01	; 1
    21cc:	e1 f7       	brne	.-8      	; 0x21c6 <display_make_display_line_error_or_message+0x2e0>
    21ce:	35 c0       	rjmp	.+106    	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_precharge_fail,20);
    21d0:	fe 01       	movw	r30, r28
    21d2:	a8 ef       	ldi	r26, 0xF8	; 248
    21d4:	b3 e0       	ldi	r27, 0x03	; 3
    21d6:	84 e1       	ldi	r24, 0x14	; 20
    21d8:	0d 90       	ld	r0, X+
    21da:	01 92       	st	Z+, r0
    21dc:	81 50       	subi	r24, 0x01	; 1
    21de:	e1 f7       	brne	.-8      	; 0x21d8 <display_make_display_line_error_or_message+0x2f2>
    21e0:	2c c0       	rjmp	.+88     	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MC_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    21e2:	fe 01       	movw	r30, r28
    21e4:	a4 ee       	ldi	r26, 0xE4	; 228
    21e6:	b3 e0       	ldi	r27, 0x03	; 3
    21e8:	84 e1       	ldi	r24, 0x14	; 20
    21ea:	0d 90       	ld	r0, X+
    21ec:	01 92       	st	Z+, r0
    21ee:	81 50       	subi	r24, 0x01	; 1
    21f0:	e1 f7       	brne	.-8      	; 0x21ea <display_make_display_line_error_or_message+0x304>
    21f2:	23 c0       	rjmp	.+70     	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_LV_LOW:
			memcpy(dpl,display_line_message_lv_low,20);
    21f4:	fe 01       	movw	r30, r28
    21f6:	ac eb       	ldi	r26, 0xBC	; 188
    21f8:	b3 e0       	ldi	r27, 0x03	; 3
    21fa:	84 e1       	ldi	r24, 0x14	; 20
    21fc:	0d 90       	ld	r0, X+
    21fe:	01 92       	st	Z+, r0
    2200:	81 50       	subi	r24, 0x01	; 1
    2202:	e1 f7       	brne	.-8      	; 0x21fc <display_make_display_line_error_or_message+0x316>
    2204:	1a c0       	rjmp	.+52     	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_LV_CRITICAL:
			memcpy(dpl,display_line_message_lv_critical,20);
    2206:	fe 01       	movw	r30, r28
    2208:	a8 ea       	ldi	r26, 0xA8	; 168
    220a:	b3 e0       	ldi	r27, 0x03	; 3
    220c:	84 e1       	ldi	r24, 0x14	; 20
    220e:	0d 90       	ld	r0, X+
    2210:	01 92       	st	Z+, r0
    2212:	81 50       	subi	r24, 0x01	; 1
    2214:	e1 f7       	brne	.-8      	; 0x220e <display_make_display_line_error_or_message+0x328>
    2216:	11 c0       	rjmp	.+34     	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;		
		case MESSAGE_BOOT_UP:
			memcpy(dpl,display_line_message_boot_up,20);
    2218:	fe 01       	movw	r30, r28
    221a:	a0 ed       	ldi	r26, 0xD0	; 208
    221c:	b3 e0       	ldi	r27, 0x03	; 3
    221e:	84 e1       	ldi	r24, 0x14	; 20
    2220:	0d 90       	ld	r0, X+
    2222:	01 92       	st	Z+, r0
    2224:	81 50       	subi	r24, 0x01	; 1
    2226:	e1 f7       	brne	.-8      	; 0x2220 <display_make_display_line_error_or_message+0x33a>
    2228:	08 c0       	rjmp	.+16     	; 0x223a <display_make_display_line_error_or_message+0x354>
			break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    222a:	fe 01       	movw	r30, r28
    222c:	a0 e4       	ldi	r26, 0x40	; 64
    222e:	b7 e0       	ldi	r27, 0x07	; 7
    2230:	84 e1       	ldi	r24, 0x14	; 20
    2232:	0d 90       	ld	r0, X+
    2234:	01 92       	st	Z+, r0
    2236:	81 50       	subi	r24, 0x01	; 1
    2238:	e1 f7       	brne	.-8      	; 0x2232 <display_make_display_line_error_or_message+0x34c>
		break;
	}
	
	if(bpd){
    223a:	11 23       	and	r17, r17
    223c:	11 f0       	breq	.+4      	; 0x2242 <display_make_display_line_error_or_message+0x35c>
		dpl[19]='P';
		dpl[19]='+';		
    223e:	8b e2       	ldi	r24, 0x2B	; 43
    2240:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	if((code>23)&&(code<30)){ // General BMS ERROR
    2242:	83 2f       	mov	r24, r19
    2244:	88 51       	subi	r24, 0x18	; 24
    2246:	86 30       	cpi	r24, 0x06	; 6
    2248:	40 f4       	brcc	.+16     	; 0x225a <display_make_display_line_error_or_message+0x374>
			memcpy(dpl,display_line_error_bms,20);
    224a:	de 01       	movw	r26, r28
    224c:	ec e8       	ldi	r30, 0x8C	; 140
    224e:	f6 e0       	ldi	r31, 0x06	; 6
    2250:	84 e1       	ldi	r24, 0x14	; 20
    2252:	01 90       	ld	r0, Z+
    2254:	0d 92       	st	X+, r0
    2256:	81 50       	subi	r24, 0x01	; 1
    2258:	e1 f7       	brne	.-8      	; 0x2252 <display_make_display_line_error_or_message+0x36c>
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    225a:	83 2f       	mov	r24, r19
    225c:	6a e0       	ldi	r22, 0x0A	; 10
    225e:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2262:	28 2f       	mov	r18, r24
    2264:	48 2f       	mov	r20, r24
    2266:	50 e0       	ldi	r21, 0x00	; 0
    2268:	ca 01       	movw	r24, r20
    226a:	88 0f       	add	r24, r24
    226c:	99 1f       	adc	r25, r25
    226e:	ac 01       	movw	r20, r24
    2270:	44 0f       	add	r20, r20
    2272:	55 1f       	adc	r21, r21
    2274:	44 0f       	add	r20, r20
    2276:	55 1f       	adc	r21, r21
    2278:	84 0f       	add	r24, r20
    227a:	95 1f       	adc	r25, r21
    227c:	88 32       	cpi	r24, 0x28	; 40
    227e:	91 05       	cpc	r25, r1
    2280:	79 f0       	breq	.+30     	; 0x22a0 <display_make_display_line_error_or_message+0x3ba>
    2282:	82 33       	cpi	r24, 0x32	; 50
    2284:	91 05       	cpc	r25, r1
    2286:	a9 f0       	breq	.+42     	; 0x22b2 <display_make_display_line_error_or_message+0x3cc>
    2288:	8e 31       	cpi	r24, 0x1E	; 30
    228a:	91 05       	cpc	r25, r1
    228c:	d1 f4       	brne	.+52     	; 0x22c2 <display_make_display_line_error_or_message+0x3dc>
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    228e:	de 01       	movw	r26, r28
    2290:	e4 e6       	ldi	r30, 0x64	; 100
    2292:	f6 e0       	ldi	r31, 0x06	; 6
    2294:	84 e1       	ldi	r24, 0x14	; 20
    2296:	01 90       	ld	r0, Z+
    2298:	0d 92       	st	X+, r0
    229a:	81 50       	subi	r24, 0x01	; 1
    229c:	e1 f7       	brne	.-8      	; 0x2296 <display_make_display_line_error_or_message+0x3b0>
    229e:	11 c0       	rjmp	.+34     	; 0x22c2 <display_make_display_line_error_or_message+0x3dc>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    22a0:	de 01       	movw	r26, r28
    22a2:	e0 e5       	ldi	r30, 0x50	; 80
    22a4:	f6 e0       	ldi	r31, 0x06	; 6
    22a6:	84 e1       	ldi	r24, 0x14	; 20
    22a8:	01 90       	ld	r0, Z+
    22aa:	0d 92       	st	X+, r0
    22ac:	81 50       	subi	r24, 0x01	; 1
    22ae:	e1 f7       	brne	.-8      	; 0x22a8 <display_make_display_line_error_or_message+0x3c2>
    22b0:	08 c0       	rjmp	.+16     	; 0x22c2 <display_make_display_line_error_or_message+0x3dc>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    22b2:	de 01       	movw	r26, r28
    22b4:	e0 e5       	ldi	r30, 0x50	; 80
    22b6:	f6 e0       	ldi	r31, 0x06	; 6
    22b8:	84 e1       	ldi	r24, 0x14	; 20
    22ba:	01 90       	ld	r0, Z+
    22bc:	0d 92       	st	X+, r0
    22be:	81 50       	subi	r24, 0x01	; 1
    22c0:	e1 f7       	brne	.-8      	; 0x22ba <display_make_display_line_error_or_message+0x3d4>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    22c2:	83 2f       	mov	r24, r19
    22c4:	64 e6       	ldi	r22, 0x64	; 100
    22c6:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    22ca:	80 5d       	subi	r24, 0xD0	; 208
    22cc:	89 83       	std	Y+1, r24	; 0x01
	if(bpd){
    22ce:	11 23       	and	r17, r17
    22d0:	19 f0       	breq	.+6      	; 0x22d8 <display_make_display_line_error_or_message+0x3f2>
		dpl[2]='1';
    22d2:	81 e3       	ldi	r24, 0x31	; 49
    22d4:	8a 83       	std	Y+2, r24	; 0x02
    22d6:	06 c0       	rjmp	.+12     	; 0x22e4 <display_make_display_line_error_or_message+0x3fe>
	}else{
		dpl[2]=GET_DEC_POS2_ERROR(code);
    22d8:	82 2f       	mov	r24, r18
    22da:	6a e0       	ldi	r22, 0x0A	; 10
    22dc:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    22e0:	90 5d       	subi	r25, 0xD0	; 208
    22e2:	9a 83       	std	Y+2, r25	; 0x02
	}	
	dpl[3]=GET_DEC_POS1_ERROR(code);
    22e4:	83 2f       	mov	r24, r19
    22e6:	6a e0       	ldi	r22, 0x0A	; 10
    22e8:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    22ec:	90 5d       	subi	r25, 0xD0	; 208
    22ee:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    22f0:	df 91       	pop	r29
    22f2:	cf 91       	pop	r28
    22f4:	1f 91       	pop	r17
    22f6:	08 95       	ret

000022f8 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    22f8:	fc 01       	movw	r30, r24
    22fa:	e6 0f       	add	r30, r22
    22fc:	f1 1d       	adc	r31, r1
    22fe:	40 5d       	subi	r20, 0xD0	; 208
    2300:	40 83       	st	Z, r20

	
}	
    2302:	08 95       	ret

00002304 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    2304:	cf 93       	push	r28
    2306:	df 93       	push	r29
    2308:	cd b7       	in	r28, 0x3d	; 61
    230a:	de b7       	in	r29, 0x3e	; 62
    230c:	64 97       	sbiw	r28, 0x14	; 20
    230e:	0f b6       	in	r0, 0x3f	; 63
    2310:	f8 94       	cli
    2312:	de bf       	out	0x3e, r29	; 62
    2314:	0f be       	out	0x3f, r0	; 63
    2316:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    2318:	de 01       	movw	r26, r28
    231a:	11 96       	adiw	r26, 0x01	; 1
    231c:	e4 e1       	ldi	r30, 0x14	; 20
    231e:	f1 e0       	ldi	r31, 0x01	; 1
    2320:	24 e1       	ldi	r18, 0x14	; 20
    2322:	01 90       	ld	r0, Z+
    2324:	0d 92       	st	X+, r0
    2326:	21 50       	subi	r18, 0x01	; 1
    2328:	e1 f7       	brne	.-8      	; 0x2322 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    232a:	e8 2f       	mov	r30, r24
    232c:	f9 2f       	mov	r31, r25
    232e:	de 01       	movw	r26, r28
    2330:	11 96       	adiw	r26, 0x01	; 1
    2332:	84 e1       	ldi	r24, 0x14	; 20
    2334:	0d 90       	ld	r0, X+
    2336:	01 92       	st	Z+, r0
    2338:	81 50       	subi	r24, 0x01	; 1
    233a:	e1 f7       	brne	.-8      	; 0x2334 <display_make_display_line_blank+0x30>
}
    233c:	64 96       	adiw	r28, 0x14	; 20
    233e:	0f b6       	in	r0, 0x3f	; 63
    2340:	f8 94       	cli
    2342:	de bf       	out	0x3e, r29	; 62
    2344:	0f be       	out	0x3f, r0	; 63
    2346:	cd bf       	out	0x3d, r28	; 61
    2348:	df 91       	pop	r29
    234a:	cf 91       	pop	r28
    234c:	08 95       	ret

0000234e <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    234e:	62 30       	cpi	r22, 0x02	; 2
    2350:	21 f1       	breq	.+72     	; 0x239a <display_make_display_line_select_player+0x4c>
    2352:	63 30       	cpi	r22, 0x03	; 3
    2354:	30 f4       	brcc	.+12     	; 0x2362 <display_make_display_line_select_player+0x14>
    2356:	66 23       	and	r22, r22
    2358:	61 f0       	breq	.+24     	; 0x2372 <display_make_display_line_select_player+0x24>
    235a:	61 30       	cpi	r22, 0x01	; 1
    235c:	09 f0       	breq	.+2      	; 0x2360 <display_make_display_line_select_player+0x12>
    235e:	44 c0       	rjmp	.+136    	; 0x23e8 <display_make_display_line_select_player+0x9a>
    2360:	12 c0       	rjmp	.+36     	; 0x2386 <display_make_display_line_select_player+0x38>
    2362:	64 30       	cpi	r22, 0x04	; 4
    2364:	71 f1       	breq	.+92     	; 0x23c2 <display_make_display_line_select_player+0x74>
    2366:	64 30       	cpi	r22, 0x04	; 4
    2368:	10 f1       	brcs	.+68     	; 0x23ae <display_make_display_line_select_player+0x60>
    236a:	65 30       	cpi	r22, 0x05	; 5
    236c:	09 f0       	breq	.+2      	; 0x2370 <display_make_display_line_select_player+0x22>
    236e:	3c c0       	rjmp	.+120    	; 0x23e8 <display_make_display_line_select_player+0x9a>
    2370:	32 c0       	rjmp	.+100    	; 0x23d6 <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    2372:	e8 2f       	mov	r30, r24
    2374:	f9 2f       	mov	r31, r25
    2376:	ac e8       	ldi	r26, 0x8C	; 140
    2378:	b1 e0       	ldi	r27, 0x01	; 1
    237a:	84 e1       	ldi	r24, 0x14	; 20
    237c:	0d 90       	ld	r0, X+
    237e:	01 92       	st	Z+, r0
    2380:	81 50       	subi	r24, 0x01	; 1
    2382:	e1 f7       	brne	.-8      	; 0x237c <display_make_display_line_select_player+0x2e>
    2384:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    2386:	e8 2f       	mov	r30, r24
    2388:	f9 2f       	mov	r31, r25
    238a:	a8 e7       	ldi	r26, 0x78	; 120
    238c:	b1 e0       	ldi	r27, 0x01	; 1
    238e:	84 e1       	ldi	r24, 0x14	; 20
    2390:	0d 90       	ld	r0, X+
    2392:	01 92       	st	Z+, r0
    2394:	81 50       	subi	r24, 0x01	; 1
    2396:	e1 f7       	brne	.-8      	; 0x2390 <display_make_display_line_select_player+0x42>
    2398:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    239a:	e8 2f       	mov	r30, r24
    239c:	f9 2f       	mov	r31, r25
    239e:	a0 ea       	ldi	r26, 0xA0	; 160
    23a0:	b1 e0       	ldi	r27, 0x01	; 1
    23a2:	84 e1       	ldi	r24, 0x14	; 20
    23a4:	0d 90       	ld	r0, X+
    23a6:	01 92       	st	Z+, r0
    23a8:	81 50       	subi	r24, 0x01	; 1
    23aa:	e1 f7       	brne	.-8      	; 0x23a4 <display_make_display_line_select_player+0x56>
    23ac:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    23ae:	e8 2f       	mov	r30, r24
    23b0:	f9 2f       	mov	r31, r25
    23b2:	a0 e5       	ldi	r26, 0x50	; 80
    23b4:	b1 e0       	ldi	r27, 0x01	; 1
    23b6:	84 e1       	ldi	r24, 0x14	; 20
    23b8:	0d 90       	ld	r0, X+
    23ba:	01 92       	st	Z+, r0
    23bc:	81 50       	subi	r24, 0x01	; 1
    23be:	e1 f7       	brne	.-8      	; 0x23b8 <display_make_display_line_select_player+0x6a>
    23c0:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    23c2:	e8 2f       	mov	r30, r24
    23c4:	f9 2f       	mov	r31, r25
    23c6:	ac e3       	ldi	r26, 0x3C	; 60
    23c8:	b1 e0       	ldi	r27, 0x01	; 1
    23ca:	84 e1       	ldi	r24, 0x14	; 20
    23cc:	0d 90       	ld	r0, X+
    23ce:	01 92       	st	Z+, r0
    23d0:	81 50       	subi	r24, 0x01	; 1
    23d2:	e1 f7       	brne	.-8      	; 0x23cc <display_make_display_line_select_player+0x7e>
    23d4:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    23d6:	e8 2f       	mov	r30, r24
    23d8:	f9 2f       	mov	r31, r25
    23da:	a4 e6       	ldi	r26, 0x64	; 100
    23dc:	b1 e0       	ldi	r27, 0x01	; 1
    23de:	84 e1       	ldi	r24, 0x14	; 20
    23e0:	0d 90       	ld	r0, X+
    23e2:	01 92       	st	Z+, r0
    23e4:	81 50       	subi	r24, 0x01	; 1
    23e6:	e1 f7       	brne	.-8      	; 0x23e0 <display_make_display_line_select_player+0x92>
    23e8:	08 95       	ret

000023ea <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    23ea:	0f 93       	push	r16
    23ec:	1f 93       	push	r17
    23ee:	cf 93       	push	r28
    23f0:	df 93       	push	r29
    23f2:	cd b7       	in	r28, 0x3d	; 61
    23f4:	de b7       	in	r29, 0x3e	; 62
    23f6:	64 97       	sbiw	r28, 0x14	; 20
    23f8:	0f b6       	in	r0, 0x3f	; 63
    23fa:	f8 94       	cli
    23fc:	de bf       	out	0x3e, r29	; 62
    23fe:	0f be       	out	0x3f, r0	; 63
    2400:	cd bf       	out	0x3d, r28	; 61
    2402:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    2404:	65 36       	cpi	r22, 0x65	; 101
    2406:	88 f5       	brcc	.+98     	; 0x246a <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    2408:	44 e6       	ldi	r20, 0x64	; 100
    240a:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    240c:	9e 01       	movw	r18, r28
    240e:	2f 5f       	subi	r18, 0xFF	; 255
    2410:	3f 4f       	sbci	r19, 0xFF	; 255
    2412:	a8 e2       	ldi	r26, 0x28	; 40
    2414:	b1 e0       	ldi	r27, 0x01	; 1
    2416:	84 e1       	ldi	r24, 0x14	; 20
    2418:	0d 90       	ld	r0, X+
    241a:	f9 01       	movw	r30, r18
    241c:	01 92       	st	Z+, r0
    241e:	9f 01       	movw	r18, r30
    2420:	81 50       	subi	r24, 0x01	; 1
    2422:	d1 f7       	brne	.-12     	; 0x2418 <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2424:	98 01       	movw	r18, r16
    2426:	de 01       	movw	r26, r28
    2428:	11 96       	adiw	r26, 0x01	; 1
    242a:	84 e1       	ldi	r24, 0x14	; 20
    242c:	0d 90       	ld	r0, X+
    242e:	f9 01       	movw	r30, r18
    2430:	01 92       	st	Z+, r0
    2432:	9f 01       	movw	r18, r30
    2434:	81 50       	subi	r24, 0x01	; 1
    2436:	d1 f7       	brne	.-12     	; 0x242c <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    2438:	2a e0       	ldi	r18, 0x0A	; 10
    243a:	86 2f       	mov	r24, r22
    243c:	62 2f       	mov	r22, r18
    243e:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2442:	39 2f       	mov	r19, r25
    2444:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2448:	89 2f       	mov	r24, r25
    244a:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    244c:	f8 01       	movw	r30, r16
    244e:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    2450:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2452:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    2454:	84 2f       	mov	r24, r20
    2456:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    245a:	39 2f       	mov	r19, r25
    245c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2460:	89 2f       	mov	r24, r25
    2462:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2464:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    2466:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    2468:	31 8b       	std	Z+17, r19	; 0x11
	
}
    246a:	64 96       	adiw	r28, 0x14	; 20
    246c:	0f b6       	in	r0, 0x3f	; 63
    246e:	f8 94       	cli
    2470:	de bf       	out	0x3e, r29	; 62
    2472:	0f be       	out	0x3f, r0	; 63
    2474:	cd bf       	out	0x3d, r28	; 61
    2476:	df 91       	pop	r29
    2478:	cf 91       	pop	r28
    247a:	1f 91       	pop	r17
    247c:	0f 91       	pop	r16
    247e:	08 95       	ret

00002480 <display_make_soc_line1>:
******************************************/

uint8_t menu_values_subid1[3]={0,0,0};
uint8_t menu_values_subid2[3]={0,0,0};

void display_make_soc_line1(char* dpl,uint8_t subid,uint8_t value2,uint8_t value3,uint8_t value4){
    2480:	cf 92       	push	r12
    2482:	df 92       	push	r13
    2484:	ff 92       	push	r15
    2486:	0f 93       	push	r16
    2488:	1f 93       	push	r17
    248a:	cf 93       	push	r28
    248c:	df 93       	push	r29
    248e:	cd b7       	in	r28, 0x3d	; 61
    2490:	de b7       	in	r29, 0x3e	; 62
    2492:	64 97       	sbiw	r28, 0x14	; 20
    2494:	0f b6       	in	r0, 0x3f	; 63
    2496:	f8 94       	cli
    2498:	de bf       	out	0x3e, r29	; 62
    249a:	0f be       	out	0x3f, r0	; 63
    249c:	cd bf       	out	0x3d, r28	; 61
    249e:	6c 01       	movw	r12, r24
	if(subid=2){// use archived
		value2=menu_values_subid1[0];
    24a0:	30 91 83 07 	lds	r19, 0x0783
		value3=menu_values_subid1[1];
    24a4:	00 91 84 07 	lds	r16, 0x0784
		value4=menu_values_subid1[2];
    24a8:	10 91 85 07 	lds	r17, 0x0785
		menu_values_subid1[2]=value4;// volt min.
	}
	
	
	/* make SOC */
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
    24ac:	83 2f       	mov	r24, r19
    24ae:	64 e6       	ldi	r22, 0x64	; 100
    24b0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    24b4:	48 2f       	mov	r20, r24
    24b6:	40 5d       	subi	r20, 0xD0	; 208
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
    24b8:	2a e0       	ldi	r18, 0x0A	; 10
    24ba:	83 2f       	mov	r24, r19
    24bc:	62 2f       	mov	r22, r18
    24be:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    24c2:	39 2f       	mov	r19, r25
    24c4:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    24c8:	59 2f       	mov	r21, r25
    24ca:	50 5d       	subi	r21, 0xD0	; 208
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
    24cc:	0f 2e       	mov	r0, r31
    24ce:	f0 e3       	ldi	r31, 0x30	; 48
    24d0:	ff 2e       	mov	r15, r31
    24d2:	f0 2d       	mov	r31, r0
    24d4:	f3 0e       	add	r15, r19
	
	if(soc_1=='0'){
    24d6:	40 33       	cpi	r20, 0x30	; 48
    24d8:	31 f4       	brne	.+12     	; 0x24e6 <display_make_soc_line1+0x66>
		soc_1=' ';
		if(soc_2=='0'){
    24da:	50 33       	cpi	r21, 0x30	; 48
    24dc:	11 f0       	breq	.+4      	; 0x24e2 <display_make_soc_line1+0x62>
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
	
	if(soc_1=='0'){
		soc_1=' ';
    24de:	40 e2       	ldi	r20, 0x20	; 32
    24e0:	02 c0       	rjmp	.+4      	; 0x24e6 <display_make_soc_line1+0x66>
		if(soc_2=='0'){
			soc_2=' ';
    24e2:	50 e2       	ldi	r21, 0x20	; 32
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
	
	if(soc_1=='0'){
		soc_1=' ';
    24e4:	40 e2       	ldi	r20, 0x20	; 32
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
    24e6:	9e 01       	movw	r18, r28
    24e8:	2f 5f       	subi	r18, 0xFF	; 255
    24ea:	3f 4f       	sbci	r19, 0xFF	; 255
    24ec:	84 e1       	ldi	r24, 0x14	; 20
    24ee:	d9 01       	movw	r26, r18
    24f0:	1d 92       	st	X+, r1
    24f2:	8a 95       	dec	r24
    24f4:	e9 f7       	brne	.-6      	; 0x24f0 <display_make_soc_line1+0x70>
		
	memcpy(dpl,dpl_soc1,20);
    24f6:	d6 01       	movw	r26, r12
    24f8:	84 e1       	ldi	r24, 0x14	; 20
    24fa:	f9 01       	movw	r30, r18
    24fc:	01 90       	ld	r0, Z+
    24fe:	9f 01       	movw	r18, r30
    2500:	0d 92       	st	X+, r0
    2502:	81 50       	subi	r24, 0x01	; 1
    2504:	d1 f7       	brne	.-12     	; 0x24fa <display_make_soc_line1+0x7a>
    2506:	86 e5       	ldi	r24, 0x56	; 86
    2508:	d6 01       	movw	r26, r12
    250a:	8c 93       	st	X, r24
			soc_2=' ';
		}
	}
	
	/* volt average */
	uint8_t volt_av_1=GET_DEC_POS1_VOLT(value3);
    250c:	a4 e6       	ldi	r26, 0x64	; 100
    250e:	80 2f       	mov	r24, r16
    2510:	6a 2f       	mov	r22, r26
    2512:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2516:	8e 5c       	subi	r24, 0xCE	; 206
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    2518:	f6 01       	movw	r30, r12
    251a:	81 83       	std	Z+1, r24	; 0x01
    251c:	3e e2       	ldi	r19, 0x2E	; 46
    251e:	32 83       	std	Z+2, r19	; 0x02
		}
	}
	
	/* volt average */
	uint8_t volt_av_1=GET_DEC_POS1_VOLT(value3);
	uint8_t volt_av_2=GET_DEC_POS2_VOLT(value3);
    2520:	2a e0       	ldi	r18, 0x0A	; 10
    2522:	80 2f       	mov	r24, r16
    2524:	62 2f       	mov	r22, r18
    2526:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    252a:	b9 2f       	mov	r27, r25
    252c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2530:	90 5d       	subi	r25, 0xD0	; 208
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    2532:	93 83       	std	Z+3, r25	; 0x03
	}
	
	/* volt average */
	uint8_t volt_av_1=GET_DEC_POS1_VOLT(value3);
	uint8_t volt_av_2=GET_DEC_POS2_VOLT(value3);
	uint8_t volt_av_3=GET_DEC_POS3_VOLT(value3);
    2534:	b0 5d       	subi	r27, 0xD0	; 208
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    2536:	b4 83       	std	Z+4, r27	; 0x04
    2538:	8f e2       	ldi	r24, 0x2F	; 47
    253a:	85 83       	std	Z+5, r24	; 0x05
	uint8_t volt_av_3=GET_DEC_POS3_VOLT(value3);

	
	/* volt min */
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
    253c:	81 2f       	mov	r24, r17
    253e:	6a 2f       	mov	r22, r26
    2540:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2544:	8e 5c       	subi	r24, 0xCE	; 206
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    2546:	86 83       	std	Z+6, r24	; 0x06
    2548:	37 83       	std	Z+7, r19	; 0x07

	
	/* volt min */
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
    254a:	81 2f       	mov	r24, r17
    254c:	62 2f       	mov	r22, r18
    254e:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2552:	39 2f       	mov	r19, r25
    2554:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2558:	90 5d       	subi	r25, 0xD0	; 208
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    255a:	90 87       	std	Z+8, r25	; 0x08
	
	/* volt min */
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);
    255c:	30 5d       	subi	r19, 0xD0	; 208

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
		
	memcpy(dpl,dpl_soc1,20);
    255e:	31 87       	std	Z+9, r19	; 0x09
    2560:	80 e2       	ldi	r24, 0x20	; 32
    2562:	82 87       	std	Z+10, r24	; 0x0a
    2564:	83 e5       	ldi	r24, 0x53	; 83
    2566:	83 87       	std	Z+11, r24	; 0x0b
    2568:	8f e4       	ldi	r24, 0x4F	; 79
    256a:	84 87       	std	Z+12, r24	; 0x0c
    256c:	83 e4       	ldi	r24, 0x43	; 67
    256e:	85 87       	std	Z+13, r24	; 0x0d
    2570:	8a e3       	ldi	r24, 0x3A	; 58
    2572:	86 87       	std	Z+14, r24	; 0x0e
    2574:	47 87       	std	Z+15, r20	; 0x0f
    2576:	50 8b       	std	Z+16, r21	; 0x10
    2578:	f1 8a       	std	Z+17, r15	; 0x11
    257a:	85 e2       	ldi	r24, 0x25	; 37
    257c:	82 8b       	std	Z+18, r24	; 0x12
}
    257e:	64 96       	adiw	r28, 0x14	; 20
    2580:	0f b6       	in	r0, 0x3f	; 63
    2582:	f8 94       	cli
    2584:	de bf       	out	0x3e, r29	; 62
    2586:	0f be       	out	0x3f, r0	; 63
    2588:	cd bf       	out	0x3d, r28	; 61
    258a:	df 91       	pop	r29
    258c:	cf 91       	pop	r28
    258e:	1f 91       	pop	r17
    2590:	0f 91       	pop	r16
    2592:	ff 90       	pop	r15
    2594:	df 90       	pop	r13
    2596:	cf 90       	pop	r12
    2598:	08 95       	ret

0000259a <display_make_soc_line2>:


void display_make_soc_line2(char* dpl,uint8_t subid,uint8_t value2,uint8_t value3,uint8_t value4){
    259a:	1f 93       	push	r17
    259c:	cf 93       	push	r28
    259e:	df 93       	push	r29
    25a0:	fc 01       	movw	r30, r24
	if(subid=1){// use archived
		value2=menu_values_subid2[0];
    25a2:	40 91 80 07 	lds	r20, 0x0780
		value3=menu_values_subid2[1];
    25a6:	a0 91 81 07 	lds	r26, 0x0781
		value4=menu_values_subid2[2];
    25aa:	50 91 82 07 	lds	r21, 0x0782
		menu_values_subid2[2]=value4;// invertertemp
	}
	
	
	/* make akku temp */
	uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
    25ae:	84 2f       	mov	r24, r20
    25b0:	64 e6       	ldi	r22, 0x64	; 100
    25b2:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25b6:	28 2f       	mov	r18, r24
    25b8:	20 5d       	subi	r18, 0xD0	; 208
	uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
    25ba:	3a e0       	ldi	r19, 0x0A	; 10
    25bc:	84 2f       	mov	r24, r20
    25be:	63 2f       	mov	r22, r19
    25c0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25c4:	19 2f       	mov	r17, r25
    25c6:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25ca:	b9 2f       	mov	r27, r25
    25cc:	b0 5d       	subi	r27, 0xD0	; 208
	uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
    25ce:	10 5d       	subi	r17, 0xD0	; 208
	
	if(akku_1=='0'){
    25d0:	20 33       	cpi	r18, 0x30	; 48
    25d2:	31 f4       	brne	.+12     	; 0x25e0 <display_make_soc_line2+0x46>
		akku_1=' ';
		if(akku_2=='0'){
    25d4:	b0 33       	cpi	r27, 0x30	; 48
    25d6:	11 f0       	breq	.+4      	; 0x25dc <display_make_soc_line2+0x42>
	uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
	uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
	uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
	
	if(akku_1=='0'){
		akku_1=' ';
    25d8:	20 e2       	ldi	r18, 0x20	; 32
    25da:	02 c0       	rjmp	.+4      	; 0x25e0 <display_make_soc_line2+0x46>
		if(akku_2=='0'){
			akku_2=' ';
    25dc:	b0 e2       	ldi	r27, 0x20	; 32
	uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
	uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
	uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
	
	if(akku_1=='0'){
		akku_1=' ';
    25de:	20 e2       	ldi	r18, 0x20	; 32
			akku_2=' ';
		}
	}
	
	/* make motor temp */
	uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
    25e0:	8a 2f       	mov	r24, r26
    25e2:	64 e6       	ldi	r22, 0x64	; 100
    25e4:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25e8:	38 2f       	mov	r19, r24
    25ea:	30 5d       	subi	r19, 0xD0	; 208
	uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
    25ec:	4a e0       	ldi	r20, 0x0A	; 10
    25ee:	8a 2f       	mov	r24, r26
    25f0:	64 2f       	mov	r22, r20
    25f2:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25f6:	d9 2f       	mov	r29, r25
    25f8:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    25fc:	a9 2f       	mov	r26, r25
    25fe:	a0 5d       	subi	r26, 0xD0	; 208
	uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
    2600:	d0 5d       	subi	r29, 0xD0	; 208
	
	if(motor_1=='0'){
    2602:	30 33       	cpi	r19, 0x30	; 48
    2604:	31 f4       	brne	.+12     	; 0x2612 <display_make_soc_line2+0x78>
		motor_1=' ';
		if(motor_2=='0'){
    2606:	a0 33       	cpi	r26, 0x30	; 48
    2608:	11 f0       	breq	.+4      	; 0x260e <display_make_soc_line2+0x74>
	uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
	uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
	uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
	
	if(motor_1=='0'){
		motor_1=' ';
    260a:	30 e2       	ldi	r19, 0x20	; 32
    260c:	02 c0       	rjmp	.+4      	; 0x2612 <display_make_soc_line2+0x78>
		if(motor_2=='0'){
			motor_2=' ';
    260e:	a0 e2       	ldi	r26, 0x20	; 32
	uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
	uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
	uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
	
	if(motor_1=='0'){
		motor_1=' ';
    2610:	30 e2       	ldi	r19, 0x20	; 32
			motor_2=' ';
		}
	}
	
	/* make inverter temp */
	uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
    2612:	85 2f       	mov	r24, r21
    2614:	64 e6       	ldi	r22, 0x64	; 100
    2616:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    261a:	c8 2f       	mov	r28, r24
    261c:	c0 5d       	subi	r28, 0xD0	; 208
	uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
    261e:	4a e0       	ldi	r20, 0x0A	; 10
    2620:	85 2f       	mov	r24, r21
    2622:	64 2f       	mov	r22, r20
    2624:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2628:	59 2f       	mov	r21, r25
    262a:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    262e:	90 5d       	subi	r25, 0xD0	; 208
	uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
    2630:	50 5d       	subi	r21, 0xD0	; 208
		
	if(akku_1=='0'){
    2632:	20 33       	cpi	r18, 0x30	; 48
    2634:	31 f4       	brne	.+12     	; 0x2642 <display_make_soc_line2+0xa8>
		akku_1=' ';
		if(akku_2=='0'){
    2636:	b0 33       	cpi	r27, 0x30	; 48
    2638:	11 f0       	breq	.+4      	; 0x263e <display_make_soc_line2+0xa4>
	uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
	uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
	uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
		
	if(akku_1=='0'){
		akku_1=' ';
    263a:	20 e2       	ldi	r18, 0x20	; 32
    263c:	02 c0       	rjmp	.+4      	; 0x2642 <display_make_soc_line2+0xa8>
		if(akku_2=='0'){
			akku_2=' ';
    263e:	b0 e2       	ldi	r27, 0x20	; 32
	uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
	uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
	uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
		
	if(akku_1=='0'){
		akku_1=' ';
    2640:	20 e2       	ldi	r18, 0x20	; 32
		}
	}

	display_line_t dpl_soc2={'A',':',akku_1,akku_2,akku_3,' ',' ','M',':',motor_1,motor_2,motor_3,' ',' ','I',':',inverter_1,inverter_2,inverter_3,' '};
		
	memcpy(dpl,dpl_soc2,20);
    2642:	81 e4       	ldi	r24, 0x41	; 65
    2644:	80 83       	st	Z, r24
    2646:	4a e3       	ldi	r20, 0x3A	; 58
    2648:	41 83       	std	Z+1, r20	; 0x01
    264a:	22 83       	std	Z+2, r18	; 0x02
    264c:	b3 83       	std	Z+3, r27	; 0x03
    264e:	14 83       	std	Z+4, r17	; 0x04
    2650:	80 e2       	ldi	r24, 0x20	; 32
    2652:	85 83       	std	Z+5, r24	; 0x05
    2654:	86 83       	std	Z+6, r24	; 0x06
    2656:	2d e4       	ldi	r18, 0x4D	; 77
    2658:	27 83       	std	Z+7, r18	; 0x07
    265a:	40 87       	std	Z+8, r20	; 0x08
    265c:	31 87       	std	Z+9, r19	; 0x09
    265e:	a2 87       	std	Z+10, r26	; 0x0a
    2660:	d3 87       	std	Z+11, r29	; 0x0b
    2662:	84 87       	std	Z+12, r24	; 0x0c
    2664:	85 87       	std	Z+13, r24	; 0x0d
    2666:	29 e4       	ldi	r18, 0x49	; 73
    2668:	26 87       	std	Z+14, r18	; 0x0e
    266a:	47 87       	std	Z+15, r20	; 0x0f
    266c:	c0 8b       	std	Z+16, r28	; 0x10
    266e:	91 8b       	std	Z+17, r25	; 0x11
    2670:	52 8b       	std	Z+18, r21	; 0x12
    2672:	83 8b       	std	Z+19, r24	; 0x13
}
    2674:	df 91       	pop	r29
    2676:	cf 91       	pop	r28
    2678:	1f 91       	pop	r17
    267a:	08 95       	ret

0000267c <display_make_display_line_inverter_temp>:
	
	memcpy(dpl,template,20);
	
}

void display_make_display_line_inverter_temp(dpl,value1,value2){
    267c:	cf 92       	push	r12
    267e:	df 92       	push	r13
    2680:	ef 92       	push	r14
    2682:	ff 92       	push	r15
    2684:	0f 93       	push	r16
    2686:	1f 93       	push	r17
    2688:	cf 93       	push	r28
    268a:	df 93       	push	r29
    268c:	cd b7       	in	r28, 0x3d	; 61
    268e:	de b7       	in	r29, 0x3e	; 62
    2690:	64 97       	sbiw	r28, 0x14	; 20
    2692:	0f b6       	in	r0, 0x3f	; 63
    2694:	f8 94       	cli
    2696:	de bf       	out	0x3e, r29	; 62
    2698:	0f be       	out	0x3f, r0	; 63
    269a:	cd bf       	out	0x3d, r28	; 61
    269c:	f8 2e       	mov	r15, r24
    269e:	e9 2e       	mov	r14, r25
    26a0:	fb 01       	movw	r30, r22
    26a2:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_INVERTER_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_INVERTER_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_INVERTER_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_INVERTER_TEMP(value1);
    26a4:	04 e6       	ldi	r16, 0x64	; 100
    26a6:	10 e0       	ldi	r17, 0x00	; 0
    26a8:	cb 01       	movw	r24, r22
    26aa:	b8 01       	movw	r22, r16
    26ac:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    26b0:	46 2f       	mov	r20, r22
    26b2:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
    26b4:	2a e0       	ldi	r18, 0x0A	; 10
    26b6:	30 e0       	ldi	r19, 0x00	; 0
    26b8:	cf 01       	movw	r24, r30
    26ba:	b9 01       	movw	r22, r18
    26bc:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    26c0:	cb 01       	movw	r24, r22
    26c2:	b9 01       	movw	r22, r18
    26c4:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    26c8:	28 2f       	mov	r18, r24
    26ca:	20 5d       	subi	r18, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
    26cc:	c6 01       	movw	r24, r12
    26ce:	b8 01       	movw	r22, r16
    26d0:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    26d4:	16 2f       	mov	r17, r22
    26d6:	10 5d       	subi	r17, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
    26d8:	40 33       	cpi	r20, 0x30	; 48
    26da:	31 f4       	brne	.+12     	; 0x26e8 <display_make_display_line_inverter_temp+0x6c>
		pos_1a=' ';
		if(pos_2a=='0'){
    26dc:	20 33       	cpi	r18, 0x30	; 48
    26de:	11 f0       	breq	.+4      	; 0x26e4 <display_make_display_line_inverter_temp+0x68>
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
		pos_1a=' ';
    26e0:	40 e2       	ldi	r20, 0x20	; 32
    26e2:	02 c0       	rjmp	.+4      	; 0x26e8 <display_make_display_line_inverter_temp+0x6c>
		if(pos_2a=='0'){
			pos_2a=' ';
    26e4:	20 e2       	ldi	r18, 0x20	; 32
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
		pos_1a=' ';
    26e6:	40 e2       	ldi	r20, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';
		}
	}
	
	if(pos_1b=='0'){
    26e8:	10 33       	cpi	r17, 0x30	; 48
    26ea:	09 f4       	brne	.+2      	; 0x26ee <display_make_display_line_inverter_temp+0x72>
		pos_1b=' ';
    26ec:	10 e2       	ldi	r17, 0x20	; 32
			pos_2b=' ';
		}
	}
	
	
display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_INVERTER_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_INVERTER_TEMP(value2),'','C',' '};
    26ee:	00 e2       	ldi	r16, 0x20	; 32
    26f0:	09 83       	std	Y+1, r16	; 0x01
    26f2:	4a 83       	std	Y+2, r20	; 0x02
    26f4:	2b 83       	std	Y+3, r18	; 0x03
    26f6:	2a e0       	ldi	r18, 0x0A	; 10
    26f8:	30 e0       	ldi	r19, 0x00	; 0
    26fa:	cf 01       	movw	r24, r30
    26fc:	b9 01       	movw	r22, r18
    26fe:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    2702:	80 5d       	subi	r24, 0xD0	; 208
    2704:	8c 83       	std	Y+4, r24	; 0x04
    2706:	e0 eb       	ldi	r30, 0xB0	; 176
    2708:	ed 83       	std	Y+5, r30	; 0x05
    270a:	43 e4       	ldi	r20, 0x43	; 67
    270c:	4e 83       	std	Y+6, r20	; 0x06
    270e:	0f 83       	std	Y+7, r16	; 0x07
    2710:	08 87       	std	Y+8, r16	; 0x08
    2712:	09 87       	std	Y+9, r16	; 0x09
    2714:	0a 87       	std	Y+10, r16	; 0x0a
    2716:	0b 87       	std	Y+11, r16	; 0x0b
    2718:	0c 87       	std	Y+12, r16	; 0x0c
    271a:	0d 87       	std	Y+13, r16	; 0x0d
    271c:	0e 87       	std	Y+14, r16	; 0x0e
    271e:	1f 87       	std	Y+15, r17	; 0x0f
    2720:	18 8b       	std	Y+16, r17	; 0x10
    2722:	c6 01       	movw	r24, r12
    2724:	b9 01       	movw	r22, r18
    2726:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    272a:	80 5d       	subi	r24, 0xD0	; 208
    272c:	89 8b       	std	Y+17, r24	; 0x11
    272e:	ea 8b       	std	Y+18, r30	; 0x12
    2730:	4b 8b       	std	Y+19, r20	; 0x13
    2732:	0c 8b       	std	Y+20, r16	; 0x14
memcpy(dpl,dpl_volt,20);
    2734:	ef 2d       	mov	r30, r15
    2736:	fe 2d       	mov	r31, r14
    2738:	de 01       	movw	r26, r28
    273a:	11 96       	adiw	r26, 0x01	; 1
    273c:	84 e1       	ldi	r24, 0x14	; 20
    273e:	0d 90       	ld	r0, X+
    2740:	01 92       	st	Z+, r0
    2742:	81 50       	subi	r24, 0x01	; 1
    2744:	e1 f7       	brne	.-8      	; 0x273e <display_make_display_line_inverter_temp+0xc2>

} /*end display_make_display_line_inverter_temp*/
    2746:	64 96       	adiw	r28, 0x14	; 20
    2748:	0f b6       	in	r0, 0x3f	; 63
    274a:	f8 94       	cli
    274c:	de bf       	out	0x3e, r29	; 62
    274e:	0f be       	out	0x3f, r0	; 63
    2750:	cd bf       	out	0x3d, r28	; 61
    2752:	df 91       	pop	r29
    2754:	cf 91       	pop	r28
    2756:	1f 91       	pop	r17
    2758:	0f 91       	pop	r16
    275a:	ff 90       	pop	r15
    275c:	ef 90       	pop	r14
    275e:	df 90       	pop	r13
    2760:	cf 90       	pop	r12
    2762:	08 95       	ret

00002764 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(char dpl,uint8_t value1,uint8_t value2){
    2764:	cf 93       	push	r28
    2766:	df 93       	push	r29
    2768:	cd b7       	in	r28, 0x3d	; 61
    276a:	de b7       	in	r29, 0x3e	; 62
    276c:	64 97       	sbiw	r28, 0x14	; 20
    276e:	0f b6       	in	r0, 0x3f	; 63
    2770:	f8 94       	cli
    2772:	de bf       	out	0x3e, r29	; 62
    2774:	0f be       	out	0x3f, r0	; 63
    2776:	cd bf       	out	0x3d, r28	; 61
    2778:	38 2f       	mov	r19, r24
    277a:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    277c:	e4 e6       	ldi	r30, 0x64	; 100
    277e:	86 2f       	mov	r24, r22
    2780:	6e 2f       	mov	r22, r30
    2782:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2786:	f8 2f       	mov	r31, r24
    2788:	f0 5d       	subi	r31, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    278a:	5a e0       	ldi	r21, 0x0A	; 10
    278c:	82 2f       	mov	r24, r18
    278e:	65 2f       	mov	r22, r21
    2790:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2794:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2798:	a9 2f       	mov	r26, r25
    279a:	a0 5d       	subi	r26, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    279c:	84 2f       	mov	r24, r20
    279e:	6e 2f       	mov	r22, r30
    27a0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    27a4:	e8 2f       	mov	r30, r24
    27a6:	e0 5d       	subi	r30, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
    27a8:	84 2f       	mov	r24, r20
    27aa:	65 2f       	mov	r22, r21
    27ac:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    27b0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    27b4:	b9 2f       	mov	r27, r25
    27b6:	b0 5d       	subi	r27, 0xD0	; 208
	
	if(pos_1a=='0'){
    27b8:	f0 33       	cpi	r31, 0x30	; 48
    27ba:	31 f4       	brne	.+12     	; 0x27c8 <display_make_display_line_motor_temp+0x64>
		pos_1a=' ';
		if(pos_2a=='0'){
    27bc:	a0 33       	cpi	r26, 0x30	; 48
    27be:	11 f0       	breq	.+4      	; 0x27c4 <display_make_display_line_motor_temp+0x60>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    27c0:	f0 e2       	ldi	r31, 0x20	; 32
    27c2:	02 c0       	rjmp	.+4      	; 0x27c8 <display_make_display_line_motor_temp+0x64>
		if(pos_2a=='0'){
			pos_2a=' ';			
    27c4:	a0 e2       	ldi	r26, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    27c6:	f0 e2       	ldi	r31, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    27c8:	e0 33       	cpi	r30, 0x30	; 48
    27ca:	31 f4       	brne	.+12     	; 0x27d8 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
			if(pos_2b=='0'){
    27cc:	b0 33       	cpi	r27, 0x30	; 48
    27ce:	11 f0       	breq	.+4      	; 0x27d4 <display_make_display_line_motor_temp+0x70>
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
			pos_1b=' ';
    27d0:	e0 e2       	ldi	r30, 0x20	; 32
    27d2:	02 c0       	rjmp	.+4      	; 0x27d8 <display_make_display_line_motor_temp+0x74>
			if(pos_2b=='0'){
				pos_2b=' ';
    27d4:	b0 e2       	ldi	r27, 0x20	; 32
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
			pos_1b=' ';
    27d6:	e0 e2       	ldi	r30, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_2b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    27d8:	50 e2       	ldi	r21, 0x20	; 32
    27da:	59 83       	std	Y+1, r21	; 0x01
    27dc:	fa 83       	std	Y+2, r31	; 0x02
    27de:	ab 83       	std	Y+3, r26	; 0x03
    27e0:	aa e0       	ldi	r26, 0x0A	; 10
    27e2:	82 2f       	mov	r24, r18
    27e4:	6a 2f       	mov	r22, r26
    27e6:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    27ea:	90 5d       	subi	r25, 0xD0	; 208
    27ec:	9c 83       	std	Y+4, r25	; 0x04
    27ee:	f0 eb       	ldi	r31, 0xB0	; 176
    27f0:	fd 83       	std	Y+5, r31	; 0x05
    27f2:	23 e4       	ldi	r18, 0x43	; 67
    27f4:	2e 83       	std	Y+6, r18	; 0x06
    27f6:	5f 83       	std	Y+7, r21	; 0x07
    27f8:	58 87       	std	Y+8, r21	; 0x08
    27fa:	59 87       	std	Y+9, r21	; 0x09
    27fc:	5a 87       	std	Y+10, r21	; 0x0a
    27fe:	5b 87       	std	Y+11, r21	; 0x0b
    2800:	5c 87       	std	Y+12, r21	; 0x0c
    2802:	5d 87       	std	Y+13, r21	; 0x0d
    2804:	5e 87       	std	Y+14, r21	; 0x0e
    2806:	ef 87       	std	Y+15, r30	; 0x0f
    2808:	b8 8b       	std	Y+16, r27	; 0x10
    280a:	84 2f       	mov	r24, r20
    280c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2810:	90 5d       	subi	r25, 0xD0	; 208
    2812:	99 8b       	std	Y+17, r25	; 0x11
    2814:	fa 8b       	std	Y+18, r31	; 0x12
    2816:	2b 8b       	std	Y+19, r18	; 0x13
    2818:	5c 8b       	std	Y+20, r21	; 0x14
	memcpy(dpl,dpl_volt,20);
    281a:	e3 2f       	mov	r30, r19
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	de 01       	movw	r26, r28
    2820:	11 96       	adiw	r26, 0x01	; 1
    2822:	84 e1       	ldi	r24, 0x14	; 20
    2824:	0d 90       	ld	r0, X+
    2826:	01 92       	st	Z+, r0
    2828:	81 50       	subi	r24, 0x01	; 1
    282a:	e1 f7       	brne	.-8      	; 0x2824 <display_make_display_line_motor_temp+0xc0>
	
} /*end display_make_display_line_motor_temp*/
    282c:	64 96       	adiw	r28, 0x14	; 20
    282e:	0f b6       	in	r0, 0x3f	; 63
    2830:	f8 94       	cli
    2832:	de bf       	out	0x3e, r29	; 62
    2834:	0f be       	out	0x3f, r0	; 63
    2836:	cd bf       	out	0x3d, r28	; 61
    2838:	df 91       	pop	r29
    283a:	cf 91       	pop	r28
    283c:	08 95       	ret

0000283e <display_write_data>:

uint8_t address_counter; 



void display_write_data(uint8_t data){
    283e:	cf 93       	push	r28
    2840:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2842:	15 98       	cbi	0x02, 5	; 2
	spi_putchar(START_BITS_WRITE_DATA);
    2844:	8a ef       	ldi	r24, 0xFA	; 250
    2846:	0e 94 b4 19 	call	0x3368	; 0x3368 <spi_putchar>
	spi_putchar(data);
    284a:	8c 2f       	mov	r24, r28
    284c:	0e 94 b4 19 	call	0x3368	; 0x3368 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2850:	15 9a       	sbi	0x02, 5	; 2
}
    2852:	cf 91       	pop	r28
    2854:	08 95       	ret

00002856 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    2856:	cf 93       	push	r28
    2858:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    285a:	15 98       	cbi	0x02, 5	; 2
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    285c:	88 ef       	ldi	r24, 0xF8	; 248
    285e:	0e 94 b4 19 	call	0x3368	; 0x3368 <spi_putchar>
	spi_putchar(inst);
    2862:	8c 2f       	mov	r24, r28
    2864:	0e 94 b4 19 	call	0x3368	; 0x3368 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2868:	15 9a       	sbi	0x02, 5	; 2
}
    286a:	cf 91       	pop	r28
    286c:	08 95       	ret

0000286e <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    286e:	ef 92       	push	r14
    2870:	ff 92       	push	r15
    2872:	0f 93       	push	r16
    2874:	1f 93       	push	r17
    2876:	cf 93       	push	r28
    2878:	df 93       	push	r29
    287a:	d8 2f       	mov	r29, r24
    287c:	c9 2f       	mov	r28, r25
    287e:	f6 2e       	mov	r15, r22
    2880:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    2882:	82 e0       	ldi	r24, 0x02	; 2
    2884:	0e 94 2b 14 	call	0x2856	; 0x2856 <display_write_instruction>
    2888:	0d 2f       	mov	r16, r29
    288a:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    288c:	c0 e0       	ldi	r28, 0x00	; 0
    288e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2890:	f8 01       	movw	r30, r16
    2892:	81 91       	ld	r24, Z+
    2894:	8f 01       	movw	r16, r30
    2896:	0e 94 1f 14 	call	0x283e	; 0x283e <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    289a:	21 96       	adiw	r28, 0x01	; 1
    289c:	c4 31       	cpi	r28, 0x14	; 20
    289e:	d1 05       	cpc	r29, r1
    28a0:	b9 f7       	brne	.-18     	; 0x2890 <display_write_display_lines+0x22>
    28a2:	c4 e1       	ldi	r28, 0x14	; 20
    28a4:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    28a6:	84 e1       	ldi	r24, 0x14	; 20
    28a8:	0e 94 2b 14 	call	0x2856	; 0x2856 <display_write_instruction>
    28ac:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    28ae:	d9 f7       	brne	.-10     	; 0x28a6 <display_write_display_lines+0x38>
    28b0:	0f 2d       	mov	r16, r15
    28b2:	1e 2d       	mov	r17, r14
    28b4:	c0 e0       	ldi	r28, 0x00	; 0
    28b6:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    28b8:	f8 01       	movw	r30, r16
    28ba:	81 91       	ld	r24, Z+
    28bc:	8f 01       	movw	r16, r30
    28be:	0e 94 1f 14 	call	0x283e	; 0x283e <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    28c2:	21 96       	adiw	r28, 0x01	; 1
    28c4:	c4 31       	cpi	r28, 0x14	; 20
    28c6:	d1 05       	cpc	r29, r1
    28c8:	b9 f7       	brne	.-18     	; 0x28b8 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    28ca:	df 91       	pop	r29
    28cc:	cf 91       	pop	r28
    28ce:	1f 91       	pop	r17
    28d0:	0f 91       	pop	r16
    28d2:	ff 90       	pop	r15
    28d4:	ef 90       	pop	r14
    28d6:	08 95       	ret

000028d8 <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    28d8:	cf 92       	push	r12
    28da:	df 92       	push	r13
    28dc:	ef 92       	push	r14
    28de:	ff 92       	push	r15
    28e0:	0f 93       	push	r16
    28e2:	1f 93       	push	r17
    28e4:	cf 93       	push	r28
    28e6:	df 93       	push	r29
    28e8:	c6 2f       	mov	r28, r22
    28ea:	e4 2e       	mov	r14, r20
    28ec:	f2 2e       	mov	r15, r18
	char * dpl=display_line_blank;
	char * dpl2=display_line_blank;
	
	switch(request_id){
    28ee:	e8 2f       	mov	r30, r24
    28f0:	f0 e0       	ldi	r31, 0x00	; 0
    28f2:	e5 33       	cpi	r30, 0x35	; 53
    28f4:	f1 05       	cpc	r31, r1
    28f6:	08 f0       	brcs	.+2      	; 0x28fa <display_update+0x22>
    28f8:	14 c1       	rjmp	.+552    	; 0x2b22 <display_update+0x24a>
    28fa:	e6 5b       	subi	r30, 0xB6	; 182
    28fc:	fe 4f       	sbci	r31, 0xFE	; 254
    28fe:	ee 0f       	add	r30, r30
    2900:	ff 1f       	adc	r31, r31
    2902:	05 90       	lpm	r0, Z+
    2904:	f4 91       	lpm	r31, Z
    2906:	e0 2d       	mov	r30, r0
    2908:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    290a:	cc e2       	ldi	r28, 0x2C	; 44
    290c:	d2 e0       	ldi	r29, 0x02	; 2
    290e:	ce 01       	movw	r24, r28
    2910:	0e 94 82 11 	call	0x2304	; 0x2304 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    2914:	84 e9       	ldi	r24, 0x94	; 148
    2916:	93 e0       	ldi	r25, 0x03	; 3
    2918:	be 01       	movw	r22, r28
    291a:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    291e:	01 c1       	rjmp	.+514    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    2920:	8c e2       	ldi	r24, 0x2C	; 44
    2922:	92 e0       	ldi	r25, 0x02	; 2
    2924:	6c 2d       	mov	r22, r12
    2926:	70 e0       	ldi	r23, 0x00	; 0
    2928:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <display_make_display_line_error_or_message>
				if(error>=100){// is message
    292c:	83 e6       	ldi	r24, 0x63	; 99
    292e:	8c 15       	cp	r24, r12
    2930:	38 f4       	brcc	.+14     	; 0x2940 <display_update+0x68>
					display_write_display_lines(display_line_message,dpl);
    2932:	8c e6       	ldi	r24, 0x6C	; 108
    2934:	93 e0       	ldi	r25, 0x03	; 3
    2936:	6c e2       	ldi	r22, 0x2C	; 44
    2938:	72 e0       	ldi	r23, 0x02	; 2
    293a:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
    293e:	f1 c0       	rjmp	.+482    	; 0x2b22 <display_update+0x24a>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2940:	80 e8       	ldi	r24, 0x80	; 128
    2942:	93 e0       	ldi	r25, 0x03	; 3
    2944:	6c e2       	ldi	r22, 0x2C	; 44
    2946:	72 e0       	ldi	r23, 0x02	; 2
    2948:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
    294c:	ea c0       	rjmp	.+468    	; 0x2b22 <display_update+0x24a>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    294e:	62 30       	cpi	r22, 0x02	; 2
    2950:	61 f0       	breq	.+24     	; 0x296a <display_update+0x92>
    2952:	63 30       	cpi	r22, 0x03	; 3
    2954:	b9 f0       	breq	.+46     	; 0x2984 <display_update+0xac>
    2956:	61 30       	cpi	r22, 0x01	; 1
    2958:	09 f0       	breq	.+2      	; 0x295c <display_update+0x84>
    295a:	e3 c0       	rjmp	.+454    	; 0x2b22 <display_update+0x24a>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    295c:	80 e9       	ldi	r24, 0x90	; 144
    295e:	92 e0       	ldi	r25, 0x02	; 2
    2960:	6c e7       	ldi	r22, 0x7C	; 124
    2962:	72 e0       	ldi	r23, 0x02	; 2
    2964:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
						break;
    2968:	dc c0       	rjmp	.+440    	; 0x2b22 <display_update+0x24a>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value2);
    296a:	cc e2       	ldi	r28, 0x2C	; 44
    296c:	d2 e0       	ldi	r29, 0x02	; 2
    296e:	ce 01       	movw	r24, r28
    2970:	64 2f       	mov	r22, r20
    2972:	70 e0       	ldi	r23, 0x00	; 0
    2974:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    2978:	88 e6       	ldi	r24, 0x68	; 104
    297a:	92 e0       	ldi	r25, 0x02	; 2
    297c:	be 01       	movw	r22, r28
    297e:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
						break;
    2982:	cf c0       	rjmp	.+414    	; 0x2b22 <display_update+0x24a>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    2984:	cc e2       	ldi	r28, 0x2C	; 44
    2986:	d2 e0       	ldi	r29, 0x02	; 2
    2988:	ce 01       	movw	r24, r28
    298a:	0e 94 82 11 	call	0x2304	; 0x2304 <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    298e:	84 e5       	ldi	r24, 0x54	; 84
    2990:	92 e0       	ldi	r25, 0x02	; 2
    2992:	be 01       	movw	r22, r28
    2994:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
						break;
    2998:	c4 c0       	rjmp	.+392    	; 0x2b22 <display_update+0x24a>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				display_make_soc_line1(dpl,value1,value2,value3,value4);
    299a:	0f 2e       	mov	r0, r31
    299c:	fc e2       	ldi	r31, 0x2C	; 44
    299e:	cf 2e       	mov	r12, r31
    29a0:	f2 e0       	ldi	r31, 0x02	; 2
    29a2:	df 2e       	mov	r13, r31
    29a4:	f0 2d       	mov	r31, r0
    29a6:	c6 01       	movw	r24, r12
    29a8:	70 e0       	ldi	r23, 0x00	; 0
    29aa:	50 e0       	ldi	r21, 0x00	; 0
    29ac:	30 e0       	ldi	r19, 0x00	; 0
    29ae:	10 e0       	ldi	r17, 0x00	; 0
    29b0:	0e 94 40 12 	call	0x2480	; 0x2480 <display_make_soc_line1>
				display_make_soc_line2(dpl2,value1,value2,value3,value4);
    29b4:	c6 01       	movw	r24, r12
    29b6:	6c 2f       	mov	r22, r28
    29b8:	70 e0       	ldi	r23, 0x00	; 0
    29ba:	4e 2d       	mov	r20, r14
    29bc:	50 e0       	ldi	r21, 0x00	; 0
    29be:	2f 2d       	mov	r18, r15
    29c0:	30 e0       	ldi	r19, 0x00	; 0
    29c2:	0e 94 cd 12 	call	0x259a	; 0x259a <display_make_soc_line2>
				display_write_display_lines(dpl,dpl2);
    29c6:	c6 01       	movw	r24, r12
    29c8:	b6 01       	movw	r22, r12
    29ca:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    29ce:	a9 c0       	rjmp	.+338    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    29d0:	0c e2       	ldi	r16, 0x2C	; 44
    29d2:	12 e0       	ldi	r17, 0x02	; 2
    29d4:	c8 01       	movw	r24, r16
    29d6:	70 e0       	ldi	r23, 0x00	; 0
    29d8:	50 e0       	ldi	r21, 0x00	; 0
    29da:	30 e0       	ldi	r19, 0x00	; 0
    29dc:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    29e0:	84 e4       	ldi	r24, 0x44	; 68
    29e2:	93 e0       	ldi	r25, 0x03	; 3
    29e4:	b8 01       	movw	r22, r16
    29e6:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    29ea:	9b c0       	rjmp	.+310    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    29ec:	0c e2       	ldi	r16, 0x2C	; 44
    29ee:	12 e0       	ldi	r17, 0x02	; 2
    29f0:	c8 01       	movw	r24, r16
    29f2:	70 e0       	ldi	r23, 0x00	; 0
    29f4:	50 e0       	ldi	r21, 0x00	; 0
    29f6:	30 e0       	ldi	r19, 0x00	; 0
    29f8:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    29fc:	80 e3       	ldi	r24, 0x30	; 48
    29fe:	93 e0       	ldi	r25, 0x03	; 3
    2a00:	b8 01       	movw	r22, r16
    2a02:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2a06:	8d c0       	rjmp	.+282    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    2a08:	0c e2       	ldi	r16, 0x2C	; 44
    2a0a:	12 e0       	ldi	r17, 0x02	; 2
    2a0c:	c8 01       	movw	r24, r16
    2a0e:	70 e0       	ldi	r23, 0x00	; 0
    2a10:	0e 94 4a 0f 	call	0x1e94	; 0x1e94 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    2a14:	8c e1       	ldi	r24, 0x1C	; 28
    2a16:	93 e0       	ldi	r25, 0x03	; 3
    2a18:	b8 01       	movw	r22, r16
    2a1a:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2a1e:	81 c0       	rjmp	.+258    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2a20:	0c e2       	ldi	r16, 0x2C	; 44
    2a22:	12 e0       	ldi	r17, 0x02	; 2
    2a24:	c8 01       	movw	r24, r16
    2a26:	70 e0       	ldi	r23, 0x00	; 0
    2a28:	50 e0       	ldi	r21, 0x00	; 0
    2a2a:	0e 94 b2 13 	call	0x2764	; 0x2764 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2a2e:	8c ec       	ldi	r24, 0xCC	; 204
    2a30:	92 e0       	ldi	r25, 0x02	; 2
    2a32:	b8 01       	movw	r22, r16
    2a34:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2a38:	74 c0       	rjmp	.+232    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2a3a:	0c e2       	ldi	r16, 0x2C	; 44
    2a3c:	12 e0       	ldi	r17, 0x02	; 2
    2a3e:	c8 01       	movw	r24, r16
    2a40:	70 e0       	ldi	r23, 0x00	; 0
    2a42:	50 e0       	ldi	r21, 0x00	; 0
    2a44:	0e 94 b2 13 	call	0x2764	; 0x2764 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    2a48:	80 ee       	ldi	r24, 0xE0	; 224
    2a4a:	92 e0       	ldi	r25, 0x02	; 2
    2a4c:	b8 01       	movw	r22, r16
    2a4e:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2a52:	67 c0       	rjmp	.+206    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    2a54:	0c e2       	ldi	r16, 0x2C	; 44
    2a56:	12 e0       	ldi	r17, 0x02	; 2
    2a58:	c8 01       	movw	r24, r16
    2a5a:	70 e0       	ldi	r23, 0x00	; 0
    2a5c:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2a60:	84 ef       	ldi	r24, 0xF4	; 244
    2a62:	92 e0       	ldi	r25, 0x02	; 2
    2a64:	b8 01       	movw	r22, r16
    2a66:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;	
    2a6a:	5b c0       	rjmp	.+182    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2a6c:	0c e2       	ldi	r16, 0x2C	; 44
    2a6e:	12 e0       	ldi	r17, 0x02	; 2
    2a70:	c8 01       	movw	r24, r16
    2a72:	70 e0       	ldi	r23, 0x00	; 0
    2a74:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    2a78:	88 e0       	ldi	r24, 0x08	; 8
    2a7a:	93 e0       	ldi	r25, 0x03	; 3
    2a7c:	b8 01       	movw	r22, r16
    2a7e:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2a82:	4f c0       	rjmp	.+158    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2a84:	0c e2       	ldi	r16, 0x2C	; 44
    2a86:	12 e0       	ldi	r17, 0x02	; 2
    2a88:	c8 01       	movw	r24, r16
    2a8a:	70 e0       	ldi	r23, 0x00	; 0
    2a8c:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    2a90:	88 eb       	ldi	r24, 0xB8	; 184
    2a92:	92 e0       	ldi	r25, 0x02	; 2
    2a94:	b8 01       	movw	r22, r16
    2a96:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;				
    2a9a:	43 c0       	rjmp	.+134    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2a9c:	0c e2       	ldi	r16, 0x2C	; 44
    2a9e:	12 e0       	ldi	r17, 0x02	; 2
    2aa0:	c8 01       	movw	r24, r16
    2aa2:	70 e0       	ldi	r23, 0x00	; 0
    2aa4:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    2aa8:	84 ea       	ldi	r24, 0xA4	; 164
    2aaa:	92 e0       	ldi	r25, 0x02	; 2
    2aac:	b8 01       	movw	r22, r16
    2aae:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
				break;
    2ab2:	37 c0       	rjmp	.+110    	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2ab4:	0c e2       	ldi	r16, 0x2C	; 44
    2ab6:	12 e0       	ldi	r17, 0x02	; 2
    2ab8:	c8 01       	movw	r24, r16
    2aba:	70 e0       	ldi	r23, 0x00	; 0
    2abc:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2ac0:	80 e4       	ldi	r24, 0x40	; 64
    2ac2:	92 e0       	ldi	r25, 0x02	; 2
    2ac4:	b8 01       	movw	r22, r16
    2ac6:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2aca:	2b c0       	rjmp	.+86     	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    2acc:	88 e1       	ldi	r24, 0x18	; 24
    2ace:	92 e0       	ldi	r25, 0x02	; 2
    2ad0:	64 e0       	ldi	r22, 0x04	; 4
    2ad2:	72 e0       	ldi	r23, 0x02	; 2
    2ad4:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2ad8:	24 c0       	rjmp	.+72     	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    2ada:	0c e2       	ldi	r16, 0x2C	; 44
    2adc:	12 e0       	ldi	r17, 0x02	; 2
    2ade:	c8 01       	movw	r24, r16
    2ae0:	70 e0       	ldi	r23, 0x00	; 0
    2ae2:	0e 94 a7 11 	call	0x234e	; 0x234e <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    2ae6:	84 eb       	ldi	r24, 0xB4	; 180
    2ae8:	91 e0       	ldi	r25, 0x01	; 1
    2aea:	b8 01       	movw	r22, r16
    2aec:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2af0:	18 c0       	rjmp	.+48     	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    2af2:	0c e2       	ldi	r16, 0x2C	; 44
    2af4:	12 e0       	ldi	r17, 0x02	; 2
    2af6:	c8 01       	movw	r24, r16
    2af8:	70 e0       	ldi	r23, 0x00	; 0
    2afa:	0e 94 f5 11 	call	0x23ea	; 0x23ea <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    2afe:	8c ed       	ldi	r24, 0xDC	; 220
    2b00:	91 e0       	ldi	r25, 0x01	; 1
    2b02:	b8 01       	movw	r22, r16
    2b04:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
			break;
    2b08:	0c c0       	rjmp	.+24     	; 0x2b22 <display_update+0x24a>
		case DISPLAY_MENU_INVERTER_TEMP:
				display_make_display_line_inverter_temp(dpl,value1,value2);
    2b0a:	0c e2       	ldi	r16, 0x2C	; 44
    2b0c:	12 e0       	ldi	r17, 0x02	; 2
    2b0e:	c8 01       	movw	r24, r16
    2b10:	70 e0       	ldi	r23, 0x00	; 0
    2b12:	50 e0       	ldi	r21, 0x00	; 0
    2b14:	0e 94 3e 13 	call	0x267c	; 0x267c <display_make_display_line_inverter_temp>
				display_write_display_lines(display_line_inverter_temperature,dpl);
    2b18:	88 ec       	ldi	r24, 0xC8	; 200
    2b1a:	91 e0       	ldi	r25, 0x01	; 1
    2b1c:	b8 01       	movw	r22, r16
    2b1e:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
		default:
			break;		
	}/* end switch */
}/* end display update */
    2b22:	df 91       	pop	r29
    2b24:	cf 91       	pop	r28
    2b26:	1f 91       	pop	r17
    2b28:	0f 91       	pop	r16
    2b2a:	ff 90       	pop	r15
    2b2c:	ef 90       	pop	r14
    2b2e:	df 90       	pop	r13
    2b30:	cf 90       	pop	r12
    2b32:	08 95       	ret

00002b34 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    2b34:	cf 92       	push	r12
    2b36:	ef 92       	push	r14
    2b38:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    2b3a:	8e e1       	ldi	r24, 0x1E	; 30
    2b3c:	0e 94 9e 19 	call	0x333c	; 0x333c <spi_init>
	Spi_disable_it();	
    2b40:	8c b5       	in	r24, 0x2c	; 44
    2b42:	8f 77       	andi	r24, 0x7F	; 127
    2b44:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2b46:	8c b5       	in	r24, 0x2c	; 44
    2b48:	80 61       	ori	r24, 0x10	; 16
    2b4a:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    2b4c:	10 92 21 08 	sts	0x0821, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2b50:	0d 9a       	sbi	0x01, 5	; 1
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2b52:	15 9a       	sbi	0x02, 5	; 2
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2b54:	8c e0       	ldi	r24, 0x0C	; 12
    2b56:	0e 94 2b 14 	call	0x2856	; 0x2856 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    2b5a:	88 e3       	ldi	r24, 0x38	; 56
    2b5c:	0e 94 2b 14 	call	0x2856	; 0x2856 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    2b60:	80 e0       	ldi	r24, 0x00	; 0
    2b62:	60 e0       	ldi	r22, 0x00	; 0
    2b64:	40 e0       	ldi	r20, 0x00	; 0
    2b66:	20 e0       	ldi	r18, 0x00	; 0
    2b68:	00 e0       	ldi	r16, 0x00	; 0
    2b6a:	ee 24       	eor	r14, r14
    2b6c:	cc 24       	eor	r12, r12
    2b6e:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    2b72:	8f ef       	ldi	r24, 0xFF	; 255
    2b74:	80 93 de 07 	sts	0x07DE, r24
}
    2b78:	0f 91       	pop	r16
    2b7a:	ef 90       	pop	r14
    2b7c:	cf 90       	pop	r12
    2b7e:	08 95       	ret

00002b80 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2b80:	e8 2f       	mov	r30, r24
    2b82:	f9 2f       	mov	r31, r25
    2b84:	af ed       	ldi	r26, 0xDF	; 223
    2b86:	b7 e0       	ldi	r27, 0x07	; 7
    2b88:	84 e1       	ldi	r24, 0x14	; 20
    2b8a:	0d 90       	ld	r0, X+
    2b8c:	01 92       	st	Z+, r0
    2b8e:	81 50       	subi	r24, 0x01	; 1
    2b90:	e1 f7       	brne	.-8      	; 0x2b8a <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2b92:	08 95       	ret

00002b94 <display_make_display_line_percent>:

void display_make_display_line_percent(char* dpl,uint8_t percent){
    2b94:	fc 01       	movw	r30, r24
    2b96:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    2b98:	86 2f       	mov	r24, r22
    2b9a:	64 e6       	ldi	r22, 0x64	; 100
    2b9c:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2ba0:	48 2f       	mov	r20, r24
    2ba2:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    2ba4:	2a e0       	ldi	r18, 0x0A	; 10
    2ba6:	83 2f       	mov	r24, r19
    2ba8:	62 2f       	mov	r22, r18
    2baa:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2bae:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2bb2:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    2bb4:	40 33       	cpi	r20, 0x30	; 48
    2bb6:	31 f4       	brne	.+12     	; 0x2bc4 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    2bb8:	90 33       	cpi	r25, 0x30	; 48
    2bba:	11 f0       	breq	.+4      	; 0x2bc0 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    2bbc:	40 e2       	ldi	r20, 0x20	; 32
    2bbe:	02 c0       	rjmp	.+4      	; 0x2bc4 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    2bc0:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    2bc2:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    2bc4:	20 e2       	ldi	r18, 0x20	; 32
    2bc6:	20 83       	st	Z, r18
    2bc8:	21 83       	std	Z+1, r18	; 0x01
    2bca:	22 83       	std	Z+2, r18	; 0x02
    2bcc:	23 83       	std	Z+3, r18	; 0x03
    2bce:	24 83       	std	Z+4, r18	; 0x04
    2bd0:	25 83       	std	Z+5, r18	; 0x05
    2bd2:	26 83       	std	Z+6, r18	; 0x06
    2bd4:	27 83       	std	Z+7, r18	; 0x07
    2bd6:	40 87       	std	Z+8, r20	; 0x08
    2bd8:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    2bda:	83 2f       	mov	r24, r19
    2bdc:	6a e0       	ldi	r22, 0x0A	; 10
    2bde:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    2be2:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    2be4:	92 87       	std	Z+10, r25	; 0x0a
    2be6:	85 e2       	ldi	r24, 0x25	; 37
    2be8:	83 87       	std	Z+11, r24	; 0x0b
    2bea:	24 87       	std	Z+12, r18	; 0x0c
    2bec:	25 87       	std	Z+13, r18	; 0x0d
    2bee:	26 87       	std	Z+14, r18	; 0x0e
    2bf0:	27 87       	std	Z+15, r18	; 0x0f
    2bf2:	20 8b       	std	Z+16, r18	; 0x10
    2bf4:	21 8b       	std	Z+17, r18	; 0x11
    2bf6:	22 8b       	std	Z+18, r18	; 0x12
    2bf8:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    2bfa:	08 95       	ret

00002bfc <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2bfc:	80 91 21 08 	lds	r24, 0x0821
    2c00:	8c 30       	cpi	r24, 0x0C	; 12
    2c02:	51 f4       	brne	.+20     	; 0x2c18 <display_up+0x1c>
    2c04:	90 91 de 07 	lds	r25, 0x07DE
    2c08:	9f 3f       	cpi	r25, 0xFF	; 255
    2c0a:	31 f0       	breq	.+12     	; 0x2c18 <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    2c0c:	90 93 21 08 	sts	0x0821, r25
		selected_menu_pre_error=255;
    2c10:	8f ef       	ldi	r24, 0xFF	; 255
    2c12:	80 93 de 07 	sts	0x07DE, r24
    2c16:	03 c0       	rjmp	.+6      	; 0x2c1e <display_up+0x22>
	}else{
		selected_menu++;
    2c18:	8f 5f       	subi	r24, 0xFF	; 255
    2c1a:	80 93 21 08 	sts	0x0821, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2c1e:	80 91 21 08 	lds	r24, 0x0821
    2c22:	8f 70       	andi	r24, 0x0F	; 15
    2c24:	80 93 21 08 	sts	0x0821, r24
	if(selected_menu==0) selected_menu=1;
    2c28:	88 23       	and	r24, r24
    2c2a:	19 f4       	brne	.+6      	; 0x2c32 <display_up+0x36>
    2c2c:	81 e0       	ldi	r24, 0x01	; 1
    2c2e:	80 93 21 08 	sts	0x0821, r24
    2c32:	08 95       	ret

00002c34 <display_overview>:
	return;
}

void display_overview( void )
{
	selected_menu=DISPLAY_MENU_SOC;	
    2c34:	81 e0       	ldi	r24, 0x01	; 1
    2c36:	80 93 21 08 	sts	0x0821, r24
	return;
}
    2c3a:	08 95       	ret

00002c3c <display_down>:

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    2c3c:	80 91 21 08 	lds	r24, 0x0821
    2c40:	82 30       	cpi	r24, 0x02	; 2
    2c42:	20 f4       	brcc	.+8      	; 0x2c4c <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2c44:	8f e0       	ldi	r24, 0x0F	; 15
    2c46:	80 93 21 08 	sts	0x0821, r24
		return;
    2c4a:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2c4c:	8c 30       	cpi	r24, 0x0C	; 12
    2c4e:	51 f4       	brne	.+20     	; 0x2c64 <display_down+0x28>
    2c50:	90 91 de 07 	lds	r25, 0x07DE
    2c54:	9f 3f       	cpi	r25, 0xFF	; 255
    2c56:	31 f0       	breq	.+12     	; 0x2c64 <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    2c58:	90 93 21 08 	sts	0x0821, r25
		selected_menu_pre_error=255;
    2c5c:	8f ef       	ldi	r24, 0xFF	; 255
    2c5e:	80 93 de 07 	sts	0x07DE, r24
    2c62:	08 95       	ret
	}else{
		selected_menu--;	
    2c64:	81 50       	subi	r24, 0x01	; 1
    2c66:	80 93 21 08 	sts	0x0821, r24
    2c6a:	08 95       	ret

00002c6c <display_starting>:
	return;

}


void display_starting(uint8_t percent){
    2c6c:	cf 93       	push	r28
    2c6e:	df 93       	push	r29
    2c70:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    2c72:	cc e2       	ldi	r28, 0x2C	; 44
    2c74:	d2 e0       	ldi	r29, 0x02	; 2
    2c76:	ce 01       	movw	r24, r28
    2c78:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    2c7c:	80 ef       	ldi	r24, 0xF0	; 240
    2c7e:	91 e0       	ldi	r25, 0x01	; 1
    2c80:	be 01       	movw	r22, r28
    2c82:	0e 94 37 14 	call	0x286e	; 0x286e <display_write_display_lines>
	
}
    2c86:	df 91       	pop	r29
    2c88:	cf 91       	pop	r28
    2c8a:	08 95       	ret

00002c8c <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    2c8c:	90 93 87 07 	sts	0x0787, r25
    2c90:	80 93 86 07 	sts	0x0786, r24
	CheckWDT();
    2c94:	0e 94 de 1b 	call	0x37bc	; 0x37bc <CheckWDT>
}
    2c98:	08 95       	ret

00002c9a <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    2c9a:	e0 91 86 07 	lds	r30, 0x0786
    2c9e:	f0 91 87 07 	lds	r31, 0x0787
    2ca2:	90 81       	ld	r25, Z
    2ca4:	89 2b       	or	r24, r25
    2ca6:	80 83       	st	Z, r24
}
    2ca8:	08 95       	ret

00002caa <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    2caa:	e0 91 86 07 	lds	r30, 0x0786
    2cae:	f0 91 87 07 	lds	r31, 0x0787
    2cb2:	10 82       	st	Z, r1
    2cb4:	08 95       	ret

00002cb6 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    2cb6:	10 92 a7 08 	sts	0x08A7, r1
	event_queue_tail=0;
    2cba:	10 92 a8 08 	sts	0x08A8, r1
}
    2cbe:	08 95       	ret

00002cc0 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2cc0:	cf 93       	push	r28
    2cc2:	df 93       	push	r29
    2cc4:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    2cc6:	c0 91 a7 08 	lds	r28, 0x08A7
    2cca:	d0 e0       	ldi	r29, 0x00	; 0
    2ccc:	ce 01       	movw	r24, r28
    2cce:	01 96       	adiw	r24, 0x01	; 1
    2cd0:	60 e1       	ldi	r22, 0x10	; 16
    2cd2:	70 e0       	ldi	r23, 0x00	; 0
    2cd4:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    2cd8:	40 91 a8 08 	lds	r20, 0x08A8
    2cdc:	50 e0       	ldi	r21, 0x00	; 0
    2cde:	84 17       	cp	r24, r20
    2ce0:	95 07       	cpc	r25, r21
    2ce2:	31 f0       	breq	.+12     	; 0x2cf0 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2ce4:	c9 56       	subi	r28, 0x69	; 105
    2ce6:	d7 4f       	sbci	r29, 0xF7	; 247
    2ce8:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2cea:	80 93 a7 08 	sts	0x08A7, r24
    2cee:	03 c0       	rjmp	.+6      	; 0x2cf6 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2cf0:	80 e1       	ldi	r24, 0x10	; 16
    2cf2:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
	}
}
    2cf6:	df 91       	pop	r29
    2cf8:	cf 91       	pop	r28
    2cfa:	08 95       	ret

00002cfc <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2cfc:	80 91 a8 08 	lds	r24, 0x08A8
    2d00:	90 91 a7 08 	lds	r25, 0x08A7
    2d04:	98 17       	cp	r25, r24
    2d06:	31 f0       	breq	.+12     	; 0x2d14 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2d08:	e7 e9       	ldi	r30, 0x97	; 151
    2d0a:	f8 e0       	ldi	r31, 0x08	; 8
    2d0c:	e8 0f       	add	r30, r24
    2d0e:	f1 1d       	adc	r31, r1
    2d10:	80 81       	ld	r24, Z
    2d12:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2d14:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2d16:	08 95       	ret

00002d18 <Dashboard>:



void Dashboard(void){
    2d18:	cf 92       	push	r12
    2d1a:	ef 92       	push	r14
    2d1c:	0f 93       	push	r16
    2d1e:	cf 93       	push	r28
    2d20:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2d22:	80 91 a8 08 	lds	r24, 0x08A8
    2d26:	e7 e9       	ldi	r30, 0x97	; 151
    2d28:	f8 e0       	ldi	r31, 0x08	; 8
    2d2a:	e8 0f       	add	r30, r24
    2d2c:	f1 1d       	adc	r31, r1
    2d2e:	80 81       	ld	r24, Z
    2d30:	86 30       	cpi	r24, 0x06	; 6
    2d32:	09 f4       	brne	.+2      	; 0x2d36 <Dashboard+0x1e>
    2d34:	4f c0       	rjmp	.+158    	; 0x2dd4 <Dashboard+0xbc>
    2d36:	87 30       	cpi	r24, 0x07	; 7
    2d38:	40 f4       	brcc	.+16     	; 0x2d4a <Dashboard+0x32>
    2d3a:	81 30       	cpi	r24, 0x01	; 1
    2d3c:	99 f1       	breq	.+102    	; 0x2da4 <Dashboard+0x8c>
    2d3e:	81 30       	cpi	r24, 0x01	; 1
    2d40:	88 f0       	brcs	.+34     	; 0x2d64 <Dashboard+0x4c>
    2d42:	84 30       	cpi	r24, 0x04	; 4
    2d44:	09 f0       	breq	.+2      	; 0x2d48 <Dashboard+0x30>
    2d46:	14 c1       	rjmp	.+552    	; 0x2f70 <Dashboard+0x258>
    2d48:	25 c0       	rjmp	.+74     	; 0x2d94 <Dashboard+0x7c>
    2d4a:	88 30       	cpi	r24, 0x08	; 8
    2d4c:	09 f4       	brne	.+2      	; 0x2d50 <Dashboard+0x38>
    2d4e:	70 c0       	rjmp	.+224    	; 0x2e30 <Dashboard+0x118>
    2d50:	88 30       	cpi	r24, 0x08	; 8
    2d52:	08 f4       	brcc	.+2      	; 0x2d56 <Dashboard+0x3e>
    2d54:	6a c0       	rjmp	.+212    	; 0x2e2a <Dashboard+0x112>
    2d56:	89 30       	cpi	r24, 0x09	; 9
    2d58:	09 f4       	brne	.+2      	; 0x2d5c <Dashboard+0x44>
    2d5a:	70 c0       	rjmp	.+224    	; 0x2e3c <Dashboard+0x124>
    2d5c:	8a 30       	cpi	r24, 0x0A	; 10
    2d5e:	09 f0       	breq	.+2      	; 0x2d62 <Dashboard+0x4a>
    2d60:	07 c1       	rjmp	.+526    	; 0x2f70 <Dashboard+0x258>
    2d62:	6f c0       	rjmp	.+222    	; 0x2e42 <Dashboard+0x12a>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2d64:	88 e8       	ldi	r24, 0x88	; 136
    2d66:	97 e0       	ldi	r25, 0x07	; 7
    2d68:	68 e9       	ldi	r22, 0x98	; 152
    2d6a:	77 e0       	ldi	r23, 0x07	; 7
    2d6c:	42 e0       	ldi	r20, 0x02	; 2
    2d6e:	55 e0       	ldi	r21, 0x05	; 5
    2d70:	28 e0       	ldi	r18, 0x08	; 8
    2d72:	0e 94 20 04 	call	0x840	; 0x840 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2d76:	c0 ea       	ldi	r28, 0xA0	; 160
    2d78:	d7 e0       	ldi	r29, 0x07	; 7
    2d7a:	ce 01       	movw	r24, r28
    2d7c:	60 eb       	ldi	r22, 0xB0	; 176
    2d7e:	77 e0       	ldi	r23, 0x07	; 7
    2d80:	41 e0       	ldi	r20, 0x01	; 1
    2d82:	55 e0       	ldi	r21, 0x05	; 5
    2d84:	21 e0       	ldi	r18, 0x01	; 1
    2d86:	0e 94 20 04 	call	0x840	; 0x840 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2d8a:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2d8c:	ce 01       	movw	r24, r28
    2d8e:	0e 94 31 04 	call	0x862	; 0x862 <CANStartRx>
		
				
			return;
    2d92:	ee c0       	rjmp	.+476    	; 0x2f70 <Dashboard+0x258>
		break;
		case EVENT_10HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    2d94:	80 91 c5 07 	lds	r24, 0x07C5
    2d98:	88 23       	and	r24, r24
    2d9a:	09 f0       	breq	.+2      	; 0x2d9e <Dashboard+0x86>
    2d9c:	e9 c0       	rjmp	.+466    	; 0x2f70 <Dashboard+0x258>
			startup_sequence();
    2d9e:	0e 94 cd 19 	call	0x339a	; 0x339a <startup_sequence>
			
		return;
    2da2:	e6 c0       	rjmp	.+460    	; 0x2f70 <Dashboard+0x258>
		break;
		case EVENT_50HZ:
			
			// Check if State Machine in Running State
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2da4:	80 91 c5 07 	lds	r24, 0x07C5
    2da8:	81 30       	cpi	r24, 0x01	; 1
    2daa:	09 f0       	breq	.+2      	; 0x2dae <Dashboard+0x96>
    2dac:	e1 c0       	rjmp	.+450    	; 0x2f70 <Dashboard+0x258>
		
			// Multiplex
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    2dae:	0e 94 07 03 	call	0x60e	; 0x60e <button_multiplex_cycle>
			#endif	

			// gather data
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    2db2:	80 91 21 08 	lds	r24, 0x0821
    2db6:	80 93 98 07 	sts	0x0798, r24
					
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    2dba:	80 91 7d 07 	lds	r24, 0x077D
    2dbe:	80 93 99 07 	sts	0x0799, r24
			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    2dc2:	80 91 7c 07 	lds	r24, 0x077C
    2dc6:	80 93 9a 07 	sts	0x079A, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2dca:	88 e8       	ldi	r24, 0x88	; 136
    2dcc:	97 e0       	ldi	r25, 0x07	; 7
    2dce:	0e 94 97 04 	call	0x92e	; 0x92e <CANAddSendData>
		
			
		return;
    2dd2:	ce c0       	rjmp	.+412    	; 0x2f70 <Dashboard+0x258>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2dd4:	80 91 c5 07 	lds	r24, 0x07C5
    2dd8:	81 30       	cpi	r24, 0x01	; 1
    2dda:	09 f0       	breq	.+2      	; 0x2dde <Dashboard+0xc6>
    2ddc:	c9 c0       	rjmp	.+402    	; 0x2f70 <Dashboard+0x258>
	
			if(buzz_cycles!=0){
    2dde:	80 91 7e 07 	lds	r24, 0x077E
    2de2:	88 23       	and	r24, r24
    2de4:	f9 f0       	breq	.+62     	; 0x2e24 <Dashboard+0x10c>
				if(buzzer_count<=2){
    2de6:	80 91 7f 07 	lds	r24, 0x077F
    2dea:	83 30       	cpi	r24, 0x03	; 3
    2dec:	40 f4       	brcc	.+16     	; 0x2dfe <Dashboard+0xe6>
					buzzer_off();
    2dee:	0e 94 98 03 	call	0x730	; 0x730 <buzzer_off>
					buzzer_count--;
    2df2:	80 91 7f 07 	lds	r24, 0x077F
    2df6:	81 50       	subi	r24, 0x01	; 1
    2df8:	80 93 7f 07 	sts	0x077F, r24
    2dfc:	03 c0       	rjmp	.+6      	; 0x2e04 <Dashboard+0xec>
				}else{
					buzzer_count--;
    2dfe:	81 50       	subi	r24, 0x01	; 1
    2e00:	80 93 7f 07 	sts	0x077F, r24
				}
				if(buzzer_count==0){
    2e04:	80 91 7f 07 	lds	r24, 0x077F
    2e08:	88 23       	and	r24, r24
    2e0a:	09 f0       	breq	.+2      	; 0x2e0e <Dashboard+0xf6>
    2e0c:	b1 c0       	rjmp	.+354    	; 0x2f70 <Dashboard+0x258>
					buzzer_count=4;
    2e0e:	84 e0       	ldi	r24, 0x04	; 4
    2e10:	80 93 7f 07 	sts	0x077F, r24
					buzzer_on();
    2e14:	0e 94 96 03 	call	0x72c	; 0x72c <buzzer_on>
					buzz_cycles--;
    2e18:	80 91 7e 07 	lds	r24, 0x077E
    2e1c:	81 50       	subi	r24, 0x01	; 1
    2e1e:	80 93 7e 07 	sts	0x077E, r24
    2e22:	a6 c0       	rjmp	.+332    	; 0x2f70 <Dashboard+0x258>
				}
			}else{
				buzzer_off();
    2e24:	0e 94 98 03 	call	0x730	; 0x730 <buzzer_off>
    2e28:	a3 c0       	rjmp	.+326    	; 0x2f70 <Dashboard+0x258>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2e2a:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <CANAbortCMD>
		return;
    2e2e:	a0 c0       	rjmp	.+320    	; 0x2f70 <Dashboard+0x258>
		case EVENT_CANTIMEOUT:
			CANAbortCMD();	
    2e30:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <CANAbortCMD>
			AddError(ERROR_CANTIMEOUT);
    2e34:	88 e0       	ldi	r24, 0x08	; 8
    2e36:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
		break;
    2e3a:	9a c0       	rjmp	.+308    	; 0x2f70 <Dashboard+0x258>
		case EVENT_CANTX:
			CANSendNext();
    2e3c:	0e 94 c8 04 	call	0x990	; 0x990 <CANSendNext>
		break;
    2e40:	97 c0       	rjmp	.+302    	; 0x2f70 <Dashboard+0x258>
		case EVENT_CANRX:
		
			// Check if State Machine in Running State
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2e42:	80 91 c5 07 	lds	r24, 0x07C5
    2e46:	81 30       	cpi	r24, 0x01	; 1
    2e48:	09 f0       	breq	.+2      	; 0x2e4c <Dashboard+0x134>
    2e4a:	92 c0       	rjmp	.+292    	; 0x2f70 <Dashboard+0x258>

			// Get CAN Data
			CANGetData(&dashboard_rx);
    2e4c:	80 ea       	ldi	r24, 0xA0	; 160
    2e4e:	97 e0       	ldi	r25, 0x07	; 7
    2e50:	0e 94 3f 04 	call	0x87e	; 0x87e <CANGetData>
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2e54:	d0 91 b2 07 	lds	r29, 0x07B2
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2e58:	e0 eb       	ldi	r30, 0xB0	; 176
    2e5a:	f7 e0       	ldi	r31, 0x07	; 7
    2e5c:	c0 81       	ld	r28, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    2e5e:	c1 80       	ldd	r12, Z+1	; 0x01
			
			// React to CAN Data
			if(leds&1){
    2e60:	c0 ff       	sbrs	r28, 0
    2e62:	04 c0       	rjmp	.+8      	; 0x2e6c <Dashboard+0x154>
				led_set(LED_ID_START);
    2e64:	80 e0       	ldi	r24, 0x00	; 0
    2e66:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2e6a:	03 c0       	rjmp	.+6      	; 0x2e72 <Dashboard+0x15a>
			}else{
				led_clear(LED_ID_START);
    2e6c:	80 e0       	ldi	r24, 0x00	; 0
    2e6e:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}
			if((leds>>1)&1){
    2e72:	8c 2f       	mov	r24, r28
    2e74:	86 95       	lsr	r24
    2e76:	80 ff       	sbrs	r24, 0
    2e78:	04 c0       	rjmp	.+8      	; 0x2e82 <Dashboard+0x16a>
				led_set(LED_ID_LV_LOW);
    2e7a:	8a e0       	ldi	r24, 0x0A	; 10
    2e7c:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2e80:	03 c0       	rjmp	.+6      	; 0x2e88 <Dashboard+0x170>
			}else{
				led_clear(LED_ID_LV_LOW);
    2e82:	8a e0       	ldi	r24, 0x0A	; 10
    2e84:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}
			if((leds>>2)&1){
    2e88:	8c 2f       	mov	r24, r28
    2e8a:	86 95       	lsr	r24
    2e8c:	86 95       	lsr	r24
    2e8e:	80 ff       	sbrs	r24, 0
    2e90:	04 c0       	rjmp	.+8      	; 0x2e9a <Dashboard+0x182>
				led_set(LED_ID_IMD);
    2e92:	82 e0       	ldi	r24, 0x02	; 2
    2e94:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2e98:	03 c0       	rjmp	.+6      	; 0x2ea0 <Dashboard+0x188>
			}else{
				led_clear(LED_ID_IMD);
    2e9a:	82 e0       	ldi	r24, 0x02	; 2
    2e9c:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}	
			if((leds>>3)&1){
    2ea0:	8c 2f       	mov	r24, r28
    2ea2:	86 95       	lsr	r24
    2ea4:	86 95       	lsr	r24
    2ea6:	86 95       	lsr	r24
    2ea8:	80 ff       	sbrs	r24, 0
    2eaa:	04 c0       	rjmp	.+8      	; 0x2eb4 <Dashboard+0x19c>
				led_set(LED_ID_OK);
    2eac:	83 e0       	ldi	r24, 0x03	; 3
    2eae:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2eb2:	03 c0       	rjmp	.+6      	; 0x2eba <Dashboard+0x1a2>
			}else{
				led_clear(LED_ID_OK);			
    2eb4:	83 e0       	ldi	r24, 0x03	; 3
    2eb6:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}
			if((leds>>4)&1){
    2eba:	8c 2f       	mov	r24, r28
    2ebc:	82 95       	swap	r24
    2ebe:	8f 70       	andi	r24, 0x0F	; 15
    2ec0:	80 ff       	sbrs	r24, 0
    2ec2:	04 c0       	rjmp	.+8      	; 0x2ecc <Dashboard+0x1b4>
				led_set(LED_ID_BRAKE);
    2ec4:	84 e0       	ldi	r24, 0x04	; 4
    2ec6:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2eca:	03 c0       	rjmp	.+6      	; 0x2ed2 <Dashboard+0x1ba>
			}else{
				led_clear(LED_ID_BRAKE);
    2ecc:	84 e0       	ldi	r24, 0x04	; 4
    2ece:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}
			if((leds>>5)&1){
    2ed2:	8c 2f       	mov	r24, r28
    2ed4:	82 95       	swap	r24
    2ed6:	86 95       	lsr	r24
    2ed8:	87 70       	andi	r24, 0x07	; 7
    2eda:	80 ff       	sbrs	r24, 0
    2edc:	07 c0       	rjmp	.+14     	; 0x2eec <Dashboard+0x1d4>
				if(buzz_cycles!=0) return; // buzzer already buzzing
    2ede:	80 91 7e 07 	lds	r24, 0x077E
    2ee2:	88 23       	and	r24, r24
    2ee4:	09 f0       	breq	.+2      	; 0x2ee8 <Dashboard+0x1d0>
    2ee6:	44 c0       	rjmp	.+136    	; 0x2f70 <Dashboard+0x258>
				buzzer_buzz_ready_to_drive();
    2ee8:	0e 94 9a 03 	call	0x734	; 0x734 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2eec:	c2 95       	swap	r28
    2eee:	c6 95       	lsr	r28
    2ef0:	c6 95       	lsr	r28
    2ef2:	c3 70       	andi	r28, 0x03	; 3
    2ef4:	c0 ff       	sbrs	r28, 0
    2ef6:	04 c0       	rjmp	.+8      	; 0x2f00 <Dashboard+0x1e8>
				led_set(LED_ID_AMS);
    2ef8:	81 e0       	ldi	r24, 0x01	; 1
    2efa:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    2efe:	03 c0       	rjmp	.+6      	; 0x2f06 <Dashboard+0x1ee>
			}else{
				led_clear(LED_ID_AMS);							
    2f00:	81 e0       	ldi	r24, 0x01	; 1
    2f02:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)){ // If error code has changed, swap menu to error menu
    2f06:	81 e0       	ldi	r24, 0x01	; 1
    2f08:	90 91 48 08 	lds	r25, 0x0848
    2f0c:	9c 15       	cp	r25, r12
    2f0e:	09 f4       	brne	.+2      	; 0x2f12 <Dashboard+0x1fa>
    2f10:	80 e0       	ldi	r24, 0x00	; 0
    2f12:	88 23       	and	r24, r24
    2f14:	e1 f0       	breq	.+56     	; 0x2f4e <Dashboard+0x236>
    2f16:	81 e0       	ldi	r24, 0x01	; 1
    2f18:	cc 20       	and	r12, r12
    2f1a:	09 f4       	brne	.+2      	; 0x2f1e <Dashboard+0x206>
    2f1c:	80 e0       	ldi	r24, 0x00	; 0
    2f1e:	88 23       	and	r24, r24
    2f20:	b1 f0       	breq	.+44     	; 0x2f4e <Dashboard+0x236>
				display_current_error=error_code;
    2f22:	c0 92 48 08 	sts	0x0848, r12
				selected_menu_pre_error=selected_menu;
    2f26:	80 91 21 08 	lds	r24, 0x0821
    2f2a:	80 93 de 07 	sts	0x07DE, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2f2e:	8c e0       	ldi	r24, 0x0C	; 12
    2f30:	80 93 21 08 	sts	0x0821, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2f34:	60 91 b3 07 	lds	r22, 0x07B3
    2f38:	40 91 b4 07 	lds	r20, 0x07B4
    2f3c:	20 91 b5 07 	lds	r18, 0x07B5
    2f40:	00 91 b6 07 	lds	r16, 0x07B6
    2f44:	e0 90 b7 07 	lds	r14, 0x07B7
    2f48:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <display_update>
    2f4c:	11 c0       	rjmp	.+34     	; 0x2f70 <Dashboard+0x258>
			}else if(id==selected_menu){			
    2f4e:	80 91 21 08 	lds	r24, 0x0821
    2f52:	d8 17       	cp	r29, r24
    2f54:	69 f4       	brne	.+26     	; 0x2f70 <Dashboard+0x258>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2f56:	8d 2f       	mov	r24, r29
    2f58:	60 91 b3 07 	lds	r22, 0x07B3
    2f5c:	40 91 b4 07 	lds	r20, 0x07B4
    2f60:	20 91 b5 07 	lds	r18, 0x07B5
    2f64:	00 91 b6 07 	lds	r16, 0x07B6
    2f68:	e0 90 b7 07 	lds	r14, 0x07B7
    2f6c:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2f70:	df 91       	pop	r29
    2f72:	cf 91       	pop	r28
    2f74:	0f 91       	pop	r16
    2f76:	ef 90       	pop	r14
    2f78:	cf 90       	pop	r12
    2f7a:	08 95       	ret

00002f7c <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2f7c:	90 91 a7 08 	lds	r25, 0x08A7
    2f80:	80 91 a8 08 	lds	r24, 0x08A8
    2f84:	98 17       	cp	r25, r24
    2f86:	61 f0       	breq	.+24     	; 0x2fa0 <EventHandleEvent+0x24>
		Dashboard();		
    2f88:	0e 94 8c 16 	call	0x2d18	; 0x2d18 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2f8c:	80 91 a8 08 	lds	r24, 0x08A8
    2f90:	90 e0       	ldi	r25, 0x00	; 0
    2f92:	01 96       	adiw	r24, 0x01	; 1
    2f94:	60 e1       	ldi	r22, 0x10	; 16
    2f96:	70 e0       	ldi	r23, 0x00	; 0
    2f98:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <__divmodhi4>
    2f9c:	80 93 a8 08 	sts	0x08A8, r24
    2fa0:	08 95       	ret

00002fa2 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2fa2:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2fa4:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2fa6:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2fa8:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2faa:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2fac:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2fae:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2fb0:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2fb2:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2fb4:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2fb6:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    2fb8:	0e 94 4f 18 	call	0x309e	; 0x309e <led_clear_all>
	
}
    2fbc:	08 95       	ret

00002fbe <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2fbe:	8c 30       	cpi	r24, 0x0C	; 12
    2fc0:	a8 f5       	brcc	.+106    	; 0x302c <led_set+0x6e>
	
	switch(led_id){
    2fc2:	85 30       	cpi	r24, 0x05	; 5
    2fc4:	91 f1       	breq	.+100    	; 0x302a <led_set+0x6c>
    2fc6:	86 30       	cpi	r24, 0x06	; 6
    2fc8:	70 f4       	brcc	.+28     	; 0x2fe6 <led_set+0x28>
    2fca:	82 30       	cpi	r24, 0x02	; 2
    2fcc:	31 f1       	breq	.+76     	; 0x301a <led_set+0x5c>
    2fce:	83 30       	cpi	r24, 0x03	; 3
    2fd0:	28 f4       	brcc	.+10     	; 0x2fdc <led_set+0x1e>
    2fd2:	88 23       	and	r24, r24
    2fd4:	41 f1       	breq	.+80     	; 0x3026 <led_set+0x68>
    2fd6:	81 30       	cpi	r24, 0x01	; 1
    2fd8:	49 f5       	brne	.+82     	; 0x302c <led_set+0x6e>
    2fda:	13 c0       	rjmp	.+38     	; 0x3002 <led_set+0x44>
    2fdc:	83 30       	cpi	r24, 0x03	; 3
    2fde:	09 f1       	breq	.+66     	; 0x3022 <led_set+0x64>
    2fe0:	84 30       	cpi	r24, 0x04	; 4
    2fe2:	21 f5       	brne	.+72     	; 0x302c <led_set+0x6e>
    2fe4:	1c c0       	rjmp	.+56     	; 0x301e <led_set+0x60>
    2fe6:	88 30       	cpi	r24, 0x08	; 8
    2fe8:	91 f0       	breq	.+36     	; 0x300e <led_set+0x50>
    2fea:	89 30       	cpi	r24, 0x09	; 9
    2fec:	28 f4       	brcc	.+10     	; 0x2ff8 <led_set+0x3a>
    2fee:	86 30       	cpi	r24, 0x06	; 6
    2ff0:	51 f0       	breq	.+20     	; 0x3006 <led_set+0x48>
    2ff2:	87 30       	cpi	r24, 0x07	; 7
    2ff4:	d9 f4       	brne	.+54     	; 0x302c <led_set+0x6e>
    2ff6:	09 c0       	rjmp	.+18     	; 0x300a <led_set+0x4c>
    2ff8:	89 30       	cpi	r24, 0x09	; 9
    2ffa:	59 f0       	breq	.+22     	; 0x3012 <led_set+0x54>
    2ffc:	8a 30       	cpi	r24, 0x0A	; 10
    2ffe:	b1 f4       	brne	.+44     	; 0x302c <led_set+0x6e>
    3000:	0a c0       	rjmp	.+20     	; 0x3016 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    3002:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    3004:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    3006:	11 9a       	sbi	0x02, 1	; 2
			break;
    3008:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    300a:	13 9a       	sbi	0x02, 3	; 2
			break;
    300c:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    300e:	14 9a       	sbi	0x02, 4	; 2
				break;
    3010:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    3012:	a2 9a       	sbi	0x14, 2	; 20
				break;
    3014:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    3016:	44 9a       	sbi	0x08, 4	; 8
				break;
    3018:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    301a:	40 9a       	sbi	0x08, 0	; 8
				break;
    301c:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    301e:	a1 9a       	sbi	0x14, 1	; 20
				break;
    3020:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    3022:	a0 9a       	sbi	0x14, 0	; 20
				break;
    3024:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    3026:	41 9a       	sbi	0x08, 1	; 8
				break;
    3028:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    302a:	12 9a       	sbi	0x02, 2	; 2
    302c:	08 95       	ret

0000302e <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    302e:	8c 30       	cpi	r24, 0x0C	; 12
    3030:	a8 f5       	brcc	.+106    	; 0x309c <led_clear+0x6e>
	
	switch(led_id){
    3032:	85 30       	cpi	r24, 0x05	; 5
    3034:	91 f1       	breq	.+100    	; 0x309a <led_clear+0x6c>
    3036:	86 30       	cpi	r24, 0x06	; 6
    3038:	70 f4       	brcc	.+28     	; 0x3056 <led_clear+0x28>
    303a:	82 30       	cpi	r24, 0x02	; 2
    303c:	31 f1       	breq	.+76     	; 0x308a <led_clear+0x5c>
    303e:	83 30       	cpi	r24, 0x03	; 3
    3040:	28 f4       	brcc	.+10     	; 0x304c <led_clear+0x1e>
    3042:	88 23       	and	r24, r24
    3044:	41 f1       	breq	.+80     	; 0x3096 <led_clear+0x68>
    3046:	81 30       	cpi	r24, 0x01	; 1
    3048:	49 f5       	brne	.+82     	; 0x309c <led_clear+0x6e>
    304a:	13 c0       	rjmp	.+38     	; 0x3072 <led_clear+0x44>
    304c:	83 30       	cpi	r24, 0x03	; 3
    304e:	09 f1       	breq	.+66     	; 0x3092 <led_clear+0x64>
    3050:	84 30       	cpi	r24, 0x04	; 4
    3052:	21 f5       	brne	.+72     	; 0x309c <led_clear+0x6e>
    3054:	1c c0       	rjmp	.+56     	; 0x308e <led_clear+0x60>
    3056:	88 30       	cpi	r24, 0x08	; 8
    3058:	91 f0       	breq	.+36     	; 0x307e <led_clear+0x50>
    305a:	89 30       	cpi	r24, 0x09	; 9
    305c:	28 f4       	brcc	.+10     	; 0x3068 <led_clear+0x3a>
    305e:	86 30       	cpi	r24, 0x06	; 6
    3060:	51 f0       	breq	.+20     	; 0x3076 <led_clear+0x48>
    3062:	87 30       	cpi	r24, 0x07	; 7
    3064:	d9 f4       	brne	.+54     	; 0x309c <led_clear+0x6e>
    3066:	09 c0       	rjmp	.+18     	; 0x307a <led_clear+0x4c>
    3068:	89 30       	cpi	r24, 0x09	; 9
    306a:	59 f0       	breq	.+22     	; 0x3082 <led_clear+0x54>
    306c:	8a 30       	cpi	r24, 0x0A	; 10
    306e:	b1 f4       	brne	.+44     	; 0x309c <led_clear+0x6e>
    3070:	0a c0       	rjmp	.+20     	; 0x3086 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    3072:	5f 98       	cbi	0x0b, 7	; 11
				break;
    3074:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    3076:	11 98       	cbi	0x02, 1	; 2
				break;
    3078:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    307a:	13 98       	cbi	0x02, 3	; 2
				break;
    307c:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    307e:	14 98       	cbi	0x02, 4	; 2
				break;
    3080:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    3082:	a2 98       	cbi	0x14, 2	; 20
				break;
    3084:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    3086:	44 98       	cbi	0x08, 4	; 8
				break;
    3088:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    308a:	40 98       	cbi	0x08, 0	; 8
				break;
    308c:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    308e:	a1 98       	cbi	0x14, 1	; 20
				break;
    3090:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    3092:	a0 98       	cbi	0x14, 0	; 20
				break;
    3094:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    3096:	41 98       	cbi	0x08, 1	; 8
				break;
    3098:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    309a:	12 98       	cbi	0x02, 2	; 2
    309c:	08 95       	ret

0000309e <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    309e:	cf 93       	push	r28
	uint8_t j=0;
    30a0:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    30a2:	8c 2f       	mov	r24, r28
    30a4:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    30a8:	cf 5f       	subi	r28, 0xFF	; 255
    30aa:	cc 30       	cpi	r28, 0x0C	; 12
    30ac:	d1 f7       	brne	.-12     	; 0x30a2 <led_clear_all+0x4>
		led_clear(j);
	}
    30ae:	cf 91       	pop	r28
    30b0:	08 95       	ret

000030b2 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    30b2:	8c 30       	cpi	r24, 0x0C	; 12
    30b4:	08 f0       	brcs	.+2      	; 0x30b8 <led_is_set+0x6>
    30b6:	79 c0       	rjmp	.+242    	; 0x31aa <led_is_set+0xf8>
	
	switch(led_id){
    30b8:	85 30       	cpi	r24, 0x05	; 5
    30ba:	59 f1       	breq	.+86     	; 0x3112 <led_is_set+0x60>
    30bc:	86 30       	cpi	r24, 0x06	; 6
    30be:	98 f4       	brcc	.+38     	; 0x30e6 <led_is_set+0x34>
    30c0:	82 30       	cpi	r24, 0x02	; 2
    30c2:	09 f4       	brne	.+2      	; 0x30c6 <led_is_set+0x14>
    30c4:	4f c0       	rjmp	.+158    	; 0x3164 <led_is_set+0xb2>
    30c6:	83 30       	cpi	r24, 0x03	; 3
    30c8:	38 f4       	brcc	.+14     	; 0x30d8 <led_is_set+0x26>
    30ca:	88 23       	and	r24, r24
    30cc:	09 f4       	brne	.+2      	; 0x30d0 <led_is_set+0x1e>
    30ce:	5d c0       	rjmp	.+186    	; 0x318a <led_is_set+0xd8>
    30d0:	81 30       	cpi	r24, 0x01	; 1
    30d2:	09 f0       	breq	.+2      	; 0x30d6 <led_is_set+0x24>
    30d4:	69 c0       	rjmp	.+210    	; 0x31a8 <led_is_set+0xf6>
    30d6:	18 c0       	rjmp	.+48     	; 0x3108 <led_is_set+0x56>
    30d8:	83 30       	cpi	r24, 0x03	; 3
    30da:	09 f4       	brne	.+2      	; 0x30de <led_is_set+0x2c>
    30dc:	50 c0       	rjmp	.+160    	; 0x317e <led_is_set+0xcc>
    30de:	84 30       	cpi	r24, 0x04	; 4
    30e0:	09 f0       	breq	.+2      	; 0x30e4 <led_is_set+0x32>
    30e2:	62 c0       	rjmp	.+196    	; 0x31a8 <led_is_set+0xf6>
    30e4:	45 c0       	rjmp	.+138    	; 0x3170 <led_is_set+0xbe>
    30e6:	88 30       	cpi	r24, 0x08	; 8
    30e8:	69 f1       	breq	.+90     	; 0x3144 <led_is_set+0x92>
    30ea:	89 30       	cpi	r24, 0x09	; 9
    30ec:	38 f4       	brcc	.+14     	; 0x30fc <led_is_set+0x4a>
    30ee:	86 30       	cpi	r24, 0x06	; 6
    30f0:	09 f4       	brne	.+2      	; 0x30f4 <led_is_set+0x42>
    30f2:	52 c0       	rjmp	.+164    	; 0x3198 <led_is_set+0xe6>
    30f4:	87 30       	cpi	r24, 0x07	; 7
    30f6:	09 f0       	breq	.+2      	; 0x30fa <led_is_set+0x48>
    30f8:	57 c0       	rjmp	.+174    	; 0x31a8 <led_is_set+0xf6>
    30fa:	13 c0       	rjmp	.+38     	; 0x3122 <led_is_set+0x70>
    30fc:	89 30       	cpi	r24, 0x09	; 9
    30fe:	d1 f0       	breq	.+52     	; 0x3134 <led_is_set+0x82>
    3100:	8a 30       	cpi	r24, 0x0A	; 10
    3102:	09 f0       	breq	.+2      	; 0x3106 <led_is_set+0x54>
    3104:	51 c0       	rjmp	.+162    	; 0x31a8 <led_is_set+0xf6>
    3106:	26 c0       	rjmp	.+76     	; 0x3154 <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    3108:	81 e0       	ldi	r24, 0x01	; 1
    310a:	5f 99       	sbic	0x0b, 7	; 11
    310c:	4e c0       	rjmp	.+156    	; 0x31aa <led_is_set+0xf8>
    310e:	80 e0       	ldi	r24, 0x00	; 0
    3110:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    3112:	92 b1       	in	r25, 0x02	; 2
    3114:	96 95       	lsr	r25
    3116:	81 e0       	ldi	r24, 0x01	; 1
    3118:	91 30       	cpi	r25, 0x01	; 1
    311a:	09 f4       	brne	.+2      	; 0x311e <led_is_set+0x6c>
    311c:	46 c0       	rjmp	.+140    	; 0x31aa <led_is_set+0xf8>
    311e:	80 e0       	ldi	r24, 0x00	; 0
    3120:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    3122:	92 b1       	in	r25, 0x02	; 2
    3124:	96 95       	lsr	r25
    3126:	96 95       	lsr	r25
    3128:	96 95       	lsr	r25
    312a:	81 e0       	ldi	r24, 0x01	; 1
    312c:	91 30       	cpi	r25, 0x01	; 1
    312e:	e9 f1       	breq	.+122    	; 0x31aa <led_is_set+0xf8>
    3130:	80 e0       	ldi	r24, 0x00	; 0
    3132:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    3134:	92 b1       	in	r25, 0x02	; 2
    3136:	92 95       	swap	r25
    3138:	9f 70       	andi	r25, 0x0F	; 15
    313a:	81 e0       	ldi	r24, 0x01	; 1
    313c:	91 30       	cpi	r25, 0x01	; 1
    313e:	a9 f1       	breq	.+106    	; 0x31aa <led_is_set+0xf8>
    3140:	80 e0       	ldi	r24, 0x00	; 0
    3142:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    3144:	94 b3       	in	r25, 0x14	; 20
    3146:	96 95       	lsr	r25
    3148:	96 95       	lsr	r25
    314a:	81 e0       	ldi	r24, 0x01	; 1
    314c:	91 30       	cpi	r25, 0x01	; 1
    314e:	69 f1       	breq	.+90     	; 0x31aa <led_is_set+0xf8>
    3150:	80 e0       	ldi	r24, 0x00	; 0
    3152:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    3154:	98 b1       	in	r25, 0x08	; 8
    3156:	92 95       	swap	r25
    3158:	9f 70       	andi	r25, 0x0F	; 15
    315a:	81 e0       	ldi	r24, 0x01	; 1
    315c:	91 30       	cpi	r25, 0x01	; 1
    315e:	29 f1       	breq	.+74     	; 0x31aa <led_is_set+0xf8>
    3160:	80 e0       	ldi	r24, 0x00	; 0
    3162:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    3164:	98 b1       	in	r25, 0x08	; 8
    3166:	81 e0       	ldi	r24, 0x01	; 1
    3168:	91 30       	cpi	r25, 0x01	; 1
    316a:	f9 f0       	breq	.+62     	; 0x31aa <led_is_set+0xf8>
    316c:	80 e0       	ldi	r24, 0x00	; 0
    316e:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    3170:	94 b3       	in	r25, 0x14	; 20
    3172:	96 95       	lsr	r25
    3174:	81 e0       	ldi	r24, 0x01	; 1
    3176:	91 30       	cpi	r25, 0x01	; 1
    3178:	c1 f0       	breq	.+48     	; 0x31aa <led_is_set+0xf8>
    317a:	80 e0       	ldi	r24, 0x00	; 0
    317c:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    317e:	94 b3       	in	r25, 0x14	; 20
    3180:	81 e0       	ldi	r24, 0x01	; 1
    3182:	91 30       	cpi	r25, 0x01	; 1
    3184:	91 f0       	breq	.+36     	; 0x31aa <led_is_set+0xf8>
    3186:	80 e0       	ldi	r24, 0x00	; 0
    3188:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    318a:	98 b1       	in	r25, 0x08	; 8
    318c:	96 95       	lsr	r25
    318e:	81 e0       	ldi	r24, 0x01	; 1
    3190:	91 30       	cpi	r25, 0x01	; 1
    3192:	59 f0       	breq	.+22     	; 0x31aa <led_is_set+0xf8>
    3194:	80 e0       	ldi	r24, 0x00	; 0
    3196:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    3198:	92 b1       	in	r25, 0x02	; 2
    319a:	96 95       	lsr	r25
    319c:	96 95       	lsr	r25
    319e:	81 e0       	ldi	r24, 0x01	; 1
    31a0:	91 30       	cpi	r25, 0x01	; 1
    31a2:	19 f0       	breq	.+6      	; 0x31aa <led_is_set+0xf8>
    31a4:	80 e0       	ldi	r24, 0x00	; 0
    31a6:	08 95       	ret
    31a8:	08 95       	ret
			break;
		default:
		break;
	}
}
    31aa:	08 95       	ret

000031ac <led_toggle>:



void led_toggle(uint8_t led_id){
    31ac:	cf 93       	push	r28
    31ae:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    31b0:	0e 94 59 18 	call	0x30b2	; 0x30b2 <led_is_set>
    31b4:	88 23       	and	r24, r24
    31b6:	21 f0       	breq	.+8      	; 0x31c0 <led_toggle+0x14>
		led_clear(led_id);
    31b8:	8c 2f       	mov	r24, r28
    31ba:	0e 94 17 18 	call	0x302e	; 0x302e <led_clear>
    31be:	03 c0       	rjmp	.+6      	; 0x31c6 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    31c0:	8c 2f       	mov	r24, r28
    31c2:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}
}
    31c6:	cf 91       	pop	r28
    31c8:	08 95       	ret

000031ca <led_state_set>:


void led_state_set(uint16_t led_new_state){
    31ca:	ef 92       	push	r14
    31cc:	ff 92       	push	r15
    31ce:	0f 93       	push	r16
    31d0:	1f 93       	push	r17
    31d2:	cf 93       	push	r28
    31d4:	df 93       	push	r29
    31d6:	7c 01       	movw	r14, r24
    31d8:	c0 e0       	ldi	r28, 0x00	; 0
    31da:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    31dc:	01 e0       	ldi	r16, 0x01	; 1
    31de:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    31e0:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    31e2:	98 01       	movw	r18, r16
    31e4:	0c 2e       	mov	r0, r28
    31e6:	02 c0       	rjmp	.+4      	; 0x31ec <led_state_set+0x22>
    31e8:	22 0f       	add	r18, r18
    31ea:	33 1f       	adc	r19, r19
    31ec:	0a 94       	dec	r0
    31ee:	e2 f7       	brpl	.-8      	; 0x31e8 <led_state_set+0x1e>
    31f0:	2e 21       	and	r18, r14
    31f2:	3f 21       	and	r19, r15
    31f4:	21 15       	cp	r18, r1
    31f6:	31 05       	cpc	r19, r1
    31f8:	11 f0       	breq	.+4      	; 0x31fe <led_state_set+0x34>
			led_set(i);
    31fa:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
    31fe:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    3200:	cb 30       	cpi	r28, 0x0B	; 11
    3202:	d1 05       	cpc	r29, r1
    3204:	69 f7       	brne	.-38     	; 0x31e0 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    3206:	df 91       	pop	r29
    3208:	cf 91       	pop	r28
    320a:	1f 91       	pop	r17
    320c:	0f 91       	pop	r16
    320e:	ff 90       	pop	r15
    3210:	ef 90       	pop	r14
    3212:	08 95       	ret

00003214 <led_state_return>:

uint16_t led_state_return(void){
    3214:	0f 93       	push	r16
    3216:	1f 93       	push	r17
    3218:	cf 93       	push	r28
    321a:	df 93       	push	r29
    321c:	c0 e0       	ldi	r28, 0x00	; 0
    321e:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    3220:	8c 2f       	mov	r24, r28
    3222:	0e 94 59 18 	call	0x30b2	; 0x30b2 <led_is_set>
    3226:	90 e0       	ldi	r25, 0x00	; 0
    3228:	0c 2e       	mov	r0, r28
    322a:	02 c0       	rjmp	.+4      	; 0x3230 <led_state_return+0x1c>
    322c:	88 0f       	add	r24, r24
    322e:	99 1f       	adc	r25, r25
    3230:	0a 94       	dec	r0
    3232:	e2 f7       	brpl	.-8      	; 0x322c <led_state_return+0x18>
    3234:	08 2b       	or	r16, r24
    3236:	19 2b       	or	r17, r25
    3238:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    323a:	cb 30       	cpi	r28, 0x0B	; 11
    323c:	d1 05       	cpc	r29, r1
    323e:	81 f7       	brne	.-32     	; 0x3220 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    3240:	80 2f       	mov	r24, r16
    3242:	91 2f       	mov	r25, r17
    3244:	df 91       	pop	r29
    3246:	cf 91       	pop	r28
    3248:	1f 91       	pop	r17
    324a:	0f 91       	pop	r16
    324c:	08 95       	ret

0000324e <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    324e:	cf 93       	push	r28
    3250:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    3252:	83 31       	cpi	r24, 0x13	; 19
    3254:	10 f4       	brcc	.+4      	; 0x325a <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    3256:	0e 94 4f 18 	call	0x309e	; 0x309e <led_clear_all>
	}
	
	if(percent>19){
    325a:	c4 31       	cpi	r28, 0x14	; 20
    325c:	30 f0       	brcs	.+12     	; 0x326a <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    325e:	82 e0       	ldi	r24, 0x02	; 2
    3260:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
		led_set(LED_ID_KOBI);
    3264:	88 e0       	ldi	r24, 0x08	; 8
    3266:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}
	
	if(percent>39){
    326a:	c8 32       	cpi	r28, 0x28	; 40
    326c:	30 f0       	brcs	.+12     	; 0x327a <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    326e:	8a e0       	ldi	r24, 0x0A	; 10
    3270:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
		led_set(LED_ID_AD);
    3274:	89 e0       	ldi	r24, 0x09	; 9
    3276:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}		
	
	if(percent>59){
    327a:	cc 33       	cpi	r28, 0x3C	; 60
    327c:	30 f0       	brcs	.+12     	; 0x328a <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    327e:	80 e0       	ldi	r24, 0x00	; 0
    3280:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
		led_set(LED_ID_RECUP);
    3284:	87 e0       	ldi	r24, 0x07	; 7
    3286:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}		
	
	if(percent>79){
    328a:	c0 35       	cpi	r28, 0x50	; 80
    328c:	30 f0       	brcs	.+12     	; 0x329a <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    328e:	83 e0       	ldi	r24, 0x03	; 3
    3290:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
		led_set(LED_ID_TC);
    3294:	85 e0       	ldi	r24, 0x05	; 5
    3296:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}
	
	if(percent>99){
    329a:	c4 36       	cpi	r28, 0x64	; 100
    329c:	30 f0       	brcs	.+12     	; 0x32aa <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    329e:	84 e0       	ldi	r24, 0x04	; 4
    32a0:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
		led_set(LED_ID_TV);
    32a4:	86 e0       	ldi	r24, 0x06	; 6
    32a6:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <led_set>
	}		
		
	
	
	
}
    32aa:	cf 91       	pop	r28
    32ac:	08 95       	ret

000032ae <main_deinit>:
		
}

void main_deinit(){
	
}
    32ae:	08 95       	ret

000032b0 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    32b0:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    32b2:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    32b4:	87 b1       	in	r24, 0x07	; 7
    32b6:	80 76       	andi	r24, 0x60	; 96
    32b8:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    32ba:	8f ef       	ldi	r24, 0xFF	; 255
    32bc:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    32be:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    32c0:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    32c2:	93 b3       	in	r25, 0x13	; 19
    32c4:	90 7e       	andi	r25, 0xE0	; 224
    32c6:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    32c8:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    32ca:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    32cc:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    32ce:	9b b1       	in	r25, 0x0b	; 11
    32d0:	9f 69       	ori	r25, 0x9F	; 159
    32d2:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    32d4:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    32d6:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    32d8:	84 b3       	in	r24, 0x14	; 20
    32da:	8f 61       	ori	r24, 0x1F	; 31
    32dc:	84 bb       	out	0x14, r24	; 20
	
}
    32de:	08 95       	ret

000032e0 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    32e0:	10 92 c5 07 	sts	0x07C5, r1
	
	ports_init();
    32e4:	0e 94 58 19 	call	0x32b0	; 0x32b0 <ports_init>
	
	Timer0_init(TMR0_PRESCALER);
    32e8:	84 e0       	ldi	r24, 0x04	; 4
    32ea:	0e 94 5a 1b 	call	0x36b4	; 0x36b4 <Timer0_init>
	
	CANInit();
    32ee:	0e 94 07 04 	call	0x80e	; 0x80e <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    32f2:	82 e0       	ldi	r24, 0x02	; 2
    32f4:	60 e0       	ldi	r22, 0x00	; 0
    32f6:	0e 94 68 1b 	call	0x36d0	; 0x36d0 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    32fa:	83 e0       	ldi	r24, 0x03	; 3
    32fc:	60 e0       	ldi	r22, 0x00	; 0
    32fe:	0e 94 6d 1b 	call	0x36da	; 0x36da <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    3302:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    3306:	0e 94 a2 1b 	call	0x3744	; 0x3744 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    330a:	0e 94 93 03 	call	0x726	; 0x726 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    330e:	0e 94 c2 1b 	call	0x3784	; 0x3784 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    3312:	0e 94 d1 17 	call	0x2fa2	; 0x2fa2 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    3316:	0e 94 e6 02 	call	0x5cc	; 0x5cc <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    331a:	0e 94 9a 15 	call	0x2b34	; 0x2b34 <display_init>
	#endif
	
	#if HAS_RADIO
	radio_init();
    331e:	0e 94 97 19 	call	0x332e	; 0x332e <radio_init>
	#endif
	
	InitWDT();
    3322:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    3326:	80 e0       	ldi	r24, 0x00	; 0
    3328:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	
		
}
    332c:	08 95       	ret

0000332e <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    332e:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    3330:	5a 98       	cbi	0x0b, 2	; 11
}
    3332:	08 95       	ret

00003334 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    3334:	5a 9a       	sbi	0x0b, 2	; 11
}
    3336:	08 95       	ret

00003338 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    3338:	5a 98       	cbi	0x0b, 2	; 11
}
    333a:	08 95       	ret

0000333c <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    333c:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    333e:	20 9a       	sbi	0x04, 0	; 4
    3340:	94 b1       	in	r25, 0x04	; 4
    3342:	96 60       	ori	r25, 0x06	; 6
    3344:	94 b9       	out	0x04, r25	; 4
    3346:	9c b5       	in	r25, 0x2c	; 44
    3348:	90 7c       	andi	r25, 0xC0	; 192
    334a:	9c bd       	out	0x2c, r25	; 44
    334c:	9c b5       	in	r25, 0x2c	; 44
    334e:	8f 73       	andi	r24, 0x3F	; 63
    3350:	89 2b       	or	r24, r25
    3352:	8c bd       	out	0x2c, r24	; 44
    3354:	8d b5       	in	r24, 0x2d	; 45
    3356:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    3358:	8c b5       	in	r24, 0x2c	; 44
    335a:	80 64       	ori	r24, 0x40	; 64
    335c:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    335e:	81 e0       	ldi	r24, 0x01	; 1
    3360:	08 95       	ret

00003362 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    3362:	8d b5       	in	r24, 0x2d	; 45
}
    3364:	80 78       	andi	r24, 0x80	; 128
    3366:	08 95       	ret

00003368 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    3368:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    336a:	0d b4       	in	r0, 0x2d	; 45
    336c:	07 fe       	sbrs	r0, 7
    336e:	fd cf       	rjmp	.-6      	; 0x336a <spi_putchar+0x2>
    return ch;
}
    3370:	08 95       	ret

00003372 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    3372:	0d b4       	in	r0, 0x2d	; 45
    3374:	07 fe       	sbrs	r0, 7
    3376:	fd cf       	rjmp	.-6      	; 0x3372 <spi_getchar>
    ch = Spi_get_byte();
    3378:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    337a:	08 95       	ret

0000337c <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    337c:	0d b4       	in	r0, 0x2d	; 45
    337e:	07 fe       	sbrs	r0, 7
    3380:	fd cf       	rjmp	.-6      	; 0x337c <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    3382:	8e bd       	out	0x2e, r24	; 46
}
    3384:	08 95       	ret

00003386 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    3386:	1f 92       	push	r1
    3388:	0f 92       	push	r0
    338a:	0f b6       	in	r0, 0x3f	; 63
    338c:	0f 92       	push	r0
    338e:	11 24       	eor	r1, r1
}
    3390:	0f 90       	pop	r0
    3392:	0f be       	out	0x3f, r0	; 63
    3394:	0f 90       	pop	r0
    3396:	1f 90       	pop	r1
    3398:	18 95       	reti

0000339a <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    339a:	cf 92       	push	r12
    339c:	ef 92       	push	r14
    339e:	0f 93       	push	r16
    33a0:	cf 93       	push	r28
			start_up_count++;
    33a2:	20 91 b8 07 	lds	r18, 0x07B8
    33a6:	2f 5f       	subi	r18, 0xFF	; 255
    33a8:	20 93 b8 07 	sts	0x07B8, r18
			
			if(((start_up_count%6)==0)){
    33ac:	82 2f       	mov	r24, r18
    33ae:	66 e0       	ldi	r22, 0x06	; 6
    33b0:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    33b4:	99 23       	and	r25, r25
    33b6:	e9 f4       	brne	.+58     	; 0x33f2 <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    33b8:	c6 e0       	ldi	r28, 0x06	; 6
    33ba:	82 2f       	mov	r24, r18
    33bc:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    33c0:	88 0f       	add	r24, r24
    33c2:	98 2f       	mov	r25, r24
    33c4:	99 0f       	add	r25, r25
    33c6:	99 0f       	add	r25, r25
    33c8:	89 0f       	add	r24, r25
    33ca:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <display_starting>
				led_percent_bar((start_up_count/6)*10);
    33ce:	80 91 b8 07 	lds	r24, 0x07B8
    33d2:	6c 2f       	mov	r22, r28
    33d4:	0e 94 e8 1b 	call	0x37d0	; 0x37d0 <__udivmodqi4>
    33d8:	28 2f       	mov	r18, r24
    33da:	30 e0       	ldi	r19, 0x00	; 0
    33dc:	22 0f       	add	r18, r18
    33de:	33 1f       	adc	r19, r19
    33e0:	c9 01       	movw	r24, r18
    33e2:	88 0f       	add	r24, r24
    33e4:	99 1f       	adc	r25, r25
    33e6:	88 0f       	add	r24, r24
    33e8:	99 1f       	adc	r25, r25
    33ea:	82 0f       	add	r24, r18
    33ec:	93 1f       	adc	r25, r19
    33ee:	0e 94 27 19 	call	0x324e	; 0x324e <led_percent_bar>
			}
			
			if(start_up_count>=65){
    33f2:	80 91 b8 07 	lds	r24, 0x07B8
    33f6:	81 34       	cpi	r24, 0x41	; 65
    33f8:	80 f0       	brcs	.+32     	; 0x341a <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    33fa:	81 e0       	ldi	r24, 0x01	; 1
    33fc:	80 93 c5 07 	sts	0x07C5, r24
				selected_menu=DISPLAY_MENU_HOME;
    3400:	10 92 21 08 	sts	0x0821, r1
				display_update(selected_menu,0,0,0,0,0,0);
    3404:	80 e0       	ldi	r24, 0x00	; 0
    3406:	60 e0       	ldi	r22, 0x00	; 0
    3408:	40 e0       	ldi	r20, 0x00	; 0
    340a:	20 e0       	ldi	r18, 0x00	; 0
    340c:	00 e0       	ldi	r16, 0x00	; 0
    340e:	ee 24       	eor	r14, r14
    3410:	cc 24       	eor	r12, r12
    3412:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <display_update>
				//clear all leds
				led_clear_all();
    3416:	0e 94 4f 18 	call	0x309e	; 0x309e <led_clear_all>
			}
    341a:	cf 91       	pop	r28
    341c:	0f 91       	pop	r16
    341e:	ef 90       	pop	r14
    3420:	cf 90       	pop	r12
    3422:	08 95       	ret

00003424 <__vector_17>:
/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */


ISR(TIMER0_OVF_vect){
    3424:	1f 92       	push	r1
    3426:	0f 92       	push	r0
    3428:	0f b6       	in	r0, 0x3f	; 63
    342a:	0f 92       	push	r0
    342c:	11 24       	eor	r1, r1
    342e:	2f 93       	push	r18
    3430:	3f 93       	push	r19
    3432:	4f 93       	push	r20
    3434:	5f 93       	push	r21
    3436:	6f 93       	push	r22
    3438:	7f 93       	push	r23
    343a:	8f 93       	push	r24
    343c:	9f 93       	push	r25
    343e:	af 93       	push	r26
    3440:	bf 93       	push	r27
    3442:	ef 93       	push	r30
    3444:	ff 93       	push	r31
	EventAddEvent(EVENT_CANTIMEOUT);
    3446:	88 e0       	ldi	r24, 0x08	; 8
    3448:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	TCCR0A=0x00;
    344c:	14 bc       	out	0x24, r1	; 36
	return;
}
    344e:	ff 91       	pop	r31
    3450:	ef 91       	pop	r30
    3452:	bf 91       	pop	r27
    3454:	af 91       	pop	r26
    3456:	9f 91       	pop	r25
    3458:	8f 91       	pop	r24
    345a:	7f 91       	pop	r23
    345c:	6f 91       	pop	r22
    345e:	5f 91       	pop	r21
    3460:	4f 91       	pop	r20
    3462:	3f 91       	pop	r19
    3464:	2f 91       	pop	r18
    3466:	0f 90       	pop	r0
    3468:	0f be       	out	0x3f, r0	; 63
    346a:	0f 90       	pop	r0
    346c:	1f 90       	pop	r1
    346e:	18 95       	reti

00003470 <__vector_12>:


ISR(TIMER1_COMPA_vect){
    3470:	1f 92       	push	r1
    3472:	0f 92       	push	r0
    3474:	0f b6       	in	r0, 0x3f	; 63
    3476:	0f 92       	push	r0
    3478:	11 24       	eor	r1, r1
    347a:	2f 93       	push	r18
    347c:	3f 93       	push	r19
    347e:	4f 93       	push	r20
    3480:	5f 93       	push	r21
    3482:	6f 93       	push	r22
    3484:	7f 93       	push	r23
    3486:	8f 93       	push	r24
    3488:	9f 93       	push	r25
    348a:	af 93       	push	r26
    348c:	bf 93       	push	r27
    348e:	ef 93       	push	r30
    3490:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    3492:	e8 e8       	ldi	r30, 0x88	; 136
    3494:	f0 e0       	ldi	r31, 0x00	; 0
    3496:	80 81       	ld	r24, Z
    3498:	91 81       	ldd	r25, Z+1	; 0x01
    349a:	80 5d       	subi	r24, 0xD0	; 208
    349c:	9a 48       	sbci	r25, 0x8A	; 138
    349e:	91 83       	std	Z+1, r25	; 0x01
    34a0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    34a2:	81 e0       	ldi	r24, 0x01	; 1
    34a4:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    34a8:	ff 91       	pop	r31
    34aa:	ef 91       	pop	r30
    34ac:	bf 91       	pop	r27
    34ae:	af 91       	pop	r26
    34b0:	9f 91       	pop	r25
    34b2:	8f 91       	pop	r24
    34b4:	7f 91       	pop	r23
    34b6:	6f 91       	pop	r22
    34b8:	5f 91       	pop	r21
    34ba:	4f 91       	pop	r20
    34bc:	3f 91       	pop	r19
    34be:	2f 91       	pop	r18
    34c0:	0f 90       	pop	r0
    34c2:	0f be       	out	0x3f, r0	; 63
    34c4:	0f 90       	pop	r0
    34c6:	1f 90       	pop	r1
    34c8:	18 95       	reti

000034ca <__vector_13>:

ISR(TIMER1_COMPB_vect){
    34ca:	1f 92       	push	r1
    34cc:	0f 92       	push	r0
    34ce:	0f b6       	in	r0, 0x3f	; 63
    34d0:	0f 92       	push	r0
    34d2:	11 24       	eor	r1, r1
    34d4:	2f 93       	push	r18
    34d6:	3f 93       	push	r19
    34d8:	4f 93       	push	r20
    34da:	5f 93       	push	r21
    34dc:	6f 93       	push	r22
    34de:	7f 93       	push	r23
    34e0:	8f 93       	push	r24
    34e2:	9f 93       	push	r25
    34e4:	af 93       	push	r26
    34e6:	bf 93       	push	r27
    34e8:	ef 93       	push	r30
    34ea:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    34ec:	ea e8       	ldi	r30, 0x8A	; 138
    34ee:	f0 e0       	ldi	r31, 0x00	; 0
    34f0:	80 81       	ld	r24, Z
    34f2:	91 81       	ldd	r25, Z+1	; 0x01
    34f4:	80 5a       	subi	r24, 0xA0	; 160
    34f6:	95 41       	sbci	r25, 0x15	; 21
    34f8:	91 83       	std	Z+1, r25	; 0x01
    34fa:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    34fc:	82 e0       	ldi	r24, 0x02	; 2
    34fe:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    3502:	ff 91       	pop	r31
    3504:	ef 91       	pop	r30
    3506:	bf 91       	pop	r27
    3508:	af 91       	pop	r26
    350a:	9f 91       	pop	r25
    350c:	8f 91       	pop	r24
    350e:	7f 91       	pop	r23
    3510:	6f 91       	pop	r22
    3512:	5f 91       	pop	r21
    3514:	4f 91       	pop	r20
    3516:	3f 91       	pop	r19
    3518:	2f 91       	pop	r18
    351a:	0f 90       	pop	r0
    351c:	0f be       	out	0x3f, r0	; 63
    351e:	0f 90       	pop	r0
    3520:	1f 90       	pop	r1
    3522:	18 95       	reti

00003524 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    3524:	1f 92       	push	r1
    3526:	0f 92       	push	r0
    3528:	0f b6       	in	r0, 0x3f	; 63
    352a:	0f 92       	push	r0
    352c:	11 24       	eor	r1, r1
    352e:	2f 93       	push	r18
    3530:	3f 93       	push	r19
    3532:	4f 93       	push	r20
    3534:	5f 93       	push	r21
    3536:	6f 93       	push	r22
    3538:	7f 93       	push	r23
    353a:	8f 93       	push	r24
    353c:	9f 93       	push	r25
    353e:	af 93       	push	r26
    3540:	bf 93       	push	r27
    3542:	ef 93       	push	r30
    3544:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    3546:	ec e8       	ldi	r30, 0x8C	; 140
    3548:	f0 e0       	ldi	r31, 0x00	; 0
    354a:	80 81       	ld	r24, Z
    354c:	91 81       	ldd	r25, Z+1	; 0x01
    354e:	88 56       	subi	r24, 0x68	; 104
    3550:	95 4c       	sbci	r25, 0xC5	; 197
    3552:	91 83       	std	Z+1, r25	; 0x01
    3554:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    3556:	83 e0       	ldi	r24, 0x03	; 3
    3558:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    355c:	ff 91       	pop	r31
    355e:	ef 91       	pop	r30
    3560:	bf 91       	pop	r27
    3562:	af 91       	pop	r26
    3564:	9f 91       	pop	r25
    3566:	8f 91       	pop	r24
    3568:	7f 91       	pop	r23
    356a:	6f 91       	pop	r22
    356c:	5f 91       	pop	r21
    356e:	4f 91       	pop	r20
    3570:	3f 91       	pop	r19
    3572:	2f 91       	pop	r18
    3574:	0f 90       	pop	r0
    3576:	0f be       	out	0x3f, r0	; 63
    3578:	0f 90       	pop	r0
    357a:	1f 90       	pop	r1
    357c:	18 95       	reti

0000357e <__vector_28>:

ISR(TIMER3_COMPA_vect){
    357e:	1f 92       	push	r1
    3580:	0f 92       	push	r0
    3582:	0f b6       	in	r0, 0x3f	; 63
    3584:	0f 92       	push	r0
    3586:	11 24       	eor	r1, r1
    3588:	2f 93       	push	r18
    358a:	3f 93       	push	r19
    358c:	4f 93       	push	r20
    358e:	5f 93       	push	r21
    3590:	6f 93       	push	r22
    3592:	7f 93       	push	r23
    3594:	8f 93       	push	r24
    3596:	9f 93       	push	r25
    3598:	af 93       	push	r26
    359a:	bf 93       	push	r27
    359c:	ef 93       	push	r30
    359e:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    35a0:	e8 e9       	ldi	r30, 0x98	; 152
    35a2:	f0 e0       	ldi	r31, 0x00	; 0
    35a4:	80 81       	ld	r24, Z
    35a6:	91 81       	ldd	r25, Z+1	; 0x01
    35a8:	80 59       	subi	r24, 0x90	; 144
    35aa:	96 4b       	sbci	r25, 0xB6	; 182
    35ac:	91 83       	std	Z+1, r25	; 0x01
    35ae:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    35b0:	84 e0       	ldi	r24, 0x04	; 4
    35b2:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    35b6:	ff 91       	pop	r31
    35b8:	ef 91       	pop	r30
    35ba:	bf 91       	pop	r27
    35bc:	af 91       	pop	r26
    35be:	9f 91       	pop	r25
    35c0:	8f 91       	pop	r24
    35c2:	7f 91       	pop	r23
    35c4:	6f 91       	pop	r22
    35c6:	5f 91       	pop	r21
    35c8:	4f 91       	pop	r20
    35ca:	3f 91       	pop	r19
    35cc:	2f 91       	pop	r18
    35ce:	0f 90       	pop	r0
    35d0:	0f be       	out	0x3f, r0	; 63
    35d2:	0f 90       	pop	r0
    35d4:	1f 90       	pop	r1
    35d6:	18 95       	reti

000035d8 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    35d8:	1f 92       	push	r1
    35da:	0f 92       	push	r0
    35dc:	0f b6       	in	r0, 0x3f	; 63
    35de:	0f 92       	push	r0
    35e0:	11 24       	eor	r1, r1
    35e2:	2f 93       	push	r18
    35e4:	3f 93       	push	r19
    35e6:	4f 93       	push	r20
    35e8:	5f 93       	push	r21
    35ea:	6f 93       	push	r22
    35ec:	7f 93       	push	r23
    35ee:	8f 93       	push	r24
    35f0:	9f 93       	push	r25
    35f2:	af 93       	push	r26
    35f4:	bf 93       	push	r27
    35f6:	ef 93       	push	r30
    35f8:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    35fa:	ea e9       	ldi	r30, 0x9A	; 154
    35fc:	f0 e0       	ldi	r31, 0x00	; 0
    35fe:	80 81       	ld	r24, Z
    3600:	91 81       	ldd	r25, Z+1	; 0x01
    3602:	80 52       	subi	r24, 0x20	; 32
    3604:	9d 46       	sbci	r25, 0x6D	; 109
    3606:	91 83       	std	Z+1, r25	; 0x01
    3608:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    360a:	85 e0       	ldi	r24, 0x05	; 5
    360c:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    3610:	ff 91       	pop	r31
    3612:	ef 91       	pop	r30
    3614:	bf 91       	pop	r27
    3616:	af 91       	pop	r26
    3618:	9f 91       	pop	r25
    361a:	8f 91       	pop	r24
    361c:	7f 91       	pop	r23
    361e:	6f 91       	pop	r22
    3620:	5f 91       	pop	r21
    3622:	4f 91       	pop	r20
    3624:	3f 91       	pop	r19
    3626:	2f 91       	pop	r18
    3628:	0f 90       	pop	r0
    362a:	0f be       	out	0x3f, r0	; 63
    362c:	0f 90       	pop	r0
    362e:	1f 90       	pop	r1
    3630:	18 95       	reti

00003632 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    3632:	1f 92       	push	r1
    3634:	0f 92       	push	r0
    3636:	0f b6       	in	r0, 0x3f	; 63
    3638:	0f 92       	push	r0
    363a:	11 24       	eor	r1, r1
    363c:	2f 93       	push	r18
    363e:	3f 93       	push	r19
    3640:	4f 93       	push	r20
    3642:	5f 93       	push	r21
    3644:	6f 93       	push	r22
    3646:	7f 93       	push	r23
    3648:	8f 93       	push	r24
    364a:	9f 93       	push	r25
    364c:	af 93       	push	r26
    364e:	bf 93       	push	r27
    3650:	ef 93       	push	r30
    3652:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    3654:	ec e9       	ldi	r30, 0x9C	; 156
    3656:	f0 e0       	ldi	r31, 0x00	; 0
    3658:	80 81       	ld	r24, Z
    365a:	91 81       	ldd	r25, Z+1	; 0x01
    365c:	80 59       	subi	r24, 0x90	; 144
    365e:	9c 4e       	sbci	r25, 0xEC	; 236
    3660:	91 83       	std	Z+1, r25	; 0x01
    3662:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    3664:	86 e0       	ldi	r24, 0x06	; 6
    3666:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <EventAddEvent>
	return;
}
    366a:	ff 91       	pop	r31
    366c:	ef 91       	pop	r30
    366e:	bf 91       	pop	r27
    3670:	af 91       	pop	r26
    3672:	9f 91       	pop	r25
    3674:	8f 91       	pop	r24
    3676:	7f 91       	pop	r23
    3678:	6f 91       	pop	r22
    367a:	5f 91       	pop	r21
    367c:	4f 91       	pop	r20
    367e:	3f 91       	pop	r19
    3680:	2f 91       	pop	r18
    3682:	0f 90       	pop	r0
    3684:	0f be       	out	0x3f, r0	; 63
    3686:	0f 90       	pop	r0
    3688:	1f 90       	pop	r1
    368a:	18 95       	reti

0000368c <__vector_15>:

ISR(TIMER1_OVF_vect){}
    368c:	1f 92       	push	r1
    368e:	0f 92       	push	r0
    3690:	0f b6       	in	r0, 0x3f	; 63
    3692:	0f 92       	push	r0
    3694:	11 24       	eor	r1, r1
    3696:	0f 90       	pop	r0
    3698:	0f be       	out	0x3f, r0	; 63
    369a:	0f 90       	pop	r0
    369c:	1f 90       	pop	r1
    369e:	18 95       	reti

000036a0 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    36a0:	1f 92       	push	r1
    36a2:	0f 92       	push	r0
    36a4:	0f b6       	in	r0, 0x3f	; 63
    36a6:	0f 92       	push	r0
    36a8:	11 24       	eor	r1, r1
    36aa:	0f 90       	pop	r0
    36ac:	0f be       	out	0x3f, r0	; 63
    36ae:	0f 90       	pop	r0
    36b0:	1f 90       	pop	r1
    36b2:	18 95       	reti

000036b4 <Timer0_init>:
/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

void Timer0_init(U8 prescaler){
	Timer0_Prescaler=prescaler;
    36b4:	80 93 b9 07 	sts	0x07B9, r24
	TCCR0A=0x00;
    36b8:	14 bc       	out	0x24, r1	; 36
	TIMSK0=0x01;
    36ba:	81 e0       	ldi	r24, 0x01	; 1
    36bc:	80 93 6e 00 	sts	0x006E, r24
}
    36c0:	08 95       	ret

000036c2 <Timer0_Start>:

void Timer0_Start(){
	TCNT0=0x00;
    36c2:	16 bc       	out	0x26, r1	; 38
	TCCR0A=Timer0_Prescaler;
    36c4:	80 91 b9 07 	lds	r24, 0x07B9
    36c8:	84 bd       	out	0x24, r24	; 36
}
    36ca:	08 95       	ret

000036cc <Timer0_Stop>:

void Timer0_Stop(){
	TCCR0A=0x00;
    36cc:	14 bc       	out	0x24, r1	; 36
}
    36ce:	08 95       	ret

000036d0 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    36d0:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    36d4:	60 93 6f 00 	sts	0x006F, r22
}
    36d8:	08 95       	ret

000036da <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    36da:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    36de:	60 93 71 00 	sts	0x0071, r22
}
    36e2:	08 95       	ret

000036e4 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    36e4:	80 91 84 00 	lds	r24, 0x0084
    36e8:	90 91 85 00 	lds	r25, 0x0085
    36ec:	80 5d       	subi	r24, 0xD0	; 208
    36ee:	9a 48       	sbci	r25, 0x8A	; 138
    36f0:	90 93 89 00 	sts	0x0089, r25
    36f4:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    36f8:	ef e6       	ldi	r30, 0x6F	; 111
    36fa:	f0 e0       	ldi	r31, 0x00	; 0
    36fc:	80 81       	ld	r24, Z
    36fe:	82 60       	ori	r24, 0x02	; 2
    3700:	80 83       	st	Z, r24
}
    3702:	08 95       	ret

00003704 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    3704:	80 91 84 00 	lds	r24, 0x0084
    3708:	90 91 85 00 	lds	r25, 0x0085
    370c:	80 5a       	subi	r24, 0xA0	; 160
    370e:	95 41       	sbci	r25, 0x15	; 21
    3710:	90 93 8b 00 	sts	0x008B, r25
    3714:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    3718:	ef e6       	ldi	r30, 0x6F	; 111
    371a:	f0 e0       	ldi	r31, 0x00	; 0
    371c:	80 81       	ld	r24, Z
    371e:	84 60       	ori	r24, 0x04	; 4
    3720:	80 83       	st	Z, r24
}
    3722:	08 95       	ret

00003724 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    3724:	80 91 84 00 	lds	r24, 0x0084
    3728:	90 91 85 00 	lds	r25, 0x0085
    372c:	88 56       	subi	r24, 0x68	; 104
    372e:	95 4c       	sbci	r25, 0xC5	; 197
    3730:	90 93 8d 00 	sts	0x008D, r25
    3734:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    3738:	ef e6       	ldi	r30, 0x6F	; 111
    373a:	f0 e0       	ldi	r31, 0x00	; 0
    373c:	80 81       	ld	r24, Z
    373e:	88 60       	ori	r24, 0x08	; 8
    3740:	80 83       	st	Z, r24
}
    3742:	08 95       	ret

00003744 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    3744:	80 91 94 00 	lds	r24, 0x0094
    3748:	90 91 95 00 	lds	r25, 0x0095
    374c:	80 59       	subi	r24, 0x90	; 144
    374e:	96 4b       	sbci	r25, 0xB6	; 182
    3750:	90 93 99 00 	sts	0x0099, r25
    3754:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    3758:	e1 e7       	ldi	r30, 0x71	; 113
    375a:	f0 e0       	ldi	r31, 0x00	; 0
    375c:	80 81       	ld	r24, Z
    375e:	82 60       	ori	r24, 0x02	; 2
    3760:	80 83       	st	Z, r24
}
    3762:	08 95       	ret

00003764 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    3764:	80 91 94 00 	lds	r24, 0x0094
    3768:	90 91 95 00 	lds	r25, 0x0095
    376c:	80 52       	subi	r24, 0x20	; 32
    376e:	9d 46       	sbci	r25, 0x6D	; 109
    3770:	90 93 9b 00 	sts	0x009B, r25
    3774:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    3778:	e1 e7       	ldi	r30, 0x71	; 113
    377a:	f0 e0       	ldi	r31, 0x00	; 0
    377c:	80 81       	ld	r24, Z
    377e:	84 60       	ori	r24, 0x04	; 4
    3780:	80 83       	st	Z, r24
}
    3782:	08 95       	ret

00003784 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    3784:	80 91 94 00 	lds	r24, 0x0094
    3788:	90 91 95 00 	lds	r25, 0x0095
    378c:	80 59       	subi	r24, 0x90	; 144
    378e:	9c 4e       	sbci	r25, 0xEC	; 236
    3790:	90 93 9d 00 	sts	0x009D, r25
    3794:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    3798:	e1 e7       	ldi	r30, 0x71	; 113
    379a:	f0 e0       	ldi	r31, 0x00	; 0
    379c:	80 81       	ld	r24, Z
    379e:	88 60       	ori	r24, 0x08	; 8
    37a0:	80 83       	st	Z, r24
}
    37a2:	08 95       	ret

000037a4 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    37a4:	2b e0       	ldi	r18, 0x0B	; 11
    37a6:	88 e1       	ldi	r24, 0x18	; 24
    37a8:	90 e0       	ldi	r25, 0x00	; 0
    37aa:	0f b6       	in	r0, 0x3f	; 63
    37ac:	f8 94       	cli
    37ae:	a8 95       	wdr
    37b0:	80 93 60 00 	sts	0x0060, r24
    37b4:	0f be       	out	0x3f, r0	; 63
    37b6:	20 93 60 00 	sts	0x0060, r18
}
    37ba:	08 95       	ret

000037bc <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    37bc:	04 b6       	in	r0, 0x34	; 52
    37be:	03 fe       	sbrs	r0, 3
    37c0:	06 c0       	rjmp	.+12     	; 0x37ce <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    37c2:	84 b7       	in	r24, 0x34	; 52
    37c4:	87 7f       	andi	r24, 0xF7	; 247
    37c6:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    37c8:	80 e2       	ldi	r24, 0x20	; 32
    37ca:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <AddError>
	}
}
    37ce:	08 95       	ret

000037d0 <__udivmodqi4>:
    37d0:	99 1b       	sub	r25, r25
    37d2:	79 e0       	ldi	r23, 0x09	; 9
    37d4:	04 c0       	rjmp	.+8      	; 0x37de <__udivmodqi4_ep>

000037d6 <__udivmodqi4_loop>:
    37d6:	99 1f       	adc	r25, r25
    37d8:	96 17       	cp	r25, r22
    37da:	08 f0       	brcs	.+2      	; 0x37de <__udivmodqi4_ep>
    37dc:	96 1b       	sub	r25, r22

000037de <__udivmodqi4_ep>:
    37de:	88 1f       	adc	r24, r24
    37e0:	7a 95       	dec	r23
    37e2:	c9 f7       	brne	.-14     	; 0x37d6 <__udivmodqi4_loop>
    37e4:	80 95       	com	r24
    37e6:	08 95       	ret

000037e8 <__divmodhi4>:
    37e8:	97 fb       	bst	r25, 7
    37ea:	09 2e       	mov	r0, r25
    37ec:	07 26       	eor	r0, r23
    37ee:	0a d0       	rcall	.+20     	; 0x3804 <__divmodhi4_neg1>
    37f0:	77 fd       	sbrc	r23, 7
    37f2:	04 d0       	rcall	.+8      	; 0x37fc <__divmodhi4_neg2>
    37f4:	0c d0       	rcall	.+24     	; 0x380e <__udivmodhi4>
    37f6:	06 d0       	rcall	.+12     	; 0x3804 <__divmodhi4_neg1>
    37f8:	00 20       	and	r0, r0
    37fa:	1a f4       	brpl	.+6      	; 0x3802 <__divmodhi4_exit>

000037fc <__divmodhi4_neg2>:
    37fc:	70 95       	com	r23
    37fe:	61 95       	neg	r22
    3800:	7f 4f       	sbci	r23, 0xFF	; 255

00003802 <__divmodhi4_exit>:
    3802:	08 95       	ret

00003804 <__divmodhi4_neg1>:
    3804:	f6 f7       	brtc	.-4      	; 0x3802 <__divmodhi4_exit>
    3806:	90 95       	com	r25
    3808:	81 95       	neg	r24
    380a:	9f 4f       	sbci	r25, 0xFF	; 255
    380c:	08 95       	ret

0000380e <__udivmodhi4>:
    380e:	aa 1b       	sub	r26, r26
    3810:	bb 1b       	sub	r27, r27
    3812:	51 e1       	ldi	r21, 0x11	; 17
    3814:	07 c0       	rjmp	.+14     	; 0x3824 <__udivmodhi4_ep>

00003816 <__udivmodhi4_loop>:
    3816:	aa 1f       	adc	r26, r26
    3818:	bb 1f       	adc	r27, r27
    381a:	a6 17       	cp	r26, r22
    381c:	b7 07       	cpc	r27, r23
    381e:	10 f0       	brcs	.+4      	; 0x3824 <__udivmodhi4_ep>
    3820:	a6 1b       	sub	r26, r22
    3822:	b7 0b       	sbc	r27, r23

00003824 <__udivmodhi4_ep>:
    3824:	88 1f       	adc	r24, r24
    3826:	99 1f       	adc	r25, r25
    3828:	5a 95       	dec	r21
    382a:	a9 f7       	brne	.-22     	; 0x3816 <__udivmodhi4_loop>
    382c:	80 95       	com	r24
    382e:	90 95       	com	r25
    3830:	bc 01       	movw	r22, r24
    3832:	cd 01       	movw	r24, r26
    3834:	08 95       	ret

00003836 <_exit>:
    3836:	f8 94       	cli

00003838 <__stop_program>:
    3838:	ff cf       	rjmp	.-2      	; 0x3838 <__stop_program>
