/* AUTO-GENERATED ASLp LIFTER FILE */
package aslloader
import util.Logger
import ir._

def f_aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_sisd (v_st: LiftState,v_enc: BitVecLiteral) : Unit = {
  assert (((f_sle_bits(v_st, BigInt(6), BitVecLiteral(BigInt("000000", 2), 6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(5),BigInt(5)), BigInt(6)))) && (f_sle_bits(v_st, BigInt(6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(5),BigInt(5)), BigInt(6)), BitVecLiteral(BigInt("011111", 2), 6)))))
  val v_Exp12__2 : RTSym = f_decl_bool(v_st, "Exp12__2") 
  f_gen_store (v_st,v_Exp12__2,f_gen_FPCompareGT(v_st, BigInt(16), f_gen_bit_lit(v_st, BigInt(16), BitVecLiteral(BigInt("0000000000000000", 2), 16)), f_gen_slice(v_st, f_gen_array_load(v_st, v__Z.v, f_cvt_bits_uint(v_st, BigInt(5), bvextract(v_st,v_enc,BigInt(5),BigInt(5)))), BigInt(0), BigInt(16)), f_gen_load(v_st, v_FPCR.v)))
  val v_If14__1 : RTSym = f_decl_bv(v_st, "If14__1", BigInt(16)) 
  val v_temp0 = Mutable[RTLabel](rTLabelDefault)
  val v_temp1 = Mutable[RTLabel](rTLabelDefault)
  val v_temp2 = Mutable[RTLabel](rTLabelDefault)
  val (tmp67166,tmp67167,tmp67168) = f_gen_branch(v_st, f_gen_load(v_st, v_Exp12__2)) 
  v_temp0.v = tmp67166
  v_temp1.v = tmp67167
  v_temp2.v = tmp67168
  f_switch_context (v_st,v_temp0.v)
  f_gen_store (v_st,v_If14__1,f_gen_bit_lit(v_st, BigInt(16), BitVecLiteral(BigInt("1111111111111111", 2), 16)))
  f_switch_context (v_st,v_temp1.v)
  f_gen_store (v_st,v_If14__1,f_gen_bit_lit(v_st, BigInt(16), BitVecLiteral(BigInt("0000000000000000", 2), 16)))
  f_switch_context (v_st,v_temp2.v)
  assert (((f_sle_bits(v_st, BigInt(6), BitVecLiteral(BigInt("000000", 2), 6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(0),BigInt(5)), BigInt(6)))) && (f_sle_bits(v_st, BigInt(6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(0),BigInt(5)), BigInt(6)), BitVecLiteral(BigInt("011111", 2), 6)))))
  f_gen_array_store (v_st,v__Z.v,f_cvt_bits_uint(v_st, BigInt(5), bvextract(v_st,v_enc,BigInt(0),BigInt(5))),f_gen_ZeroExtend(v_st, BigInt(16), BigInt(128), f_gen_load(v_st, v_If14__1), f_gen_int_lit(v_st, BigInt(128))))
}
