<stg><name>Loop_12_proc228</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_12_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_11_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_10_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_9_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_8_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_7_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_6_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_5_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_4_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_3_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_2_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_1_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:12  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_0_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13  br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:0  %i68_0 = phi i7 [ %i, %hls_label_9 ], [ 0, %newFuncRoot ]

]]></Node>
<StgValue><ssdm name="i68_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:1  %icmp_ln218 = icmp eq i7 %i68_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:3  %i = add i7 %i68_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit:4  br i1 %icmp_ln218, label %.exitStub, label %hls_label_9

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
hls_label_9:2  %zext_ln224 = zext i7 %i68_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:3  %layer11_out_0_addr = getelementptr [120 x i7]* %layer11_out_0, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:4  %layer11_out_0_load = load i7* %layer11_out_0_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:7  %layer11_out_1_addr = getelementptr [120 x i7]* %layer11_out_1, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:8  %layer11_out_1_load = load i7* %layer11_out_1_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:11  %layer11_out_2_addr = getelementptr [120 x i7]* %layer11_out_2, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:12  %layer11_out_2_load = load i7* %layer11_out_2_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_2_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:15  %layer11_out_3_addr = getelementptr [120 x i7]* %layer11_out_3, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:16  %layer11_out_3_load = load i7* %layer11_out_3_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:19  %layer11_out_4_addr = getelementptr [120 x i7]* %layer11_out_4, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:20  %layer11_out_4_load = load i7* %layer11_out_4_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_4_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:23  %layer11_out_5_addr = getelementptr [120 x i7]* %layer11_out_5, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_5_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:24  %layer11_out_5_load = load i7* %layer11_out_5_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_5_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:27  %layer11_out_6_addr81 = getelementptr [120 x i7]* %layer11_out_6, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_6_addr81"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:28  %layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_6_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:31  %layer11_out_7_addr = getelementptr [120 x i7]* %layer11_out_7, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_7_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:32  %layer11_out_7_load = load i7* %layer11_out_7_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_7_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:35  %layer11_out_8_addr = getelementptr [120 x i7]* %layer11_out_8, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_8_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:36  %layer11_out_8_load = load i7* %layer11_out_8_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_8_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:39  %layer11_out_9_addr = getelementptr [120 x i7]* %layer11_out_9, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_9_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:40  %layer11_out_9_load = load i7* %layer11_out_9_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_9_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:43  %layer11_out_10_addr = getelementptr [120 x i7]* %layer11_out_10, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_10_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:44  %layer11_out_10_load = load i7* %layer11_out_10_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_10_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:47  %layer11_out_11_addr = getelementptr [120 x i7]* %layer11_out_11, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_11_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:48  %layer11_out_11_load = load i7* %layer11_out_11_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_11_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:51  %layer11_out_12_addr = getelementptr [120 x i7]* %layer11_out_12, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="layer11_out_12_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:52  %layer11_out_12_load = load i7* %layer11_out_12_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_12_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:4  %layer11_out_0_load = load i7* %layer11_out_0_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_0_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:5  %zext_ln177 = zext i7 %layer11_out_0_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:6  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:8  %layer11_out_1_load = load i7* %layer11_out_1_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:9  %zext_ln177_1 = zext i7 %layer11_out_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:10  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:12  %layer11_out_2_load = load i7* %layer11_out_2_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:13  %zext_ln177_2 = zext i7 %layer11_out_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:14  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:16  %layer11_out_3_load = load i7* %layer11_out_3_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_3_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:17  %zext_ln177_3 = zext i7 %layer11_out_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:18  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:20  %layer11_out_4_load = load i7* %layer11_out_4_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_4_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:21  %zext_ln177_4 = zext i7 %layer11_out_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:22  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:24  %layer11_out_5_load = load i7* %layer11_out_5_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_5_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:25  %zext_ln177_5 = zext i7 %layer11_out_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:26  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:28  %layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_6_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:29  %zext_ln177_6 = zext i7 %layer11_out_6_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:30  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:32  %layer11_out_7_load = load i7* %layer11_out_7_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_7_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:33  %zext_ln177_7 = zext i7 %layer11_out_7_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:34  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:36  %layer11_out_8_load = load i7* %layer11_out_8_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_8_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:37  %zext_ln177_8 = zext i7 %layer11_out_8_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_8"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:38  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:40  %layer11_out_9_load = load i7* %layer11_out_9_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_9_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:41  %zext_ln177_9 = zext i7 %layer11_out_9_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:42  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:44  %layer11_out_10_load = load i7* %layer11_out_10_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_10_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:45  %zext_ln177_10 = zext i7 %layer11_out_10_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:46  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:48  %layer11_out_11_load = load i7* %layer11_out_11_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_11_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:49  %zext_ln177_11 = zext i7 %layer11_out_11_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_11"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:50  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7">
<![CDATA[
hls_label_9:52  %layer11_out_12_load = load i7* %layer11_out_12_addr, align 1

]]></Node>
<StgValue><ssdm name="layer11_out_12_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="7">
<![CDATA[
hls_label_9:53  %zext_ln177_12 = zext i7 %layer11_out_12_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln177_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:54  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln219"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:6  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:10  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:14  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:18  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:22  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:26  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:30  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:34  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:38  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:42  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:46  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:50  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_9:54  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:55  %empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str38, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9:56  br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
