============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 19:01:25 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 10 trigger nets, 10 data nets.
KIT-1004 : Chipwatcher code = 1110100000000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=54) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=54) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=54)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=54)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1770/13 useful/useless nets, 1032/4 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1591/20 useful/useless nets, 1291/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 216 better
SYN-1014 : Optimize round 2
SYN-1032 : 1449/15 useful/useless nets, 1149/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1461/78 useful/useless nets, 1169/15 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 102 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1767/10 useful/useless nets, 1475/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6191, tnet num: 1767, tinst num: 1474, tnode num: 7857, tedge num: 9622.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 131 (3.90), #lev = 6 (2.21)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 131 (3.90), #lev = 6 (2.21)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 340 instances into 131 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.135701s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (94.9%)

RUN-1004 : used memory is 147 MB, reserved memory is 114 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (127 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1019 instances
RUN-0007 : 403 luts, 432 seqs, 92 mslices, 56 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1315 nets
RUN-1001 : 814 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     242     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     174     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1017 instances, 403 luts, 432 seqs, 148 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5213, tnet num: 1313, tinst num: 1017, tnode num: 6828, tedge num: 8738.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.192660s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (89.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 313144
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1017.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 203250, overlap = 38.25
PHY-3002 : Step(2): len = 150718, overlap = 38.25
PHY-3002 : Step(3): len = 100203, overlap = 38.25
PHY-3002 : Step(4): len = 77991.4, overlap = 33.75
PHY-3002 : Step(5): len = 67232.9, overlap = 36
PHY-3002 : Step(6): len = 62517.4, overlap = 33.75
PHY-3002 : Step(7): len = 53047, overlap = 33.75
PHY-3002 : Step(8): len = 50685.4, overlap = 33.75
PHY-3002 : Step(9): len = 48236.8, overlap = 38.25
PHY-3002 : Step(10): len = 45614.7, overlap = 38.25
PHY-3002 : Step(11): len = 41989.5, overlap = 38.25
PHY-3002 : Step(12): len = 37403.9, overlap = 38.25
PHY-3002 : Step(13): len = 35688, overlap = 38.25
PHY-3002 : Step(14): len = 34383.9, overlap = 38.25
PHY-3002 : Step(15): len = 31829.9, overlap = 38.25
PHY-3002 : Step(16): len = 31813.2, overlap = 38.25
PHY-3002 : Step(17): len = 29927.2, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.06464e-06
PHY-3002 : Step(18): len = 31927.9, overlap = 36
PHY-3002 : Step(19): len = 32377.6, overlap = 36
PHY-3002 : Step(20): len = 32852.2, overlap = 36
PHY-3002 : Step(21): len = 33030.6, overlap = 36
PHY-3002 : Step(22): len = 32127.1, overlap = 36
PHY-3002 : Step(23): len = 32817.7, overlap = 36
PHY-3002 : Step(24): len = 33585.5, overlap = 36
PHY-3002 : Step(25): len = 33791.8, overlap = 31.5
PHY-3002 : Step(26): len = 32999.3, overlap = 36
PHY-3002 : Step(27): len = 31178.4, overlap = 36
PHY-3002 : Step(28): len = 31089.6, overlap = 33.75
PHY-3002 : Step(29): len = 31693.4, overlap = 33.75
PHY-3002 : Step(30): len = 31710, overlap = 33.75
PHY-3002 : Step(31): len = 30518.5, overlap = 33.75
PHY-3002 : Step(32): len = 30492.4, overlap = 33.75
PHY-3002 : Step(33): len = 31240.7, overlap = 29.25
PHY-3002 : Step(34): len = 31435.6, overlap = 29.25
PHY-3002 : Step(35): len = 31671.2, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61293e-05
PHY-3002 : Step(36): len = 31916.6, overlap = 29.25
PHY-3002 : Step(37): len = 31947, overlap = 29.25
PHY-3002 : Step(38): len = 32015.9, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.22586e-05
PHY-3002 : Step(39): len = 32431.6, overlap = 33.75
PHY-3002 : Step(40): len = 32475, overlap = 33.75
PHY-3002 : Step(41): len = 32411.3, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016035s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (97.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026316s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 36055.1, overlap = 5.375
PHY-3002 : Step(43): len = 36061.8, overlap = 7.5625
PHY-3002 : Step(44): len = 33445.5, overlap = 7.25
PHY-3002 : Step(45): len = 33357.6, overlap = 5.875
PHY-3002 : Step(46): len = 32696.4, overlap = 7.59375
PHY-3002 : Step(47): len = 31609.9, overlap = 6.90625
PHY-3002 : Step(48): len = 31413.4, overlap = 7.15625
PHY-3002 : Step(49): len = 29427.5, overlap = 10.8438
PHY-3002 : Step(50): len = 29409.2, overlap = 11.2188
PHY-3002 : Step(51): len = 29094.4, overlap = 14.6562
PHY-3002 : Step(52): len = 29043.4, overlap = 17.9688
PHY-3002 : Step(53): len = 28898, overlap = 19.5312
PHY-3002 : Step(54): len = 28499.2, overlap = 23.0312
PHY-3002 : Step(55): len = 28080.7, overlap = 21.9688
PHY-3002 : Step(56): len = 27362.2, overlap = 22.9062
PHY-3002 : Step(57): len = 27386, overlap = 23.0625
PHY-3002 : Step(58): len = 27470.5, overlap = 23.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000652105
PHY-3002 : Step(59): len = 27394.7, overlap = 21.3438
PHY-3002 : Step(60): len = 27597.1, overlap = 21.25
PHY-3002 : Step(61): len = 27597.1, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39052e-05
PHY-3002 : Step(62): len = 28306, overlap = 46.8125
PHY-3002 : Step(63): len = 28535.4, overlap = 46
PHY-3002 : Step(64): len = 29058.5, overlap = 41.4062
PHY-3002 : Step(65): len = 29206.2, overlap = 38.5938
PHY-3002 : Step(66): len = 28742.6, overlap = 35.7188
PHY-3002 : Step(67): len = 28832.7, overlap = 35.75
PHY-3002 : Step(68): len = 28671.9, overlap = 35.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.78103e-05
PHY-3002 : Step(69): len = 28272.7, overlap = 34.9062
PHY-3002 : Step(70): len = 28358.5, overlap = 34.5625
PHY-3002 : Step(71): len = 28358.5, overlap = 34.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.56207e-05
PHY-3002 : Step(72): len = 29008.6, overlap = 29.0625
PHY-3002 : Step(73): len = 29008.6, overlap = 29.0625
PHY-3002 : Step(74): len = 28615.9, overlap = 29.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000111241
PHY-3002 : Step(75): len = 29235.6, overlap = 21.2812
PHY-3002 : Step(76): len = 29356, overlap = 21.4688
PHY-3002 : Step(77): len = 29632.2, overlap = 21.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000222483
PHY-3002 : Step(78): len = 29345.6, overlap = 22.0938
PHY-3002 : Step(79): len = 29385.3, overlap = 22.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5213, tnet num: 1313, tinst num: 1017, tnode num: 6828, tedge num: 8738.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 64.94 peak overflow 4.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33192, over cnt = 147(0%), over = 520, worst = 17
PHY-1001 : End global iterations;  0.091299s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (68.5%)

PHY-1001 : Congestion index: top1 = 32.33, top5 = 17.03, top10 = 10.36, top15 = 7.31.
PHY-1001 : End incremental global routing;  0.157529s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (79.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.212602s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (73.5%)

OPT-1001 : Current memory(MB): used = 197, reserve = 163, peak = 197.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 825/1315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33192, over cnt = 147(0%), over = 520, worst = 17
PHY-1002 : len = 37256, over cnt = 76(0%), over = 143, worst = 6
PHY-1002 : len = 38192, over cnt = 32(0%), over = 46, worst = 4
PHY-1002 : len = 38592, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 38656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106480s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.7%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 17.39, top10 = 11.14, top15 = 7.96.
OPT-1001 : End congestion update;  0.162355s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025666s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.188152s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (66.4%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 199.
OPT-1001 : End physical optimization;  0.604601s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (72.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 403 LUT to BLE ...
SYN-4008 : Packed 403 LUT and 207 SEQ to BLE.
SYN-4003 : Packing 225 remaining SEQ's ...
SYN-4005 : Packed 116 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 109 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 512/836 primitive instances ...
PHY-3001 : End packing;  0.039049s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 461 instances
RUN-1001 : 212 mslices, 213 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1109 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 459 instances, 425 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 29776, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4393, tnet num: 1107, tinst num: 459, tnode num: 5569, tedge num: 7694.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.218863s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16155e-05
PHY-3002 : Step(80): len = 28862.8, overlap = 31.5
PHY-3002 : Step(81): len = 28844, overlap = 34.75
PHY-3002 : Step(82): len = 28688.4, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32309e-05
PHY-3002 : Step(83): len = 28867.4, overlap = 34
PHY-3002 : Step(84): len = 28867.4, overlap = 34
PHY-3002 : Step(85): len = 28895.8, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64618e-05
PHY-3002 : Step(86): len = 29647.1, overlap = 28.75
PHY-3002 : Step(87): len = 29647.1, overlap = 28.75
PHY-3002 : Step(88): len = 29435.8, overlap = 28.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.170230s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (64.3%)

PHY-3001 : Trial Legalized: Len = 40232.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022661s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00319285
PHY-3002 : Step(89): len = 37084.1, overlap = 4.5
PHY-3002 : Step(90): len = 35743, overlap = 8.5
PHY-3002 : Step(91): len = 32618.5, overlap = 11.25
PHY-3002 : Step(92): len = 32365.3, overlap = 11.25
PHY-3002 : Step(93): len = 32135.1, overlap = 11.25
PHY-3002 : Step(94): len = 31904.6, overlap = 11.25
PHY-3002 : Step(95): len = 31482.6, overlap = 13.25
PHY-3002 : Step(96): len = 31370.4, overlap = 13
PHY-3002 : Step(97): len = 31324.2, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0063857
PHY-3002 : Step(98): len = 31344.5, overlap = 12.25
PHY-3002 : Step(99): len = 31328, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0127714
PHY-3002 : Step(100): len = 31162.8, overlap = 13.25
PHY-3002 : Step(101): len = 31162.8, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36057.5, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (295.2%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 36163.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4393, tnet num: 1107, tinst num: 459, tnode num: 5569, tedge num: 7694.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/1109.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42664, over cnt = 133(0%), over = 203, worst = 6
PHY-1002 : len = 43832, over cnt = 57(0%), over = 69, worst = 3
PHY-1002 : len = 44496, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 44632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.169690s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (27.6%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 18.41, top10 = 12.81, top15 = 9.26.
PHY-1001 : End incremental global routing;  0.234157s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (40.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.286110s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (49.2%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 201.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 950/1109.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007283s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 18.41, top10 = 12.81, top15 = 9.26.
OPT-1001 : End congestion update;  0.068191s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (68.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021643s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.089955s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.8%)

OPT-1001 : Current memory(MB): used = 201, reserve = 168, peak = 201.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 950/1109.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 18.41, top10 = 12.81, top15 = 9.26.
PHY-1001 : End incremental global routing;  0.066408s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (94.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028032s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 950/1109.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 18.41, top10 = 12.81, top15 = 9.26.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021288s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.803512s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (89.5%)

RUN-1003 : finish command "place" in  5.462620s wall, 2.140625s user + 0.796875s system = 2.937500s CPU (53.8%)

RUN-1004 : used memory is 187 MB, reserved memory is 153 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 461 instances
RUN-1001 : 212 mslices, 213 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1109 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4393, tnet num: 1107, tinst num: 459, tnode num: 5569, tedge num: 7694.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 212 mslices, 213 lslices, 18 pads, 13 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1107 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41928, over cnt = 136(0%), over = 210, worst = 6
PHY-1002 : len = 43064, over cnt = 61(0%), over = 75, worst = 4
PHY-1002 : len = 43688, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 43928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.172216s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.4%)

PHY-1001 : Congestion index: top1 = 28.00, top5 = 18.38, top10 = 12.77, top15 = 9.25.
PHY-1001 : End global routing;  0.234084s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (66.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 222, reserve = 188, peak = 240.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 486, reserve = 457, peak = 486.
PHY-1001 : End build detailed router design. 4.180300s wall, 3.343750s user + 0.046875s system = 3.390625s CPU (81.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.058461s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (75.3%)

PHY-1001 : Current memory(MB): used = 518, reserve = 489, peak = 518.
PHY-1001 : End phase 1; 1.069692s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (76.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Patch 600 net; 0.787319s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (73.4%)

PHY-1022 : len = 116760, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 519, reserve = 491, peak = 519.
PHY-1001 : End initial routed; 1.559352s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (92.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/963(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.258865s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (78.5%)

PHY-1001 : Current memory(MB): used = 521, reserve = 493, peak = 521.
PHY-1001 : End phase 2; 1.818304s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (90.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 116760, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 116600, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.063979s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (48.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 116648, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.028301s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 116696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/963(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.261846s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (59.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.133534s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (81.9%)

PHY-1001 : Current memory(MB): used = 533, reserve = 505, peak = 533.
PHY-1001 : End phase 3; 0.659197s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (66.4%)

PHY-1003 : Routed, final wirelength = 116696
PHY-1001 : Current memory(MB): used = 534, reserve = 506, peak = 534.
PHY-1001 : End export database. 0.013813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.1%)

PHY-1001 : End detail routing;  8.014326s wall, 6.453125s user + 0.062500s system = 6.515625s CPU (81.3%)

RUN-1003 : finish command "route" in  8.550226s wall, 6.796875s user + 0.062500s system = 6.859375s CPU (80.2%)

RUN-1004 : used memory is 482 MB, reserved memory is 453 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      707   out of  19600    3.61%
#reg                      453   out of  19600    2.31%
#le                       816
  #lut only               363   out of    816   44.49%
  #reg only               109   out of    816   13.36%
  #lut&reg                344   out of    816   42.16%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            203
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        73
#3        adc/clk_adc          GCLK               mslice             type/sel2_syn_868.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |816    |559     |148     |453     |13      |0       |
|  adc                               |adc_ctrl       |17     |9       |0       |17      |0       |0       |
|  anjian_list                       |anjian         |47     |41      |6       |28      |0       |0       |
|  fifo_list                         |fifo_ctrl      |135    |86      |45      |58      |4       |0       |
|    fifo_list                       |fifo           |97     |57      |36      |44      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |61     |52      |6       |35      |0       |0       |
|  tx                                |uart_tx        |63     |41      |8       |35      |0       |0       |
|  type                              |type_choice    |129    |121     |8       |66      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |363    |208     |75      |213     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |363    |208     |75      |213     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |122    |61      |0       |120     |0       |0       |
|        reg_inst                    |register       |119    |58      |0       |117     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |241    |147     |75      |93      |0       |0       |
|        bus_inst                    |bus_top        |28     |10      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |10      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       586   
    #2         2       248   
    #3         3        92   
    #4         4        26   
    #5        5-10      85   
    #6       11-50      47   
    #7       51-100     2    
  Average     2.75           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 459
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1109, pip num: 9687
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1054 valid insts, and 27239 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010101110100000000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.238395s wall, 10.484375s user + 0.031250s system = 10.515625s CPU (469.8%)

RUN-1004 : used memory is 492 MB, reserved memory is 463 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_190125.log"
