library ieee;
use ieee.std_logic_1164.all;

entity compx1 is port(
	input_A, input_B : in std_logic;
	A_grt_B, A_eql_B, A_les_B: out std_logic;
end compx1;

