/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DPRSR_REG_RSPEC_H__
#define __REGISTER_INCLUDES_DPRSR_REG_RSPEC_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>











#include "dprsr_hdr.h"
#include "dprsr_inp.h"
#include "dprsr_out_egr.h"
#include "dprsr_out_ingr.h"
#include "mir_buf_all.h"

namespace tofino {
  namespace register_classes {

class DprsrRegRspec : public model_core::RegisterBlock<RegisterCallback> {
public:
  DprsrRegRspec(
      int chipNumber, int index_pipe_addrmap, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap), 524288, false, write_callback, read_callback, std::string("DprsrRegRspec")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap))
    {
    }
  DprsrRegRspec(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "DprsrRegRspec")
    {
    }
public:







  DprsrInp &inp() { return inp_; }





  DprsrOutIngr &out_ingr() { return out_ingr_; }







  DprsrOutEgr &out_egr() { return out_egr_; }





  MirBufAll &mirror() { return mirror_; }







  DprsrHdr &hdr() { return hdr_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset < 0x9a00) {
      offset -= 0x0;
      if (read_callback_) read_callback_();
      inp_.read( offset, data );
    }
    else if (offset >= 0x10000 && offset < 0x11120) {
      offset -= 0x10000;
      if (read_callback_) read_callback_();
      out_ingr_.read( offset, data );
    }
    else if (offset >= 0x18000 && offset < 0x19320) {
      offset -= 0x18000;
      if (read_callback_) read_callback_();
      out_egr_.read( offset, data );
    }
    else if (offset >= 0x20000 && offset < 0x282e0) {
      offset -= 0x20000;
      if (read_callback_) read_callback_();
      mirror_.read( offset, data );
    }
    else if (offset >= 0x40000 && offset < 0x80000) {
      offset -= 0x40000;
      if (read_callback_) read_callback_();
      hdr_.read( offset, data );
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset < 0x9a00) {
      offset -= 0x0;
      inp_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x10000 && offset < 0x11120) {
      offset -= 0x10000;
      out_ingr_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x18000 && offset < 0x19320) {
      offset -= 0x18000;
      out_egr_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x20000 && offset < 0x282e0) {
      offset -= 0x20000;
      mirror_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x40000 && offset < 0x80000) {
      offset -= 0x40000;
      hdr_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    return true;
  }

  void reset(
      
      ) {
    inp_.reset();
    out_ingr_.reset();
    out_egr_.reset();
    mirror_.reset();
    hdr_.reset();
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    if (offset < 0x9a00) {
      offset -= 0x0;
      r += inp_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x10000 && offset < 0x11120) {
      offset -= 0x10000;
      r += out_ingr_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x18000 && offset < 0x19320) {
      offset -= 0x18000;
      r += out_egr_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x20000 && offset < 0x282e0) {
      offset -= 0x20000;
      r += mirror_.to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x40000 && offset < 0x80000) {
      offset -= 0x40000;
      r += hdr_.to_string(offset,print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    r += inp_.to_string(print_zeros,indent_string) ;
    r += out_ingr_.to_string(print_zeros,indent_string) ;
    r += out_egr_.to_string(print_zeros,indent_string) ;
    r += mirror_.to_string(print_zeros,indent_string) ;
    r += hdr_.to_string(print_zeros,indent_string) ;
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  DprsrInp inp_;
  DprsrOutIngr out_ingr_;
  DprsrOutEgr out_egr_;
  MirBufAll mirror_;
  DprsrHdr hdr_;
private:
  static int StartOffset(
      int index_pipe_addrmap
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_DPRSR_REG_RSPEC_H__
