Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 20 10:33:41 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ce_gen_i/CE_O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_i/FSM_onehot_pres_st_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_i/FSM_onehot_pres_st_reg[11]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.393        0.000                      0                   29        0.219        0.000                      0                   29        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.393        0.000                      0                   29        0.219        0.000                      0                   29        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.393ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.704ns (27.535%)  route 1.853ns (72.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.720     5.354    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     5.810 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.863     6.673    ce_gen_i/cnt[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  ce_gen_i/cnt[8]_i_2/O
                         net (fo=3, routed)           0.990     7.787    ce_gen_i/cnt[8]_i_2_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.911 r  ce_gen_i/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.911    ce_gen_i/cnt_0[7]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.548    24.906    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[7]/C
                         clock pessimism              0.429    25.334    
                         clock uncertainty           -0.061    25.273    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.031    25.304    ce_gen_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 17.393    

Slack (MET) :             17.554ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.078ns (45.027%)  route 1.316ns (54.973%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.722     5.356    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  ce_gen_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.419     5.775 f  ce_gen_i/cnt_reg[3]/Q
                         net (fo=5, routed)           0.892     6.667    ce_gen_i/cnt[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I3_O)        0.327     6.994 r  ce_gen_i/cnt[5]_i_3/O
                         net (fo=2, routed)           0.425     7.418    ce_gen_i/cnt[5]_i_3_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.332     7.750 r  ce_gen_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.750    ce_gen_i/cnt_0[5]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.548    24.906    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[5]/C
                         clock pessimism              0.429    25.334    
                         clock uncertainty           -0.061    25.273    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.031    25.304    ce_gen_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 17.554    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.704ns (29.517%)  route 1.681ns (70.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.720     5.354    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     5.810 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.863     6.673    ce_gen_i/cnt[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  ce_gen_i/cnt[8]_i_2/O
                         net (fo=3, routed)           0.818     7.615    ce_gen_i/cnt[8]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.739 r  ce_gen_i/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.739    ce_gen_i/cnt_0[8]
    SLICE_X41Y74         FDRE                                         r  ce_gen_i/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.546    24.904    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  ce_gen_i/cnt_reg[8]/C
                         clock pessimism              0.429    25.332    
                         clock uncertainty           -0.061    25.271    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.029    25.300    ce_gen_i/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.300    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.655ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/CE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.704ns (30.710%)  route 1.588ns (69.290%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.720     5.354    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     5.810 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.862     6.672    ce_gen_i/cnt[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.796 f  ce_gen_i/cnt[5]_i_2/O
                         net (fo=4, routed)           0.727     7.523    ce_gen_i/cnt[5]_i_2_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  ce_gen_i/CE_O_i_1/O
                         net (fo=1, routed)           0.000     7.647    ce_gen_i/CE_O_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/CE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.548    24.906    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/CE_O_reg/C
                         clock pessimism              0.429    25.334    
                         clock uncertainty           -0.061    25.273    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.029    25.302    ce_gen_i/CE_O_reg
  -------------------------------------------------------------------
                         required time                         25.302    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 17.655    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.078ns (47.216%)  route 1.205ns (52.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.722     5.356    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  ce_gen_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.419     5.775 f  ce_gen_i/cnt_reg[3]/Q
                         net (fo=5, routed)           0.892     6.667    ce_gen_i/cnt[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I3_O)        0.327     6.994 r  ce_gen_i/cnt[5]_i_3/O
                         net (fo=2, routed)           0.314     7.307    ce_gen_i/cnt[5]_i_3_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.332     7.639 r  ce_gen_i/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.639    ce_gen_i/cnt_0[4]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.548    24.906    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[4]/C
                         clock pessimism              0.429    25.334    
                         clock uncertainty           -0.061    25.273    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.032    25.305    ce_gen_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.675ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.730ns (31.487%)  route 1.588ns (68.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.720     5.354    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     5.810 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.862     6.672    ce_gen_i/cnt[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.796 r  ce_gen_i/cnt[5]_i_2/O
                         net (fo=4, routed)           0.727     7.523    ce_gen_i/cnt[5]_i_2_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I2_O)        0.150     7.673 r  ce_gen_i/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.673    ce_gen_i/cnt_0[1]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.548    24.906    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/C
                         clock pessimism              0.429    25.334    
                         clock uncertainty           -0.061    25.273    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.075    25.348    ce_gen_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.348    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 17.675    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 uart_tx_i/FSM_onehot_pres_st_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/Tx_data_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.842ns (36.828%)  route 1.444ns (63.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.357    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.419     5.776 r  uart_tx_i/FSM_onehot_pres_st_reg[9]/Q
                         net (fo=3, routed)           0.870     6.646    uart_tx_i/FSM_onehot_pres_st_reg_n_0_[9]
    SLICE_X43Y73         LUT6 (Prop_lut6_I4_O)        0.299     6.945 r  uart_tx_i/Tx_data_reg_i_2/O
                         net (fo=1, routed)           0.574     7.519    uart_tx_i/Tx_data_reg_i_2_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  uart_tx_i/Tx_data_reg_i_1/O
                         net (fo=1, routed)           0.000     7.643    uart_tx_i/Tx_data_comb
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/Tx_data_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.549    24.907    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/Tx_data_reg_reg/C
                         clock pessimism              0.451    25.357    
                         clock uncertainty           -0.061    25.296    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.032    25.328    uart_tx_i/Tx_data_reg_reg
  -------------------------------------------------------------------
                         required time                         25.328    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.799ns  (required time - arrival time)
  Source:                 ce_gen_i/CE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.605ns (32.462%)  route 1.259ns (67.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.722     5.356    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/CE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     5.812 r  ce_gen_i/CE_O_reg/Q
                         net (fo=18, routed)          0.877     6.689    uart_tx_i/clk_ena
    SLICE_X41Y72         LUT5 (Prop_lut5_I1_O)        0.149     6.838 r  uart_tx_i/FSM_onehot_pres_st[0]_i_1/O
                         net (fo=1, routed)           0.382     7.220    uart_tx_i/FSM_onehot_pres_st[0]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.549    24.907    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[0]/C
                         clock pessimism              0.429    25.335    
                         clock uncertainty           -0.061    25.274    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)       -0.255    25.019    uart_tx_i/FSM_onehot_pres_st_reg[0]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 17.799    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.704ns (34.364%)  route 1.345ns (65.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.357    gen_btn_in[3].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.813 f  gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[0]/Q
                         net (fo=4, routed)           1.001     6.815    gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg_n_0_[0]
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_i_2/O
                         net (fo=1, routed)           0.343     7.282    gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT1_out
    SLICE_X41Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.406 r  gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_i_1/O
                         net (fo=1, routed)           0.000     7.406    gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.549    24.907    gen_btn_in[3].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_reg/C
                         clock pessimism              0.429    25.335    
                         clock uncertainty           -0.061    25.274    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.029    25.303    gen_btn_in[3].btn_in_i/debouncer_i/BTN_OUT_reg
  -------------------------------------------------------------------
                         required time                         25.303    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             18.065ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.842ns (44.764%)  route 1.039ns (55.236%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.722     5.356    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.419     5.775 r  ce_gen_i/cnt_reg[1]/Q
                         net (fo=9, routed)           0.719     6.494    ce_gen_i/cnt[1]
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.299     6.793 r  ce_gen_i/cnt[8]_i_2/O
                         net (fo=3, routed)           0.320     7.113    ce_gen_i/cnt[8]_i_2_n_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.237 r  ce_gen_i/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.237    ce_gen_i/cnt_0[6]
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.546    24.904    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[6]/C
                         clock pessimism              0.429    25.332    
                         clock uncertainty           -0.061    25.271    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.031    25.302    ce_gen_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.302    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 18.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.171%)  route 0.139ns (42.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.575     1.453    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  ce_gen_i/cnt_reg[6]/Q
                         net (fo=4, routed)           0.139     1.733    ce_gen_i/cnt[6]
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  ce_gen_i/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.778    ce_gen_i/cnt_0[7]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.843     1.968    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[7]/C
                         clock pessimism             -0.501     1.467    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092     1.559    ce_gen_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx_i/FSM_onehot_pres_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.182%)  route 0.139ns (42.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.578     1.456    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  uart_tx_i/FSM_onehot_pres_st_reg[2]/Q
                         net (fo=2, routed)           0.139     1.736    uart_tx_i/FSM_onehot_pres_st_reg_n_0_[2]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.781 r  uart_tx_i/FSM_onehot_pres_st[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uart_tx_i/FSM_onehot_pres_st[3]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.845     1.970    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[3]/C
                         clock pessimism             -0.501     1.469    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.561    uart_tx_i/FSM_onehot_pres_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.844%)  route 0.147ns (44.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.454    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  ce_gen_i/cnt_reg[7]/Q
                         net (fo=6, routed)           0.147     1.742    ce_gen_i/cnt[7]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  ce_gen_i/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.787    ce_gen_i/cnt_0[8]
    SLICE_X41Y74         FDRE                                         r  ce_gen_i/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.842     1.967    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  ce_gen_i/cnt_reg[8]/C
                         clock pessimism             -0.501     1.466    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.091     1.557    ce_gen_i/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_tx_i/FSM_onehot_pres_st_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.454    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  uart_tx_i/FSM_onehot_pres_st_reg[7]/Q
                         net (fo=3, routed)           0.155     1.750    uart_tx_i/FSM_onehot_pres_st_reg_n_0_[7]
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.049     1.799 r  uart_tx_i/FSM_onehot_pres_st[8]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_tx_i/FSM_onehot_pres_st[8]_i_1_n_0
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.843     1.968    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[8]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.107     1.561    uart_tx_i/FSM_onehot_pres_st_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.257%)  route 0.111ns (32.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.454    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128     1.582 r  ce_gen_i/cnt_reg[1]/Q
                         net (fo=9, routed)           0.111     1.693    ce_gen_i/cnt[1]
    SLICE_X41Y73         LUT6 (Prop_lut6_I1_O)        0.099     1.792 r  ce_gen_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ce_gen_i/cnt_0[5]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.843     1.968    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[5]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092     1.546    ce_gen_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_tx_i/FSM_onehot_pres_st_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.454    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  uart_tx_i/FSM_onehot_pres_st_reg[7]/Q
                         net (fo=3, routed)           0.155     1.750    uart_tx_i/FSM_onehot_pres_st_reg_n_0_[7]
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  uart_tx_i/FSM_onehot_pres_st[7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    uart_tx_i/FSM_onehot_pres_st[7]_i_1_n_0
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.843     1.968    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[7]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092     1.546    uart_tx_i/FSM_onehot_pres_st_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.266%)  route 0.187ns (49.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.575     1.453    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.187     1.781    ce_gen_i/cnt[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.048     1.829 r  ce_gen_i/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    ce_gen_i/cnt_0[1]
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.843     1.968    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/cnt_reg[1]/C
                         clock pessimism             -0.501     1.467    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.107     1.574    ce_gen_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ce_gen_i/CE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.111%)  route 0.178ns (48.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.454    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  ce_gen_i/CE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  ce_gen_i/CE_O_reg/Q
                         net (fo=18, routed)          0.178     1.773    gen_btn_in[3].btn_in_i/debouncer_i/clk_ena
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt[1]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.845     1.970    gen_btn_in[3].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[1]/C
                         clock pessimism             -0.501     1.469    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092     1.561    gen_btn_in[3].btn_in_i/debouncer_i/debounce_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.104%)  route 0.139ns (37.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.578     1.456    gen_btn_in[3].btn_in_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128     1.584 f  gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/Q
                         net (fo=5, routed)           0.139     1.723    uart_tx_i/sig_ff
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.099     1.822 r  uart_tx_i/FSM_onehot_pres_st[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_tx_i/FSM_onehot_pres_st[2]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.845     1.970    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[2]/C
                         clock pessimism             -0.501     1.469    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092     1.561    uart_tx_i/FSM_onehot_pres_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx_i/FSM_onehot_pres_st_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/FSM_onehot_pres_st_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.578     1.456    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  uart_tx_i/FSM_onehot_pres_st_reg[10]/Q
                         net (fo=2, routed)           0.170     1.767    uart_tx_i/FSM_onehot_pres_st_reg_n_0_[10]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  uart_tx_i/FSM_onehot_pres_st[11]_i_1/O
                         net (fo=1, routed)           0.000     1.812    uart_tx_i/FSM_onehot_pres_st[11]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.845     1.970    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  uart_tx_i/FSM_onehot_pres_st_reg[11]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     1.548    uart_tx_i/FSM_onehot_pres_st_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73    ce_gen_i/CE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y74    ce_gen_i/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73    ce_gen_i/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73    ce_gen_i/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73    ce_gen_i/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73    ce_gen_i/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73    ce_gen_i/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y74    ce_gen_i/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73    ce_gen_i/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/CE_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/CE_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    ce_gen_i/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    ce_gen_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/CE_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/CE_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    ce_gen_i/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    ce_gen_i/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73    ce_gen_i/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    ce_gen_i/cnt_reg[3]/C



