Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    LAPTOP-OVV5D9K5
Date:        Mon Sep  2 09:46:30 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch div00_div0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srf

hdl_info_gen completed
# Mon Sep  2 09:46:31 2019

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srr"
Running: div0 in foreground

Running proj_1|div0

Running Flow: compile (Compile) on proj_1|div0
# Mon Sep  2 09:46:31 2019

Running Flow: compile_flow (Compile Process) on proj_1|div0
# Mon Sep  2 09:46:31 2019

Running: compiler (Compile Input) on proj_1|div0
# Mon Sep  2 09:46:31 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synwork\div00_div0_comp.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srs

compiler completed
# Mon Sep  2 09:46:34 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|div0
# Mon Sep  2 09:46:34 2019

multi_srs_gen completed
# Mon Sep  2 09:46:34 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synwork\div00_div0_mult.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srs
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srf
Complete: Compile Process on proj_1|div0

Running: premap (Premap) on proj_1|div0
# Mon Sep  2 09:46:34 2019

premap completed with warnings
# Mon Sep  2 09:46:36 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|div0

Running Flow: map (Map) on proj_1|div0
# Mon Sep  2 09:46:36 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|div0
# Mon Sep  2 09:46:36 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synwork\div00_div0_m.srm to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srm

fpga_mapper completed with warnings
# Mon Sep  2 09:46:39 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|div0
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srf
Complete: Logic Synthesis on proj_1|div0
TCL script complete: "div00_div0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\proj_1.prj
batch mode default:no
