// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_124 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_346_p2;
reg   [0:0] icmp_ln86_reg_1334;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1384_fu_352_p2;
reg   [0:0] icmp_ln86_1384_reg_1345;
wire   [0:0] icmp_ln86_1385_fu_358_p2;
reg   [0:0] icmp_ln86_1385_reg_1350;
reg   [0:0] icmp_ln86_1385_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1385_reg_1350_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1386_fu_364_p2;
reg   [0:0] icmp_ln86_1386_reg_1356;
wire   [0:0] icmp_ln86_1387_fu_370_p2;
reg   [0:0] icmp_ln86_1387_reg_1362;
reg   [0:0] icmp_ln86_1387_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1388_fu_376_p2;
reg   [0:0] icmp_ln86_1388_reg_1368;
reg   [0:0] icmp_ln86_1388_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1388_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1388_reg_1368_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1389_fu_382_p2;
reg   [0:0] icmp_ln86_1389_reg_1374;
reg   [0:0] icmp_ln86_1389_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1389_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1389_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1390_fu_388_p2;
reg   [0:0] icmp_ln86_1390_reg_1380;
wire   [0:0] icmp_ln86_1391_fu_394_p2;
reg   [0:0] icmp_ln86_1391_reg_1386;
reg   [0:0] icmp_ln86_1391_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1392_fu_400_p2;
reg   [0:0] icmp_ln86_1392_reg_1392;
reg   [0:0] icmp_ln86_1392_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1392_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1393_fu_406_p2;
reg   [0:0] icmp_ln86_1393_reg_1398;
reg   [0:0] icmp_ln86_1393_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1393_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1393_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1394_fu_412_p2;
reg   [0:0] icmp_ln86_1394_reg_1404;
reg   [0:0] icmp_ln86_1394_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1394_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1394_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1395_fu_418_p2;
reg   [0:0] icmp_ln86_1395_reg_1410;
reg   [0:0] icmp_ln86_1395_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1395_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1395_reg_1410_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1395_reg_1410_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1396_fu_424_p2;
reg   [0:0] icmp_ln86_1396_reg_1416;
reg   [0:0] icmp_ln86_1396_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1396_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1396_reg_1416_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1396_reg_1416_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1396_reg_1416_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1397_fu_430_p2;
reg   [0:0] icmp_ln86_1397_reg_1422;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1397_reg_1422_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1398_fu_436_p2;
reg   [0:0] icmp_ln86_1398_reg_1428;
reg   [0:0] icmp_ln86_1398_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1399_fu_442_p2;
reg   [0:0] icmp_ln86_1399_reg_1433;
wire   [0:0] icmp_ln86_1400_fu_448_p2;
reg   [0:0] icmp_ln86_1400_reg_1438;
reg   [0:0] icmp_ln86_1400_reg_1438_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1401_fu_454_p2;
reg   [0:0] icmp_ln86_1401_reg_1443;
reg   [0:0] icmp_ln86_1401_reg_1443_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1402_fu_460_p2;
reg   [0:0] icmp_ln86_1402_reg_1448;
reg   [0:0] icmp_ln86_1402_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1402_reg_1448_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1403_fu_466_p2;
reg   [0:0] icmp_ln86_1403_reg_1453;
reg   [0:0] icmp_ln86_1403_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1403_reg_1453_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1404_fu_472_p2;
reg   [0:0] icmp_ln86_1404_reg_1458;
reg   [0:0] icmp_ln86_1404_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1404_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1405_fu_478_p2;
reg   [0:0] icmp_ln86_1405_reg_1463;
reg   [0:0] icmp_ln86_1405_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1405_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1405_reg_1463_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1406_fu_484_p2;
reg   [0:0] icmp_ln86_1406_reg_1468;
reg   [0:0] icmp_ln86_1406_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1406_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1406_reg_1468_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1407_fu_490_p2;
reg   [0:0] icmp_ln86_1407_reg_1473;
reg   [0:0] icmp_ln86_1407_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1407_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1407_reg_1473_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1408_fu_496_p2;
reg   [0:0] icmp_ln86_1408_reg_1478;
reg   [0:0] icmp_ln86_1408_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1408_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1408_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1408_reg_1478_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1409_fu_502_p2;
reg   [0:0] icmp_ln86_1409_reg_1483;
reg   [0:0] icmp_ln86_1409_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1409_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1409_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1409_reg_1483_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1410_fu_508_p2;
reg   [0:0] icmp_ln86_1410_reg_1488;
reg   [0:0] icmp_ln86_1410_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1410_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1410_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1410_reg_1488_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1411_fu_514_p2;
reg   [0:0] icmp_ln86_1411_reg_1493;
reg   [0:0] icmp_ln86_1411_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1411_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1411_reg_1493_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1411_reg_1493_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1411_reg_1493_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1412_fu_520_p2;
reg   [0:0] icmp_ln86_1412_reg_1498;
reg   [0:0] icmp_ln86_1412_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1412_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1412_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1412_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1412_reg_1498_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1413_fu_526_p2;
reg   [0:0] icmp_ln86_1413_reg_1503;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1413_reg_1503_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_532_p2;
reg   [0:0] and_ln102_reg_1508;
reg   [0:0] and_ln102_reg_1508_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1508_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_543_p2;
reg   [0:0] and_ln104_reg_1518;
wire   [0:0] and_ln102_1510_fu_548_p2;
reg   [0:0] and_ln102_1510_reg_1524;
wire   [0:0] and_ln104_261_fu_557_p2;
reg   [0:0] and_ln104_261_reg_1531;
wire   [0:0] and_ln102_1514_fu_562_p2;
reg   [0:0] and_ln102_1514_reg_1536;
wire   [0:0] and_ln102_1515_fu_572_p2;
reg   [0:0] and_ln102_1515_reg_1542;
wire   [0:0] or_ln117_fu_588_p2;
reg   [0:0] or_ln117_reg_1548;
wire   [0:0] xor_ln104_fu_594_p2;
reg   [0:0] xor_ln104_reg_1553;
wire   [0:0] and_ln102_1511_fu_599_p2;
reg   [0:0] and_ln102_1511_reg_1559;
wire   [0:0] and_ln104_262_fu_608_p2;
reg   [0:0] and_ln104_262_reg_1565;
reg   [0:0] and_ln104_262_reg_1565_pp0_iter3_reg;
wire   [0:0] and_ln102_1516_fu_618_p2;
reg   [0:0] and_ln102_1516_reg_1571;
wire   [3:0] select_ln117_1344_fu_719_p3;
reg   [3:0] select_ln117_1344_reg_1576;
wire   [0:0] or_ln117_1252_fu_726_p2;
reg   [0:0] or_ln117_1252_reg_1581;
wire   [0:0] and_ln102_1509_fu_731_p2;
reg   [0:0] and_ln102_1509_reg_1587;
wire   [0:0] and_ln104_260_fu_740_p2;
reg   [0:0] and_ln104_260_reg_1593;
wire   [0:0] and_ln102_1512_fu_745_p2;
reg   [0:0] and_ln102_1512_reg_1599;
wire   [0:0] and_ln102_1518_fu_759_p2;
reg   [0:0] and_ln102_1518_reg_1605;
wire   [0:0] or_ln117_1256_fu_833_p2;
reg   [0:0] or_ln117_1256_reg_1611;
wire   [3:0] select_ln117_1350_fu_847_p3;
reg   [3:0] select_ln117_1350_reg_1616;
wire   [0:0] and_ln104_263_fu_860_p2;
reg   [0:0] and_ln104_263_reg_1621;
wire   [0:0] and_ln102_1513_fu_865_p2;
reg   [0:0] and_ln102_1513_reg_1626;
reg   [0:0] and_ln102_1513_reg_1626_pp0_iter5_reg;
wire   [0:0] and_ln104_264_fu_874_p2;
reg   [0:0] and_ln104_264_reg_1633;
reg   [0:0] and_ln104_264_reg_1633_pp0_iter5_reg;
reg   [0:0] and_ln104_264_reg_1633_pp0_iter6_reg;
wire   [0:0] and_ln102_1519_fu_889_p2;
reg   [0:0] and_ln102_1519_reg_1639;
wire   [0:0] or_ln117_1261_fu_972_p2;
reg   [0:0] or_ln117_1261_reg_1644;
wire   [4:0] select_ln117_1356_fu_984_p3;
reg   [4:0] select_ln117_1356_reg_1649;
wire   [0:0] or_ln117_1263_fu_992_p2;
reg   [0:0] or_ln117_1263_reg_1654;
wire   [0:0] or_ln117_1265_fu_998_p2;
reg   [0:0] or_ln117_1265_reg_1660;
reg   [0:0] or_ln117_1265_reg_1660_pp0_iter5_reg;
wire   [0:0] or_ln117_1267_fu_1074_p2;
reg   [0:0] or_ln117_1267_reg_1668;
wire   [4:0] select_ln117_1362_fu_1087_p3;
reg   [4:0] select_ln117_1362_reg_1673;
wire   [0:0] or_ln117_1271_fu_1149_p2;
reg   [0:0] or_ln117_1271_reg_1678;
wire   [4:0] select_ln117_1366_fu_1163_p3;
reg   [4:0] select_ln117_1366_reg_1683;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_661_fu_538_p2;
wire   [0:0] xor_ln104_663_fu_552_p2;
wire   [0:0] xor_ln104_667_fu_567_p2;
wire   [0:0] and_ln102_1523_fu_577_p2;
wire   [0:0] and_ln102_1524_fu_582_p2;
wire   [0:0] xor_ln104_664_fu_603_p2;
wire   [0:0] xor_ln104_668_fu_613_p2;
wire   [0:0] and_ln102_1526_fu_631_p2;
wire   [0:0] and_ln102_1522_fu_623_p2;
wire   [0:0] xor_ln117_fu_641_p2;
wire   [1:0] zext_ln117_fu_647_p1;
wire   [1:0] select_ln117_fu_651_p3;
wire   [1:0] select_ln117_1339_fu_658_p3;
wire   [0:0] and_ln102_1525_fu_627_p2;
wire   [2:0] zext_ln117_150_fu_665_p1;
wire   [0:0] or_ln117_1248_fu_669_p2;
wire   [2:0] select_ln117_1340_fu_674_p3;
wire   [0:0] or_ln117_1249_fu_681_p2;
wire   [0:0] and_ln102_1527_fu_636_p2;
wire   [2:0] select_ln117_1341_fu_685_p3;
wire   [0:0] or_ln117_1250_fu_693_p2;
wire   [2:0] select_ln117_1342_fu_699_p3;
wire   [2:0] select_ln117_1343_fu_707_p3;
wire   [3:0] zext_ln117_151_fu_715_p1;
wire   [0:0] xor_ln104_662_fu_735_p2;
wire   [0:0] xor_ln104_669_fu_750_p2;
wire   [0:0] and_ln102_1529_fu_768_p2;
wire   [0:0] and_ln102_1517_fu_755_p2;
wire   [0:0] and_ln102_1528_fu_764_p2;
wire   [0:0] or_ln117_1251_fu_783_p2;
wire   [0:0] and_ln102_1530_fu_773_p2;
wire   [3:0] select_ln117_1345_fu_788_p3;
wire   [0:0] or_ln117_1253_fu_795_p2;
wire   [3:0] select_ln117_1346_fu_800_p3;
wire   [0:0] or_ln117_1254_fu_807_p2;
wire   [0:0] and_ln102_1531_fu_778_p2;
wire   [3:0] select_ln117_1347_fu_811_p3;
wire   [0:0] or_ln117_1255_fu_819_p2;
wire   [3:0] select_ln117_1348_fu_825_p3;
wire   [3:0] select_ln117_1349_fu_839_p3;
wire   [0:0] xor_ln104_665_fu_855_p2;
wire   [0:0] xor_ln104_666_fu_869_p2;
wire   [0:0] xor_ln104_670_fu_879_p2;
wire   [0:0] and_ln102_1532_fu_894_p2;
wire   [0:0] xor_ln104_671_fu_884_p2;
wire   [0:0] and_ln102_1535_fu_908_p2;
wire   [0:0] and_ln102_1533_fu_899_p2;
wire   [0:0] or_ln117_1257_fu_918_p2;
wire   [3:0] select_ln117_1351_fu_923_p3;
wire   [0:0] and_ln102_1534_fu_904_p2;
wire   [4:0] zext_ln117_152_fu_930_p1;
wire   [0:0] or_ln117_1258_fu_934_p2;
wire   [4:0] select_ln117_1352_fu_939_p3;
wire   [0:0] or_ln117_1259_fu_946_p2;
wire   [0:0] and_ln102_1536_fu_913_p2;
wire   [4:0] select_ln117_1353_fu_950_p3;
wire   [0:0] or_ln117_1260_fu_958_p2;
wire   [4:0] select_ln117_1354_fu_964_p3;
wire   [4:0] select_ln117_1355_fu_976_p3;
wire   [0:0] xor_ln104_672_fu_1002_p2;
wire   [0:0] and_ln102_1538_fu_1015_p2;
wire   [0:0] and_ln102_1520_fu_1007_p2;
wire   [0:0] and_ln102_1537_fu_1011_p2;
wire   [0:0] or_ln117_1262_fu_1030_p2;
wire   [0:0] and_ln102_1539_fu_1020_p2;
wire   [4:0] select_ln117_1357_fu_1035_p3;
wire   [0:0] or_ln117_1264_fu_1042_p2;
wire   [4:0] select_ln117_1358_fu_1047_p3;
wire   [0:0] and_ln102_1540_fu_1025_p2;
wire   [4:0] select_ln117_1359_fu_1054_p3;
wire   [0:0] or_ln117_1266_fu_1062_p2;
wire   [4:0] select_ln117_1360_fu_1067_p3;
wire   [4:0] select_ln117_1361_fu_1079_p3;
wire   [0:0] xor_ln104_673_fu_1095_p2;
wire   [0:0] and_ln102_1541_fu_1104_p2;
wire   [0:0] and_ln102_1521_fu_1100_p2;
wire   [0:0] and_ln102_1542_fu_1109_p2;
wire   [0:0] or_ln117_1268_fu_1119_p2;
wire   [0:0] or_ln117_1269_fu_1124_p2;
wire   [0:0] and_ln102_1543_fu_1114_p2;
wire   [4:0] select_ln117_1363_fu_1128_p3;
wire   [0:0] or_ln117_1270_fu_1135_p2;
wire   [4:0] select_ln117_1364_fu_1141_p3;
wire   [4:0] select_ln117_1365_fu_1155_p3;
wire   [0:0] xor_ln104_674_fu_1171_p2;
wire   [0:0] and_ln102_1544_fu_1176_p2;
wire   [0:0] and_ln102_1545_fu_1181_p2;
wire   [0:0] or_ln117_1272_fu_1186_p2;
wire   [12:0] agg_result_fu_1198_p65;
wire   [4:0] agg_result_fu_1198_p66;
wire   [12:0] agg_result_fu_1198_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
wire   [4:0] agg_result_fu_1198_p1;
wire   [4:0] agg_result_fu_1198_p3;
wire   [4:0] agg_result_fu_1198_p5;
wire   [4:0] agg_result_fu_1198_p7;
wire   [4:0] agg_result_fu_1198_p9;
wire   [4:0] agg_result_fu_1198_p11;
wire   [4:0] agg_result_fu_1198_p13;
wire   [4:0] agg_result_fu_1198_p15;
wire   [4:0] agg_result_fu_1198_p17;
wire   [4:0] agg_result_fu_1198_p19;
wire   [4:0] agg_result_fu_1198_p21;
wire   [4:0] agg_result_fu_1198_p23;
wire   [4:0] agg_result_fu_1198_p25;
wire   [4:0] agg_result_fu_1198_p27;
wire   [4:0] agg_result_fu_1198_p29;
wire   [4:0] agg_result_fu_1198_p31;
wire  signed [4:0] agg_result_fu_1198_p33;
wire  signed [4:0] agg_result_fu_1198_p35;
wire  signed [4:0] agg_result_fu_1198_p37;
wire  signed [4:0] agg_result_fu_1198_p39;
wire  signed [4:0] agg_result_fu_1198_p41;
wire  signed [4:0] agg_result_fu_1198_p43;
wire  signed [4:0] agg_result_fu_1198_p45;
wire  signed [4:0] agg_result_fu_1198_p47;
wire  signed [4:0] agg_result_fu_1198_p49;
wire  signed [4:0] agg_result_fu_1198_p51;
wire  signed [4:0] agg_result_fu_1198_p53;
wire  signed [4:0] agg_result_fu_1198_p55;
wire  signed [4:0] agg_result_fu_1198_p57;
wire  signed [4:0] agg_result_fu_1198_p59;
wire  signed [4:0] agg_result_fu_1198_p61;
wire  signed [4:0] agg_result_fu_1198_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_U159(
    .din0(13'd7721),
    .din1(13'd192),
    .din2(13'd7565),
    .din3(13'd7700),
    .din4(13'd7680),
    .din5(13'd8138),
    .din6(13'd299),
    .din7(13'd1478),
    .din8(13'd7822),
    .din9(13'd190),
    .din10(13'd8005),
    .din11(13'd553),
    .din12(13'd7791),
    .din13(13'd250),
    .din14(13'd899),
    .din15(13'd1685),
    .din16(13'd7965),
    .din17(13'd586),
    .din18(13'd1215),
    .din19(13'd2118),
    .din20(13'd7601),
    .din21(13'd195),
    .din22(13'd1423),
    .din23(13'd7753),
    .din24(13'd941),
    .din25(13'd7981),
    .din26(13'd2155),
    .din27(13'd1121),
    .din28(13'd450),
    .din29(13'd1676),
    .din30(13'd1793),
    .din31(13'd2351),
    .def(agg_result_fu_1198_p65),
    .sel(agg_result_fu_1198_p66),
    .dout(agg_result_fu_1198_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1509_reg_1587 <= and_ln102_1509_fu_731_p2;
        and_ln102_1510_reg_1524 <= and_ln102_1510_fu_548_p2;
        and_ln102_1511_reg_1559 <= and_ln102_1511_fu_599_p2;
        and_ln102_1512_reg_1599 <= and_ln102_1512_fu_745_p2;
        and_ln102_1513_reg_1626 <= and_ln102_1513_fu_865_p2;
        and_ln102_1513_reg_1626_pp0_iter5_reg <= and_ln102_1513_reg_1626;
        and_ln102_1514_reg_1536 <= and_ln102_1514_fu_562_p2;
        and_ln102_1515_reg_1542 <= and_ln102_1515_fu_572_p2;
        and_ln102_1516_reg_1571 <= and_ln102_1516_fu_618_p2;
        and_ln102_1518_reg_1605 <= and_ln102_1518_fu_759_p2;
        and_ln102_1519_reg_1639 <= and_ln102_1519_fu_889_p2;
        and_ln102_reg_1508 <= and_ln102_fu_532_p2;
        and_ln102_reg_1508_pp0_iter1_reg <= and_ln102_reg_1508;
        and_ln102_reg_1508_pp0_iter2_reg <= and_ln102_reg_1508_pp0_iter1_reg;
        and_ln104_260_reg_1593 <= and_ln104_260_fu_740_p2;
        and_ln104_261_reg_1531 <= and_ln104_261_fu_557_p2;
        and_ln104_262_reg_1565 <= and_ln104_262_fu_608_p2;
        and_ln104_262_reg_1565_pp0_iter3_reg <= and_ln104_262_reg_1565;
        and_ln104_263_reg_1621 <= and_ln104_263_fu_860_p2;
        and_ln104_264_reg_1633 <= and_ln104_264_fu_874_p2;
        and_ln104_264_reg_1633_pp0_iter5_reg <= and_ln104_264_reg_1633;
        and_ln104_264_reg_1633_pp0_iter6_reg <= and_ln104_264_reg_1633_pp0_iter5_reg;
        and_ln104_reg_1518 <= and_ln104_fu_543_p2;
        icmp_ln86_1384_reg_1345 <= icmp_ln86_1384_fu_352_p2;
        icmp_ln86_1385_reg_1350 <= icmp_ln86_1385_fu_358_p2;
        icmp_ln86_1385_reg_1350_pp0_iter1_reg <= icmp_ln86_1385_reg_1350;
        icmp_ln86_1385_reg_1350_pp0_iter2_reg <= icmp_ln86_1385_reg_1350_pp0_iter1_reg;
        icmp_ln86_1386_reg_1356 <= icmp_ln86_1386_fu_364_p2;
        icmp_ln86_1387_reg_1362 <= icmp_ln86_1387_fu_370_p2;
        icmp_ln86_1387_reg_1362_pp0_iter1_reg <= icmp_ln86_1387_reg_1362;
        icmp_ln86_1388_reg_1368 <= icmp_ln86_1388_fu_376_p2;
        icmp_ln86_1388_reg_1368_pp0_iter1_reg <= icmp_ln86_1388_reg_1368;
        icmp_ln86_1388_reg_1368_pp0_iter2_reg <= icmp_ln86_1388_reg_1368_pp0_iter1_reg;
        icmp_ln86_1388_reg_1368_pp0_iter3_reg <= icmp_ln86_1388_reg_1368_pp0_iter2_reg;
        icmp_ln86_1389_reg_1374 <= icmp_ln86_1389_fu_382_p2;
        icmp_ln86_1389_reg_1374_pp0_iter1_reg <= icmp_ln86_1389_reg_1374;
        icmp_ln86_1389_reg_1374_pp0_iter2_reg <= icmp_ln86_1389_reg_1374_pp0_iter1_reg;
        icmp_ln86_1389_reg_1374_pp0_iter3_reg <= icmp_ln86_1389_reg_1374_pp0_iter2_reg;
        icmp_ln86_1390_reg_1380 <= icmp_ln86_1390_fu_388_p2;
        icmp_ln86_1391_reg_1386 <= icmp_ln86_1391_fu_394_p2;
        icmp_ln86_1391_reg_1386_pp0_iter1_reg <= icmp_ln86_1391_reg_1386;
        icmp_ln86_1392_reg_1392 <= icmp_ln86_1392_fu_400_p2;
        icmp_ln86_1392_reg_1392_pp0_iter1_reg <= icmp_ln86_1392_reg_1392;
        icmp_ln86_1392_reg_1392_pp0_iter2_reg <= icmp_ln86_1392_reg_1392_pp0_iter1_reg;
        icmp_ln86_1393_reg_1398 <= icmp_ln86_1393_fu_406_p2;
        icmp_ln86_1393_reg_1398_pp0_iter1_reg <= icmp_ln86_1393_reg_1398;
        icmp_ln86_1393_reg_1398_pp0_iter2_reg <= icmp_ln86_1393_reg_1398_pp0_iter1_reg;
        icmp_ln86_1393_reg_1398_pp0_iter3_reg <= icmp_ln86_1393_reg_1398_pp0_iter2_reg;
        icmp_ln86_1394_reg_1404 <= icmp_ln86_1394_fu_412_p2;
        icmp_ln86_1394_reg_1404_pp0_iter1_reg <= icmp_ln86_1394_reg_1404;
        icmp_ln86_1394_reg_1404_pp0_iter2_reg <= icmp_ln86_1394_reg_1404_pp0_iter1_reg;
        icmp_ln86_1394_reg_1404_pp0_iter3_reg <= icmp_ln86_1394_reg_1404_pp0_iter2_reg;
        icmp_ln86_1395_reg_1410 <= icmp_ln86_1395_fu_418_p2;
        icmp_ln86_1395_reg_1410_pp0_iter1_reg <= icmp_ln86_1395_reg_1410;
        icmp_ln86_1395_reg_1410_pp0_iter2_reg <= icmp_ln86_1395_reg_1410_pp0_iter1_reg;
        icmp_ln86_1395_reg_1410_pp0_iter3_reg <= icmp_ln86_1395_reg_1410_pp0_iter2_reg;
        icmp_ln86_1395_reg_1410_pp0_iter4_reg <= icmp_ln86_1395_reg_1410_pp0_iter3_reg;
        icmp_ln86_1396_reg_1416 <= icmp_ln86_1396_fu_424_p2;
        icmp_ln86_1396_reg_1416_pp0_iter1_reg <= icmp_ln86_1396_reg_1416;
        icmp_ln86_1396_reg_1416_pp0_iter2_reg <= icmp_ln86_1396_reg_1416_pp0_iter1_reg;
        icmp_ln86_1396_reg_1416_pp0_iter3_reg <= icmp_ln86_1396_reg_1416_pp0_iter2_reg;
        icmp_ln86_1396_reg_1416_pp0_iter4_reg <= icmp_ln86_1396_reg_1416_pp0_iter3_reg;
        icmp_ln86_1396_reg_1416_pp0_iter5_reg <= icmp_ln86_1396_reg_1416_pp0_iter4_reg;
        icmp_ln86_1397_reg_1422 <= icmp_ln86_1397_fu_430_p2;
        icmp_ln86_1397_reg_1422_pp0_iter1_reg <= icmp_ln86_1397_reg_1422;
        icmp_ln86_1397_reg_1422_pp0_iter2_reg <= icmp_ln86_1397_reg_1422_pp0_iter1_reg;
        icmp_ln86_1397_reg_1422_pp0_iter3_reg <= icmp_ln86_1397_reg_1422_pp0_iter2_reg;
        icmp_ln86_1397_reg_1422_pp0_iter4_reg <= icmp_ln86_1397_reg_1422_pp0_iter3_reg;
        icmp_ln86_1397_reg_1422_pp0_iter5_reg <= icmp_ln86_1397_reg_1422_pp0_iter4_reg;
        icmp_ln86_1397_reg_1422_pp0_iter6_reg <= icmp_ln86_1397_reg_1422_pp0_iter5_reg;
        icmp_ln86_1398_reg_1428 <= icmp_ln86_1398_fu_436_p2;
        icmp_ln86_1398_reg_1428_pp0_iter1_reg <= icmp_ln86_1398_reg_1428;
        icmp_ln86_1399_reg_1433 <= icmp_ln86_1399_fu_442_p2;
        icmp_ln86_1400_reg_1438 <= icmp_ln86_1400_fu_448_p2;
        icmp_ln86_1400_reg_1438_pp0_iter1_reg <= icmp_ln86_1400_reg_1438;
        icmp_ln86_1401_reg_1443 <= icmp_ln86_1401_fu_454_p2;
        icmp_ln86_1401_reg_1443_pp0_iter1_reg <= icmp_ln86_1401_reg_1443;
        icmp_ln86_1402_reg_1448 <= icmp_ln86_1402_fu_460_p2;
        icmp_ln86_1402_reg_1448_pp0_iter1_reg <= icmp_ln86_1402_reg_1448;
        icmp_ln86_1402_reg_1448_pp0_iter2_reg <= icmp_ln86_1402_reg_1448_pp0_iter1_reg;
        icmp_ln86_1403_reg_1453 <= icmp_ln86_1403_fu_466_p2;
        icmp_ln86_1403_reg_1453_pp0_iter1_reg <= icmp_ln86_1403_reg_1453;
        icmp_ln86_1403_reg_1453_pp0_iter2_reg <= icmp_ln86_1403_reg_1453_pp0_iter1_reg;
        icmp_ln86_1404_reg_1458 <= icmp_ln86_1404_fu_472_p2;
        icmp_ln86_1404_reg_1458_pp0_iter1_reg <= icmp_ln86_1404_reg_1458;
        icmp_ln86_1404_reg_1458_pp0_iter2_reg <= icmp_ln86_1404_reg_1458_pp0_iter1_reg;
        icmp_ln86_1405_reg_1463 <= icmp_ln86_1405_fu_478_p2;
        icmp_ln86_1405_reg_1463_pp0_iter1_reg <= icmp_ln86_1405_reg_1463;
        icmp_ln86_1405_reg_1463_pp0_iter2_reg <= icmp_ln86_1405_reg_1463_pp0_iter1_reg;
        icmp_ln86_1405_reg_1463_pp0_iter3_reg <= icmp_ln86_1405_reg_1463_pp0_iter2_reg;
        icmp_ln86_1406_reg_1468 <= icmp_ln86_1406_fu_484_p2;
        icmp_ln86_1406_reg_1468_pp0_iter1_reg <= icmp_ln86_1406_reg_1468;
        icmp_ln86_1406_reg_1468_pp0_iter2_reg <= icmp_ln86_1406_reg_1468_pp0_iter1_reg;
        icmp_ln86_1406_reg_1468_pp0_iter3_reg <= icmp_ln86_1406_reg_1468_pp0_iter2_reg;
        icmp_ln86_1407_reg_1473 <= icmp_ln86_1407_fu_490_p2;
        icmp_ln86_1407_reg_1473_pp0_iter1_reg <= icmp_ln86_1407_reg_1473;
        icmp_ln86_1407_reg_1473_pp0_iter2_reg <= icmp_ln86_1407_reg_1473_pp0_iter1_reg;
        icmp_ln86_1407_reg_1473_pp0_iter3_reg <= icmp_ln86_1407_reg_1473_pp0_iter2_reg;
        icmp_ln86_1408_reg_1478 <= icmp_ln86_1408_fu_496_p2;
        icmp_ln86_1408_reg_1478_pp0_iter1_reg <= icmp_ln86_1408_reg_1478;
        icmp_ln86_1408_reg_1478_pp0_iter2_reg <= icmp_ln86_1408_reg_1478_pp0_iter1_reg;
        icmp_ln86_1408_reg_1478_pp0_iter3_reg <= icmp_ln86_1408_reg_1478_pp0_iter2_reg;
        icmp_ln86_1408_reg_1478_pp0_iter4_reg <= icmp_ln86_1408_reg_1478_pp0_iter3_reg;
        icmp_ln86_1409_reg_1483 <= icmp_ln86_1409_fu_502_p2;
        icmp_ln86_1409_reg_1483_pp0_iter1_reg <= icmp_ln86_1409_reg_1483;
        icmp_ln86_1409_reg_1483_pp0_iter2_reg <= icmp_ln86_1409_reg_1483_pp0_iter1_reg;
        icmp_ln86_1409_reg_1483_pp0_iter3_reg <= icmp_ln86_1409_reg_1483_pp0_iter2_reg;
        icmp_ln86_1409_reg_1483_pp0_iter4_reg <= icmp_ln86_1409_reg_1483_pp0_iter3_reg;
        icmp_ln86_1410_reg_1488 <= icmp_ln86_1410_fu_508_p2;
        icmp_ln86_1410_reg_1488_pp0_iter1_reg <= icmp_ln86_1410_reg_1488;
        icmp_ln86_1410_reg_1488_pp0_iter2_reg <= icmp_ln86_1410_reg_1488_pp0_iter1_reg;
        icmp_ln86_1410_reg_1488_pp0_iter3_reg <= icmp_ln86_1410_reg_1488_pp0_iter2_reg;
        icmp_ln86_1410_reg_1488_pp0_iter4_reg <= icmp_ln86_1410_reg_1488_pp0_iter3_reg;
        icmp_ln86_1411_reg_1493 <= icmp_ln86_1411_fu_514_p2;
        icmp_ln86_1411_reg_1493_pp0_iter1_reg <= icmp_ln86_1411_reg_1493;
        icmp_ln86_1411_reg_1493_pp0_iter2_reg <= icmp_ln86_1411_reg_1493_pp0_iter1_reg;
        icmp_ln86_1411_reg_1493_pp0_iter3_reg <= icmp_ln86_1411_reg_1493_pp0_iter2_reg;
        icmp_ln86_1411_reg_1493_pp0_iter4_reg <= icmp_ln86_1411_reg_1493_pp0_iter3_reg;
        icmp_ln86_1411_reg_1493_pp0_iter5_reg <= icmp_ln86_1411_reg_1493_pp0_iter4_reg;
        icmp_ln86_1412_reg_1498 <= icmp_ln86_1412_fu_520_p2;
        icmp_ln86_1412_reg_1498_pp0_iter1_reg <= icmp_ln86_1412_reg_1498;
        icmp_ln86_1412_reg_1498_pp0_iter2_reg <= icmp_ln86_1412_reg_1498_pp0_iter1_reg;
        icmp_ln86_1412_reg_1498_pp0_iter3_reg <= icmp_ln86_1412_reg_1498_pp0_iter2_reg;
        icmp_ln86_1412_reg_1498_pp0_iter4_reg <= icmp_ln86_1412_reg_1498_pp0_iter3_reg;
        icmp_ln86_1412_reg_1498_pp0_iter5_reg <= icmp_ln86_1412_reg_1498_pp0_iter4_reg;
        icmp_ln86_1413_reg_1503 <= icmp_ln86_1413_fu_526_p2;
        icmp_ln86_1413_reg_1503_pp0_iter1_reg <= icmp_ln86_1413_reg_1503;
        icmp_ln86_1413_reg_1503_pp0_iter2_reg <= icmp_ln86_1413_reg_1503_pp0_iter1_reg;
        icmp_ln86_1413_reg_1503_pp0_iter3_reg <= icmp_ln86_1413_reg_1503_pp0_iter2_reg;
        icmp_ln86_1413_reg_1503_pp0_iter4_reg <= icmp_ln86_1413_reg_1503_pp0_iter3_reg;
        icmp_ln86_1413_reg_1503_pp0_iter5_reg <= icmp_ln86_1413_reg_1503_pp0_iter4_reg;
        icmp_ln86_1413_reg_1503_pp0_iter6_reg <= icmp_ln86_1413_reg_1503_pp0_iter5_reg;
        icmp_ln86_reg_1334 <= icmp_ln86_fu_346_p2;
        icmp_ln86_reg_1334_pp0_iter1_reg <= icmp_ln86_reg_1334;
        icmp_ln86_reg_1334_pp0_iter2_reg <= icmp_ln86_reg_1334_pp0_iter1_reg;
        icmp_ln86_reg_1334_pp0_iter3_reg <= icmp_ln86_reg_1334_pp0_iter2_reg;
        or_ln117_1252_reg_1581 <= or_ln117_1252_fu_726_p2;
        or_ln117_1256_reg_1611 <= or_ln117_1256_fu_833_p2;
        or_ln117_1261_reg_1644 <= or_ln117_1261_fu_972_p2;
        or_ln117_1263_reg_1654 <= or_ln117_1263_fu_992_p2;
        or_ln117_1265_reg_1660 <= or_ln117_1265_fu_998_p2;
        or_ln117_1265_reg_1660_pp0_iter5_reg <= or_ln117_1265_reg_1660;
        or_ln117_1267_reg_1668 <= or_ln117_1267_fu_1074_p2;
        or_ln117_1271_reg_1678 <= or_ln117_1271_fu_1149_p2;
        or_ln117_reg_1548 <= or_ln117_fu_588_p2;
        select_ln117_1344_reg_1576 <= select_ln117_1344_fu_719_p3;
        select_ln117_1350_reg_1616 <= select_ln117_1350_fu_847_p3;
        select_ln117_1356_reg_1649 <= select_ln117_1356_fu_984_p3;
        select_ln117_1362_reg_1673 <= select_ln117_1362_fu_1087_p3;
        select_ln117_1366_reg_1683 <= select_ln117_1366_fu_1163_p3;
        xor_ln104_reg_1553 <= xor_ln104_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1198_p65 = 'bx;

assign agg_result_fu_1198_p66 = ((or_ln117_1272_fu_1186_p2[0:0] == 1'b1) ? select_ln117_1366_reg_1683 : 5'd31);

assign and_ln102_1509_fu_731_p2 = (xor_ln104_reg_1553 & icmp_ln86_1385_reg_1350_pp0_iter2_reg);

assign and_ln102_1510_fu_548_p2 = (icmp_ln86_1386_reg_1356 & and_ln102_reg_1508);

assign and_ln102_1511_fu_599_p2 = (icmp_ln86_1387_reg_1362_pp0_iter1_reg & and_ln104_reg_1518);

assign and_ln102_1512_fu_745_p2 = (icmp_ln86_1388_reg_1368_pp0_iter2_reg & and_ln102_1509_fu_731_p2);

assign and_ln102_1513_fu_865_p2 = (icmp_ln86_1389_reg_1374_pp0_iter3_reg & and_ln104_260_reg_1593);

assign and_ln102_1514_fu_562_p2 = (icmp_ln86_1390_reg_1380 & and_ln102_1510_fu_548_p2);

assign and_ln102_1515_fu_572_p2 = (icmp_ln86_1391_reg_1386 & and_ln104_261_fu_557_p2);

assign and_ln102_1516_fu_618_p2 = (icmp_ln86_1392_reg_1392_pp0_iter1_reg & and_ln102_1511_fu_599_p2);

assign and_ln102_1517_fu_755_p2 = (icmp_ln86_1393_reg_1398_pp0_iter2_reg & and_ln104_262_reg_1565);

assign and_ln102_1518_fu_759_p2 = (icmp_ln86_1394_reg_1404_pp0_iter2_reg & and_ln102_1512_fu_745_p2);

assign and_ln102_1519_fu_889_p2 = (icmp_ln86_1395_reg_1410_pp0_iter3_reg & and_ln104_263_fu_860_p2);

assign and_ln102_1520_fu_1007_p2 = (icmp_ln86_1396_reg_1416_pp0_iter4_reg & and_ln102_1513_reg_1626);

assign and_ln102_1521_fu_1100_p2 = (icmp_ln86_1397_reg_1422_pp0_iter5_reg & and_ln104_264_reg_1633_pp0_iter5_reg);

assign and_ln102_1522_fu_623_p2 = (icmp_ln86_1398_reg_1428_pp0_iter1_reg & and_ln102_1514_reg_1536);

assign and_ln102_1523_fu_577_p2 = (xor_ln104_667_fu_567_p2 & icmp_ln86_1399_reg_1433);

assign and_ln102_1524_fu_582_p2 = (and_ln102_1523_fu_577_p2 & and_ln102_1510_fu_548_p2);

assign and_ln102_1525_fu_627_p2 = (icmp_ln86_1400_reg_1438_pp0_iter1_reg & and_ln102_1515_reg_1542);

assign and_ln102_1526_fu_631_p2 = (xor_ln104_668_fu_613_p2 & icmp_ln86_1401_reg_1443_pp0_iter1_reg);

assign and_ln102_1527_fu_636_p2 = (and_ln104_261_reg_1531 & and_ln102_1526_fu_631_p2);

assign and_ln102_1528_fu_764_p2 = (icmp_ln86_1402_reg_1448_pp0_iter2_reg & and_ln102_1516_reg_1571);

assign and_ln102_1529_fu_768_p2 = (xor_ln104_669_fu_750_p2 & icmp_ln86_1403_reg_1453_pp0_iter2_reg);

assign and_ln102_1530_fu_773_p2 = (and_ln102_1529_fu_768_p2 & and_ln102_1511_reg_1559);

assign and_ln102_1531_fu_778_p2 = (icmp_ln86_1404_reg_1458_pp0_iter2_reg & and_ln102_1517_fu_755_p2);

assign and_ln102_1532_fu_894_p2 = (xor_ln104_670_fu_879_p2 & icmp_ln86_1405_reg_1463_pp0_iter3_reg);

assign and_ln102_1533_fu_899_p2 = (and_ln104_262_reg_1565_pp0_iter3_reg & and_ln102_1532_fu_894_p2);

assign and_ln102_1534_fu_904_p2 = (icmp_ln86_1406_reg_1468_pp0_iter3_reg & and_ln102_1518_reg_1605);

assign and_ln102_1535_fu_908_p2 = (xor_ln104_671_fu_884_p2 & icmp_ln86_1407_reg_1473_pp0_iter3_reg);

assign and_ln102_1536_fu_913_p2 = (and_ln102_1535_fu_908_p2 & and_ln102_1512_reg_1599);

assign and_ln102_1537_fu_1011_p2 = (icmp_ln86_1408_reg_1478_pp0_iter4_reg & and_ln102_1519_reg_1639);

assign and_ln102_1538_fu_1015_p2 = (xor_ln104_672_fu_1002_p2 & icmp_ln86_1409_reg_1483_pp0_iter4_reg);

assign and_ln102_1539_fu_1020_p2 = (and_ln104_263_reg_1621 & and_ln102_1538_fu_1015_p2);

assign and_ln102_1540_fu_1025_p2 = (icmp_ln86_1410_reg_1488_pp0_iter4_reg & and_ln102_1520_fu_1007_p2);

assign and_ln102_1541_fu_1104_p2 = (xor_ln104_673_fu_1095_p2 & icmp_ln86_1411_reg_1493_pp0_iter5_reg);

assign and_ln102_1542_fu_1109_p2 = (and_ln102_1541_fu_1104_p2 & and_ln102_1513_reg_1626_pp0_iter5_reg);

assign and_ln102_1543_fu_1114_p2 = (icmp_ln86_1412_reg_1498_pp0_iter5_reg & and_ln102_1521_fu_1100_p2);

assign and_ln102_1544_fu_1176_p2 = (xor_ln104_674_fu_1171_p2 & icmp_ln86_1413_reg_1503_pp0_iter6_reg);

assign and_ln102_1545_fu_1181_p2 = (and_ln104_264_reg_1633_pp0_iter6_reg & and_ln102_1544_fu_1176_p2);

assign and_ln102_fu_532_p2 = (icmp_ln86_fu_346_p2 & icmp_ln86_1384_fu_352_p2);

assign and_ln104_260_fu_740_p2 = (xor_ln104_reg_1553 & xor_ln104_662_fu_735_p2);

assign and_ln104_261_fu_557_p2 = (xor_ln104_663_fu_552_p2 & and_ln102_reg_1508);

assign and_ln104_262_fu_608_p2 = (xor_ln104_664_fu_603_p2 & and_ln104_reg_1518);

assign and_ln104_263_fu_860_p2 = (xor_ln104_665_fu_855_p2 & and_ln102_1509_reg_1587);

assign and_ln104_264_fu_874_p2 = (xor_ln104_666_fu_869_p2 & and_ln104_260_reg_1593);

assign and_ln104_fu_543_p2 = (xor_ln104_661_fu_538_p2 & icmp_ln86_reg_1334);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1198_p67;

assign icmp_ln86_1384_fu_352_p2 = (($signed(p_read9_int_reg) < $signed(18'd262)) ? 1'b1 : 1'b0);

assign icmp_ln86_1385_fu_358_p2 = (($signed(p_read4_int_reg) < $signed(18'd726)) ? 1'b1 : 1'b0);

assign icmp_ln86_1386_fu_364_p2 = (($signed(p_read4_int_reg) < $signed(18'd961)) ? 1'b1 : 1'b0);

assign icmp_ln86_1387_fu_370_p2 = (($signed(p_read10_int_reg) < $signed(18'd407)) ? 1'b1 : 1'b0);

assign icmp_ln86_1388_fu_376_p2 = (($signed(p_read13_int_reg) < $signed(18'd75852)) ? 1'b1 : 1'b0);

assign icmp_ln86_1389_fu_382_p2 = (($signed(p_read5_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign icmp_ln86_1390_fu_388_p2 = (($signed(p_read2_int_reg) < $signed(18'd5441)) ? 1'b1 : 1'b0);

assign icmp_ln86_1391_fu_394_p2 = (($signed(p_read11_int_reg) < $signed(18'd263)) ? 1'b1 : 1'b0);

assign icmp_ln86_1392_fu_400_p2 = (($signed(p_read6_int_reg) < $signed(18'd515)) ? 1'b1 : 1'b0);

assign icmp_ln86_1393_fu_406_p2 = (($signed(p_read14_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1394_fu_412_p2 = (($signed(p_read14_int_reg) < $signed(18'd39425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1395_fu_418_p2 = (($signed(p_read12_int_reg) < $signed(18'd105141)) ? 1'b1 : 1'b0);

assign icmp_ln86_1396_fu_424_p2 = (($signed(p_read14_int_reg) < $signed(18'd87553)) ? 1'b1 : 1'b0);

assign icmp_ln86_1397_fu_430_p2 = (($signed(p_read14_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign icmp_ln86_1398_fu_436_p2 = (($signed(p_read14_int_reg) < $signed(18'd43521)) ? 1'b1 : 1'b0);

assign icmp_ln86_1399_fu_442_p2 = (($signed(p_read7_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_1400_fu_448_p2 = (($signed(p_read6_int_reg) < $signed(18'd459)) ? 1'b1 : 1'b0);

assign icmp_ln86_1401_fu_454_p2 = (($signed(p_read14_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1402_fu_460_p2 = (($signed(p_read1_int_reg) < $signed(18'd25477)) ? 1'b1 : 1'b0);

assign icmp_ln86_1403_fu_466_p2 = (($signed(p_read14_int_reg) < $signed(18'd57857)) ? 1'b1 : 1'b0);

assign icmp_ln86_1404_fu_472_p2 = (($signed(p_read14_int_reg) < $signed(18'd38401)) ? 1'b1 : 1'b0);

assign icmp_ln86_1405_fu_478_p2 = (($signed(p_read10_int_reg) < $signed(18'd433)) ? 1'b1 : 1'b0);

assign icmp_ln86_1406_fu_484_p2 = (($signed(p_read14_int_reg) < $signed(18'd31233)) ? 1'b1 : 1'b0);

assign icmp_ln86_1407_fu_490_p2 = (($signed(p_read10_int_reg) < $signed(18'd441)) ? 1'b1 : 1'b0);

assign icmp_ln86_1408_fu_496_p2 = (($signed(p_read8_int_reg) < $signed(18'd4220)) ? 1'b1 : 1'b0);

assign icmp_ln86_1409_fu_502_p2 = (($signed(p_read3_int_reg) < $signed(18'd1612)) ? 1'b1 : 1'b0);

assign icmp_ln86_1410_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd18582)) ? 1'b1 : 1'b0);

assign icmp_ln86_1411_fu_514_p2 = (($signed(p_read2_int_reg) < $signed(18'd20695)) ? 1'b1 : 1'b0);

assign icmp_ln86_1412_fu_520_p2 = (($signed(p_read8_int_reg) < $signed(18'd10817)) ? 1'b1 : 1'b0);

assign icmp_ln86_1413_fu_526_p2 = (($signed(p_read10_int_reg) < $signed(18'd394)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_346_p2 = (($signed(p_read1_int_reg) < $signed(18'd81148)) ? 1'b1 : 1'b0);

assign or_ln117_1248_fu_669_p2 = (and_ln102_1525_fu_627_p2 | and_ln102_1510_reg_1524);

assign or_ln117_1249_fu_681_p2 = (and_ln102_1515_reg_1542 | and_ln102_1510_reg_1524);

assign or_ln117_1250_fu_693_p2 = (or_ln117_1249_fu_681_p2 | and_ln102_1527_fu_636_p2);

assign or_ln117_1251_fu_783_p2 = (and_ln102_reg_1508_pp0_iter2_reg | and_ln102_1528_fu_764_p2);

assign or_ln117_1252_fu_726_p2 = (and_ln102_reg_1508_pp0_iter1_reg | and_ln102_1516_fu_618_p2);

assign or_ln117_1253_fu_795_p2 = (or_ln117_1252_reg_1581 | and_ln102_1530_fu_773_p2);

assign or_ln117_1254_fu_807_p2 = (and_ln102_reg_1508_pp0_iter2_reg | and_ln102_1511_reg_1559);

assign or_ln117_1255_fu_819_p2 = (or_ln117_1254_fu_807_p2 | and_ln102_1531_fu_778_p2);

assign or_ln117_1256_fu_833_p2 = (or_ln117_1254_fu_807_p2 | and_ln102_1517_fu_755_p2);

assign or_ln117_1257_fu_918_p2 = (or_ln117_1256_reg_1611 | and_ln102_1533_fu_899_p2);

assign or_ln117_1258_fu_934_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1534_fu_904_p2);

assign or_ln117_1259_fu_946_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1518_reg_1605);

assign or_ln117_1260_fu_958_p2 = (or_ln117_1259_fu_946_p2 | and_ln102_1536_fu_913_p2);

assign or_ln117_1261_fu_972_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1512_reg_1599);

assign or_ln117_1262_fu_1030_p2 = (or_ln117_1261_reg_1644 | and_ln102_1537_fu_1011_p2);

assign or_ln117_1263_fu_992_p2 = (or_ln117_1261_fu_972_p2 | and_ln102_1519_fu_889_p2);

assign or_ln117_1264_fu_1042_p2 = (or_ln117_1263_reg_1654 | and_ln102_1539_fu_1020_p2);

assign or_ln117_1265_fu_998_p2 = (icmp_ln86_reg_1334_pp0_iter3_reg | and_ln102_1509_reg_1587);

assign or_ln117_1266_fu_1062_p2 = (or_ln117_1265_reg_1660 | and_ln102_1540_fu_1025_p2);

assign or_ln117_1267_fu_1074_p2 = (or_ln117_1265_reg_1660 | and_ln102_1520_fu_1007_p2);

assign or_ln117_1268_fu_1119_p2 = (or_ln117_1267_reg_1668 | and_ln102_1542_fu_1109_p2);

assign or_ln117_1269_fu_1124_p2 = (or_ln117_1265_reg_1660_pp0_iter5_reg | and_ln102_1513_reg_1626_pp0_iter5_reg);

assign or_ln117_1270_fu_1135_p2 = (or_ln117_1269_fu_1124_p2 | and_ln102_1543_fu_1114_p2);

assign or_ln117_1271_fu_1149_p2 = (or_ln117_1269_fu_1124_p2 | and_ln102_1521_fu_1100_p2);

assign or_ln117_1272_fu_1186_p2 = (or_ln117_1271_reg_1678 | and_ln102_1545_fu_1181_p2);

assign or_ln117_fu_588_p2 = (and_ln102_1524_fu_582_p2 | and_ln102_1514_fu_562_p2);

assign select_ln117_1339_fu_658_p3 = ((or_ln117_reg_1548[0:0] == 1'b1) ? select_ln117_fu_651_p3 : 2'd3);

assign select_ln117_1340_fu_674_p3 = ((and_ln102_1510_reg_1524[0:0] == 1'b1) ? zext_ln117_150_fu_665_p1 : 3'd4);

assign select_ln117_1341_fu_685_p3 = ((or_ln117_1248_fu_669_p2[0:0] == 1'b1) ? select_ln117_1340_fu_674_p3 : 3'd5);

assign select_ln117_1342_fu_699_p3 = ((or_ln117_1249_fu_681_p2[0:0] == 1'b1) ? select_ln117_1341_fu_685_p3 : 3'd6);

assign select_ln117_1343_fu_707_p3 = ((or_ln117_1250_fu_693_p2[0:0] == 1'b1) ? select_ln117_1342_fu_699_p3 : 3'd7);

assign select_ln117_1344_fu_719_p3 = ((and_ln102_reg_1508_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_151_fu_715_p1 : 4'd8);

assign select_ln117_1345_fu_788_p3 = ((or_ln117_1251_fu_783_p2[0:0] == 1'b1) ? select_ln117_1344_reg_1576 : 4'd9);

assign select_ln117_1346_fu_800_p3 = ((or_ln117_1252_reg_1581[0:0] == 1'b1) ? select_ln117_1345_fu_788_p3 : 4'd10);

assign select_ln117_1347_fu_811_p3 = ((or_ln117_1253_fu_795_p2[0:0] == 1'b1) ? select_ln117_1346_fu_800_p3 : 4'd11);

assign select_ln117_1348_fu_825_p3 = ((or_ln117_1254_fu_807_p2[0:0] == 1'b1) ? select_ln117_1347_fu_811_p3 : 4'd12);

assign select_ln117_1349_fu_839_p3 = ((or_ln117_1255_fu_819_p2[0:0] == 1'b1) ? select_ln117_1348_fu_825_p3 : 4'd13);

assign select_ln117_1350_fu_847_p3 = ((or_ln117_1256_fu_833_p2[0:0] == 1'b1) ? select_ln117_1349_fu_839_p3 : 4'd14);

assign select_ln117_1351_fu_923_p3 = ((or_ln117_1257_fu_918_p2[0:0] == 1'b1) ? select_ln117_1350_reg_1616 : 4'd15);

assign select_ln117_1352_fu_939_p3 = ((icmp_ln86_reg_1334_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_152_fu_930_p1 : 5'd16);

assign select_ln117_1353_fu_950_p3 = ((or_ln117_1258_fu_934_p2[0:0] == 1'b1) ? select_ln117_1352_fu_939_p3 : 5'd17);

assign select_ln117_1354_fu_964_p3 = ((or_ln117_1259_fu_946_p2[0:0] == 1'b1) ? select_ln117_1353_fu_950_p3 : 5'd18);

assign select_ln117_1355_fu_976_p3 = ((or_ln117_1260_fu_958_p2[0:0] == 1'b1) ? select_ln117_1354_fu_964_p3 : 5'd19);

assign select_ln117_1356_fu_984_p3 = ((or_ln117_1261_fu_972_p2[0:0] == 1'b1) ? select_ln117_1355_fu_976_p3 : 5'd20);

assign select_ln117_1357_fu_1035_p3 = ((or_ln117_1262_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1356_reg_1649 : 5'd21);

assign select_ln117_1358_fu_1047_p3 = ((or_ln117_1263_reg_1654[0:0] == 1'b1) ? select_ln117_1357_fu_1035_p3 : 5'd22);

assign select_ln117_1359_fu_1054_p3 = ((or_ln117_1264_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1358_fu_1047_p3 : 5'd23);

assign select_ln117_1360_fu_1067_p3 = ((or_ln117_1265_reg_1660[0:0] == 1'b1) ? select_ln117_1359_fu_1054_p3 : 5'd24);

assign select_ln117_1361_fu_1079_p3 = ((or_ln117_1266_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1360_fu_1067_p3 : 5'd25);

assign select_ln117_1362_fu_1087_p3 = ((or_ln117_1267_fu_1074_p2[0:0] == 1'b1) ? select_ln117_1361_fu_1079_p3 : 5'd26);

assign select_ln117_1363_fu_1128_p3 = ((or_ln117_1268_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1362_reg_1673 : 5'd27);

assign select_ln117_1364_fu_1141_p3 = ((or_ln117_1269_fu_1124_p2[0:0] == 1'b1) ? select_ln117_1363_fu_1128_p3 : 5'd28);

assign select_ln117_1365_fu_1155_p3 = ((or_ln117_1270_fu_1135_p2[0:0] == 1'b1) ? select_ln117_1364_fu_1141_p3 : 5'd29);

assign select_ln117_1366_fu_1163_p3 = ((or_ln117_1271_fu_1149_p2[0:0] == 1'b1) ? select_ln117_1365_fu_1155_p3 : 5'd30);

assign select_ln117_fu_651_p3 = ((and_ln102_1514_reg_1536[0:0] == 1'b1) ? zext_ln117_fu_647_p1 : 2'd2);

assign xor_ln104_661_fu_538_p2 = (icmp_ln86_1384_reg_1345 ^ 1'd1);

assign xor_ln104_662_fu_735_p2 = (icmp_ln86_1385_reg_1350_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_663_fu_552_p2 = (icmp_ln86_1386_reg_1356 ^ 1'd1);

assign xor_ln104_664_fu_603_p2 = (icmp_ln86_1387_reg_1362_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_665_fu_855_p2 = (icmp_ln86_1388_reg_1368_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_666_fu_869_p2 = (icmp_ln86_1389_reg_1374_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_667_fu_567_p2 = (icmp_ln86_1390_reg_1380 ^ 1'd1);

assign xor_ln104_668_fu_613_p2 = (icmp_ln86_1391_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_669_fu_750_p2 = (icmp_ln86_1392_reg_1392_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_670_fu_879_p2 = (icmp_ln86_1393_reg_1398_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_671_fu_884_p2 = (icmp_ln86_1394_reg_1404_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_672_fu_1002_p2 = (icmp_ln86_1395_reg_1410_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_673_fu_1095_p2 = (icmp_ln86_1396_reg_1416_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_674_fu_1171_p2 = (icmp_ln86_1397_reg_1422_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_594_p2 = (icmp_ln86_reg_1334_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_641_p2 = (1'd1 ^ and_ln102_1522_fu_623_p2);

assign zext_ln117_150_fu_665_p1 = select_ln117_1339_fu_658_p3;

assign zext_ln117_151_fu_715_p1 = select_ln117_1343_fu_707_p3;

assign zext_ln117_152_fu_930_p1 = select_ln117_1351_fu_923_p3;

assign zext_ln117_fu_647_p1 = xor_ln117_fu_641_p2;

endmodule //conifer_jettag_accelerator_decision_function_124
