 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Follower
Version: L-2016.03
Date   : Wed May  3 14:50:10 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iCORE/iMTN/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCORE/iMTN/lft_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Follower           TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  Follower_DW02_mult_0
                     ZeroWireload          tcbn40lpbwptc
  Follower_DW01_add_2
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCORE/iMTN/state_reg[0]/CP (DFCND4BWP)                  0.00       0.00 r
  iCORE/iMTN/state_reg[0]/QN (DFCND4BWP)                  0.18       0.18 f
  U1066/ZN (INR3D4BWP)                                    0.06       0.24 r
  U1030/ZN (IND3D4BWP)                                    0.06       0.29 r
  U1065/ZN (OAI22D4BWP)                                   0.04       0.33 f
  U994/ZN (CKND4BWP)                                      0.02       0.35 r
  U1074/ZN (OAI221XD4BWP)                                 0.05       0.40 f
  U1075/ZN (AOI32D2BWP)                                   0.05       0.45 r
  U968/ZN (XNR2D2BWP)                                     0.09       0.54 f
  iCORE/iMTN/iALU/mult_60/A[1] (Follower_DW02_mult_0)     0.00       0.54 f
  iCORE/iMTN/iALU/mult_60/U75/ZN (CKND4BWP)               0.03       0.57 r
  iCORE/iMTN/iALU/mult_60/U292/ZN (NR2XD2BWP)             0.02       0.60 f
  iCORE/iMTN/iALU/mult_60/U263/ZN (ND2D2BWP)              0.02       0.61 r
  iCORE/iMTN/iALU/mult_60/U55/ZN (CKND2BWP)               0.01       0.63 f
  iCORE/iMTN/iALU/mult_60/S2_2_12/CO (FA1D1BWP)           0.11       0.74 f
  iCORE/iMTN/iALU/mult_60/S2_3_12/CO (FA1D1BWP)           0.12       0.86 f
  iCORE/iMTN/iALU/mult_60/S2_4_12/S (FA1D1BWP)            0.12       0.98 r
  iCORE/iMTN/iALU/mult_60/U384/Z (XOR3D2BWP)              0.10       1.08 f
  iCORE/iMTN/iALU/mult_60/U30/ZN (IND2D1BWP)              0.03       1.11 r
  iCORE/iMTN/iALU/mult_60/U307/ZN (ND3D3BWP)              0.03       1.14 f
  iCORE/iMTN/iALU/mult_60/S2_7_10/CO (FA1D1BWP)           0.12       1.27 f
  iCORE/iMTN/iALU/mult_60/S2_8_10/CO (FA1D1BWP)           0.12       1.39 f
  iCORE/iMTN/iALU/mult_60/S2_9_10/S (FA1D1BWP)            0.11       1.50 f
  iCORE/iMTN/iALU/mult_60/S2_10_9/S (FA1D1BWP)            0.08       1.57 r
  iCORE/iMTN/iALU/mult_60/S2_11_8/S (FA1D1BWP)            0.14       1.71 f
  iCORE/iMTN/iALU/mult_60/S2_12_7/S (FA1D1BWP)            0.08       1.78 r
  iCORE/iMTN/iALU/mult_60/S2_13_6/CO (FA1D1BWP)           0.11       1.89 r
  iCORE/iMTN/iALU/mult_60/S4_6/CO (FA1D1BWP)              0.11       2.01 r
  iCORE/iMTN/iALU/mult_60/U10/Z (XOR2D2BWP)               0.09       2.10 f
  iCORE/iMTN/iALU/mult_60/FS_1/A[19] (Follower_DW01_add_2)
                                                          0.00       2.10 f
  iCORE/iMTN/iALU/mult_60/FS_1/U53/ZN (ND2D2BWP)          0.02       2.12 r
  iCORE/iMTN/iALU/mult_60/FS_1/U49/ZN (OAI211D2BWP)       0.04       2.17 f
  iCORE/iMTN/iALU/mult_60/FS_1/U38/ZN (INR3D4BWP)         0.04       2.21 f
  iCORE/iMTN/iALU/mult_60/FS_1/U76/ZN (NR4D2BWP)          0.06       2.27 r
  iCORE/iMTN/iALU/mult_60/FS_1/U64/ZN (OAI21D2BWP)        0.05       2.31 f
  iCORE/iMTN/iALU/mult_60/FS_1/U110/Z (XOR2D2BWP)         0.10       2.41 r
  iCORE/iMTN/iALU/mult_60/FS_1/SUM[24] (Follower_DW01_add_2)
                                                          0.00       2.41 r
  iCORE/iMTN/iALU/mult_60/PRODUCT[26] (Follower_DW02_mult_0)
                                                          0.00       2.41 r
  U759/ZN (CKND0BWP)                                      0.03       2.44 f
  U757/Z (AN3D2BWP)                                       0.05       2.49 f
  U1109/Z (OA31D1BWP)                                     0.08       2.57 f
  U1163/ZN (IOA21D2BWP)                                   0.03       2.60 r
  U783/ZN (INVD3BWP)                                      0.02       2.62 f
  U938/ZN (OAI22D1BWP)                                    0.04       2.66 r
  iCORE/iMTN/lft_reg_reg[11]/D (DFCNQD2BWP)               0.00       2.66 r
  data arrival time                                                  2.66

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  iCORE/iMTN/lft_reg_reg[11]/CP (DFCNQD2BWP)              0.00       2.40 r
  library setup time                                     -0.04       2.36
  data required time                                                 2.36
  --------------------------------------------------------------------------
  data required time                                                 2.36
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


1
