0.7
2020.2
Oct 19 2021
02:56:52
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/AESL_automem_init_vector.v,1652690160,systemVerilog,,,,AESL_automem_init_vector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/AESL_automem_mult_enables.v,1652690160,systemVerilog,,,,AESL_automem_mult_enables,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/AESL_automem_subrow_col_indices.v,1652690160,systemVerilog,,,,AESL_automem_subrow_col_indices,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/AESL_automem_subrow_vals.v,1652690160,systemVerilog,,,,AESL_automem_subrow_vals,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate.autotb.v,1652690160,systemVerilog,,,/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/fifo_para.vh,apatb_accelerate_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate.v,1652690084,systemVerilog,,,,accelerate,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate_fadd_32ns_32ns_32_5_full_dsp_1.v,1652690084,systemVerilog,,,,accelerate_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x.v,1652690084,systemVerilog,,,,accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate_fmul_32ns_32ns_32_4_max_dsp_1.v,1652690084,systemVerilog,,,,accelerate_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate_reduce.v,1652690084,systemVerilog,,,,accelerate_reduce,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/accelerate_storage_RAM_AUTO_1R1W.v,1652690085,systemVerilog,,,,accelerate_storage_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/csv_file_dump.svh,1652690160,verilog,,,,,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/dataflow_monitor.sv,1652690160,systemVerilog,/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/nodf_module_interface.svh,,/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/dump_file_agent.svh;/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/csv_file_dump.svh;/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/sample_agent.svh;/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/sample_manager.svh;/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/nodf_module_interface.svh;/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/dump_file_agent.svh,1652690160,verilog,,,,,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/fifo_para.vh,1652690160,verilog,,,,,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/ip/xil_defaultlib/accelerate_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1652690179,systemVerilog,,,,accelerate_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/ip/xil_defaultlib/accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.v,1652690177,systemVerilog,,,,accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/ip/xil_defaultlib/accelerate_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1652690182,systemVerilog,,,,accelerate_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/nodf_module_interface.svh,1652690160,verilog,,,,nodf_module_intf,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/nodf_module_monitor.svh,1652690160,verilog,,,,,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/sample_agent.svh,1652690160,verilog,,,,,,,,,,,,
/home/akileshkannan/SPMV_CSR/solution2/sim/verilog/sample_manager.svh,1652690160,verilog,,,,,,,,,,,,
