INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/nfsr_method.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr_method
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pause' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/nfsr_method.sv:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'o_bit' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/nfsr_method.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'transmit' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv:37]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv:38]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_sig' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv:39]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ready' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/uart_tx.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_sig' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/sources_1/new/main.sv:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
