 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: R-2020.09-SP5
Date   : Mon Jan 17 09:29:49 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: control_en/reg1_raddr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: control_en/reg1_raddr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                140000                saed32hvt_ss0p95v125c
  reg8x8_IN_WIDTH8_mydesign_0
                     16000                 saed32hvt_ss0p95v125c
  control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  control_en/reg1_raddr_reg_1_/CLK (DFFX1_HVT)          0.0000 #   0.0000 r
  control_en/reg1_raddr_reg_1_/Q (DFFX1_HVT)            0.2193     0.2193 f
  control_en/reg1_raddr[1] (control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22)
                                                        0.0000     0.2193 f
  reg_U1/read_addr[1] (reg8x8_IN_WIDTH8_mydesign_0)     0.0000     0.2193 f
  reg_U1/U209/Y (INVX1_HVT)                             0.0479     0.2672 r
  reg_U1/U35/Y (NAND3X1_HVT)                            0.1771     0.4443 f
  reg_U1/U96/Y (INVX1_HVT)                              0.0640     0.5083 r
  reg_U1/U760/Y (INVX2_HVT)                             0.0616     0.5699 f
  reg_U1/U134/Y (INVX2_HVT)                             0.0521     0.6221 r
  reg_U1/U243/Y (INVX1_HVT)                             0.0691     0.6911 f
  reg_U1/U132/Y (INVX0_HVT)                             0.0509     0.7421 r
  reg_U1/U1478/Y (AOI222X1_HVT)                         0.2235     0.9656 f
  reg_U1/U1909/Y (INVX0_HVT)                            0.0324     0.9980 r
  reg_U1/U1910/Y (OA21X1_HVT)                           0.0916     1.0895 r
  reg_U1/U218/Y (NOR4X1_HVT)                            0.1703     1.2598 f
  reg_U1/U216/Y (AND2X1_HVT)                            0.0658     1.3256 f
  reg_U1/U1017/Y (AND4X1_HVT)                           0.0956     1.4212 f
  reg_U1/U1926/Y (NAND4X0_HVT)                          0.0578     1.4790 r
  reg_U1/U99/Y (OA21X2_HVT)                             0.1380     1.6170 r
  reg_U1/ctrl_stop (reg8x8_IN_WIDTH8_mydesign_0)        0.0000     1.6170 r
  control_en/stop (control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22)
                                                        0.0000     1.6170 r
  control_en/U28/Y (INVX1_HVT)                          0.0357     1.6527 f
  control_en/U237/Y (NAND2X0_HVT)                       0.0595     1.7122 r
  control_en/U44/Y (INVX1_HVT)                          0.0523     1.7645 f
  control_en/U247/Y (AND2X1_HVT)                        0.0758     1.8403 f
  control_en/U248/Y (OA21X1_HVT)                        0.1087     1.9491 f
  control_en/U200/Y (AND2X1_HVT)                        0.0853     2.0344 f
  control_en/U143/Y (NAND2X0_HVT)                       0.0399     2.0743 r
  control_en/U146/Y (NAND3X0_HVT)                       0.1057     2.1799 f
  control_en/U252/Y (XOR3X2_HVT)                        0.1212     2.3012 r
  control_en/U717/Y (OA21X1_HVT)                        0.1094     2.4106 r
  control_en/U30/Y (INVX1_HVT)                          0.0302     2.4408 f
  control_en/reg1_raddr_reg_2_/D (DFFX1_HVT)            0.0000     2.4408 f
  data arrival time                                                2.4408

  clock clk (rise edge)                                 2.5000     2.5000
  clock network delay (ideal)                           0.0000     2.5000
  control_en/reg1_raddr_reg_2_/CLK (DFFX1_HVT)          0.0000     2.5000 r
  library setup time                                   -0.0592     2.4408
  data required time                                               2.4408
  --------------------------------------------------------------------------
  data required time                                               2.4408
  data arrival time                                               -2.4408
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
