

================================================================
== Vivado HLS Report for 'udpRxEngine'
================================================================
* Date:           Thu Aug  5 18:58:10 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.150 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 2.500 ns | 2.500 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ure_state_load = load i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:128]   --->   Operation 3 'load' 'ure_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "switch i2 %ure_state_load, label %udpRxEngine.exit [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %7
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:128]   --->   Operation 4 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.61ns)   --->   "store i2 0, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:188]   --->   Operation 5 'store' <Predicate = (ure_state_load == 2)> <Delay = 0.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:158]   --->   Operation 6 'nbreadreq' 'tmp_5' <Predicate = (ure_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_34 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 7 'read' 'empty_34' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i512, i64, i1 } %empty_34, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 8 'extractvalue' 'tmp_data_V_7' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_7 = extractvalue { i512, i64, i1 } %empty_34, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 9 'extractvalue' 'tmp_keep_V_7' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i512, i64, i1 } %empty_34, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 10 'extractvalue' 'tmp_last_V_2' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_7 to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:164]   --->   Operation 11 'trunc' 'trunc_ln647' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln647_10 = trunc i64 %tmp_keep_V_7 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:165]   --->   Operation 12 'trunc' 'trunc_ln647_10' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_27_i = call i288 @_ssdm_op_PartSelect.i288.i512.i32.i32(i512 %tmp_data_V_7, i32 224, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 13 'partselect' 'p_Result_27_i' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_29_i = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_keep_V_7, i32 28, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 14 'partselect' 'p_Result_29_i' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br i1 %tmp_last_V_2, label %._crit_edge663.i, label %._crit_edge662.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:172]   --->   Operation 15 'br' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_7, i32 28)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 16 'bitselect' 'tmp_11' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%p_Result_s = xor i1 %tmp_11, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 17 'xor' 'p_Result_s' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.27ns)   --->   "%select_ln173 = select i1 %tmp_11, i2 -2, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 18 'select' 'select_ln173' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "store i2 %select_ln173, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:174]   --->   Operation 19 'store' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.61>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %._crit_edge662.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:179]   --->   Operation 20 'br' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.60>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:130]   --->   Operation 21 'nbreadreq' 'tmp' <Predicate = (ure_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 22 'read' 'empty' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i512, i64, i1 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 23 'extractvalue' 'tmp_data_V_6' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_keep_V_6 = extractvalue { i512, i64, i1 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 24 'extractvalue' 'tmp_keep_V_6' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 25 'extractvalue' 'tmp_last_V' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_237_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 120, i32 127)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 26 'partselect' 'p_Result_237_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 112, i32 119)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 27 'partselect' 'p_Result_237_1_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 104, i32 111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 28 'partselect' 'p_Result_237_2_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_237_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 96, i32 103)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 29 'partselect' 'p_Result_237_3_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_237_i53_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 152, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 30 'partselect' 'p_Result_237_i53_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_237_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 144, i32 151)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 31 'partselect' 'p_Result_237_1_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_237_2_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 136, i32 143)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 32 'partselect' 'p_Result_237_2_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_237_3_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 128, i32 135)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 33 'partselect' 'p_Result_237_3_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_239_i58_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 168, i32 175)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:138]   --->   Operation 34 'partselect' 'p_Result_239_i58_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_239_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 160, i32 167)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:138]   --->   Operation 35 'partselect' 'p_Result_239_1_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_239_i61_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 184, i32 191)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:139]   --->   Operation 36 'partselect' 'p_Result_239_i61_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_239_1_i1 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 176, i32 183)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:139]   --->   Operation 37 'partselect' 'p_Result_239_1_i1' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9_i = call i288 @_ssdm_op_PartSelect.i288.i512.i32.i32(i512 %tmp_data_V_6, i32 224, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:144]   --->   Operation 38 'partselect' 'tmp_9_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10_i = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_keep_V_6, i32 28, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:145]   --->   Operation 39 'partselect' 'tmp_10_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %2, label %3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:149]   --->   Operation 40 'br' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "store i2 1, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:152]   --->   Operation 41 'store' <Predicate = (ure_state_load == 0 & tmp & !tmp_last_V)> <Delay = 0.61>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @ureDataPayload_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @ureMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str24, [1 x i8]* @p_str22) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:110]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V, align 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:162]   --->   Operation 46 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_8 = load i64* @prevWord_keep_V_1, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:163]   --->   Operation 47 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i512 %p_Val2_s to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:184]   --->   Operation 48 'trunc' 'trunc_ln414' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_21 = zext i288 %trunc_ln414 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:184]   --->   Operation 49 'zext' 'p_Result_21' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i64 %p_Val2_8 to i36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:185]   --->   Operation 50 'trunc' 'trunc_ln414_2' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22 = zext i36 %trunc_ln414_2 to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:185]   --->   Operation 51 'zext' 'p_Result_22' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 true, i64 %p_Result_22, i512 %p_Result_21)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:187]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:187]   --->   Operation 53 'write' <Predicate = (ure_state_load == 2)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:189]   --->   Operation 54 'br' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %6, label %._crit_edge661.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:158]   --->   Operation 55 'br' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i512 %p_Val2_s to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:162]   --->   Operation 56 'trunc' 'trunc_ln414_3' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i64 %p_Val2_8 to i36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:163]   --->   Operation 57 'trunc' 'trunc_ln414_4' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_17 = call i512 @llvm.part.set.i512.i288(i512 %p_Val2_s, i288 %p_Result_27_i, i32 0, i32 287)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 58 'partset' 'p_Result_17' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.60ns)   --->   "store i512 %p_Result_17, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 59 'store' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_18 = call i64 @llvm.part.set.i64.i36(i64 %p_Val2_8, i36 %p_Result_29_i, i32 0, i32 35)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 60 'partset' 'p_Result_18' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.60ns)   --->   "store i64 %p_Result_18, i64* @prevWord_keep_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 61 'store' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = phi i1 [ false, %6 ], [ %p_Result_s, %._crit_edge663.i ]"   --->   Operation 62 'phi' 'tmp_last_V_3' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288(i1 %tmp_last_V_3, i28 %trunc_ln647_10, i36 %trunc_ln414_4, i224 %trunc_ln647, i288 %trunc_ln414_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:180]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_2)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:180]   --->   Operation 64 'write' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge661.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:181]   --->   Operation 65 'br' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:182]   --->   Operation 66 'br' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge660.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:130]   --->   Operation 67 'br' <Predicate = (ure_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_19 = zext i288 %tmp_9_i to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:144]   --->   Operation 68 'zext' 'p_Result_19' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_20 = zext i36 %tmp_10_i to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:145]   --->   Operation 69 'zext' 'p_Result_20' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp8 = call i97 @_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i1 true, i8 %p_Result_239_1_i1, i8 %p_Result_239_i61_i, i8 %p_Result_239_1_i, i8 %p_Result_239_i58_i, i8 %p_Result_237_3_i, i8 %p_Result_237_2_i, i8 %p_Result_237_1_i, i8 %p_Result_237_i53_i, i8 %p_Result_237_3_i_i, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:148]   --->   Operation 70 'bitconcatenate' 'tmp8' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i97P(i97* @ureMetaData_V, i97 %tmp8)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:148]   --->   Operation 71 'write' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 72 'br' <Predicate = (ure_state_load == 0 & tmp & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 true, i64 %p_Result_20, i512 %p_Result_19)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 74 'write' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 75 'br' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.60ns)   --->   "store i512 %p_Result_19, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:154]   --->   Operation 76 'store' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 77 [1/1] (0.60ns)   --->   "store i64 %p_Result_20, i64* @prevWord_keep_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:154]   --->   Operation 77 'store' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge660.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:155]   --->   Operation 78 'br' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:156]   --->   Operation 79 'br' <Predicate = (ure_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 0.895ns
The critical path consists of the following:
	axis read on port 'DataIn_V_data_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159) [35]  (0 ns)
	'select' operation ('select_ln173', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173) [53]  (0.278 ns)
	'store' operation ('store_ln174', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:174) of variable 'select_ln173', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173 on static variable 'ure_state' [54]  (0.617 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	'load' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:162) on static variable 'prevWord_data_V' [19]  (0 ns)
	fifo write on port 'ureDataPayload_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:180) [59]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
