CPU{regs: fromList [(dr,0),(jp,0),(pc,0),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,4),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,8),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,12),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,16),(ra,0),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,20),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,120),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,124),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,128),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,132),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,136),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,140),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,144),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,148),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,152),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,24),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,156),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,132),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,136),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,140),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,144),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,148),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,152),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,156),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,132),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,136),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,140),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,144),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,148),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,152),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,156),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,132),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,136),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,140),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,144),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,148),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,152),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,156),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,132),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,136),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,140),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,144),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,148),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,152),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,156),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,132),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,136),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,20),(jp,0),(pc,140),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,144),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,148),(ra,16),(rin,20),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,152),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,156),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,132),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,136),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,160),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,164),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,24),(jp,0),(pc,168),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,172),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,24),(ra,16),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,28),(ra,16),(rin,24),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,32),(ra,0),(rin,24),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,36),(ra,0),(rin,24),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,40),(ra,0),(rin,24),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,44),(ra,0),(rin,24),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,48),(ra,0),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,52),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,120),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,124),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,128),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,132),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,136),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,28),(jp,0),(pc,140),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,144),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,148),(ra,48),(rin,24),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,152),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,20),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,156),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,132),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,136),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,32),(jp,0),(pc,140),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,144),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,148),(ra,48),(rin,28),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,152),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,156),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,132),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,136),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,36),(jp,0),(pc,140),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,144),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,148),(ra,48),(rin,32),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,152),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,156),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,132),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,136),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,40),(jp,0),(pc,140),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,144),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,148),(ra,48),(rin,36),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,152),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,156),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,132),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,136),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,44),(jp,0),(pc,140),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,144),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,148),(ra,48),(rin,40),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,152),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,156),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,132),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,136),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,160),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,164),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,48),(jp,0),(pc,168),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,172),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,56),(ra,48),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,60),(ra,48),(rin,44),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,28),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,64),(ra,0),(rin,44),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,28),(a1,28),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,68),(ra,0),(rin,44),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,72),(ra,0),(rin,44),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,76),(ra,0),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,80),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,224),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,228),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,232),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,236),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,0),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,240),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,0),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,244),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,52),(jp,0),(pc,256),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,260),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,28),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,264),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,268),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,272),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,276),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,56),(jp,0),(pc,256),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,260),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,32),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,264),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,87),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,268),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,272),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,276),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,60),(jp,0),(pc,256),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,260),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,36),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,264),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,268),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,272),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,276),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,64),(jp,0),(pc,256),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,260),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,40),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,264),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,114),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,268),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,272),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,276),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,68),(jp,0),(pc,256),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,260),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,44),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,264),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,268),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,272),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,276),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,248),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,252),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,72),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,100),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,24),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,76),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,4),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,72),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,20),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,80),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,8),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,101),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,16),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,84),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,12),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,12),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,88),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,16),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,108),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,8),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,92),(jp,0),(pc,288),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,292),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,20),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,296),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,111),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,300),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,304),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,4),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,308),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,280),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,284),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,312),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,316),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,48),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,320),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,84),(ra,76),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,88),(ra,76),(rin,44),(rout,0),(sp,4092),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,92),(ra,0),(rin,44),(rout,0),(sp,4092),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,96),(ra,0),(rin,44),(rout,0),(sp,4092),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,100),(ra,0),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,104),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,176),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,180),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,52),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,0),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,44),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,56),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,4),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,40),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,60),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,8),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,36),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,64),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,12),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,32),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,68),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,16),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,28),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,72),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,20),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,24),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,76),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,24),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,20),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,80),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,28),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,16),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,84),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,32),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,12),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,88),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,36),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,8),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,192),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,92),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,196),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,200),(ra,100),(rin,44),(rout,40),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,204),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,4),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,208),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,184),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,188),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,212),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,96),(jp,0),(pc,216),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,100),(jp,0),(pc,220),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,100),(jp,0),(pc,108),(ra,100),(rin,44),(rout,44),(sp,4088),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,100),(jp,0),(pc,112),(ra,100),(rin,44),(rout,44),(sp,4092),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
CPU{regs: fromList [(dr,100),(jp,0),(pc,116),(ra,0),(rin,44),(rout,44),(sp,4092),(tr,33),(zero,0),(a0,96),(a1,24),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,44),(t3,52)]}
"Halt: stopping execution"
