Tilak Agerwala , Siddhartha Chatterjee, Computer Architecture: Challenges and Opportunities for the Next Decade, IEEE Micro, v.25 n.3, p.58-69, May 2005[doi>10.1109/MM.2005.45]
Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.298-309, June 04-08, 2005[doi>10.1109/ISCA.2005.36]
Vishal Aslot , Rudolf Eigenmann, Quantitative performance analysis of the SPEC OMPM2001 benchmarks, Scientific Programming, v.11 n.2, p.105-124, April 2003
Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999[doi>10.1109/40.782564]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Chandrakasan, A., Sheng, S., and Brodersen, R. W. 1992. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits 27, 4 (Apr.), 473--484.
Chaparro, P., González, J., and González, A. 2004. Thermal-effective clustered microarchitectures. In Workshop on Temperature-Aware Computer Systems, München.
Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corp., Shrewsbury, MA.
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Donald, J. and Martonosi, M. 2004. Temperature-aware design issues for SMT and CMP architectures. In Workshop on Complexity-Effective Design, München.
Ekman, M. and Stenström, P. 2003. Performance and power impact of issue-width in chip-multiprocessor cores. In International Conference on Parallel Processing, Kaohsiung. 359--368.
E. N. Elnozahy , Michael Kistler , Ramakrishnan Rajamony, Energy-efficient server clusters, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA
Mootaz Elnozahy , Michael Kistler , Ramakrishnan Rajamony, Energy conservation policies for web servers, Proceedings of the 4th conference on USENIX Symposium on Internet Technologies and Systems, p.8-8, March 26-28, 2003, Seattle, WA
Ghiasi, S. and Grunwald, D. 2004. Design choices for thermal control in dual-core processors. In Workshop on Complexity-Effective Design, München.
Gonzalez, R. and Horowitz, M. 1996. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits 31, 9 (Sept.), 1277--1284.
Ed Grochowski , Ronny Ronen , John Shen , Hong Wang, Best of Both Latency and Throughput, Proceedings of the IEEE International Conference on Computer Design, p.236-243, October 11-13, 2004
Gunther, S., Binns, F., Carmean, D. M., and Hall, J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal 5, 1 (Feb.).
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Seongmoo Heo , Krste AsanoviC, Power-optimal pipelining in deep submicron technology, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013291]
Jaehyuk Huh , Doug Burger , Stephen W. Keckler, Exploring the Design Space of Future CMPs, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.199-210, September 08-12, 2001
Intel Corporation. 2004. Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache Datasheet. Intel Corp. Hudson, MA.
I. Kadayif , M. Kandemir , U. Sezer, An integer linear programming based approach for parallelizing applications in On-chip multiprocessors, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514096]
I. Kadayif , M. Kandemir , I. Kolcu, Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors, Proceedings of the conference on Design, automation and test in Europe, p.21158, February 16-20, 2004
Stefanos Kaxiras , Girija Narlikar , Alan D. Berenbaum , Zhigang Hu, Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502254]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
R. D. Lawrence , G. S. Almasi , H. E. Rushmeier, A Scalable Parallel Algorithm for Self-Organizing Maps with Applicationsto Sparse Data Mining Problems, Data Mining and Knowledge Discovery, v.3 n.2, p.171-195, June 1999[doi>10.1023/A:1009817804059]
Jian Li , Jose F. Martinez , Michael C. Huang, The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.14, February 14-18, 2004[doi>10.1109/HPCA.2004.10018]
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron , Pradip Bose, Understanding the energy efficiency of simultaneous multithreading, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013251]
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005[doi>10.1109/HPCA.2005.25]
Majan, R. 2002. Thermal management of CPUs: A perspective on trends, needs and opportunities. In International Workshop on Thermal Investigations of ICs and Systems, Madrid. (Keynote presentation).
Andreas Moshovos , Gokhan Memik , Alok Choudhary , Babak Falsafi, JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.85, January 20-24, 2001
Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001[doi>10.1109/2.917539]
Parhi, K. K. 1999. VLSI Digital Signal Processing Systems. Wiley, New York.
Pinheiro, E., Bianchini, R., Carrera, E., and Heath, T. 2001. Load balancing and unbalancing for power and performance in cluster-based systems. In International Workshop on Compilers and Operating Systems for Low Power, Barcelona.
K. Rajamani , C. Lefurgy, On evaluating request-distribution schemes for saving energy in server clusters, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.111-122, March 06-08, 2003
Saldanha, C. and Lipasti, M. 2001. Power efficient cache coherence. In Workshop on Memory Performance Issues, Göteborg.
Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006238]
George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
Skadron, K., Stan, M., Huang, W., and Velusamy, S. 2003. Temperature-aware microarchitecture: Extended discussion and results. Tech. Rep. CS-2003-08, University of Virginia. (Apr.)
The ITRS Technology Working Groups. 2003. International Technology Roadmap for Semiconductors (ITRS). The ITRS Technology Working Groups.
Weiser, U. 2004. Microprocessors: Bypass the power wall. In Intel Academic Forum, Barcelona. (Keynote presentation).
Wilton, S. and Jouppi, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits 31, 5 (May), 677--688.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
V. Zyuban , D. Brooks , Viji Srinivasan , M. Gschwind , Pradip Bose , P. N. Strenski , P. G. Emma, Integrated analysis of power and performance for pipelined microprocessors, IEEE Transactions on Computers, v.53 n.8, p.1004-1016, August 2004[doi>10.1109/TC.2004.46]
