**Verilog Enums:**  
`enum {A, B, C, D} state, next_state;`  

```
module seq_rec (
  input wire CLK, RESET, X,
  output logic // MUST BE LOGIC TYPE to be used in always_comb block
  );

  enum {A, B, C, D} state, next_state;

  // DO not combine everything into one always block
  // Use AT LEAST two, three preferred

  always_comb
    case (state)
      // NEED IF STATEMENTS TO ENSURE COMBINATIONAL LOGIC
      A:  if (X) next_state <= B; else next_state <= A;
      B:  if (X) next_state <= C; else next_state <= A;
      C:  if (X) next_state <= C; else next_state <= D;
      D:  if (X) next_state <= B; else next_state <= A;
      default: next_state <= A;
    endcase

  always_ff @(posedge CLK)
    state <= RESET ? A : next_state;

  always_comb
    case (state)
      A: Z <= 0;
      B: Z <= 0;
      C: Z <= 0;
      D: Z <= X;
      default: Z <= 0;
    endcase
endmodule
```
