{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738926985375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738926985375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 06:16:25 2025 " "Processing started: Fri Feb 07 06:16:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738926985375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1738926985375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1738926985375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1738926986978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1738926986978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "ALU/subtractor_32bit.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927001974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927001974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ALU/full_adder.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927001984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927001984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "ALU/divider.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927001994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927001994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "ALU/booth_multiplier.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Registers/program_counter.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_64.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "Registers/register_64.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "Registers/register_32.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Registers/register_file.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "Registers/mdr.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/mdr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "ALU/adder_32bit.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_and.v(68) " "Verilog HDL information at datapath_tb_and.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1738927002108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_and.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_and " "Found entity 1: datapath_tb_and" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738927002109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738927002109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_tb_and " "Elaborating entity \"datapath_tb_and\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1738927002174 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock datapath_tb_and.v(47) " "Verilog HDL warning at datapath_tb_and.v(47): assignments to clock create a combinational loop" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 47 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_tb_and.v(52) " "Verilog HDL Case Statement information at datapath_tb_and.v(52): all case item expressions in this case statement are onehot" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusDataSelect datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"BusDataSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GP_addr datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"GP_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_MAR datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_MAR\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_Z datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_Z\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_PC datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_MDR datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_MDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_IR datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_Y datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_GP datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_GP\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_HI datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_HI\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_LO datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"e_LO\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incPC datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"incPC\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_read datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"MDR_read\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mdatain datapath_tb_and.v(68) " "Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable \"Mdatain\", which holds its previous value in one or more paths through the always construct" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[0\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[0\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[1\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[1\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[2\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[2\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[3\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[3\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[4\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[4\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[5\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[5\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[6\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[6\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002209 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[7\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[7\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[8\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[8\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[9\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[9\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[10\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[10\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[11\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[11\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[12\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[12\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[13\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[13\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[14\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[14\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[15\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[15\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[16\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[16\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[17\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[17\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[18\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[18\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[19\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[19\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[20\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[20\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[21\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[21\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[22\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[22\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[23\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[23\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[24\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[24\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[25\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[25\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[26\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[26\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[27\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[27\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[28\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[28\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[29\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[29\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[30\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[30\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[31\] datapath_tb_and.v(68) " "Inferred latch for \"Mdatain\[31\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] datapath_tb_and.v(68) " "Inferred latch for \"alu_op\[0\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] datapath_tb_and.v(68) " "Inferred latch for \"alu_op\[1\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] datapath_tb_and.v(68) " "Inferred latch for \"alu_op\[2\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] datapath_tb_and.v(68) " "Inferred latch for \"alu_op\[3\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_read datapath_tb_and.v(68) " "Inferred latch for \"MDR_read\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incPC datapath_tb_and.v(68) " "Inferred latch for \"incPC\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_LO datapath_tb_and.v(68) " "Inferred latch for \"e_LO\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_HI datapath_tb_and.v(68) " "Inferred latch for \"e_HI\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_GP datapath_tb_and.v(68) " "Inferred latch for \"e_GP\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_Y datapath_tb_and.v(68) " "Inferred latch for \"e_Y\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_IR datapath_tb_and.v(68) " "Inferred latch for \"e_IR\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_MDR datapath_tb_and.v(68) " "Inferred latch for \"e_MDR\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002210 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_PC datapath_tb_and.v(68) " "Inferred latch for \"e_PC\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_Z datapath_tb_and.v(68) " "Inferred latch for \"e_Z\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_MAR datapath_tb_and.v(68) " "Inferred latch for \"e_MAR\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GP_addr\[0\] datapath_tb_and.v(68) " "Inferred latch for \"GP_addr\[0\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GP_addr\[1\] datapath_tb_and.v(68) " "Inferred latch for \"GP_addr\[1\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GP_addr\[2\] datapath_tb_and.v(68) " "Inferred latch for \"GP_addr\[2\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GP_addr\[3\] datapath_tb_and.v(68) " "Inferred latch for \"GP_addr\[3\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusDataSelect\[0\] datapath_tb_and.v(68) " "Inferred latch for \"BusDataSelect\[0\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusDataSelect\[1\] datapath_tb_and.v(68) " "Inferred latch for \"BusDataSelect\[1\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusDataSelect\[2\] datapath_tb_and.v(68) " "Inferred latch for \"BusDataSelect\[2\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusDataSelect\[3\] datapath_tb_and.v(68) " "Inferred latch for \"BusDataSelect\[3\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusDataSelect\[4\] datapath_tb_and.v(68) " "Inferred latch for \"BusDataSelect\[4\]\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear datapath_tb_and.v(68) " "Inferred latch for \"clear\" at datapath_tb_and.v(68)" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738927002211 "|datapath_tb_and"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DUT " "Elaborating entity \"datapath\" for hierarchy \"datapath:DUT\"" {  } { { "Testbenches/datapath_tb_and.v" "DUT" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:DUT\|register_file:GP_reg " "Elaborating entity \"register_file\" for hierarchy \"datapath:DUT\|register_file:GP_reg\"" {  } { { "datapath.v" "GP_reg" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002233 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(16) " "Verilog HDL Always Construct warning at register_file.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Registers/register_file.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738927002264 "|datapath|register_file:GP_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:DUT\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"datapath:DUT\|program_counter:PC\"" {  } { { "datapath.v" "PC" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 datapath:DUT\|register_32:IR " "Elaborating entity \"register_32\" for hierarchy \"datapath:DUT\|register_32:IR\"" {  } { { "datapath.v" "IR" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DUT\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:DUT\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit datapath:DUT\|alu:ALU\|adder_32bit:u_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"datapath:DUT\|alu:ALU\|adder_32bit:u_adder\"" {  } { { "ALU/alu.v" "u_adder" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:DUT\|alu:ALU\|adder_32bit:u_adder\|full_adder:adder_gen\[0\].fa_inst " "Elaborating entity \"full_adder\" for hierarchy \"datapath:DUT\|alu:ALU\|adder_32bit:u_adder\|full_adder:adder_gen\[0\].fa_inst\"" {  } { { "ALU/adder_32bit.v" "adder_gen\[0\].fa_inst" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/adder_32bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit datapath:DUT\|alu:ALU\|subtractor_32bit:u_sub " "Elaborating entity \"subtractor_32bit\" for hierarchy \"datapath:DUT\|alu:ALU\|subtractor_32bit:u_sub\"" {  } { { "ALU/alu.v" "u_sub" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier datapath:DUT\|alu:ALU\|booth_multiplier:u_mult " "Elaborating entity \"booth_multiplier\" for hierarchy \"datapath:DUT\|alu:ALU\|booth_multiplier:u_mult\"" {  } { { "ALU/alu.v" "u_mult" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002405 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(26) " "Verilog HDL Case Statement warning at booth_multiplier.v(26): case item expression never matches the case expression" {  } { { "ALU/booth_multiplier.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1738927002424 "|datapath_tb_and|datapath:DUT|alu:ALU|booth_multiplier:u_mult"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booth_multiplier.v(25) " "Verilog HDL Case Statement information at booth_multiplier.v(25): all case item expressions in this case statement are onehot" {  } { { "ALU/booth_multiplier.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1738927002424 "|datapath_tb_and|datapath:DUT|alu:ALU|booth_multiplier:u_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider datapath:DUT\|alu:ALU\|divider:u_div " "Elaborating entity \"divider\" for hierarchy \"datapath:DUT\|alu:ALU\|divider:u_div\"" {  } { { "ALU/alu.v" "u_div" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 datapath:DUT\|register_64:Z " "Elaborating entity \"register_64\" for hierarchy \"datapath:DUT\|register_64:Z\"" {  } { { "datapath.v" "Z" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr datapath:DUT\|mdr:MDR " "Elaborating entity \"mdr\" for hierarchy \"datapath:DUT\|mdr:MDR\"" {  } { { "datapath.v" "MDR" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus datapath:DUT\|bus:bus " "Elaborating entity \"bus\" for hierarchy \"datapath:DUT\|bus:bus\"" {  } { { "datapath.v" "bus" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738927002516 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "Testbenches/datapath_tb_and.v" "clock" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738927002644 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738927002644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg " "Generated suppressed messages file D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1738927002766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738927002774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 06:16:42 2025 " "Processing ended: Fri Feb 07 06:16:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738927002774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738927002774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738927002774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1738927002774 ""}
