Time resolution is 1 ps
$stop called at time : 70 ns : File "C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sim_1/new/testbench.v" Line 28
